<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx50t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.72 2011-02-03, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.386</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X33Y24.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathFromToDelay"><twSlack>11.614</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twTotPathDel>3.351</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/byte_counter&lt;4&gt;</twComp><twBEL>lut79235_10644</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>lut79235_10644</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.926</twLogDel><twRouteDel>2.425</twRouteDel><twTotDel>3.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X33Y24.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathFromToDelay"><twSlack>11.614</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twTotPathDel>3.351</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/byte_counter&lt;4&gt;</twComp><twBEL>lut79235_10644</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>lut79235_10644</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.926</twLogDel><twRouteDel>2.425</twRouteDel><twTotDel>3.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X33Y24.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathFromToDelay"><twSlack>11.614</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twTotPathDel>3.351</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/byte_counter&lt;4&gt;</twComp><twBEL>lut79235_10644</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>lut79235_10644</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.926</twLogDel><twRouteDel>2.425</twRouteDel><twTotDel>3.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X31Y44.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="12"><twSlack>1.443</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>][46714_10655_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>][46714_10655</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y44.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>1.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X31Y44.SR), 1 path
</twPathRptBanner><twRacePath anchorID="13"><twSlack>1.443</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>][46714_10655_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>][46714_10655</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y44.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>1.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X31Y44.SR), 1 path
</twPathRptBanner><twRacePath anchorID="14"><twSlack>1.443</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>][46714_10655_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>][46714_10655</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y44.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>1.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="15" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.875</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y46.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathFromToDelay"><twSlack>14.125</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.840</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>][46714_10655_INV_0</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>0.840</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y46.D4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="18"><twSlack>0.552</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>][46714_10655_INV_0</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.552</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>120</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>63</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X24Y6.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.771</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>3.195</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.736</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y11.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y6.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>1.212</twRouteDel><twTotDel>3.736</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.770</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>3.194</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.735</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y11.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y6.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>1.212</twRouteDel><twTotDel>3.735</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X24Y2.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.769</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twDel>3.193</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.734</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y11.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y2.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>1.210</twRouteDel><twTotDel>3.734</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.768</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twDel>3.192</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.733</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y11.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y2.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>1.210</twRouteDel><twTotDel>3.733</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X34Y11.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.391</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>2.809</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.356</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y10.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.530</twLogDel><twRouteDel>0.826</twRouteDel><twTotDel>3.356</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>75.4</twPctLog><twPctRoute>24.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.390</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>2.808</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.355</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y10.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>0.826</twRouteDel><twTotDel>3.355</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>75.4</twPctLog><twPctRoute>24.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X35Y11.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMinDelay" ><twTotDel>0.442</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twDest><twDel>0.672</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X35Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y11.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.258</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X33Y9.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMinDelay" ><twTotDel>0.446</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twDel>0.676</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y10.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y9.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y9.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X37Y10.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMinDelay" ><twTotDel>0.424</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.688</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y10.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="38" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>274</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>259</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y13.D1), 8 paths
</twPathRptBanner><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.213</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.994</twDel><twSUTime>0.184</twSUTime><twTotPathDel>4.178</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X27Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y1.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y1.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>lut77299_1483</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>3.152</twRouteDel><twTotDel>4.178</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.878</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.659</twDel><twSUTime>0.184</twSUTime><twTotPathDel>3.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X27Y3.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y1.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y1.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>lut77299_1483</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>2.817</twRouteDel><twTotDel>3.843</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.736</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.517</twDel><twSUTime>0.184</twSUTime><twTotPathDel>3.701</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X27Y3.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y1.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y1.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>lut77299_1483</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>2.675</twRouteDel><twTotDel>3.701</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y13.D4), 5 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.967</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.748</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.932</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X26Y5.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E6</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_G</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.906</twRouteDel><twTotDel>2.932</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.710</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.491</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.675</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X26Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E6</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_G</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.649</twRouteDel><twTotDel>2.675</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.302</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.083</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.267</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X25Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E6</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.023</twLogDel><twRouteDel>1.244</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y13.D6), 5 paths
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.614</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.395</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.010</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.579</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.498</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.279</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X30Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>1.455</twRouteDel><twTotDel>2.463</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.452</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.233</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X25Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>1.409</twRouteDel><twTotDel>2.417</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="57" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2947</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>557</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.393</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X24Y5.DI), 12 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.607</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>7.358</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/byte_counter&lt;4&gt;</twComp><twBEL>lut12295_358</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>lut12295_358</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>lut12298_361</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>lut12298_361</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>lut12334_376</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>lut12334_376</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.693</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y5.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>5.888</twRouteDel><twTotDel>7.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.211</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>6.754</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X33Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut12296_359</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>lut12296_359</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>lut12298_361</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>lut12298_361</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>lut12334_376</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>lut12334_376</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.693</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y5.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>5.303</twRouteDel><twTotDel>6.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.370</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>6.595</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut12297_360</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>lut12297_360</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>lut12298_361</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>lut12298_361</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>lut12334_376</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>lut12334_376</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.693</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y5.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>4.971</twRouteDel><twTotDel>6.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="242" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (SLICE_X37Y19.A5), 242 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.803</twSlack><twSrc BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.162</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOADOU1</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E6</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_154</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_154</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_174</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y14.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_112</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y14.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>lut79321_10675</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.877</twLogDel><twRouteDel>4.285</twRouteDel><twTotDel>7.162</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.897</twSlack><twSrc BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.068</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOADOL0</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E6</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_154</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_154</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_174</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y14.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_112</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y14.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>lut79321_10675</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.877</twLogDel><twRouteDel>4.191</twRouteDel><twTotDel>7.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.941</twSlack><twSrc BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.024</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPADOPL0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;80&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_152</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_152</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_152</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_17</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y14.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>lut79321_10675</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.880</twLogDel><twRouteDel>4.144</twRouteDel><twTotDel>7.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X24Y1.DI), 12 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.854</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>7.111</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/byte_counter&lt;4&gt;</twComp><twBEL>lut12295_358</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>lut12295_358</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>lut12298_361</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>lut12298_361</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>lut12334_376</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>lut12334_376</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y1.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y1.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.603</twLogDel><twRouteDel>5.508</twRouteDel><twTotDel>7.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.458</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>6.507</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X33Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut12296_359</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>lut12296_359</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>lut12298_361</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>lut12298_361</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>lut12334_376</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>lut12334_376</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y1.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y1.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.584</twLogDel><twRouteDel>4.923</twRouteDel><twTotDel>6.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.617</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>6.348</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut12297_360</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>lut12297_360</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>lut12298_361</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>lut12298_361</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>lut12334_376</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>lut12334_376</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y1.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y1.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.757</twLogDel><twRouteDel>4.591</twRouteDel><twTotDel>6.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX8 (SLICE_X21Y15.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX7</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX8</twDest><twTotPathDel>0.360</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX7</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX9</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y15.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX7</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX8</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X26Y12.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twTotPathDel>0.360</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y12.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y12.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX12 (SLICE_X21Y14.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX11</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX12</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX11</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX13</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX13</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX12</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="82"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" logResource="Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" locationPin="RAMB36_X2Y2.CLKARDCLKL" clockNet="Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" logResource="Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" locationPin="RAMB36_X2Y2.REGCLKARDRCLKL" clockNet="Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X1Y4.CLKARDCLKL" clockNet="Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="86" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx0&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx0&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINPERIOD" name="Tbgper_I" slack="5.834" period="7.500" constraintValue="7.500" deviceLimit="1.666" freqLimit="600.240" physResource="EMAC_0/bufg_phy_rx_0/I0" logResource="EMAC_0/bufg_phy_rx_0/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="EMAC_0/gmii_rx_clk_0_delay"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" locationPin="ILOGIC_X2Y157.SR" clockNet="][50733_11"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" locationPin="ILOGIC_X2Y139.SR" clockNet="][50733_11"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>172</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.030</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X46Y101.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>0.970</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twDest><twTotPathDel>4.030</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X45Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y93.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe&lt;0&gt;</twComp><twBEL>lut35551_4033</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>lut35551_4033</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor&lt;11&gt;_rt</twComp><twBEL>lut37431_4473</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>lut37431_4473</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg</twComp><twBEL>][31559_4477</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y101.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>][31559_4477</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y101.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.069</twRouteDel><twTotDel>4.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X46Y101.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>0.970</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twDest><twTotPathDel>4.030</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X45Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y93.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe&lt;0&gt;</twComp><twBEL>lut35551_4033</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>lut35551_4033</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor&lt;11&gt;_rt</twComp><twBEL>lut37431_4473</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>lut37431_4473</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg</twComp><twBEL>][31559_4477</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y101.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>][31559_4477</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y101.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.069</twRouteDel><twTotDel>4.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X46Y101.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>0.970</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2</twDest><twTotPathDel>4.030</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X45Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y93.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe&lt;0&gt;</twComp><twBEL>lut35551_4033</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>lut35551_4033</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor&lt;11&gt;_rt</twComp><twBEL>lut37431_4473</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>lut37431_4473</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg</twComp><twBEL>][31559_4477</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y101.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>][31559_4477</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y101.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.069</twRouteDel><twTotDel>4.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X37Y99.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="98"><twSlack>0.490</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X36Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X39Y96.AX), 1 path
</twPathRptBanner><twRacePath anchorID="99"><twSlack>0.587</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y96.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.402</twRouteDel><twTotDel>0.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X47Y107.AX), 1 path
</twPathRptBanner><twRacePath anchorID="100"><twSlack>0.627</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X46Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y107.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.442</twRouteDel><twTotDel>0.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="101" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP         &quot;tx_addr_wr_0&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.299</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X43Y115.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>8.701</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twTotPathDel>1.221</twTotPathDel><twClkSkew dest = "0.459" src = "0.502">0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X44Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y115.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>0.748</twRouteDel><twTotDel>1.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X43Y115.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>8.750</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twDest><twTotPathDel>1.172</twTotPathDel><twClkSkew dest = "0.459" src = "0.502">0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X44Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y115.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.709</twRouteDel><twTotDel>1.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X43Y115.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>8.751</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twTotPathDel>1.171</twTotPathDel><twClkSkew dest = "0.459" src = "0.502">0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X44Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y115.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>1.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP
        &quot;tx_addr_wr_0&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X43Y116.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="108"><twSlack>0.598</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twDest><twClkSkew dest = "0.158" src = "0.129">0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X43Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y116.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y116.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.444</twRouteDel><twTotDel>0.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X43Y117.BX), 1 path
</twPathRptBanner><twRacePath anchorID="109"><twSlack>0.601</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twDest><twClkSkew dest = "0.161" src = "0.135">0.026</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X43Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.444</twRouteDel><twTotDel>0.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (SLICE_X43Y116.DX), 1 path
</twPathRptBanner><twRacePath anchorID="110"><twSlack>0.615</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7</twDest><twClkSkew dest = "0.158" src = "0.129">0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X43Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y116.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y116.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.449</twRouteDel><twTotDel>0.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="111" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.083</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X37Y104.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathFromToDelay"><twSlack>3.917</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twTotPathDel>1.045</twTotPathDel><twClkSkew dest = "0.139" src = "0.142">0.003</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X37Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.593</twRouteDel><twTotDel>1.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X31Y109.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>4.010</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twTotPathDel>0.940</twTotPathDel><twClkSkew dest = "0.114" src = "0.129">0.015</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X31Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y109.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>0.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X37Y104.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>4.064</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twTotPathDel>0.898</twTotPathDel><twClkSkew dest = "0.139" src = "0.142">0.003</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X37Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.459</twRouteDel><twTotDel>0.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X34Y103.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="118"><twSlack>0.447</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twClkSkew dest = "0.178" src = "0.140">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X35Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y103.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X34Y103.CX), 1 path
</twPathRptBanner><twRacePath anchorID="119"><twSlack>0.447</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twDest><twClkSkew dest = "0.178" src = "0.140">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X35Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y103.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X34Y104.BX), 1 path
</twPathRptBanner><twRacePath anchorID="120"><twSlack>0.447</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5</twDest><twClkSkew dest = "0.175" src = "0.137">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X35Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk0&quot; 7.7 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk0&quot; 7.7 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH         50%;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.821</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.679</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>3.966</twTotPathDel><twClkSkew dest = "0.768" src = "0.588">-0.180</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y152.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;0&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.199</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.199</twRouteDel><twTotDel>3.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.691</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>3.951</twTotPathDel><twClkSkew dest = "0.768" src = "0.591">-0.177</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y156.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;4&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.184</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.184</twRouteDel><twTotDel>3.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.755</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>3.899</twTotPathDel><twClkSkew dest = "0.768" src = "0.579">-0.189</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y144.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.132</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.132</twRouteDel><twTotDel>3.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXDV), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.008</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>1.300</twTotPathDel><twClkSkew dest = "0.826" src = "0.534">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y139.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXDV</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.844</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacckd_VALID</twDelType><twDelInfo twEdge="twFalling">-1.020</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>-0.544</twLogDel><twRouteDel>1.844</twRouteDel><twTotDel>1.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>-41.8</twPctLog><twPctRoute>141.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.010</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>1.302</twTotPathDel><twClkSkew dest = "0.826" src = "0.534">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y140.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.846</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twFalling">-1.020</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>-0.544</twLogDel><twRouteDel>1.846</twRouteDel><twTotDel>1.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>-41.8</twPctLog><twPctRoute>141.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.012</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>1.304</twTotPathDel><twClkSkew dest = "0.826" src = "0.534">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y138.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.848</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twFalling">-1.020</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>-0.544</twLogDel><twRouteDel>1.848</twRouteDel><twTotDel>1.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>-41.7</twPctLog><twPctRoute>141.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="136"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="137" type="MINPERIOD" name="Tbgper_I" slack="5.834" period="7.500" constraintValue="7.500" deviceLimit="1.666" freqLimit="600.240" physResource="EMAC_0/bufg_phy_rx_0/I0" logResource="EMAC_0/bufg_phy_rx_0/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="EMAC_0/gmii_rx_clk_0_delay"/><twPinLimit anchorID="138" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" locationPin="ILOGIC_X2Y157.SR" clockNet="][50733_11"/><twPinLimit anchorID="139" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" locationPin="ILOGIC_X2Y139.SR" clockNet="][50733_11"/></twPinLimitRpt></twConst><twConst anchorID="140" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk0&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="141"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk0&quot; 8 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="142" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH         50%;</twConstName><twItemCnt>39836</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8769</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.381</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (SLICE_X41Y107.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/tx_reset_0_i</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twDest><twTotPathDel>7.315</twTotPathDel><twClkSkew dest = "1.217" src = "1.248">0.031</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/tx_reset_0_i</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X44Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_reset_0_i</twComp><twBEL>EMAC_0/v5_emac_ll/tx_reset_0_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.A1</twSite><twDelType>net</twDelType><twFanCnt>190</twFanCnt><twDelInfo twEdge="twRising">5.405</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_reset_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lut37350_4466</twComp><twBEL>lut37351_4467</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>][31550_4468</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>6.203</twRouteDel><twTotDel>7.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.292</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_2</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twDest><twTotPathDel>3.288</twTotPathDel><twClkSkew dest = "0.436" src = "0.521">0.085</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_2</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X42Y115.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lut37350_4466</twComp><twBEL>lut37350_4466</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>lut37350_4466</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lut37350_4466</twComp><twBEL>lut37351_4467</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>][31550_4468</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>2.103</twRouteDel><twTotDel>3.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.582</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twDest><twTotPathDel>2.992</twTotPathDel><twClkSkew dest = "0.436" src = "0.527">0.091</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X42Y117.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lut37350_4466</twComp><twBEL>lut37350_4466</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>lut37350_4466</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lut37350_4466</twComp><twBEL>lut37351_4467</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>][31550_4468</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>1.807</twRouteDel><twTotDel>2.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAMB36_X1Y20.ENBU), 18 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="RAM">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twDest><twTotPathDel>7.064</twTotPathDel><twClkSkew dest = "1.374" src = "1.557">0.183</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='RAM'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twDest><twLogLvls>3</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.344</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_ack_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire</twComp><twBEL>lut11914_335</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>lut11914_335</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire</twComp><twBEL>lut11915_336</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>][30653_4047</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg</twComp><twBEL>lut11916_337</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ENBU</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>lut11916_337</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>2.246</twLogDel><twRouteDel>4.818</twRouteDel><twTotDel>7.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.501</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType="RAM">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twDest><twTotPathDel>6.228</twTotPathDel><twClkSkew dest = "1.374" src = "1.310">-0.064</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType='RAM'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X54Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.935</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire</twComp><twBEL>lut11915_336</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>][30653_4047</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg</twComp><twBEL>lut11916_337</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ENBU</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>lut11916_337</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>5.176</twRouteDel><twTotDel>6.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.564</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType="RAM">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twDest><twTotPathDel>6.165</twTotPathDel><twClkSkew dest = "1.374" src = "1.310">-0.064</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType='RAM'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X54Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.545</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire</twComp><twBEL>lut11914_335</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>lut11914_335</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire</twComp><twBEL>lut11915_336</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>][30653_4047</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg</twComp><twBEL>lut11916_337</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ENBU</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>lut11916_337</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>5.019</twRouteDel><twTotDel>6.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X1Y20.ENBWRENL), 18 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.423</twSlack><twSrc BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="RAM">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twTotPathDel>7.064</twTotPathDel><twClkSkew dest = "1.379" src = "1.557">0.178</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='RAM'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twLogLvls>3</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.344</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_ack_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire</twComp><twBEL>lut11914_335</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>lut11914_335</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire</twComp><twBEL>lut11915_336</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>][30653_4047</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg</twComp><twBEL>lut11916_337</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>lut11916_337</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>2.246</twLogDel><twRouteDel>4.818</twRouteDel><twTotDel>7.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.506</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType="RAM">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twTotPathDel>6.228</twTotPathDel><twClkSkew dest = "1.379" src = "1.310">-0.069</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType='RAM'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X54Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.935</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire</twComp><twBEL>lut11915_336</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>][30653_4047</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg</twComp><twBEL>lut11916_337</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>lut11916_337</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>5.176</twRouteDel><twTotDel>6.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.569</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType="RAM">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twTotPathDel>6.165</twTotPathDel><twClkSkew dest = "1.379" src = "1.310">-0.069</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType='RAM'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X54Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.545</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire</twComp><twBEL>lut11914_335</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y82.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>lut11914_335</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire</twComp><twBEL>lut11915_336</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>][30653_4047</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg</twComp><twBEL>lut11916_337</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>lut11916_337</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>5.019</twRouteDel><twTotDel>6.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X1Y20.DIADIL2), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.256</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_2</twSrc><twDest BELType="RAM">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twTotPathDel>0.432</twTotPathDel><twClkSkew dest = "0.643" src = "0.467">-0.176</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_2</twSrc><twDest BELType='RAM'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X43Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.DIADIL2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y20.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X1Y20.DIADIL3), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.257</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3</twSrc><twDest BELType="RAM">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twTotPathDel>0.433</twTotPathDel><twClkSkew dest = "0.643" src = "0.467">-0.176</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3</twSrc><twDest BELType='RAM'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X43Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.DIADIL3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y20.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X1Y20.DIADIL6), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_6</twSrc><twDest BELType="RAM">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twTotPathDel>0.575</twTotPathDel><twClkSkew dest = "1.482" src = "1.209">-0.273</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_6</twSrc><twDest BELType='RAM'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X42Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.DIADIL6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y20.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="167"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="168" type="MINPERIOD" name="Trper_CLKA" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/CLKAL" logResource="EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X1Y20.CLKARDCLKL" clockNet="EMAC_0/tx_client_clk_0"/><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLKB" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/CLKBL" logResource="EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/CLKBL" locationPin="RAMB36_X1Y20.CLKBWRCLKL" clockNet="EMAC_0/tx_client_clk_0"/><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKA" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/REGCLKAL" logResource="EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X1Y20.REGCLKARDRCLKL" clockNet="EMAC_0/tx_client_clk_0"/></twPinLimitRpt></twConst><twConst anchorID="171" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx1&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="172"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx1&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="173" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X2Y18.CLKARDCLKL" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X2Y18.REGCLKARDRCLKL" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/><twPinLimit anchorID="175" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU" locationPin="RAMB36_X2Y18.CLKARDCLKU" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/></twPinLimitRpt></twConst><twConst anchorID="176" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_1&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>172</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.798</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0 (SLICE_X59Y105.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathFromToDelay"><twSlack>1.202</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0</twDest><twTotPathDel>3.798</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X55Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y102.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_col_window_pipe&lt;0&gt;</twComp><twBEL>lut46719_6579</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>lut46719_6579</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Madd_rd_addr_addsub0000_xor&lt;11&gt;_rt</twComp><twBEL>lut48603_7020</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y101.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>lut48603_7020</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>][36417_7024</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>][36417_7024</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>2.837</twRouteDel><twTotDel>3.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1 (SLICE_X59Y105.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathFromToDelay"><twSlack>1.202</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1</twDest><twTotPathDel>3.798</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X55Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y102.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_col_window_pipe&lt;0&gt;</twComp><twBEL>lut46719_6579</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>lut46719_6579</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Madd_rd_addr_addsub0000_xor&lt;11&gt;_rt</twComp><twBEL>lut48603_7020</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y101.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>lut48603_7020</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>][36417_7024</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>][36417_7024</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>2.837</twRouteDel><twTotDel>3.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2 (SLICE_X59Y105.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathFromToDelay"><twSlack>1.202</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2</twDest><twTotPathDel>3.798</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X55Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y102.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_col_window_pipe&lt;0&gt;</twComp><twBEL>lut46719_6579</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>lut46719_6579</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Madd_rd_addr_addsub0000_xor&lt;11&gt;_rt</twComp><twBEL>lut48603_7020</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y101.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>lut48603_7020</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>][36417_7024</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>][36417_7024</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>2.837</twRouteDel><twTotDel>3.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_1&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X50Y106.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="183"><twSlack>0.360</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X51Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y106.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync (SLICE_X43Y104.DX), 1 path
</twPathRptBanner><twRacePath anchorID="184"><twSlack>0.643</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X42Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.448</twRouteDel><twTotDel>0.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_sync (SLICE_X44Y104.BX), 1 path
</twPathRptBanner><twRacePath anchorID="185"><twSlack>0.644</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X47Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_tog</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_state_FSM_FFd1</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_tran_frame_sync</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.472</twRouteDel><twTotDel>0.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="186" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_1&quot; TO TIMEGRP         &quot;tx_addr_wr_1&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.434</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2 (SLICE_X51Y116.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathFromToDelay"><twSlack>8.566</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2</twDest><twTotPathDel>1.337</twTotPathDel><twClkSkew dest = "0.500" src = "0.562">0.062</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X53Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y116.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y116.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.883</twRouteDel><twTotDel>1.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1 (SLICE_X51Y116.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathFromToDelay"><twSlack>8.573</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1</twDest><twTotPathDel>1.330</twTotPathDel><twClkSkew dest = "0.500" src = "0.562">0.062</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X53Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y116.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y116.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.891</twRouteDel><twTotDel>1.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_0 (SLICE_X51Y116.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathFromToDelay"><twSlack>8.594</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_0</twDest><twTotPathDel>1.309</twTotPathDel><twClkSkew dest = "0.500" src = "0.562">0.062</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X53Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y116.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y116.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.867</twRouteDel><twTotDel>1.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_1&quot; TO TIMEGRP
        &quot;tx_addr_wr_1&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 (SLICE_X52Y117.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="193"><twSlack>0.559</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5</twDest><twClkSkew dest = "0.159" src = "0.138">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X53Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>0.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 (SLICE_X52Y117.AX), 1 path
</twPathRptBanner><twRacePath anchorID="194"><twSlack>0.573</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4</twDest><twClkSkew dest = "0.159" src = "0.138">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X53Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y117.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.416</twRouteDel><twTotDel>0.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8 (SLICE_X52Y118.AX), 1 path
</twPathRptBanner><twRacePath anchorID="195"><twSlack>0.575</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8</twDest><twClkSkew dest = "0.161" src = "0.142">0.019</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X53Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y118.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y118.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.416</twRouteDel><twTotDel>0.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="196" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_1&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.294</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync (SLICE_X42Y96.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathFromToDelay"><twSlack>3.706</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync</twDest><twTotPathDel>1.273</twTotPathDel><twClkSkew dest = "0.168" src = "0.154">-0.014</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X43Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y96.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.819</twRouteDel><twTotDel>1.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X46Y96.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathFromToDelay"><twSlack>3.992</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0</twDest><twTotPathDel>0.955</twTotPathDel><twClkSkew dest = "0.500" src = "0.518">0.018</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X49Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y96.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X51Y96.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathFromToDelay"><twSlack>4.040</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9</twDest><twTotPathDel>0.912</twTotPathDel><twClkSkew dest = "0.143" src = "0.156">0.013</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X51Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y96.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.473</twRouteDel><twTotDel>0.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_1&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X46Y96.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="203"><twSlack>0.425</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1</twDest><twClkSkew dest = "0.539" src = "0.481">0.058</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X49Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y96.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X46Y96.CX), 1 path
</twPathRptBanner><twRacePath anchorID="204"><twSlack>0.431</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_2</twDest><twClkSkew dest = "0.539" src = "0.481">0.058</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X49Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y96.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_2</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X46Y96.DX), 1 path
</twPathRptBanner><twRacePath anchorID="205"><twSlack>0.435</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3</twDest><twClkSkew dest = "0.539" src = "0.481">0.058</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X49Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y96.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="206" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk1&quot; 7.7 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="207"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk1&quot; 7.7 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="208" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx1&quot; 7.5 ns HIGH         50%;</twConstName><twItemCnt>2172</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>492</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.949</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD4), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.551</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_4</twSrc><twDest BELType="CPU">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>5.966</twTotPathDel><twClkSkew dest = "1.532" src = "1.480">-0.052</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_4</twSrc><twDest BELType='CPU'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y212.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y212.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;4&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_4</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXD4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.199</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.199</twRouteDel><twTotDel>5.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD1), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.653</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1</twSrc><twDest BELType="CPU">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>5.856</twTotPathDel><twClkSkew dest = "1.532" src = "1.488">-0.044</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1</twSrc><twDest BELType='CPU'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y234.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y234.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXD1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.089</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.089</twRouteDel><twTotDel>5.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXER), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.659</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twSrc><twDest BELType="CPU">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>5.849</twTotPathDel><twClkSkew dest = "1.532" src = "1.489">-0.043</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twSrc><twDest BELType='CPU'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y237.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y237.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXER</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.082</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXCLK</twSite><twDelType>Tmacdck_ERROR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.082</twRouteDel><twTotDel>5.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx1&quot; 7.5 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X2Y18.DIADIL2), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.407</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_2</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.597</twTotPathDel><twClkSkew dest = "0.692" src = "0.502">-0.190</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_2</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X56Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.DIADIL2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>0.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_state_FSM_FFd3 (SLICE_X54Y93.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_bf_pipe_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_state_FSM_FFd3</twDest><twTotPathDel>0.518</twTotPathDel><twClkSkew dest = "0.588" src = "0.513">-0.075</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_bf_pipe_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X56Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_bf_pipe&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_bf_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_bf_pipe&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_state_FSM_FFd3</twComp><twBEL>lut49847_7126</twBEL><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_1 (SLICE_X47Y86.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_1</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X47Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/rx_pre_reset_1_i_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="221"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx1&quot; 7.5 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="222" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X2Y18.CLKARDCLKL" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/><twPinLimit anchorID="223" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X2Y18.REGCLKARDRCLKL" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/><twPinLimit anchorID="224" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU" locationPin="RAMB36_X2Y18.CLKARDCLKU" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/></twPinLimitRpt></twConst><twConst anchorID="225" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk1&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>50833230</twItemCnt><twErrCntSetup>99</twErrCntSetup><twErrCntEndPt>99</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27324</twEndPtCnt><twPathErrCnt>10711191</twPathErrCnt><twMinPer>9.075</twMinPer></twConstHead><twPathRptBanner iPaths="734542" iCriticalPaths="539581" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31 (SLICE_X24Y76.D5), 734542 paths
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.075</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twDest><twTotPathDel>9.034</twTotPathDel><twClkSkew dest = "1.159" src = "1.165">0.006</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;8&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y70.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;11&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;12&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y76.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;3&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>lut66607_8832</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>lut66607_8832</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or&lt;18&gt;</twComp><twBEL>lut66611_8836</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y77.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>lut66611_8836</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;26&gt;</twComp><twBEL>lut66801_8964_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;31&gt;</twComp><twBEL>][40355_8966</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twBEL></twPathDel><twLogDel>3.507</twLogDel><twRouteDel>5.527</twRouteDel><twTotDel>9.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.071</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twDest><twTotPathDel>9.030</twTotPathDel><twClkSkew dest = "1.159" src = "1.165">0.006</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y69.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;7&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;12&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y76.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;3&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>lut66607_8832</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>lut66607_8832</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or&lt;18&gt;</twComp><twBEL>lut66611_8836</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y77.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>lut66611_8836</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;26&gt;</twComp><twBEL>lut66801_8964_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;31&gt;</twComp><twBEL>][40355_8966</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twBEL></twPathDel><twLogDel>3.507</twLogDel><twRouteDel>5.523</twRouteDel><twTotDel>9.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.066</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twDest><twTotPathDel>9.025</twTotPathDel><twClkSkew dest = "1.159" src = "1.165">0.006</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;8&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y71.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;12&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;15&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y76.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;3&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>lut66607_8832</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>lut66607_8832</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or&lt;18&gt;</twComp><twBEL>lut66611_8836</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y77.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>lut66611_8836</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;26&gt;</twComp><twBEL>lut66801_8964_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>N50</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;31&gt;</twComp><twBEL>][40355_8966</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twBEL></twPathDel><twLogDel>3.507</twLogDel><twRouteDel>5.518</twRouteDel><twTotDel>9.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="734542" iCriticalPaths="408343" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10 (SLICE_X23Y81.A5), 734542 paths
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.866</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10</twDest><twTotPathDel>8.897</twTotPathDel><twClkSkew dest = "1.231" src = "1.165">-0.066</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;8&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y70.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;11&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;12&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y76.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;3&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>lut66607_8832</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>lut66607_8832</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or&lt;18&gt;</twComp><twBEL>lut66611_8836</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>lut66611_8836</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;11&gt;</twComp><twBEL>lut66675_8880_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;11&gt;</twComp><twBEL>][40229_8882</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10</twBEL></twPathDel><twLogDel>3.512</twLogDel><twRouteDel>5.385</twRouteDel><twTotDel>8.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.862</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10</twDest><twTotPathDel>8.893</twTotPathDel><twClkSkew dest = "1.231" src = "1.165">-0.066</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y69.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;7&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;12&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y76.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;3&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>lut66607_8832</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>lut66607_8832</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or&lt;18&gt;</twComp><twBEL>lut66611_8836</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>lut66611_8836</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;11&gt;</twComp><twBEL>lut66675_8880_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;11&gt;</twComp><twBEL>][40229_8882</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10</twBEL></twPathDel><twLogDel>3.512</twLogDel><twRouteDel>5.381</twRouteDel><twTotDel>8.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.857</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10</twDest><twTotPathDel>8.888</twTotPathDel><twClkSkew dest = "1.231" src = "1.165">-0.066</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;8&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y71.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;12&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;15&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y76.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;3&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>lut66607_8832</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>lut66607_8832</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or&lt;18&gt;</twComp><twBEL>lut66611_8836</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>lut66611_8836</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;11&gt;</twComp><twBEL>lut66675_8880_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;11&gt;</twComp><twBEL>][40229_8882</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_10</twBEL></twPathDel><twLogDel>3.512</twLogDel><twRouteDel>5.376</twRouteDel><twTotDel>8.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="734542" iCriticalPaths="321453" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4 (SLICE_X22Y77.A5), 734542 paths
</twPathRptBanner><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.819</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4</twDest><twTotPathDel>8.815</twTotPathDel><twClkSkew dest = "1.196" src = "1.165">-0.031</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;8&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y70.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y70.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;11&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;12&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y76.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;3&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>lut66607_8832</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>lut66607_8832</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or&lt;18&gt;</twComp><twBEL>lut66611_8836</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>lut66611_8836</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;5&gt;</twComp><twBEL>lut66639_8856_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y77.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;5&gt;</twComp><twBEL>][40193_8858</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4</twBEL></twPathDel><twLogDel>3.512</twLogDel><twRouteDel>5.303</twRouteDel><twTotDel>8.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.815</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4</twDest><twTotPathDel>8.811</twTotPathDel><twClkSkew dest = "1.196" src = "1.165">-0.031</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y69.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;7&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;12&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y76.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;3&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>lut66607_8832</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>lut66607_8832</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or&lt;18&gt;</twComp><twBEL>lut66611_8836</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>lut66611_8836</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;5&gt;</twComp><twBEL>lut66639_8856_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y77.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;5&gt;</twComp><twBEL>][40193_8858</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4</twBEL></twPathDel><twLogDel>3.512</twLogDel><twRouteDel>5.299</twRouteDel><twTotDel>8.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.810</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4</twDest><twTotPathDel>8.806</twTotPathDel><twClkSkew dest = "1.196" src = "1.165">-0.031</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;8&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_0_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y71.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;0&gt;&lt;12&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0000&lt;15&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_0_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_0_3_addsub0001&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y76.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut&lt;3&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>lut66607_8832</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>lut66607_8832</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/din_tt_fifo_and_or&lt;18&gt;</twComp><twBEL>lut66611_8836</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>lut66611_8836</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;5&gt;</twComp><twBEL>lut66639_8856_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y77.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;5&gt;</twComp><twBEL>][40193_8858</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_4</twBEL></twPathDel><twLogDel>3.512</twLogDel><twRouteDel>5.294</twRouteDel><twTotDel>8.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk1&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X1Y4.DIBDIU2), 1 path
</twPathRptBanner><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.241</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.422</twTotPathDel><twClkSkew dest = "0.631" src = "0.450">-0.181</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X43Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y4.DIBDIU2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y4.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X1Y4.DIBDIU4), 1 path
</twPathRptBanner><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.432</twTotPathDel><twClkSkew dest = "0.631" src = "0.468">-0.163</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X41Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA&lt;24&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y4.DIBDIU4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y4.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_TQ0.G_TW[21].U_TQ (SLICE_X28Y32.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_times_received_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_TQ0.G_TW[21].U_TQ</twDest><twTotPathDel>0.327</twTotPathDel><twClkSkew dest = "0.146" src = "0.136">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_times_received_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_TQ0.G_TW[21].U_TQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X29Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_times_received&lt;2&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_times_received_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_times_received&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/iTRIG_IN&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_TQ0.G_TW[21].U_TQ</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="250"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk1&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="251" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="GMII_TX_CLK_1_OBUF/SR" logResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/gmii_tx_clk_oddr/SR" locationPin="OLOGIC_X0Y229.SR" clockNet="][50733_11"/><twPinLimit anchorID="252" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR" logResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR" locationPin="OLOGIC_X0Y207.SR" clockNet="][50733_11"/><twPinLimit anchorID="253" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR" logResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR" locationPin="OLOGIC_X0Y206.SR" clockNet="][50733_11"/></twPinLimitRpt></twConst><twConst anchorID="254" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>1451</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>108</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.960</twMinPer></twConstHead><twPathRptBanner iPaths="77" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_15 (SLICE_X25Y42.DX), 77 paths
</twPathRptBanner><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.040</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_11</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_15</twDest><twTotPathDel>5.888</twTotPathDel><twClkSkew dest = "0.476" src = "0.513">0.037</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_11</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X23Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>Inst_CRU/wait_counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>lut34954_3885</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>lut34954_3885</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut34955_3886</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>lut34955_3886</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;4&gt;</twComp><twBEL>lut35171_3922</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>lut35171_3922</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>lut35172_3923</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lut35172_3923</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>lut35173_3924</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>][30363_3925</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_CRU/Madd_wait_counter_share0000_xor&lt;15&gt;_rt</twComp><twBEL>Inst_CRU/wait_counter_15</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>4.966</twRouteDel><twTotDel>5.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.421</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_0</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_15</twDest><twTotPathDel>5.491</twTotPathDel><twClkSkew dest = "0.476" src = "0.529">0.053</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_0</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X23Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>Inst_CRU/wait_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>lut34954_3885</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>lut34954_3885</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut34955_3886</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>lut34955_3886</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;4&gt;</twComp><twBEL>lut35171_3922</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>lut35171_3922</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>lut35172_3923</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lut35172_3923</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>lut35173_3924</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>][30363_3925</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_CRU/Madd_wait_counter_share0000_xor&lt;15&gt;_rt</twComp><twBEL>Inst_CRU/wait_counter_15</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>4.569</twRouteDel><twTotDel>5.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.441</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_13</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_15</twDest><twTotPathDel>5.446</twTotPathDel><twClkSkew dest = "0.476" src = "0.554">0.078</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_13</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X22Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>Inst_CRU/wait_counter_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>Inst_CRU/wait_counter&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>lut35038_3900</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>lut35038_3900</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut35039_3901</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>lut35039_3901</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut35040_3902</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>lut35040_3902</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>lut35172_3923</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lut35172_3923</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>lut35173_3924</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>][30363_3925</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_CRU/Madd_wait_counter_share0000_xor&lt;15&gt;_rt</twComp><twBEL>Inst_CRU/wait_counter_15</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>4.524</twRouteDel><twTotDel>5.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="63" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_1 (SLICE_X23Y41.CX), 63 paths
</twPathRptBanner><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.109</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_11</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_1</twDest><twTotPathDel>5.861</twTotPathDel><twClkSkew dest = "0.147" src = "0.142">-0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_11</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X23Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>Inst_CRU/wait_counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>lut34954_3885</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>lut34954_3885</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut34955_3886</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>lut34955_3886</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;4&gt;</twComp><twBEL>lut35171_3922</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>lut35171_3922</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>lut35172_3923</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>lut35172_3923</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>lut35285_3966</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>][30433_3967</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_1</twBEL></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>4.937</twRouteDel><twTotDel>5.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.501</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_0</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_1</twDest><twTotPathDel>5.464</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_0</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X23Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>Inst_CRU/wait_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>lut34954_3885</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>lut34954_3885</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut34955_3886</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>lut34955_3886</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;4&gt;</twComp><twBEL>lut35171_3922</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>lut35171_3922</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>lut35172_3923</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>lut35172_3923</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>lut35285_3966</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>][30433_3967</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_1</twBEL></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>4.540</twRouteDel><twTotDel>5.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.510</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_13</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_1</twDest><twTotPathDel>5.419</twTotPathDel><twClkSkew dest = "0.147" src = "0.183">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_13</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X22Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>Inst_CRU/wait_counter_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>Inst_CRU/wait_counter&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>lut35038_3900</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>lut35038_3900</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut35039_3901</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>lut35039_3901</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut35040_3902</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>lut35040_3902</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>lut35172_3923</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>lut35172_3923</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>lut35285_3966</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>][30433_3967</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_1</twBEL></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>4.495</twRouteDel><twTotDel>5.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="67" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_5 (SLICE_X23Y42.CX), 67 paths
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.110</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_11</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_5</twDest><twTotPathDel>5.858</twTotPathDel><twClkSkew dest = "0.145" src = "0.142">-0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_11</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X23Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>Inst_CRU/wait_counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>lut34954_3885</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>lut34954_3885</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut34955_3886</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>lut34955_3886</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;4&gt;</twComp><twBEL>lut35171_3922</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>lut35171_3922</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>lut35172_3923</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>lut35172_3923</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>lut35253_3954</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>][30413_3955</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>4.934</twRouteDel><twTotDel>5.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.491</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_0</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_5</twDest><twTotPathDel>5.461</twTotPathDel><twClkSkew dest = "0.145" src = "0.158">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_0</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X23Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>Inst_CRU/wait_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>lut34954_3885</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>lut34954_3885</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut34955_3886</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>lut34955_3886</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;4&gt;</twComp><twBEL>lut35171_3922</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>lut35171_3922</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>lut35172_3923</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>lut35172_3923</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>lut35253_3954</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>][30413_3955</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>4.537</twRouteDel><twTotDel>5.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.511</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_13</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_5</twDest><twTotPathDel>5.416</twTotPathDel><twClkSkew dest = "0.145" src = "0.183">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter_13</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X22Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>Inst_CRU/wait_counter_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>Inst_CRU/wait_counter&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>lut35038_3900</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>lut35038_3900</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut35039_3901</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>lut35039_3901</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E</twComp><twBEL>lut35040_3902</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>lut35040_3902</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;12&gt;</twComp><twBEL>lut35172_3923</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>lut35172_3923</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>lut35253_3954</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>][30413_3955</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>4.492</twRouteDel><twTotDel>5.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter2_2 (SLICE_X22Y40.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">Inst_CRU/state_FSM_FFd1</twSrc><twDest BELType="FF">Inst_CRU/wait_counter2_2</twDest><twTotPathDel>0.511</twTotPathDel><twClkSkew dest = "0.558" src = "0.490">-0.068</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/state_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter2_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X21Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/state_FSM_FFd5</twComp><twBEL>Inst_CRU/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>Inst_CRU/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y40.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;1&gt;</twComp><twBEL>lut35316_3983</twBEL><twBEL>Inst_CRU/wait_counter2_2</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/rst_counter_4 (SLICE_X23Y40.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">Inst_CRU/state_FSM_FFd1</twSrc><twDest BELType="FF">Inst_CRU/rst_counter_4</twDest><twTotPathDel>0.494</twTotPathDel><twClkSkew dest = "0.531" src = "0.490">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/state_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_CRU/rst_counter_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X21Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/state_FSM_FFd5</twComp><twBEL>Inst_CRU/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y40.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.277</twDelInfo><twComp>Inst_CRU/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y40.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>Inst_CRU/state_FSM_FFd2</twComp><twBEL>lut35333_3993</twBEL><twBEL>Inst_CRU/rst_counter_4</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>0.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/state_FSM_FFd2 (SLICE_X23Y40.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.492</twSlack><twSrc BELType="FF">Inst_CRU/rst_counter_4</twSrc><twDest BELType="FF">Inst_CRU/state_FSM_FFd2</twDest><twTotPathDel>0.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/rst_counter_4</twSrc><twDest BELType='FF'>Inst_CRU/state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X23Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/state_FSM_FFd2</twComp><twBEL>Inst_CRU/rst_counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>Inst_CRU/rst_counter&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y40.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>Inst_CRU/state_FSM_FFd2</twComp><twBEL>lut35042_3904</twBEL><twBEL>Inst_CRU/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="279"><twPinLimitBanner>Component Switching Limit Checks: TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="280" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3" logResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF"/><twPinLimit anchorID="281" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" logResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Inst_CRU/fpga_100m_clk_s"/><twPinLimit anchorID="282" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" logResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Inst_CRU/fpga_100m_clk_s"/></twPinLimitRpt></twConst><twConst anchorID="283" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.448</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.276</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>6.739</twTotPathDel><twClkSkew dest = "4.856" src = "1.654">-3.202</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/rst_counter&lt;1&gt;</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.037</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>5.037</twRouteDel><twTotDel>6.739</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">Inst_CRU/mclk_s</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.276</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>6.739</twTotPathDel><twClkSkew dest = "4.856" src = "1.654">-3.202</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/rst_counter&lt;1&gt;</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.037</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>5.037</twRouteDel><twTotDel>6.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1_1_1 (OLOGIC_X0Y228.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.375</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1_1_1</twDest><twTotPathDel>3.760</twTotPathDel><twClkSkew dest = "1.378" src = "1.158">-0.220</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X33Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y228.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.876</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y228.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d_1_1_1</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1_1_1</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>2.876</twRouteDel><twTotDel>3.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1 (OLOGIC_X2Y136.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.159</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1</twDest><twTotPathDel>1.854</twTotPathDel><twClkSkew dest = "0.536" src = "0.438">-0.098</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X33Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y136.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y136.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>0.970</twRouteDel><twTotDel>1.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (SLICE_X35Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.459</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1_1</twDest><twTotPathDel>0.494</twTotPathDel><twClkSkew dest = "0.442" src = "0.407">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X33Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d_1_1</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1_1</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.299</twRouteDel><twTotDel>0.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1 (OLOGIC_X2Y136.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.349</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1</twDest><twTotPathDel>1.519</twTotPathDel><twClkSkew dest = "0.577" src = "0.407">-0.170</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X33Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y136.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y136.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1</twBEL></twPathDel><twLogDel>0.626</twLogDel><twRouteDel>0.893</twRouteDel><twTotDel>1.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="296"><twConstPath anchorID="297" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.514</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>5.385</twTotPathDel><twClkSkew dest = "5.222" src = "1.538">-3.684</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/rst_counter&lt;1&gt;</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">4.634</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tocksr</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>4.634</twRouteDel><twTotDel>5.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>6.514</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>5.385</twTotPathDel><twClkSkew dest = "5.222" src = "1.538">-3.684</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/rst_counter&lt;1&gt;</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">4.634</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tocksr</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>4.634</twRouteDel><twTotDel>5.385</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">Inst_CRU/mclk_s</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="300"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="301" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="Inst_CRU/mclk_o_ddr/SR" logResource="Inst_CRU/MCLK_ODDR_OUT/SR" locationPin="OLOGIC_X2Y43.SR" clockNet="Inst_CRU/enable_diff_out_b"/><twPinLimit anchorID="302" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="Inst_CRU/fe_rst_sync/d&lt;1&gt;/SR" logResource="Inst_CRU/fe_rst_sync/d_1/SR" locationPin="OLOGIC_X2Y136.SR" clockNet="][IN_virtPIBox_5976_11214"/><twPinLimit anchorID="303" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="Inst_CRU/fe_rst_sync/d_1_1_1/SR" logResource="Inst_CRU/fe_rst_sync/d_1_1_1/SR" locationPin="OLOGIC_X0Y228.SR" clockNet="][IN_virtPIBox_5976_11214"/></twPinLimitRpt></twConst><twConst anchorID="304" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;</twConstName><twItemCnt>1594</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>272</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.599</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point trigled (OLOGIC_X1Y170.OCE), 5 paths
</twPathRptBanner><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.401</twSlack><twSrc BELType="FF">Inst_rand_trigger/trigger_out_0</twSrc><twDest BELType="FF">trigled</twDest><twTotPathDel>5.530</twTotPathDel><twClkSkew dest = "1.205" src = "1.189">-0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_rand_trigger/trigger_out_0</twSrc><twDest BELType='FF'>trigled</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X32Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_rand_trigger/counter&lt;5&gt;</twComp><twBEL>Inst_rand_trigger/trigger_out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>Inst_rand_trigger/trigger_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/rate_counter_1/edge_detect_coincidence/s&lt;1&gt;</twComp><twBEL>lut6121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>][33949_5907</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled1</twComp><twBEL>lut6122_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>][50717_5</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled1</twComp><twBEL>lut6123_3</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>lut6123_3</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trigled</twComp><twBEL>trigled</twBEL></twPathDel><twLogDel>0.976</twLogDel><twRouteDel>4.554</twRouteDel><twTotDel>5.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.699</twSlack><twSrc BELType="FF">en_rand_trig_1</twSrc><twDest BELType="FF">trigled</twDest><twTotPathDel>5.254</twTotPathDel><twClkSkew dest = "1.205" src = "1.167">-0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>en_rand_trig_1</twSrc><twDest BELType='FF'>trigled</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X36Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>en_rand_trig_1</twComp><twBEL>en_rand_trig_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>en_rand_trig_1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/rate_counter_1/edge_detect_coincidence/s&lt;1&gt;</twComp><twBEL>lut6121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>][33949_5907</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled1</twComp><twBEL>lut6122_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>][50717_5</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled1</twComp><twBEL>lut6123_3</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>lut6123_3</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trigled</twComp><twBEL>trigled</twBEL></twPathDel><twLogDel>0.976</twLogDel><twRouteDel>4.278</twRouteDel><twTotDel>5.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.113</twSlack><twSrc BELType="FF">sync_trigger_1/trig_out_s_d_0</twSrc><twDest BELType="FF">trigled</twDest><twTotPathDel>4.794</twTotPathDel><twClkSkew dest = "1.205" src = "1.213">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/trig_out_s_d_0</twSrc><twDest BELType='FF'>trigled</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X42Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>sync_trigger_1/trig_out_s_d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/rate_counter_1/edge_detect_coincidence/s&lt;1&gt;</twComp><twBEL>lut6121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>][33949_5907</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled1</twComp><twBEL>lut6122_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>][50717_5</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled1</twComp><twBEL>lut6123_3</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>lut6123_3</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trigled</twComp><twBEL>trigled</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>3.839</twRouteDel><twTotDel>4.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SwitchDebouncer/counter_10 (SLICE_X26Y52.DX), 27 paths
</twPathRptBanner><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.163</twSlack><twSrc BELType="FF">Inst_SwitchDebouncer/counter_8</twSrc><twDest BELType="FF">Inst_SwitchDebouncer/counter_10</twDest><twTotPathDel>4.752</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_SwitchDebouncer/counter_8</twSrc><twDest BELType='FF'>Inst_SwitchDebouncer/counter_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X26Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;10&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>lut34161_3767</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>lut34161_3767</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>lut34162_3768</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>lut34162_3768</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/sample</twComp><twBEL>lut34163_3769</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>lut34163_3769</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;10&gt;</twComp><twBEL>lut34204_3780</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>lut34204_3780</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;10&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter_10</twBEL></twPathDel><twLogDel>0.828</twLogDel><twRouteDel>3.924</twRouteDel><twTotDel>4.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.242</twSlack><twSrc BELType="FF">Inst_SwitchDebouncer/counter_14</twSrc><twDest BELType="FF">Inst_SwitchDebouncer/counter_10</twDest><twTotPathDel>4.657</twTotPathDel><twClkSkew dest = "0.150" src = "0.166">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_SwitchDebouncer/counter_14</twSrc><twDest BELType='FF'>Inst_SwitchDebouncer/counter_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X26Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;14&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>lut34161_3767</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>lut34161_3767</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>lut34162_3768</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>lut34162_3768</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/sample</twComp><twBEL>lut34163_3769</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>lut34163_3769</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;10&gt;</twComp><twBEL>lut34204_3780</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>lut34204_3780</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;10&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter_10</twBEL></twPathDel><twLogDel>0.828</twLogDel><twRouteDel>3.829</twRouteDel><twTotDel>4.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.416</twSlack><twSrc BELType="FF">Inst_SwitchDebouncer/counter_3</twSrc><twDest BELType="FF">Inst_SwitchDebouncer/counter_10</twDest><twTotPathDel>4.493</twTotPathDel><twClkSkew dest = "0.150" src = "0.156">0.006</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_SwitchDebouncer/counter_3</twSrc><twDest BELType='FF'>Inst_SwitchDebouncer/counter_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X26Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>lut34161_3767</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>lut34161_3767</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>lut34162_3768</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>lut34162_3768</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/sample</twComp><twBEL>lut34163_3769</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>lut34163_3769</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;10&gt;</twComp><twBEL>lut34204_3780</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>lut34204_3780</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;10&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter_10</twBEL></twPathDel><twLogDel>0.828</twLogDel><twRouteDel>3.665</twRouteDel><twTotDel>4.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SwitchDebouncer/counter_6 (SLICE_X26Y50.DX), 23 paths
</twPathRptBanner><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.164</twSlack><twSrc BELType="FF">Inst_SwitchDebouncer/counter_8</twSrc><twDest BELType="FF">Inst_SwitchDebouncer/counter_6</twDest><twTotPathDel>4.729</twTotPathDel><twClkSkew dest = "0.139" src = "0.161">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_SwitchDebouncer/counter_8</twSrc><twDest BELType='FF'>Inst_SwitchDebouncer/counter_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X26Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;10&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>lut34161_3767</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>lut34161_3767</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>lut34162_3768</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>lut34162_3768</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/sample</twComp><twBEL>lut34163_3769</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>lut34163_3769</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;6&gt;</twComp><twBEL>lut34236_3788</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>lut34236_3788</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;6&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter_6</twBEL></twPathDel><twLogDel>0.828</twLogDel><twRouteDel>3.901</twRouteDel><twTotDel>4.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.254</twSlack><twSrc BELType="FF">Inst_SwitchDebouncer/counter_14</twSrc><twDest BELType="FF">Inst_SwitchDebouncer/counter_6</twDest><twTotPathDel>4.634</twTotPathDel><twClkSkew dest = "0.139" src = "0.166">0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_SwitchDebouncer/counter_14</twSrc><twDest BELType='FF'>Inst_SwitchDebouncer/counter_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X26Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;14&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>lut34161_3767</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>lut34161_3767</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>lut34162_3768</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>lut34162_3768</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/sample</twComp><twBEL>lut34163_3769</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>lut34163_3769</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;6&gt;</twComp><twBEL>lut34236_3788</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>lut34236_3788</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;6&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter_6</twBEL></twPathDel><twLogDel>0.828</twLogDel><twRouteDel>3.806</twRouteDel><twTotDel>4.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.428</twSlack><twSrc BELType="FF">Inst_SwitchDebouncer/counter_3</twSrc><twDest BELType="FF">Inst_SwitchDebouncer/counter_6</twDest><twTotPathDel>4.470</twTotPathDel><twClkSkew dest = "0.139" src = "0.156">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_SwitchDebouncer/counter_3</twSrc><twDest BELType='FF'>Inst_SwitchDebouncer/counter_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X26Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>lut34161_3767</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>lut34161_3767</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;3&gt;</twComp><twBEL>lut34162_3768</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>lut34162_3768</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/sample</twComp><twBEL>lut34163_3769</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>lut34163_3769</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;6&gt;</twComp><twBEL>lut34236_3788</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>lut34236_3788</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_SwitchDebouncer/counter&lt;6&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter_6</twBEL></twPathDel><twLogDel>0.828</twLogDel><twRouteDel>3.642</twRouteDel><twTotDel>4.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point en_or_trigger_s (SLICE_X40Y53.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">en_or_trigger_s_buf</twSrc><twDest BELType="FF">en_or_trigger_s</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.139" src = "0.129">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>en_or_trigger_s_buf</twSrc><twDest BELType='FF'>en_or_trigger_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X41Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>en_or_trigger_s_buf</twComp><twBEL>en_or_trigger_s_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>en_or_trigger_s_buf</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>en_or_trigger_s</twComp><twBEL>en_or_trigger_s</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trigger_mask_4 (SLICE_X44Y45.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.451</twSlack><twSrc BELType="FF">trigger_mask_buf_4</twSrc><twDest BELType="FF">trigger_mask_4</twDest><twTotPathDel>0.460</twTotPathDel><twClkSkew dest = "0.144" src = "0.135">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>trigger_mask_buf_4</twSrc><twDest BELType='FF'>trigger_mask_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X45Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>trigger_mask_buf&lt;4&gt;</twComp><twBEL>trigger_mask_buf_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>trigger_mask_buf&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>trigger_mask&lt;4&gt;</twComp><twBEL>trigger_mask_4</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sync_trigger_1/G3[3].edge_detect_1/s_0 (SLICE_X45Y38.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="327"><twConstPath anchorID="328" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">sync_trigger_1/G3[3].edge_detect_1/s_1</twSrc><twDest BELType="FF">sync_trigger_1/G3[3].edge_detect_1/s_0</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sync_trigger_1/G3[3].edge_detect_1/s_1</twSrc><twDest BELType='FF'>sync_trigger_1/G3[3].edge_detect_1/s_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X45Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sync_trigger_1/G3[3].edge_detect_1/s&lt;2&gt;</twComp><twBEL>sync_trigger_1/G3[3].edge_detect_1/s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y38.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>sync_trigger_1/G3[3].edge_detect_1/s&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y38.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>sync_trigger_1/G3[3].edge_detect_1/s&lt;2&gt;</twComp><twBEL>sync_trigger_1/G3[3].edge_detect_1/s_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="329"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="330" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="trigled/SR" logResource="trigled/SR" locationPin="OLOGIC_X1Y170.SR" clockNet="][50733_11"/><twPinLimit anchorID="331" type="MINLOWPULSE" name="Twpl" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="mrst_from_udp_b/CLK" logResource="Mshreg_mrst_from_udp_b/CLK" locationPin="SLICE_X40Y56.CLK" clockNet="mclk"/><twPinLimit anchorID="332" type="MINHIGHPULSE" name="Twph" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="mrst_from_udp_b/CLK" logResource="Mshreg_mrst_from_udp_b/CLK" locationPin="SLICE_X40Y56.CLK" clockNet="mclk"/></twPinLimitRpt></twConst><twConst anchorID="333" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_7 (SLICE_X16Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.644</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_6</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_7</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_6</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X16Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_7</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_11 (SLICE_X25Y67.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.666</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_10</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_11</twDest><twTotPathDel>1.258</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_10</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X25Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_11</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.804</twRouteDel><twTotDel>1.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_3 (SLICE_X17Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.673</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_2</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_3</twDest><twTotPathDel>1.251</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_2</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X17Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_3</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.797</twRouteDel><twTotDel>1.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_2 (SLICE_X17Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_1</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_2</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_1</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X17Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_2</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_10 (SLICE_X25Y67.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_9</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_10</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_9</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X25Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_10</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_6 (SLICE_X16Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_5</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_6</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_5</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X16Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_6</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="346"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="347" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0" logResource="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF"/><twPinLimit anchorID="348" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="EMAC_0/idelayctrl_reset_0_r&lt;4&gt;/SR" logResource="EMAC_0/idelayctrl_reset_0_r_1/SR" locationPin="SLICE_X17Y62.SR" clockNet="][50733_11"/><twPinLimit anchorID="349" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="EMAC_0/idelayctrl_reset_0_r&lt;4&gt;/SR" logResource="EMAC_0/idelayctrl_reset_0_r_1/SR" locationPin="SLICE_X17Y62.SR" clockNet="][50733_11"/></twPinLimitRpt></twConst><twConstRollupTable uID="21" anchorID="350"><twConstRollup name="TS_FPGA100M" fullName="TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.960" actualRollup="7.448" errors="0" errorRollup="0" items="1451" itemsRollup="1610"/><twConstRollup name="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" fullName="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="7.448" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" fullName="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="5.599" actualRollup="N/A" errors="0" errorRollup="0" items="1594" itemsRollup="0"/><twConstRollup name="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" fullName="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="11" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="351">1</twUnmetConstCnt><twDataSheet anchorID="352" twNameLen="15"><twClk2SUList anchorID="353" twDestWidth="8"><twDest>FPGA100M</twDest><twClk2SU><twSrc>FPGA100M</twSrc><twRiseRise>5.960</twRiseRise><twRiseFall>3.724</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="354" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>3.821</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="355" twDestWidth="13"><twDest>GMII_RX_CLK_1</twDest><twClk2SU><twSrc>GMII_RX_CLK_1</twSrc><twRiseRise>5.949</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="356" twDestWidth="9"><twDest>GTX_CLK_1</twDest><twClk2SU><twSrc>GTX_CLK_1</twSrc><twRiseRise>9.075</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="357"><twErrCnt>99</twErrCnt><twScore>51208</twScore><twSetupScore>51208</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>50882063</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>45414</twConnCnt></twConstCov><twStats anchorID="358"><twMinPer>9.075</twMinPer><twFootnote number="1" /><twMaxFreq>110.193</twMaxFreq><twMaxFromToDel>4.030</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Oct 17 15:51:00 2011 </twTimestamp></twFoot><twClientInfo anchorID="359"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 617 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
