-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft32 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC );
end;


architecture behav of fft32 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fft32_fft32,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030-sbv485-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.934875,HLS_SYN_LAT=172,HLS_SYN_TPT=none,HLS_SYN_MEM=44,HLS_SYN_DSP=0,HLS_SYN_FF=10263,HLS_SYN_LUT=15762,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv14_39B7 : STD_LOGIC_VECTOR (13 downto 0) := "11100110110111";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_3693 : STD_LOGIC_VECTOR (13 downto 0) := "11011010010011";
    constant ap_const_lv14_3CDB : STD_LOGIC_VECTOR (13 downto 0) := "11110011011011";
    constant ap_const_lv14_336F : STD_LOGIC_VECTOR (13 downto 0) := "11001101101111";
    constant ap_const_lv14_304A : STD_LOGIC_VECTOR (13 downto 0) := "11000001001010";
    constant ap_const_lv14_2D26 : STD_LOGIC_VECTOR (13 downto 0) := "10110100100110";
    constant ap_const_lv14_2A02 : STD_LOGIC_VECTOR (13 downto 0) := "10101000000010";
    constant ap_const_lv14_23B9 : STD_LOGIC_VECTOR (13 downto 0) := "10001110111001";
    constant ap_const_lv14_26DE : STD_LOGIC_VECTOR (13 downto 0) := "10011011011110";
    constant ap_const_lv14_2095 : STD_LOGIC_VECTOR (13 downto 0) := "10000010010101";
    constant ap_const_lv14_1D71 : STD_LOGIC_VECTOR (13 downto 0) := "01110101110001";
    constant ap_const_lv14_1A4D : STD_LOGIC_VECTOR (13 downto 0) := "01101001001101";
    constant ap_const_lv14_1728 : STD_LOGIC_VECTOR (13 downto 0) := "01011100101000";
    constant ap_const_lv14_1404 : STD_LOGIC_VECTOR (13 downto 0) := "01010000000100";
    constant ap_const_lv14_10E0 : STD_LOGIC_VECTOR (13 downto 0) := "01000011100000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";

    signal ap_rst_n_inv : STD_LOGIC;
    signal a_real_24_fu_893_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_24_reg_5159 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal a_imag_24_fu_899_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_24_reg_5165 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_4_fu_905_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_4_reg_5171 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_8_fu_917_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_8_reg_5176 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_4_fu_929_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_4_reg_5181 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_25_fu_941_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_25_reg_5186 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_25_fu_947_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_25_reg_5192 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_5_fu_953_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_5_reg_5198 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_10_fu_965_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_10_reg_5203 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_5_fu_977_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_5_reg_5208 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_26_fu_989_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_26_reg_5213 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_26_fu_995_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_26_reg_5219 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_6_fu_1001_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_6_reg_5225 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_12_fu_1013_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_12_reg_5230 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_6_fu_1025_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_6_reg_5235 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_27_fu_1037_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_27_reg_5240 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_27_fu_1043_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_27_reg_5246 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_7_fu_1049_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_7_reg_5252 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_14_fu_1061_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_14_reg_5257 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_7_fu_1073_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_7_reg_5262 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_19_fu_1085_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_19_reg_5267 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_21_fu_1089_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_21_reg_5281 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_23_fu_1093_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_23_reg_5295 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_25_fu_1097_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_25_reg_5309 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_33_fu_1101_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_35_fu_1105_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_35_reg_5329 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_36_fu_1109_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_37_fu_1113_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_37_reg_5345 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_39_fu_1117_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_39_reg_5355 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_40_fu_1121_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_41_fu_1125_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_41_reg_5375 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_43_fu_1129_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_45_fu_1133_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_47_fu_1137_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_49_fu_1141_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_51_fu_1145_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_53_fu_1149_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_53_reg_5419 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_54_fu_1153_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_55_fu_1157_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_55_reg_5435 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_57_fu_1161_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_59_fu_1165_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_61_fu_1169_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_24_fu_1176_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_24_reg_5463 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal mul_ln11_24_fu_1181_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_24_reg_5468 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_26_fu_1189_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_26_reg_5473 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_26_fu_1194_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_26_reg_5478 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_28_fu_1202_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_28_reg_5483 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_28_fu_1207_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_28_reg_5488 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_30_fu_1215_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_30_reg_5493 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_30_fu_1220_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_30_reg_5498 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_32_fu_1228_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_32_reg_5503 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_32_fu_1233_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_32_reg_5508 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_34_fu_1241_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_34_reg_5513 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_34_fu_1246_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_34_reg_5518 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_36_fu_1254_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_36_reg_5523 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_36_fu_1259_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_36_reg_5528 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_38_fu_1267_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_38_reg_5533 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_38_fu_1272_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_38_reg_5538 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_40_fu_1280_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_40_reg_5543 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_40_fu_1285_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_40_reg_5548 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_42_fu_1293_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_42_reg_5553 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_42_fu_1298_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_42_reg_5558 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_44_fu_1306_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_44_reg_5563 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_44_fu_1311_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_44_reg_5568 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_46_fu_1319_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_46_reg_5573 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_46_fu_1324_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_46_reg_5578 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_4_reg_5583 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal bi_4_reg_5589 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_4_reg_5595 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_4_reg_5601 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_4_reg_5607 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_4_reg_5613 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_5_reg_5619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_5_reg_5625 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_5_reg_5631 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_13_fu_1442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_13_reg_5637 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_13_fu_1453_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_13_reg_5643 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_11_fu_1459_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_11_reg_5649 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_26_fu_1465_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_26_reg_5654 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_6_reg_5659 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_6_reg_5665 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_6_reg_5671 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_14_fu_1525_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_14_reg_5677 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_14_fu_1535_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_14_reg_5683 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_14_fu_1547_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_14_reg_5689 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_14_fu_1553_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_14_reg_5694 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_7_reg_5699 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_7_reg_5705 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_7_reg_5711 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_7_reg_5717 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_7_reg_5723 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_7_reg_5729 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_16_fu_1901_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_16_reg_5735 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal a_imag_16_fu_1907_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_16_reg_5741 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_fu_1913_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_reg_5747 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_fu_1925_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_reg_5752 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_fu_1937_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_reg_5757 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_18_fu_1949_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_18_reg_5762 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_18_fu_1955_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_18_reg_5768 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_1_fu_1961_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_1_reg_5774 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_2_fu_1973_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_2_reg_5779 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_1_fu_1985_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_1_reg_5784 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_20_fu_1997_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_20_reg_5789 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_20_fu_2003_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_20_reg_5795 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_2_fu_2009_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_2_reg_5801 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_4_fu_2021_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_4_reg_5806 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_2_fu_2033_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_2_reg_5811 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_22_fu_2045_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_22_reg_5816 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_22_fu_2051_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_22_reg_5822 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_3_fu_2057_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_3_reg_5828 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_6_fu_2069_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_6_reg_5833 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_3_fu_2081_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_3_reg_5838 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_1_fu_2093_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_1_reg_5843 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_2_fu_2097_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_3_fu_2101_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_3_reg_5867 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_5_fu_2105_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_7_fu_2109_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_9_fu_2113_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_11_fu_2117_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_13_fu_2121_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_15_fu_2125_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_15_reg_5915 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_16_fu_2129_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_17_fu_2133_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_17_reg_5931 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_20_fu_2137_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_24_fu_2141_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_27_fu_2145_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_29_fu_2149_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_31_fu_2153_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_fu_2189_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_reg_5971 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_12_fu_2201_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_12_reg_5976 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_24_fu_2213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_24_reg_5981 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_12_fu_2225_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_12_reg_5986 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_13_fu_2259_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_13_reg_5991 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_13_fu_2275_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_13_reg_5996 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_13_fu_2301_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_13_reg_6001 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_28_fu_2317_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_28_reg_6006 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_15_fu_2365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_15_reg_6011 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_15_fu_2377_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_15_reg_6016 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_30_fu_2389_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_30_reg_6021 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_15_fu_2401_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_15_reg_6026 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_63_fu_2413_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_65_fu_2417_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_67_fu_2421_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_69_fu_2425_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_71_fu_2432_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_56_fu_2436_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_56_reg_6061 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_56_fu_2441_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_56_reg_6066 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_73_fu_2446_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_73_reg_6071 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_74_fu_2450_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_75_fu_2454_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_75_reg_6083 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_77_fu_2461_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_60_fu_2465_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_60_reg_6095 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_60_fu_2470_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_60_reg_6100 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_79_fu_2475_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_79_reg_6105 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_80_fu_2479_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_81_fu_2483_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_81_reg_6117 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_83_fu_2487_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_83_reg_6123 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_84_fu_2491_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_85_fu_2495_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_85_reg_6135 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_87_fu_2502_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_66_fu_2506_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_66_reg_6147 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_66_fu_2511_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_66_reg_6152 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_89_fu_2524_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_89_reg_6157 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_90_fu_2528_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_91_fu_2532_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_91_reg_6169 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_93_fu_2544_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_93_reg_6175 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_94_fu_2548_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_95_fu_2552_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_95_reg_6187 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_97_fu_2564_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_97_reg_6193 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_98_fu_2568_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_99_fu_2572_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_99_reg_6205 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_101_fu_2584_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_101_reg_6211 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_102_fu_2588_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_103_fu_2592_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_103_reg_6223 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_105_fu_2604_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_105_reg_6229 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_106_fu_2608_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_107_fu_2612_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_107_reg_6241 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_109_fu_2624_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_109_reg_6247 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_110_fu_2628_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_111_fu_2632_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_111_reg_6259 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_fu_2639_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_reg_6265 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal mul_ln11_fu_2644_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_reg_6270 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_2_fu_2652_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_2_reg_6275 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_2_fu_2657_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_2_reg_6280 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_4_fu_2665_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_4_reg_6285 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_4_fu_2670_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_4_reg_6290 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_6_fu_2678_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_6_reg_6295 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_6_fu_2683_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_6_reg_6300 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_8_fu_2691_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_8_reg_6305 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_8_fu_2696_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_8_reg_6310 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_10_fu_2704_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_10_reg_6315 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_10_fu_2709_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_10_reg_6320 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_12_fu_2717_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_12_reg_6325 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_12_fu_2722_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_12_reg_6330 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_14_fu_2730_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_14_reg_6335 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_14_fu_2735_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_14_reg_6340 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_16_fu_2743_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_16_reg_6345 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_16_fu_2748_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_16_reg_6350 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_18_fu_2756_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_18_reg_6355 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_18_fu_2761_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_18_reg_6360 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_20_fu_2769_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_20_reg_6365 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_20_fu_2774_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_20_reg_6370 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_22_fu_2782_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_22_reg_6375 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_22_fu_2787_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_22_reg_6380 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_48_fu_2795_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_48_reg_6385 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_48_fu_2800_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_48_reg_6390 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_50_fu_2808_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_50_reg_6395 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_50_fu_2813_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_50_reg_6400 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_52_fu_2821_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_52_reg_6405 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_52_fu_2826_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_52_reg_6410 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_54_fu_2834_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_54_reg_6415 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_54_fu_2839_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_54_reg_6420 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_58_fu_2847_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_58_reg_6425 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_58_fu_2852_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_58_reg_6430 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_62_fu_2860_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_62_reg_6435 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_62_fu_2865_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_62_reg_6440 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_64_fu_2873_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_64_reg_6445 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_64_fu_2878_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_64_reg_6450 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_68_fu_2886_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_68_reg_6455 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_68_fu_2891_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_68_reg_6460 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_70_fu_2899_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_70_reg_6465 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_70_fu_2904_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_70_reg_6470 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_72_fu_2912_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_72_reg_6475 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_72_fu_2917_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_72_reg_6480 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_74_fu_2925_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_74_reg_6485 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_74_fu_2930_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_74_reg_6490 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_76_fu_2938_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_76_reg_6495 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_76_fu_2943_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_76_reg_6500 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_78_fu_2951_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_78_reg_6505 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_78_fu_2956_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_78_reg_6510 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_17_fu_3059_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_17_reg_6515 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal a_imag_17_fu_3065_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_17_reg_6521 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_48_fu_3071_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_48_reg_6527 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_48_fu_3077_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_48_reg_6533 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_49_fu_3083_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_49_reg_6539 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_49_fu_3089_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_49_reg_6545 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_50_fu_3095_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_50_reg_6551 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_50_fu_3101_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_50_reg_6557 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_19_fu_3205_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_19_reg_6563 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_19_fu_3211_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_19_reg_6569 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_51_fu_3217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_51_reg_6575 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_51_fu_3223_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_51_reg_6581 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_52_fu_3229_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_52_reg_6587 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_52_fu_3235_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_52_reg_6593 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_53_fu_3241_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_53_reg_6599 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_53_fu_3247_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_53_reg_6605 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_21_fu_3351_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_21_reg_6611 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_21_fu_3357_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_21_reg_6617 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_54_fu_3363_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_54_reg_6623 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_54_fu_3369_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_54_reg_6629 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_55_fu_3375_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_55_reg_6635 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_55_fu_3381_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_55_reg_6641 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_56_fu_3387_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_56_reg_6647 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_56_fu_3393_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_56_reg_6653 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_23_fu_3497_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_23_reg_6659 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_23_fu_3503_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_23_reg_6665 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_57_fu_3509_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_57_reg_6671 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_57_fu_3515_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_57_reg_6677 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_58_fu_3521_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_58_reg_6683 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_58_fu_3527_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_58_reg_6689 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_59_fu_3533_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_59_reg_6695 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_59_fu_3539_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_59_reg_6701 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_reg_6707 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln2_reg_6713 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_s_reg_6719 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_s_reg_6725 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_1_reg_6731 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_1_reg_6737 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_2_reg_6743 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_2_reg_6749 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_3_reg_6755 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_3_reg_6761 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_4_reg_6767 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_4_reg_6773 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_5_reg_6779 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_5_reg_6785 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_6_reg_6791 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_6_reg_6797 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_7_reg_6803 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_7_reg_6809 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_8_reg_6815 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_8_reg_6821 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_9_reg_6827 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_9_reg_6833 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_10_reg_6839 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_10_reg_6845 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_11_reg_6851 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_11_reg_6857 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_12_reg_6863 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_12_reg_6869 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_13_reg_6875 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_13_reg_6881 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_14_reg_6887 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_14_reg_6893 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_fu_3833_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_reg_6899 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal stage2_imag_fu_3838_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_reg_6904 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_17_fu_3843_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_17_reg_6909 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_17_fu_3848_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_17_reg_6914 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_18_fu_3853_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_18_reg_6919 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_18_fu_3858_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_18_reg_6924 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_19_fu_3863_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_19_reg_6929 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_19_fu_3868_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_19_reg_6934 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_20_fu_3873_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_20_reg_6939 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_20_fu_3878_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_20_reg_6944 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_21_fu_3883_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_21_reg_6949 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_21_fu_3888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_21_reg_6954 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_22_fu_3893_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_22_reg_6959 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_22_fu_3898_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_22_reg_6964 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_23_fu_3903_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_23_reg_6969 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_23_fu_3908_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_23_reg_6974 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_24_fu_3913_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_24_reg_6979 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_24_fu_3918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_24_reg_6984 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_25_fu_3923_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_25_reg_6989 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_25_fu_3928_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_25_reg_6994 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_26_fu_3933_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_26_reg_6999 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_26_fu_3938_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_26_reg_7004 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_27_fu_3943_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_27_reg_7009 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_27_fu_3948_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_27_reg_7014 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_28_fu_3953_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_28_reg_7019 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_28_fu_3958_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_28_reg_7024 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_29_fu_3963_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_29_reg_7029 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_29_fu_3968_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_29_reg_7034 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_30_fu_3973_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_30_reg_7039 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_30_fu_3978_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_30_reg_7044 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_31_fu_3983_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_31_reg_7049 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_31_fu_3988_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_31_reg_7054 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_32_fu_3993_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_32_reg_7059 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_32_fu_3998_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_32_reg_7064 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_33_fu_4003_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_33_reg_7069 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_33_fu_4008_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_33_reg_7074 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_34_fu_4013_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_34_reg_7079 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_34_fu_4018_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_34_reg_7084 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_35_fu_4023_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_35_reg_7089 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_35_fu_4028_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_35_reg_7094 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_36_fu_4033_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_36_reg_7099 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_36_fu_4038_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_36_reg_7104 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_37_fu_4043_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_37_reg_7109 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_37_fu_4048_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_37_reg_7114 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_38_fu_4053_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_38_reg_7119 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_38_fu_4058_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_38_reg_7124 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_39_fu_4063_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_39_reg_7129 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_39_fu_4068_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_39_reg_7134 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_40_fu_4073_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_40_reg_7139 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_40_fu_4078_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_40_reg_7144 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_41_fu_4083_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_41_reg_7149 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_41_fu_4088_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_41_reg_7154 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_42_fu_4093_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_42_reg_7159 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_42_fu_4098_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_42_reg_7164 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_43_fu_4103_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_43_reg_7169 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_43_fu_4108_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_43_reg_7174 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_44_fu_4113_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_44_reg_7179 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_44_fu_4118_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_44_reg_7184 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_45_fu_4123_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_45_reg_7189 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_45_fu_4128_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_45_reg_7194 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_46_fu_4133_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_46_reg_7199 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_46_fu_4138_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_46_reg_7204 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_47_fu_4143_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_47_reg_7209 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_47_fu_4148_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_47_reg_7214 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_done : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_idle : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_ready : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_in_stream_TREADY : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_31_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_31_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_30_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_30_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_29_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_29_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_28_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_28_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_27_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_27_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_26_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_26_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_25_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_25_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_24_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_24_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_23_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_23_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_22_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_22_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_21_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_21_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_20_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_20_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_19_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_19_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_18_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_18_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_17_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_17_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_16_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_16_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_15_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_15_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_14_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_14_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_13_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_13_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_12_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_12_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_11_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_11_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_10_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_10_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_9_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_9_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_8_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_8_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_7_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_7_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_6_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_6_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_5_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_5_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_4_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_3_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_2_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_1_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_31_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_31_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_30_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_30_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_29_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_29_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_28_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_28_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_27_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_27_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_26_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_26_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_25_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_25_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_24_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_24_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_23_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_23_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_22_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_22_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_21_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_21_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_20_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_20_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_19_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_19_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_18_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_18_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_17_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_17_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_16_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_16_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_15_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_15_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_14_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_14_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_13_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_13_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_12_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_12_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_11_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_11_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_10_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_10_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_9_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_9_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_8_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_8_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_7_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_7_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_6_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_6_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_5_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_5_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_4_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_3_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_2_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_1_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_out_ap_vld : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_402_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_402_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_402_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_402_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_402_in_val : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_402_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_402_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_410_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_410_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_410_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_410_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_410_in_val : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_410_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_410_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_418_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_418_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_418_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_418_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_418_in_val : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_418_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_418_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_426_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_426_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_426_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_426_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_426_in_val : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_426_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_426_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_434_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_434_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_434_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_434_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_434_in_val : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_434_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_434_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_447_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_447_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_447_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_447_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_447_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_447_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_455_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_455_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_455_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_455_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_455_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_455_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_463_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_463_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_463_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_463_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_463_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_463_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_471_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_471_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_471_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_471_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_471_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_471_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_479_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_479_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_479_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_479_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_479_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_479_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_487_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_487_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_487_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_487_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_487_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_487_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_done : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_idle : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_ready : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TREADY : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TDATA : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TVALID : STD_LOGIC;
    signal grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_generic_sincos_16_4_s_fu_402_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_generic_sincos_16_4_s_fu_410_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_418_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_426_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_434_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_447_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_455_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_463_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_471_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_479_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_487_ap_start_reg : STD_LOGIC := '0';
    signal grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal cr0_4_fu_725_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_4_fu_701_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_4_fu_731_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_4_fu_707_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_4_fu_743_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_4_fu_713_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_4_fu_719_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_4_fu_737_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_5_fu_773_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_5_fu_749_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_5_fu_779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_5_fu_755_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_5_fu_791_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_5_fu_761_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_5_fu_767_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_5_fu_785_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_6_fu_821_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_6_fu_797_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_6_fu_827_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_6_fu_803_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_6_fu_839_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_6_fu_809_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_6_fu_815_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_6_fu_833_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_7_fu_869_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_7_fu_845_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_7_fu_875_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_7_fu_851_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_7_fu_887_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_7_fu_857_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_7_fu_863_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_7_fu_881_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_4_fu_911_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_9_fu_923_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_4_fu_935_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_5_fu_959_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_11_fu_971_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_5_fu_983_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_6_fu_1007_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_13_fu_1019_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_6_fu_1031_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_7_fu_1055_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_15_fu_1067_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_7_fu_1079_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_24_fu_1176_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_32_fu_1173_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_24_fu_1176_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_24_fu_1181_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_24_fu_1181_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_26_fu_1189_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_34_fu_1186_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_26_fu_1189_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_26_fu_1194_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_26_fu_1194_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_28_fu_1202_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_38_fu_1199_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_28_fu_1202_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_28_fu_1207_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_28_fu_1207_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_30_fu_1215_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_42_fu_1212_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_30_fu_1215_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_30_fu_1220_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_30_fu_1220_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_32_fu_1228_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_44_fu_1225_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_32_fu_1228_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_32_fu_1233_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_32_fu_1233_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_34_fu_1241_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_46_fu_1238_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_34_fu_1241_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_34_fu_1246_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_34_fu_1246_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_36_fu_1254_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_48_fu_1251_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_36_fu_1254_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_36_fu_1259_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_36_fu_1259_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_38_fu_1267_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_50_fu_1264_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_38_fu_1267_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_38_fu_1272_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_38_fu_1272_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_40_fu_1280_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_52_fu_1277_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_40_fu_1280_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_40_fu_1285_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_40_fu_1285_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_42_fu_1293_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_56_fu_1290_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_42_fu_1293_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_42_fu_1298_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_42_fu_1298_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_44_fu_1306_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_58_fu_1303_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_44_fu_1306_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_44_fu_1311_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_44_fu_1311_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_46_fu_1319_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_60_fu_1316_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_46_fu_1319_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_46_fu_1324_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_46_fu_1324_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4153_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4161_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4169_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4177_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4185_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4193_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4201_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4209_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4217_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4225_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4233_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4241_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_5_fu_1383_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_5_fu_1419_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_5_fu_1401_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_13_fu_1447_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_13_fu_1437_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4249_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4257_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4265_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4273_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4281_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4289_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_6_fu_1471_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_6_fu_1516_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_6_fu_1498_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_14_fu_1541_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_14_fu_1530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4297_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4305_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4313_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4321_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4329_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4337_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal cr0_fu_1733_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_fu_1709_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_fu_1739_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_fu_1715_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_fu_1751_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_fu_1721_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_fu_1727_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_fu_1745_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_1_fu_1781_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_1_fu_1757_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_1_fu_1787_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_1_fu_1763_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_1_fu_1799_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_1_fu_1769_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_1_fu_1775_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_1_fu_1793_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_2_fu_1829_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_2_fu_1805_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_2_fu_1835_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_2_fu_1811_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_2_fu_1847_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_2_fu_1817_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_2_fu_1823_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_2_fu_1841_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_3_fu_1877_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_3_fu_1853_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_3_fu_1883_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_3_fu_1859_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_3_fu_1895_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_3_fu_1865_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_3_fu_1871_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_3_fu_1889_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_fu_1919_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_1_fu_1931_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_fu_1943_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_1_fu_1967_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_3_fu_1979_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_1_fu_1991_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_2_fu_2015_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_5_fu_2027_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_2_fu_2039_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_3_fu_2063_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_7_fu_2075_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_3_fu_2087_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_12_fu_2173_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_12_fu_2157_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_12_fu_2177_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_12_fu_2161_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_12_fu_2185_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_12_fu_2165_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_12_fu_2169_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_12_fu_2181_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_13_fu_2245_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_13_fu_2237_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_13_fu_2249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_13_fu_2241_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_14_fu_2293_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_14_fu_2285_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_14_fu_2289_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_14_fu_2297_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_15_fu_2349_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_15_fu_2333_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_15_fu_2353_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_15_fu_2337_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_15_fu_2361_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_15_fu_2341_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_15_fu_2345_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_15_fu_2357_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_fu_2195_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_12_fu_2207_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_25_fu_2219_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_12_fu_2231_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_11_fu_2253_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_56_fu_2436_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_70_fu_2429_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_56_fu_2436_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_56_fu_2441_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_56_fu_2441_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln35_13_fu_2264_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_27_fu_2269_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_60_fu_2465_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_76_fu_2458_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_60_fu_2465_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_60_fu_2470_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_60_fu_2470_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln37_13_fu_2280_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_13_fu_2306_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_14_fu_2311_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_66_fu_2506_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_86_fu_2499_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_66_fu_2506_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_66_fu_2511_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_66_fu_2511_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln36_29_fu_2322_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_14_fu_2327_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_15_fu_2371_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_15_fu_2383_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_31_fu_2395_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_15_fu_2407_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_fu_2639_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_fu_2636_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_fu_2639_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_fu_2644_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_fu_2644_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_2_fu_2652_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_4_fu_2649_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_2_fu_2652_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_2_fu_2657_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_2_fu_2657_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_4_fu_2665_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_6_fu_2662_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_4_fu_2665_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_4_fu_2670_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_4_fu_2670_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_6_fu_2678_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_8_fu_2675_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_6_fu_2678_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_6_fu_2683_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_6_fu_2683_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_8_fu_2691_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_10_fu_2688_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_8_fu_2691_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_8_fu_2696_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_8_fu_2696_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_10_fu_2704_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_12_fu_2701_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_10_fu_2704_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_10_fu_2709_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_10_fu_2709_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_12_fu_2717_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_14_fu_2714_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_12_fu_2717_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_12_fu_2722_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_12_fu_2722_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_14_fu_2730_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_18_fu_2727_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_14_fu_2730_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_14_fu_2735_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_14_fu_2735_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_16_fu_2743_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_22_fu_2740_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_16_fu_2743_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_16_fu_2748_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_16_fu_2748_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_18_fu_2756_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_26_fu_2753_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_18_fu_2756_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_18_fu_2761_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_18_fu_2761_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_20_fu_2769_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_28_fu_2766_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_20_fu_2769_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_20_fu_2774_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_20_fu_2774_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_22_fu_2782_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_30_fu_2779_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_22_fu_2782_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_22_fu_2787_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_22_fu_2787_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_48_fu_2795_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_62_fu_2792_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_48_fu_2795_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_48_fu_2800_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_48_fu_2800_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_50_fu_2808_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_64_fu_2805_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_50_fu_2808_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_50_fu_2813_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_50_fu_2813_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_52_fu_2821_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_66_fu_2818_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_52_fu_2821_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_52_fu_2826_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_52_fu_2826_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_54_fu_2834_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_68_fu_2831_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_54_fu_2834_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_54_fu_2839_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_54_fu_2839_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_58_fu_2847_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_72_fu_2844_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_58_fu_2847_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_58_fu_2852_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_58_fu_2852_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_62_fu_2860_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_78_fu_2857_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_62_fu_2860_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_62_fu_2865_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_62_fu_2865_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_64_fu_2873_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_82_fu_2870_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_64_fu_2873_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_64_fu_2878_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_64_fu_2878_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_68_fu_2886_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_88_fu_2883_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_68_fu_2886_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_68_fu_2891_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_68_fu_2891_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_70_fu_2899_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_92_fu_2896_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_70_fu_2899_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_70_fu_2904_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_70_fu_2904_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_72_fu_2912_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_96_fu_2909_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_72_fu_2912_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_72_fu_2917_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_72_fu_2917_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_74_fu_2925_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_100_fu_2922_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_74_fu_2925_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_74_fu_2930_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_74_fu_2930_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_76_fu_2938_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_104_fu_2935_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_76_fu_2938_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_76_fu_2943_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_76_fu_2943_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_78_fu_2951_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_108_fu_2948_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_78_fu_2951_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_78_fu_2956_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_78_fu_2956_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4345_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4353_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4361_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4369_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4377_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4385_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_fu_2961_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_fu_2970_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_fu_2997_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_fu_2979_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_fu_3006_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_fu_2988_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_8_fu_3035_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_8_fu_3015_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_8_fu_3041_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_8_fu_3020_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_8_fu_3053_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_8_fu_3025_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_8_fu_3030_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_8_fu_3047_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4393_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4401_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4409_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4417_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4425_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4433_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_1_fu_3107_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_1_fu_3116_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_1_fu_3143_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_1_fu_3125_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_1_fu_3152_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_1_fu_3134_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_9_fu_3181_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_9_fu_3161_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_9_fu_3187_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_9_fu_3166_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_9_fu_3199_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_9_fu_3171_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_9_fu_3176_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_9_fu_3193_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4441_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4449_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4457_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4464_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4471_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4478_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_2_fu_3253_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_2_fu_3262_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_2_fu_3289_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_2_fu_3271_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_2_fu_3298_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_2_fu_3280_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_10_fu_3327_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_10_fu_3307_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_10_fu_3333_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_10_fu_3312_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_10_fu_3345_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_10_fu_3317_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_10_fu_3322_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_10_fu_3339_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4485_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4493_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4501_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4508_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4515_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4522_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_3_fu_3399_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_3_fu_3408_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_3_fu_3435_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_3_fu_3417_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_3_fu_3444_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_3_fu_3426_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_11_fu_3473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_11_fu_3453_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_11_fu_3479_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_11_fu_3458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_11_fu_3491_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_11_fu_3463_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_11_fu_3468_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_11_fu_3485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4529_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4537_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4545_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4553_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4561_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4568_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4575_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4582_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4589_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4596_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4603_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4611_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4619_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4626_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4633_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4641_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4649_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4657_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4665_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4672_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4679_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4687_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4695_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4703_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4711_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4719_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4727_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4735_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4743_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4751_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4759_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4767_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4153_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4153_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fu_4161_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4161_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4169_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4169_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4177_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4177_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4185_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4185_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4193_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4193_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4201_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4201_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4209_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4209_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4217_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4217_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4225_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4225_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4233_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4233_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4241_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4241_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4249_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4249_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4257_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4257_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4265_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4265_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4273_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4273_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4281_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4281_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4289_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4289_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4297_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4297_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4305_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4305_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4313_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4313_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4321_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4321_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4329_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4329_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4337_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4337_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4345_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4345_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fu_4353_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4353_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4361_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4361_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4369_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4369_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4377_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4377_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4385_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4385_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4393_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4393_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4401_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4401_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4409_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4409_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4417_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4417_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4425_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4425_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4433_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4433_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4441_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4441_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4449_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4449_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4457_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4457_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4464_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4464_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4471_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4471_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4478_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4478_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4485_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4485_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4493_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4493_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4501_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4501_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4508_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4508_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4515_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4515_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4522_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4522_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4529_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4529_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4537_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4537_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4545_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4545_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4553_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4553_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4561_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4561_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4568_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4568_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4575_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4575_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4582_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4582_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4589_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4589_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4596_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4596_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4603_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4611_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4619_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4619_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4626_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4626_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4633_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4641_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4649_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4657_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4665_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4665_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4672_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4672_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4679_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4687_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4695_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4703_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4711_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4719_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4727_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4735_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4743_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4751_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4759_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4767_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4153_ce : STD_LOGIC;
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal grp_fu_4161_ce : STD_LOGIC;
    signal grp_fu_4169_ce : STD_LOGIC;
    signal grp_fu_4177_ce : STD_LOGIC;
    signal grp_fu_4185_ce : STD_LOGIC;
    signal grp_fu_4193_ce : STD_LOGIC;
    signal grp_fu_4201_ce : STD_LOGIC;
    signal grp_fu_4209_ce : STD_LOGIC;
    signal grp_fu_4217_ce : STD_LOGIC;
    signal grp_fu_4225_ce : STD_LOGIC;
    signal grp_fu_4233_ce : STD_LOGIC;
    signal grp_fu_4241_ce : STD_LOGIC;
    signal grp_fu_4249_ce : STD_LOGIC;
    signal grp_fu_4257_ce : STD_LOGIC;
    signal grp_fu_4265_ce : STD_LOGIC;
    signal grp_fu_4273_ce : STD_LOGIC;
    signal grp_fu_4281_ce : STD_LOGIC;
    signal grp_fu_4289_ce : STD_LOGIC;
    signal grp_fu_4297_ce : STD_LOGIC;
    signal grp_fu_4305_ce : STD_LOGIC;
    signal grp_fu_4313_ce : STD_LOGIC;
    signal grp_fu_4321_ce : STD_LOGIC;
    signal grp_fu_4329_ce : STD_LOGIC;
    signal grp_fu_4337_ce : STD_LOGIC;
    signal grp_fu_4345_ce : STD_LOGIC;
    signal ap_block_state9_on_subcall_done : BOOLEAN;
    signal grp_fu_4353_ce : STD_LOGIC;
    signal grp_fu_4361_ce : STD_LOGIC;
    signal grp_fu_4369_ce : STD_LOGIC;
    signal grp_fu_4377_ce : STD_LOGIC;
    signal grp_fu_4385_ce : STD_LOGIC;
    signal grp_fu_4393_ce : STD_LOGIC;
    signal grp_fu_4401_ce : STD_LOGIC;
    signal grp_fu_4409_ce : STD_LOGIC;
    signal grp_fu_4417_ce : STD_LOGIC;
    signal grp_fu_4425_ce : STD_LOGIC;
    signal grp_fu_4433_ce : STD_LOGIC;
    signal grp_fu_4441_ce : STD_LOGIC;
    signal grp_fu_4449_ce : STD_LOGIC;
    signal grp_fu_4457_ce : STD_LOGIC;
    signal grp_fu_4464_ce : STD_LOGIC;
    signal grp_fu_4471_ce : STD_LOGIC;
    signal grp_fu_4478_ce : STD_LOGIC;
    signal grp_fu_4485_ce : STD_LOGIC;
    signal grp_fu_4493_ce : STD_LOGIC;
    signal grp_fu_4501_ce : STD_LOGIC;
    signal grp_fu_4508_ce : STD_LOGIC;
    signal grp_fu_4515_ce : STD_LOGIC;
    signal grp_fu_4522_ce : STD_LOGIC;
    signal grp_fu_4529_ce : STD_LOGIC;
    signal grp_fu_4537_ce : STD_LOGIC;
    signal grp_fu_4545_ce : STD_LOGIC;
    signal grp_fu_4553_ce : STD_LOGIC;
    signal grp_fu_4561_ce : STD_LOGIC;
    signal grp_fu_4568_ce : STD_LOGIC;
    signal grp_fu_4575_ce : STD_LOGIC;
    signal grp_fu_4582_ce : STD_LOGIC;
    signal grp_fu_4589_ce : STD_LOGIC;
    signal grp_fu_4596_ce : STD_LOGIC;
    signal grp_fu_4603_ce : STD_LOGIC;
    signal grp_fu_4611_ce : STD_LOGIC;
    signal grp_fu_4619_ce : STD_LOGIC;
    signal grp_fu_4626_ce : STD_LOGIC;
    signal grp_fu_4633_ce : STD_LOGIC;
    signal grp_fu_4641_ce : STD_LOGIC;
    signal grp_fu_4649_ce : STD_LOGIC;
    signal grp_fu_4657_ce : STD_LOGIC;
    signal grp_fu_4665_ce : STD_LOGIC;
    signal grp_fu_4672_ce : STD_LOGIC;
    signal grp_fu_4679_ce : STD_LOGIC;
    signal grp_fu_4687_ce : STD_LOGIC;
    signal grp_fu_4695_ce : STD_LOGIC;
    signal grp_fu_4703_ce : STD_LOGIC;
    signal grp_fu_4711_ce : STD_LOGIC;
    signal grp_fu_4719_ce : STD_LOGIC;
    signal grp_fu_4727_ce : STD_LOGIC;
    signal grp_fu_4735_ce : STD_LOGIC;
    signal grp_fu_4743_ce : STD_LOGIC;
    signal grp_fu_4751_ce : STD_LOGIC;
    signal grp_fu_4759_ce : STD_LOGIC;
    signal grp_fu_4767_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal regslice_both_out_stream_U_apdone_blk : STD_LOGIC;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal regslice_both_in_stream_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (47 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_U_ack_in : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft32_fft32_Pipeline_VITIS_LOOP_72_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        in_stream_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        data_imag_31_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_31_out_ap_vld : OUT STD_LOGIC;
        data_imag_30_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_30_out_ap_vld : OUT STD_LOGIC;
        data_imag_29_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_29_out_ap_vld : OUT STD_LOGIC;
        data_imag_28_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_28_out_ap_vld : OUT STD_LOGIC;
        data_imag_27_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_27_out_ap_vld : OUT STD_LOGIC;
        data_imag_26_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_26_out_ap_vld : OUT STD_LOGIC;
        data_imag_25_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_25_out_ap_vld : OUT STD_LOGIC;
        data_imag_24_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_24_out_ap_vld : OUT STD_LOGIC;
        data_imag_23_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_23_out_ap_vld : OUT STD_LOGIC;
        data_imag_22_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_22_out_ap_vld : OUT STD_LOGIC;
        data_imag_21_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_21_out_ap_vld : OUT STD_LOGIC;
        data_imag_20_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_20_out_ap_vld : OUT STD_LOGIC;
        data_imag_19_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_19_out_ap_vld : OUT STD_LOGIC;
        data_imag_18_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_18_out_ap_vld : OUT STD_LOGIC;
        data_imag_17_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_17_out_ap_vld : OUT STD_LOGIC;
        data_imag_16_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_16_out_ap_vld : OUT STD_LOGIC;
        data_imag_15_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_15_out_ap_vld : OUT STD_LOGIC;
        data_imag_14_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_14_out_ap_vld : OUT STD_LOGIC;
        data_imag_13_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_13_out_ap_vld : OUT STD_LOGIC;
        data_imag_12_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_12_out_ap_vld : OUT STD_LOGIC;
        data_imag_11_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_11_out_ap_vld : OUT STD_LOGIC;
        data_imag_10_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_10_out_ap_vld : OUT STD_LOGIC;
        data_imag_9_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_9_out_ap_vld : OUT STD_LOGIC;
        data_imag_8_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_8_out_ap_vld : OUT STD_LOGIC;
        data_imag_7_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_7_out_ap_vld : OUT STD_LOGIC;
        data_imag_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_6_out_ap_vld : OUT STD_LOGIC;
        data_imag_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_5_out_ap_vld : OUT STD_LOGIC;
        data_imag_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_4_out_ap_vld : OUT STD_LOGIC;
        data_imag_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_3_out_ap_vld : OUT STD_LOGIC;
        data_imag_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_2_out_ap_vld : OUT STD_LOGIC;
        data_imag_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_1_out_ap_vld : OUT STD_LOGIC;
        data_imag_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_out_ap_vld : OUT STD_LOGIC;
        data_real_31_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_31_out_ap_vld : OUT STD_LOGIC;
        data_real_30_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_30_out_ap_vld : OUT STD_LOGIC;
        data_real_29_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_29_out_ap_vld : OUT STD_LOGIC;
        data_real_28_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_28_out_ap_vld : OUT STD_LOGIC;
        data_real_27_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_27_out_ap_vld : OUT STD_LOGIC;
        data_real_26_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_26_out_ap_vld : OUT STD_LOGIC;
        data_real_25_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_25_out_ap_vld : OUT STD_LOGIC;
        data_real_24_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_24_out_ap_vld : OUT STD_LOGIC;
        data_real_23_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_23_out_ap_vld : OUT STD_LOGIC;
        data_real_22_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_22_out_ap_vld : OUT STD_LOGIC;
        data_real_21_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_21_out_ap_vld : OUT STD_LOGIC;
        data_real_20_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_20_out_ap_vld : OUT STD_LOGIC;
        data_real_19_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_19_out_ap_vld : OUT STD_LOGIC;
        data_real_18_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_18_out_ap_vld : OUT STD_LOGIC;
        data_real_17_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_17_out_ap_vld : OUT STD_LOGIC;
        data_real_16_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_16_out_ap_vld : OUT STD_LOGIC;
        data_real_15_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_15_out_ap_vld : OUT STD_LOGIC;
        data_real_14_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_14_out_ap_vld : OUT STD_LOGIC;
        data_real_13_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_13_out_ap_vld : OUT STD_LOGIC;
        data_real_12_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_12_out_ap_vld : OUT STD_LOGIC;
        data_real_11_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_11_out_ap_vld : OUT STD_LOGIC;
        data_real_10_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_10_out_ap_vld : OUT STD_LOGIC;
        data_real_9_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_9_out_ap_vld : OUT STD_LOGIC;
        data_real_8_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_8_out_ap_vld : OUT STD_LOGIC;
        data_real_7_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_7_out_ap_vld : OUT STD_LOGIC;
        data_real_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_6_out_ap_vld : OUT STD_LOGIC;
        data_real_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_5_out_ap_vld : OUT STD_LOGIC;
        data_real_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_4_out_ap_vld : OUT STD_LOGIC;
        data_real_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_3_out_ap_vld : OUT STD_LOGIC;
        data_real_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_2_out_ap_vld : OUT STD_LOGIC;
        data_real_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_1_out_ap_vld : OUT STD_LOGIC;
        data_real_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fft32_generic_sincos_16_4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_val : IN STD_LOGIC_VECTOR (13 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component fft32_fft32_Pipeline_VITIS_LOOP_146_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        stage2_real : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_18 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_20 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_22 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_24 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_26 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_28 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_30 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_32 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_34 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_36 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_38 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_40 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_42 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_44 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_46 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_19 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_21 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_23 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_25 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_27 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_29 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_31 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_33 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_35 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_37 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_39 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_41 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_43 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_45 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_47 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_18 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_20 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_22 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_24 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_26 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_28 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_30 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_32 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_34 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_36 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_38 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_40 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_42 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_44 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_46 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_19 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_21 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_23 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_25 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_27 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_29 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_31 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_33 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_35 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_37 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_39 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_41 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_43 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_45 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_47 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_stream_TVALID : OUT STD_LOGIC );
    end component;


    component fft32_mul_16s_14s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component fft32_mac_mulsub_16s_14s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component fft32_mac_muladd_16s_14s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component fft32_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332 : component fft32_fft32_Pipeline_VITIS_LOOP_72_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start,
        ap_done => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_done,
        ap_idle => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_idle,
        ap_ready => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_ready,
        in_stream_TVALID => in_stream_TVALID_int_regslice,
        in_stream_TDATA => in_stream_TDATA_int_regslice,
        in_stream_TREADY => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_in_stream_TREADY,
        data_imag_31_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_31_out,
        data_imag_31_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_31_out_ap_vld,
        data_imag_30_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_30_out,
        data_imag_30_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_30_out_ap_vld,
        data_imag_29_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_29_out,
        data_imag_29_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_29_out_ap_vld,
        data_imag_28_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_28_out,
        data_imag_28_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_28_out_ap_vld,
        data_imag_27_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_27_out,
        data_imag_27_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_27_out_ap_vld,
        data_imag_26_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_26_out,
        data_imag_26_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_26_out_ap_vld,
        data_imag_25_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_25_out,
        data_imag_25_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_25_out_ap_vld,
        data_imag_24_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_24_out,
        data_imag_24_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_24_out_ap_vld,
        data_imag_23_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_23_out,
        data_imag_23_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_23_out_ap_vld,
        data_imag_22_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_22_out,
        data_imag_22_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_22_out_ap_vld,
        data_imag_21_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_21_out,
        data_imag_21_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_21_out_ap_vld,
        data_imag_20_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_20_out,
        data_imag_20_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_20_out_ap_vld,
        data_imag_19_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_19_out,
        data_imag_19_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_19_out_ap_vld,
        data_imag_18_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_18_out,
        data_imag_18_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_18_out_ap_vld,
        data_imag_17_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_17_out,
        data_imag_17_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_17_out_ap_vld,
        data_imag_16_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_16_out,
        data_imag_16_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_16_out_ap_vld,
        data_imag_15_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_15_out,
        data_imag_15_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_15_out_ap_vld,
        data_imag_14_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_14_out,
        data_imag_14_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_14_out_ap_vld,
        data_imag_13_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_13_out,
        data_imag_13_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_13_out_ap_vld,
        data_imag_12_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_12_out,
        data_imag_12_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_12_out_ap_vld,
        data_imag_11_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_11_out,
        data_imag_11_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_11_out_ap_vld,
        data_imag_10_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_10_out,
        data_imag_10_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_10_out_ap_vld,
        data_imag_9_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_9_out,
        data_imag_9_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_9_out_ap_vld,
        data_imag_8_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_8_out,
        data_imag_8_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_8_out_ap_vld,
        data_imag_7_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_7_out,
        data_imag_7_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_7_out_ap_vld,
        data_imag_6_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_6_out,
        data_imag_6_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_6_out_ap_vld,
        data_imag_5_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_5_out,
        data_imag_5_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_5_out_ap_vld,
        data_imag_4_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_4_out,
        data_imag_4_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_4_out_ap_vld,
        data_imag_3_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_3_out,
        data_imag_3_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_3_out_ap_vld,
        data_imag_2_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_2_out,
        data_imag_2_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_2_out_ap_vld,
        data_imag_1_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_1_out,
        data_imag_1_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_1_out_ap_vld,
        data_imag_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_out,
        data_imag_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_out_ap_vld,
        data_real_31_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_31_out,
        data_real_31_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_31_out_ap_vld,
        data_real_30_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_30_out,
        data_real_30_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_30_out_ap_vld,
        data_real_29_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_29_out,
        data_real_29_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_29_out_ap_vld,
        data_real_28_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_28_out,
        data_real_28_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_28_out_ap_vld,
        data_real_27_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_27_out,
        data_real_27_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_27_out_ap_vld,
        data_real_26_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_26_out,
        data_real_26_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_26_out_ap_vld,
        data_real_25_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_25_out,
        data_real_25_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_25_out_ap_vld,
        data_real_24_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_24_out,
        data_real_24_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_24_out_ap_vld,
        data_real_23_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_23_out,
        data_real_23_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_23_out_ap_vld,
        data_real_22_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_22_out,
        data_real_22_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_22_out_ap_vld,
        data_real_21_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_21_out,
        data_real_21_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_21_out_ap_vld,
        data_real_20_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_20_out,
        data_real_20_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_20_out_ap_vld,
        data_real_19_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_19_out,
        data_real_19_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_19_out_ap_vld,
        data_real_18_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_18_out,
        data_real_18_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_18_out_ap_vld,
        data_real_17_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_17_out,
        data_real_17_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_17_out_ap_vld,
        data_real_16_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_16_out,
        data_real_16_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_16_out_ap_vld,
        data_real_15_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_15_out,
        data_real_15_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_15_out_ap_vld,
        data_real_14_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_14_out,
        data_real_14_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_14_out_ap_vld,
        data_real_13_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_13_out,
        data_real_13_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_13_out_ap_vld,
        data_real_12_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_12_out,
        data_real_12_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_12_out_ap_vld,
        data_real_11_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_11_out,
        data_real_11_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_11_out_ap_vld,
        data_real_10_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_10_out,
        data_real_10_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_10_out_ap_vld,
        data_real_9_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_9_out,
        data_real_9_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_9_out_ap_vld,
        data_real_8_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_8_out,
        data_real_8_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_8_out_ap_vld,
        data_real_7_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_7_out,
        data_real_7_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_7_out_ap_vld,
        data_real_6_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_6_out,
        data_real_6_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_6_out_ap_vld,
        data_real_5_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_5_out,
        data_real_5_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_5_out_ap_vld,
        data_real_4_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_4_out,
        data_real_4_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_4_out_ap_vld,
        data_real_3_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_3_out,
        data_real_3_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_3_out_ap_vld,
        data_real_2_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_2_out,
        data_real_2_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_2_out_ap_vld,
        data_real_1_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_1_out,
        data_real_1_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_1_out_ap_vld,
        data_real_out => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_out,
        data_real_out_ap_vld => grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_out_ap_vld);

    grp_generic_sincos_16_4_s_fu_402 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_402_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_402_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_402_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_402_ap_ready,
        in_val => grp_generic_sincos_16_4_s_fu_402_in_val,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_402_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_402_ap_return_1);

    grp_generic_sincos_16_4_s_fu_410 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_410_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_410_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_410_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_410_ap_ready,
        in_val => grp_generic_sincos_16_4_s_fu_410_in_val,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_410_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_410_ap_return_1);

    grp_generic_sincos_16_4_s_fu_418 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_418_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_418_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_418_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_418_ap_ready,
        in_val => grp_generic_sincos_16_4_s_fu_418_in_val,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_418_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_418_ap_return_1);

    grp_generic_sincos_16_4_s_fu_426 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_426_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_426_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_426_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_426_ap_ready,
        in_val => grp_generic_sincos_16_4_s_fu_426_in_val,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_426_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_426_ap_return_1);

    grp_generic_sincos_16_4_s_fu_434 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_434_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_434_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_434_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_434_ap_ready,
        in_val => grp_generic_sincos_16_4_s_fu_434_in_val,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_434_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_434_ap_return_1);

    grp_generic_sincos_16_4_s_fu_447 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_447_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_447_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_447_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_447_ap_ready,
        in_val => ap_const_lv14_2095,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_447_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_447_ap_return_1);

    grp_generic_sincos_16_4_s_fu_455 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_455_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_455_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_455_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_455_ap_ready,
        in_val => ap_const_lv14_1D71,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_455_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_455_ap_return_1);

    grp_generic_sincos_16_4_s_fu_463 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_463_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_463_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_463_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_463_ap_ready,
        in_val => ap_const_lv14_1A4D,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_463_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_463_ap_return_1);

    grp_generic_sincos_16_4_s_fu_471 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_471_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_471_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_471_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_471_ap_ready,
        in_val => ap_const_lv14_1728,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_471_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_471_ap_return_1);

    grp_generic_sincos_16_4_s_fu_479 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_479_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_479_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_479_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_479_ap_ready,
        in_val => ap_const_lv14_1404,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_479_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_479_ap_return_1);

    grp_generic_sincos_16_4_s_fu_487 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_487_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_487_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_487_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_487_ap_ready,
        in_val => ap_const_lv14_10E0,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_487_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_487_ap_return_1);

    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495 : component fft32_fft32_Pipeline_VITIS_LOOP_146_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start,
        ap_done => grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_done,
        ap_idle => grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_idle,
        ap_ready => grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_ready,
        out_stream_TREADY => grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TREADY,
        stage2_real => stage2_real_reg_6899,
        stage2_real_18 => stage2_real_18_reg_6919,
        stage2_real_20 => stage2_real_20_reg_6939,
        stage2_real_22 => stage2_real_22_reg_6959,
        stage2_real_24 => stage2_real_24_reg_6979,
        stage2_real_26 => stage2_real_26_reg_6999,
        stage2_real_28 => stage2_real_28_reg_7019,
        stage2_real_30 => stage2_real_30_reg_7039,
        stage2_real_32 => stage2_real_32_reg_7059,
        stage2_real_34 => stage2_real_34_reg_7079,
        stage2_real_36 => stage2_real_36_reg_7099,
        stage2_real_38 => stage2_real_38_reg_7119,
        stage2_real_40 => stage2_real_40_reg_7139,
        stage2_real_42 => stage2_real_42_reg_7159,
        stage2_real_44 => stage2_real_44_reg_7179,
        stage2_real_46 => stage2_real_46_reg_7199,
        stage2_real_17 => stage2_real_17_reg_6909,
        stage2_real_19 => stage2_real_19_reg_6929,
        stage2_real_21 => stage2_real_21_reg_6949,
        stage2_real_23 => stage2_real_23_reg_6969,
        stage2_real_25 => stage2_real_25_reg_6989,
        stage2_real_27 => stage2_real_27_reg_7009,
        stage2_real_29 => stage2_real_29_reg_7029,
        stage2_real_31 => stage2_real_31_reg_7049,
        stage2_real_33 => stage2_real_33_reg_7069,
        stage2_real_35 => stage2_real_35_reg_7089,
        stage2_real_37 => stage2_real_37_reg_7109,
        stage2_real_39 => stage2_real_39_reg_7129,
        stage2_real_41 => stage2_real_41_reg_7149,
        stage2_real_43 => stage2_real_43_reg_7169,
        stage2_real_45 => stage2_real_45_reg_7189,
        stage2_real_47 => stage2_real_47_reg_7209,
        stage2_imag => stage2_imag_reg_6904,
        stage2_imag_18 => stage2_imag_18_reg_6924,
        stage2_imag_20 => stage2_imag_20_reg_6944,
        stage2_imag_22 => stage2_imag_22_reg_6964,
        stage2_imag_24 => stage2_imag_24_reg_6984,
        stage2_imag_26 => stage2_imag_26_reg_7004,
        stage2_imag_28 => stage2_imag_28_reg_7024,
        stage2_imag_30 => stage2_imag_30_reg_7044,
        stage2_imag_32 => stage2_imag_32_reg_7064,
        stage2_imag_34 => stage2_imag_34_reg_7084,
        stage2_imag_36 => stage2_imag_36_reg_7104,
        stage2_imag_38 => stage2_imag_38_reg_7124,
        stage2_imag_40 => stage2_imag_40_reg_7144,
        stage2_imag_42 => stage2_imag_42_reg_7164,
        stage2_imag_44 => stage2_imag_44_reg_7184,
        stage2_imag_46 => stage2_imag_46_reg_7204,
        stage2_imag_17 => stage2_imag_17_reg_6914,
        stage2_imag_19 => stage2_imag_19_reg_6934,
        stage2_imag_21 => stage2_imag_21_reg_6954,
        stage2_imag_23 => stage2_imag_23_reg_6974,
        stage2_imag_25 => stage2_imag_25_reg_6994,
        stage2_imag_27 => stage2_imag_27_reg_7014,
        stage2_imag_29 => stage2_imag_29_reg_7034,
        stage2_imag_31 => stage2_imag_31_reg_7054,
        stage2_imag_33 => stage2_imag_33_reg_7074,
        stage2_imag_35 => stage2_imag_35_reg_7094,
        stage2_imag_37 => stage2_imag_37_reg_7114,
        stage2_imag_39 => stage2_imag_39_reg_7134,
        stage2_imag_41 => stage2_imag_41_reg_7154,
        stage2_imag_43 => stage2_imag_43_reg_7174,
        stage2_imag_45 => stage2_imag_45_reg_7194,
        stage2_imag_47 => stage2_imag_47_reg_7214,
        out_stream_TDATA => grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TDATA,
        out_stream_TVALID => grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TVALID);

    mul_16s_14s_28_1_1_U143 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_24_fu_1176_p0,
        din1 => mul_ln10_24_fu_1176_p1,
        dout => mul_ln10_24_fu_1176_p2);

    mul_16s_14s_28_1_1_U144 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_24_fu_1181_p0,
        din1 => mul_ln11_24_fu_1181_p1,
        dout => mul_ln11_24_fu_1181_p2);

    mul_16s_14s_28_1_1_U145 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_26_fu_1189_p0,
        din1 => mul_ln10_26_fu_1189_p1,
        dout => mul_ln10_26_fu_1189_p2);

    mul_16s_14s_28_1_1_U146 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_26_fu_1194_p0,
        din1 => mul_ln11_26_fu_1194_p1,
        dout => mul_ln11_26_fu_1194_p2);

    mul_16s_14s_28_1_1_U147 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_28_fu_1202_p0,
        din1 => mul_ln10_28_fu_1202_p1,
        dout => mul_ln10_28_fu_1202_p2);

    mul_16s_14s_28_1_1_U148 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_28_fu_1207_p0,
        din1 => mul_ln11_28_fu_1207_p1,
        dout => mul_ln11_28_fu_1207_p2);

    mul_16s_14s_28_1_1_U149 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_30_fu_1215_p0,
        din1 => mul_ln10_30_fu_1215_p1,
        dout => mul_ln10_30_fu_1215_p2);

    mul_16s_14s_28_1_1_U150 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_30_fu_1220_p0,
        din1 => mul_ln11_30_fu_1220_p1,
        dout => mul_ln11_30_fu_1220_p2);

    mul_16s_14s_28_1_1_U151 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_32_fu_1228_p0,
        din1 => mul_ln10_32_fu_1228_p1,
        dout => mul_ln10_32_fu_1228_p2);

    mul_16s_14s_28_1_1_U152 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_32_fu_1233_p0,
        din1 => mul_ln11_32_fu_1233_p1,
        dout => mul_ln11_32_fu_1233_p2);

    mul_16s_14s_28_1_1_U153 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_34_fu_1241_p0,
        din1 => mul_ln10_34_fu_1241_p1,
        dout => mul_ln10_34_fu_1241_p2);

    mul_16s_14s_28_1_1_U154 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_34_fu_1246_p0,
        din1 => mul_ln11_34_fu_1246_p1,
        dout => mul_ln11_34_fu_1246_p2);

    mul_16s_14s_28_1_1_U155 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_36_fu_1254_p0,
        din1 => mul_ln10_36_fu_1254_p1,
        dout => mul_ln10_36_fu_1254_p2);

    mul_16s_14s_28_1_1_U156 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_36_fu_1259_p0,
        din1 => mul_ln11_36_fu_1259_p1,
        dout => mul_ln11_36_fu_1259_p2);

    mul_16s_14s_28_1_1_U157 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_38_fu_1267_p0,
        din1 => mul_ln10_38_fu_1267_p1,
        dout => mul_ln10_38_fu_1267_p2);

    mul_16s_14s_28_1_1_U158 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_38_fu_1272_p0,
        din1 => mul_ln11_38_fu_1272_p1,
        dout => mul_ln11_38_fu_1272_p2);

    mul_16s_14s_28_1_1_U159 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_40_fu_1280_p0,
        din1 => mul_ln10_40_fu_1280_p1,
        dout => mul_ln10_40_fu_1280_p2);

    mul_16s_14s_28_1_1_U160 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_40_fu_1285_p0,
        din1 => mul_ln11_40_fu_1285_p1,
        dout => mul_ln11_40_fu_1285_p2);

    mul_16s_14s_28_1_1_U161 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_42_fu_1293_p0,
        din1 => mul_ln10_42_fu_1293_p1,
        dout => mul_ln10_42_fu_1293_p2);

    mul_16s_14s_28_1_1_U162 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_42_fu_1298_p0,
        din1 => mul_ln11_42_fu_1298_p1,
        dout => mul_ln11_42_fu_1298_p2);

    mul_16s_14s_28_1_1_U163 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_44_fu_1306_p0,
        din1 => mul_ln10_44_fu_1306_p1,
        dout => mul_ln10_44_fu_1306_p2);

    mul_16s_14s_28_1_1_U164 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_44_fu_1311_p0,
        din1 => mul_ln11_44_fu_1311_p1,
        dout => mul_ln11_44_fu_1311_p2);

    mul_16s_14s_28_1_1_U165 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_46_fu_1319_p0,
        din1 => mul_ln10_46_fu_1319_p1,
        dout => mul_ln10_46_fu_1319_p2);

    mul_16s_14s_28_1_1_U166 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_46_fu_1324_p0,
        din1 => mul_ln11_46_fu_1324_p1,
        dout => mul_ln11_46_fu_1324_p2);

    mul_16s_14s_28_1_1_U167 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_56_fu_2436_p0,
        din1 => mul_ln10_56_fu_2436_p1,
        dout => mul_ln10_56_fu_2436_p2);

    mul_16s_14s_28_1_1_U168 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_56_fu_2441_p0,
        din1 => mul_ln11_56_fu_2441_p1,
        dout => mul_ln11_56_fu_2441_p2);

    mul_16s_14s_28_1_1_U169 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_60_fu_2465_p0,
        din1 => mul_ln10_60_fu_2465_p1,
        dout => mul_ln10_60_fu_2465_p2);

    mul_16s_14s_28_1_1_U170 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_60_fu_2470_p0,
        din1 => mul_ln11_60_fu_2470_p1,
        dout => mul_ln11_60_fu_2470_p2);

    mul_16s_14s_28_1_1_U171 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_66_fu_2506_p0,
        din1 => mul_ln10_66_fu_2506_p1,
        dout => mul_ln10_66_fu_2506_p2);

    mul_16s_14s_28_1_1_U172 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_66_fu_2511_p0,
        din1 => mul_ln11_66_fu_2511_p1,
        dout => mul_ln11_66_fu_2511_p2);

    mul_16s_14s_28_1_1_U173 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_fu_2639_p0,
        din1 => mul_ln10_fu_2639_p1,
        dout => mul_ln10_fu_2639_p2);

    mul_16s_14s_28_1_1_U174 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_fu_2644_p0,
        din1 => mul_ln11_fu_2644_p1,
        dout => mul_ln11_fu_2644_p2);

    mul_16s_14s_28_1_1_U175 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_2_fu_2652_p0,
        din1 => mul_ln10_2_fu_2652_p1,
        dout => mul_ln10_2_fu_2652_p2);

    mul_16s_14s_28_1_1_U176 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_2_fu_2657_p0,
        din1 => mul_ln11_2_fu_2657_p1,
        dout => mul_ln11_2_fu_2657_p2);

    mul_16s_14s_28_1_1_U177 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_4_fu_2665_p0,
        din1 => mul_ln10_4_fu_2665_p1,
        dout => mul_ln10_4_fu_2665_p2);

    mul_16s_14s_28_1_1_U178 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_4_fu_2670_p0,
        din1 => mul_ln11_4_fu_2670_p1,
        dout => mul_ln11_4_fu_2670_p2);

    mul_16s_14s_28_1_1_U179 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_6_fu_2678_p0,
        din1 => mul_ln10_6_fu_2678_p1,
        dout => mul_ln10_6_fu_2678_p2);

    mul_16s_14s_28_1_1_U180 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_6_fu_2683_p0,
        din1 => mul_ln11_6_fu_2683_p1,
        dout => mul_ln11_6_fu_2683_p2);

    mul_16s_14s_28_1_1_U181 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_8_fu_2691_p0,
        din1 => mul_ln10_8_fu_2691_p1,
        dout => mul_ln10_8_fu_2691_p2);

    mul_16s_14s_28_1_1_U182 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_8_fu_2696_p0,
        din1 => mul_ln11_8_fu_2696_p1,
        dout => mul_ln11_8_fu_2696_p2);

    mul_16s_14s_28_1_1_U183 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_10_fu_2704_p0,
        din1 => mul_ln10_10_fu_2704_p1,
        dout => mul_ln10_10_fu_2704_p2);

    mul_16s_14s_28_1_1_U184 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_10_fu_2709_p0,
        din1 => mul_ln11_10_fu_2709_p1,
        dout => mul_ln11_10_fu_2709_p2);

    mul_16s_14s_28_1_1_U185 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_12_fu_2717_p0,
        din1 => mul_ln10_12_fu_2717_p1,
        dout => mul_ln10_12_fu_2717_p2);

    mul_16s_14s_28_1_1_U186 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_12_fu_2722_p0,
        din1 => mul_ln11_12_fu_2722_p1,
        dout => mul_ln11_12_fu_2722_p2);

    mul_16s_14s_28_1_1_U187 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_14_fu_2730_p0,
        din1 => mul_ln10_14_fu_2730_p1,
        dout => mul_ln10_14_fu_2730_p2);

    mul_16s_14s_28_1_1_U188 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_14_fu_2735_p0,
        din1 => mul_ln11_14_fu_2735_p1,
        dout => mul_ln11_14_fu_2735_p2);

    mul_16s_14s_28_1_1_U189 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_16_fu_2743_p0,
        din1 => mul_ln10_16_fu_2743_p1,
        dout => mul_ln10_16_fu_2743_p2);

    mul_16s_14s_28_1_1_U190 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_16_fu_2748_p0,
        din1 => mul_ln11_16_fu_2748_p1,
        dout => mul_ln11_16_fu_2748_p2);

    mul_16s_14s_28_1_1_U191 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_18_fu_2756_p0,
        din1 => mul_ln10_18_fu_2756_p1,
        dout => mul_ln10_18_fu_2756_p2);

    mul_16s_14s_28_1_1_U192 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_18_fu_2761_p0,
        din1 => mul_ln11_18_fu_2761_p1,
        dout => mul_ln11_18_fu_2761_p2);

    mul_16s_14s_28_1_1_U193 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_20_fu_2769_p0,
        din1 => mul_ln10_20_fu_2769_p1,
        dout => mul_ln10_20_fu_2769_p2);

    mul_16s_14s_28_1_1_U194 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_20_fu_2774_p0,
        din1 => mul_ln11_20_fu_2774_p1,
        dout => mul_ln11_20_fu_2774_p2);

    mul_16s_14s_28_1_1_U195 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_22_fu_2782_p0,
        din1 => mul_ln10_22_fu_2782_p1,
        dout => mul_ln10_22_fu_2782_p2);

    mul_16s_14s_28_1_1_U196 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_22_fu_2787_p0,
        din1 => mul_ln11_22_fu_2787_p1,
        dout => mul_ln11_22_fu_2787_p2);

    mul_16s_14s_28_1_1_U197 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_48_fu_2795_p0,
        din1 => mul_ln10_48_fu_2795_p1,
        dout => mul_ln10_48_fu_2795_p2);

    mul_16s_14s_28_1_1_U198 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_48_fu_2800_p0,
        din1 => mul_ln11_48_fu_2800_p1,
        dout => mul_ln11_48_fu_2800_p2);

    mul_16s_14s_28_1_1_U199 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_50_fu_2808_p0,
        din1 => mul_ln10_50_fu_2808_p1,
        dout => mul_ln10_50_fu_2808_p2);

    mul_16s_14s_28_1_1_U200 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_50_fu_2813_p0,
        din1 => mul_ln11_50_fu_2813_p1,
        dout => mul_ln11_50_fu_2813_p2);

    mul_16s_14s_28_1_1_U201 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_52_fu_2821_p0,
        din1 => mul_ln10_52_fu_2821_p1,
        dout => mul_ln10_52_fu_2821_p2);

    mul_16s_14s_28_1_1_U202 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_52_fu_2826_p0,
        din1 => mul_ln11_52_fu_2826_p1,
        dout => mul_ln11_52_fu_2826_p2);

    mul_16s_14s_28_1_1_U203 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_54_fu_2834_p0,
        din1 => mul_ln10_54_fu_2834_p1,
        dout => mul_ln10_54_fu_2834_p2);

    mul_16s_14s_28_1_1_U204 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_54_fu_2839_p0,
        din1 => mul_ln11_54_fu_2839_p1,
        dout => mul_ln11_54_fu_2839_p2);

    mul_16s_14s_28_1_1_U205 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_58_fu_2847_p0,
        din1 => mul_ln10_58_fu_2847_p1,
        dout => mul_ln10_58_fu_2847_p2);

    mul_16s_14s_28_1_1_U206 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_58_fu_2852_p0,
        din1 => mul_ln11_58_fu_2852_p1,
        dout => mul_ln11_58_fu_2852_p2);

    mul_16s_14s_28_1_1_U207 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_62_fu_2860_p0,
        din1 => mul_ln10_62_fu_2860_p1,
        dout => mul_ln10_62_fu_2860_p2);

    mul_16s_14s_28_1_1_U208 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_62_fu_2865_p0,
        din1 => mul_ln11_62_fu_2865_p1,
        dout => mul_ln11_62_fu_2865_p2);

    mul_16s_14s_28_1_1_U209 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_64_fu_2873_p0,
        din1 => mul_ln10_64_fu_2873_p1,
        dout => mul_ln10_64_fu_2873_p2);

    mul_16s_14s_28_1_1_U210 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_64_fu_2878_p0,
        din1 => mul_ln11_64_fu_2878_p1,
        dout => mul_ln11_64_fu_2878_p2);

    mul_16s_14s_28_1_1_U211 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_68_fu_2886_p0,
        din1 => mul_ln10_68_fu_2886_p1,
        dout => mul_ln10_68_fu_2886_p2);

    mul_16s_14s_28_1_1_U212 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_68_fu_2891_p0,
        din1 => mul_ln11_68_fu_2891_p1,
        dout => mul_ln11_68_fu_2891_p2);

    mul_16s_14s_28_1_1_U213 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_70_fu_2899_p0,
        din1 => mul_ln10_70_fu_2899_p1,
        dout => mul_ln10_70_fu_2899_p2);

    mul_16s_14s_28_1_1_U214 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_70_fu_2904_p0,
        din1 => mul_ln11_70_fu_2904_p1,
        dout => mul_ln11_70_fu_2904_p2);

    mul_16s_14s_28_1_1_U215 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_72_fu_2912_p0,
        din1 => mul_ln10_72_fu_2912_p1,
        dout => mul_ln10_72_fu_2912_p2);

    mul_16s_14s_28_1_1_U216 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_72_fu_2917_p0,
        din1 => mul_ln11_72_fu_2917_p1,
        dout => mul_ln11_72_fu_2917_p2);

    mul_16s_14s_28_1_1_U217 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_74_fu_2925_p0,
        din1 => mul_ln10_74_fu_2925_p1,
        dout => mul_ln10_74_fu_2925_p2);

    mul_16s_14s_28_1_1_U218 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_74_fu_2930_p0,
        din1 => mul_ln11_74_fu_2930_p1,
        dout => mul_ln11_74_fu_2930_p2);

    mul_16s_14s_28_1_1_U219 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_76_fu_2938_p0,
        din1 => mul_ln10_76_fu_2938_p1,
        dout => mul_ln10_76_fu_2938_p2);

    mul_16s_14s_28_1_1_U220 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_76_fu_2943_p0,
        din1 => mul_ln11_76_fu_2943_p1,
        dout => mul_ln11_76_fu_2943_p2);

    mul_16s_14s_28_1_1_U221 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_78_fu_2951_p0,
        din1 => mul_ln10_78_fu_2951_p1,
        dout => mul_ln10_78_fu_2951_p2);

    mul_16s_14s_28_1_1_U222 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_78_fu_2956_p0,
        din1 => mul_ln11_78_fu_2956_p1,
        dout => mul_ln11_78_fu_2956_p2);

    mac_mulsub_16s_14s_28s_28_4_1_U223 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4153_p0,
        din1 => grp_fu_4153_p1,
        din2 => mul_ln10_24_reg_5463,
        ce => grp_fu_4153_ce,
        dout => grp_fu_4153_p3);

    mac_muladd_16s_14s_28s_28_4_1_U224 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4161_p0,
        din1 => grp_fu_4161_p1,
        din2 => mul_ln11_24_reg_5468,
        ce => grp_fu_4161_ce,
        dout => grp_fu_4161_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U225 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4169_p0,
        din1 => grp_fu_4169_p1,
        din2 => mul_ln10_26_reg_5473,
        ce => grp_fu_4169_ce,
        dout => grp_fu_4169_p3);

    mac_muladd_16s_14s_28s_28_4_1_U226 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4177_p0,
        din1 => grp_fu_4177_p1,
        din2 => mul_ln11_26_reg_5478,
        ce => grp_fu_4177_ce,
        dout => grp_fu_4177_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U227 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4185_p0,
        din1 => grp_fu_4185_p1,
        din2 => mul_ln10_28_reg_5483,
        ce => grp_fu_4185_ce,
        dout => grp_fu_4185_p3);

    mac_muladd_16s_14s_28s_28_4_1_U228 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4193_p0,
        din1 => grp_fu_4193_p1,
        din2 => mul_ln11_28_reg_5488,
        ce => grp_fu_4193_ce,
        dout => grp_fu_4193_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U229 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4201_p0,
        din1 => grp_fu_4201_p1,
        din2 => mul_ln10_30_reg_5493,
        ce => grp_fu_4201_ce,
        dout => grp_fu_4201_p3);

    mac_muladd_16s_14s_28s_28_4_1_U230 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4209_p0,
        din1 => grp_fu_4209_p1,
        din2 => mul_ln11_30_reg_5498,
        ce => grp_fu_4209_ce,
        dout => grp_fu_4209_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U231 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4217_p0,
        din1 => grp_fu_4217_p1,
        din2 => mul_ln10_32_reg_5503,
        ce => grp_fu_4217_ce,
        dout => grp_fu_4217_p3);

    mac_muladd_16s_14s_28s_28_4_1_U232 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4225_p0,
        din1 => grp_fu_4225_p1,
        din2 => mul_ln11_32_reg_5508,
        ce => grp_fu_4225_ce,
        dout => grp_fu_4225_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U233 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4233_p0,
        din1 => grp_fu_4233_p1,
        din2 => mul_ln10_34_reg_5513,
        ce => grp_fu_4233_ce,
        dout => grp_fu_4233_p3);

    mac_muladd_16s_14s_28s_28_4_1_U234 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4241_p0,
        din1 => grp_fu_4241_p1,
        din2 => mul_ln11_34_reg_5518,
        ce => grp_fu_4241_ce,
        dout => grp_fu_4241_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U235 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4249_p0,
        din1 => grp_fu_4249_p1,
        din2 => mul_ln10_36_reg_5523,
        ce => grp_fu_4249_ce,
        dout => grp_fu_4249_p3);

    mac_muladd_16s_14s_28s_28_4_1_U236 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4257_p0,
        din1 => grp_fu_4257_p1,
        din2 => mul_ln11_36_reg_5528,
        ce => grp_fu_4257_ce,
        dout => grp_fu_4257_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U237 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4265_p0,
        din1 => grp_fu_4265_p1,
        din2 => mul_ln10_38_reg_5533,
        ce => grp_fu_4265_ce,
        dout => grp_fu_4265_p3);

    mac_muladd_16s_14s_28s_28_4_1_U238 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4273_p0,
        din1 => grp_fu_4273_p1,
        din2 => mul_ln11_38_reg_5538,
        ce => grp_fu_4273_ce,
        dout => grp_fu_4273_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U239 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4281_p0,
        din1 => grp_fu_4281_p1,
        din2 => mul_ln10_40_reg_5543,
        ce => grp_fu_4281_ce,
        dout => grp_fu_4281_p3);

    mac_muladd_16s_14s_28s_28_4_1_U240 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4289_p0,
        din1 => grp_fu_4289_p1,
        din2 => mul_ln11_40_reg_5548,
        ce => grp_fu_4289_ce,
        dout => grp_fu_4289_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U241 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4297_p0,
        din1 => grp_fu_4297_p1,
        din2 => mul_ln10_42_reg_5553,
        ce => grp_fu_4297_ce,
        dout => grp_fu_4297_p3);

    mac_muladd_16s_14s_28s_28_4_1_U242 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4305_p0,
        din1 => grp_fu_4305_p1,
        din2 => mul_ln11_42_reg_5558,
        ce => grp_fu_4305_ce,
        dout => grp_fu_4305_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U243 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4313_p0,
        din1 => grp_fu_4313_p1,
        din2 => mul_ln10_44_reg_5563,
        ce => grp_fu_4313_ce,
        dout => grp_fu_4313_p3);

    mac_muladd_16s_14s_28s_28_4_1_U244 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4321_p0,
        din1 => grp_fu_4321_p1,
        din2 => mul_ln11_44_reg_5568,
        ce => grp_fu_4321_ce,
        dout => grp_fu_4321_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U245 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4329_p0,
        din1 => grp_fu_4329_p1,
        din2 => mul_ln10_46_reg_5573,
        ce => grp_fu_4329_ce,
        dout => grp_fu_4329_p3);

    mac_muladd_16s_14s_28s_28_4_1_U246 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4337_p0,
        din1 => grp_fu_4337_p1,
        din2 => mul_ln11_46_reg_5578,
        ce => grp_fu_4337_ce,
        dout => grp_fu_4337_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U247 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4345_p0,
        din1 => grp_fu_4345_p1,
        din2 => mul_ln10_reg_6265,
        ce => grp_fu_4345_ce,
        dout => grp_fu_4345_p3);

    mac_muladd_16s_14s_28s_28_4_1_U248 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4353_p0,
        din1 => grp_fu_4353_p1,
        din2 => mul_ln11_reg_6270,
        ce => grp_fu_4353_ce,
        dout => grp_fu_4353_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U249 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4361_p0,
        din1 => grp_fu_4361_p1,
        din2 => mul_ln10_2_reg_6275,
        ce => grp_fu_4361_ce,
        dout => grp_fu_4361_p3);

    mac_muladd_16s_14s_28s_28_4_1_U250 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4369_p0,
        din1 => grp_fu_4369_p1,
        din2 => mul_ln11_2_reg_6280,
        ce => grp_fu_4369_ce,
        dout => grp_fu_4369_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U251 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4377_p0,
        din1 => grp_fu_4377_p1,
        din2 => mul_ln10_4_reg_6285,
        ce => grp_fu_4377_ce,
        dout => grp_fu_4377_p3);

    mac_muladd_16s_14s_28s_28_4_1_U252 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4385_p0,
        din1 => grp_fu_4385_p1,
        din2 => mul_ln11_4_reg_6290,
        ce => grp_fu_4385_ce,
        dout => grp_fu_4385_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U253 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4393_p0,
        din1 => grp_fu_4393_p1,
        din2 => mul_ln10_6_reg_6295,
        ce => grp_fu_4393_ce,
        dout => grp_fu_4393_p3);

    mac_muladd_16s_14s_28s_28_4_1_U254 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4401_p0,
        din1 => grp_fu_4401_p1,
        din2 => mul_ln11_6_reg_6300,
        ce => grp_fu_4401_ce,
        dout => grp_fu_4401_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U255 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4409_p0,
        din1 => grp_fu_4409_p1,
        din2 => mul_ln10_8_reg_6305,
        ce => grp_fu_4409_ce,
        dout => grp_fu_4409_p3);

    mac_muladd_16s_14s_28s_28_4_1_U256 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4417_p0,
        din1 => grp_fu_4417_p1,
        din2 => mul_ln11_8_reg_6310,
        ce => grp_fu_4417_ce,
        dout => grp_fu_4417_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U257 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4425_p0,
        din1 => grp_fu_4425_p1,
        din2 => mul_ln10_10_reg_6315,
        ce => grp_fu_4425_ce,
        dout => grp_fu_4425_p3);

    mac_muladd_16s_14s_28s_28_4_1_U258 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4433_p0,
        din1 => grp_fu_4433_p1,
        din2 => mul_ln11_10_reg_6320,
        ce => grp_fu_4433_ce,
        dout => grp_fu_4433_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U259 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4441_p0,
        din1 => grp_fu_4441_p1,
        din2 => mul_ln10_12_reg_6325,
        ce => grp_fu_4441_ce,
        dout => grp_fu_4441_p3);

    mac_muladd_16s_14s_28s_28_4_1_U260 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4449_p0,
        din1 => grp_fu_4449_p1,
        din2 => mul_ln11_12_reg_6330,
        ce => grp_fu_4449_ce,
        dout => grp_fu_4449_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U261 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4457_p0,
        din1 => grp_fu_4457_p1,
        din2 => mul_ln10_14_reg_6335,
        ce => grp_fu_4457_ce,
        dout => grp_fu_4457_p3);

    mac_muladd_16s_14s_28s_28_4_1_U262 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4464_p0,
        din1 => grp_fu_4464_p1,
        din2 => mul_ln11_14_reg_6340,
        ce => grp_fu_4464_ce,
        dout => grp_fu_4464_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U263 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4471_p0,
        din1 => grp_fu_4471_p1,
        din2 => mul_ln10_16_reg_6345,
        ce => grp_fu_4471_ce,
        dout => grp_fu_4471_p3);

    mac_muladd_16s_14s_28s_28_4_1_U264 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4478_p0,
        din1 => grp_fu_4478_p1,
        din2 => mul_ln11_16_reg_6350,
        ce => grp_fu_4478_ce,
        dout => grp_fu_4478_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U265 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4485_p0,
        din1 => grp_fu_4485_p1,
        din2 => mul_ln10_18_reg_6355,
        ce => grp_fu_4485_ce,
        dout => grp_fu_4485_p3);

    mac_muladd_16s_14s_28s_28_4_1_U266 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4493_p0,
        din1 => grp_fu_4493_p1,
        din2 => mul_ln11_18_reg_6360,
        ce => grp_fu_4493_ce,
        dout => grp_fu_4493_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U267 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4501_p0,
        din1 => grp_fu_4501_p1,
        din2 => mul_ln10_20_reg_6365,
        ce => grp_fu_4501_ce,
        dout => grp_fu_4501_p3);

    mac_muladd_16s_14s_28s_28_4_1_U268 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4508_p0,
        din1 => grp_fu_4508_p1,
        din2 => mul_ln11_20_reg_6370,
        ce => grp_fu_4508_ce,
        dout => grp_fu_4508_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U269 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4515_p0,
        din1 => grp_fu_4515_p1,
        din2 => mul_ln10_22_reg_6375,
        ce => grp_fu_4515_ce,
        dout => grp_fu_4515_p3);

    mac_muladd_16s_14s_28s_28_4_1_U270 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4522_p0,
        din1 => grp_fu_4522_p1,
        din2 => mul_ln11_22_reg_6380,
        ce => grp_fu_4522_ce,
        dout => grp_fu_4522_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U271 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4529_p0,
        din1 => grp_fu_4529_p1,
        din2 => mul_ln10_48_reg_6385,
        ce => grp_fu_4529_ce,
        dout => grp_fu_4529_p3);

    mac_muladd_16s_14s_28s_28_4_1_U272 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4537_p0,
        din1 => grp_fu_4537_p1,
        din2 => mul_ln11_48_reg_6390,
        ce => grp_fu_4537_ce,
        dout => grp_fu_4537_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U273 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4545_p0,
        din1 => grp_fu_4545_p1,
        din2 => mul_ln10_50_reg_6395,
        ce => grp_fu_4545_ce,
        dout => grp_fu_4545_p3);

    mac_muladd_16s_14s_28s_28_4_1_U274 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4553_p0,
        din1 => grp_fu_4553_p1,
        din2 => mul_ln11_50_reg_6400,
        ce => grp_fu_4553_ce,
        dout => grp_fu_4553_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U275 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4561_p0,
        din1 => grp_fu_4561_p1,
        din2 => mul_ln10_52_reg_6405,
        ce => grp_fu_4561_ce,
        dout => grp_fu_4561_p3);

    mac_muladd_16s_14s_28s_28_4_1_U276 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4568_p0,
        din1 => grp_fu_4568_p1,
        din2 => mul_ln11_52_reg_6410,
        ce => grp_fu_4568_ce,
        dout => grp_fu_4568_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U277 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4575_p0,
        din1 => grp_fu_4575_p1,
        din2 => mul_ln10_54_reg_6415,
        ce => grp_fu_4575_ce,
        dout => grp_fu_4575_p3);

    mac_muladd_16s_14s_28s_28_4_1_U278 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4582_p0,
        din1 => grp_fu_4582_p1,
        din2 => mul_ln11_54_reg_6420,
        ce => grp_fu_4582_ce,
        dout => grp_fu_4582_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U279 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4589_p0,
        din1 => grp_fu_4589_p1,
        din2 => mul_ln10_56_reg_6061,
        ce => grp_fu_4589_ce,
        dout => grp_fu_4589_p3);

    mac_muladd_16s_14s_28s_28_4_1_U280 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4596_p0,
        din1 => grp_fu_4596_p1,
        din2 => mul_ln11_56_reg_6066,
        ce => grp_fu_4596_ce,
        dout => grp_fu_4596_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U281 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4603_p0,
        din1 => grp_generic_sincos_16_4_s_fu_418_ap_return_0,
        din2 => mul_ln10_58_reg_6425,
        ce => grp_fu_4603_ce,
        dout => grp_fu_4603_p3);

    mac_muladd_16s_14s_28s_28_4_1_U282 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4611_p0,
        din1 => grp_generic_sincos_16_4_s_fu_418_ap_return_1,
        din2 => mul_ln11_58_reg_6430,
        ce => grp_fu_4611_ce,
        dout => grp_fu_4611_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U283 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4619_p0,
        din1 => grp_fu_4619_p1,
        din2 => mul_ln10_60_reg_6095,
        ce => grp_fu_4619_ce,
        dout => grp_fu_4619_p3);

    mac_muladd_16s_14s_28s_28_4_1_U284 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4626_p0,
        din1 => grp_fu_4626_p1,
        din2 => mul_ln11_60_reg_6100,
        ce => grp_fu_4626_ce,
        dout => grp_fu_4626_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U285 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4633_p0,
        din1 => grp_generic_sincos_16_4_s_fu_426_ap_return_0,
        din2 => mul_ln10_62_reg_6435,
        ce => grp_fu_4633_ce,
        dout => grp_fu_4633_p3);

    mac_muladd_16s_14s_28s_28_4_1_U286 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4641_p0,
        din1 => grp_generic_sincos_16_4_s_fu_426_ap_return_1,
        din2 => mul_ln11_62_reg_6440,
        ce => grp_fu_4641_ce,
        dout => grp_fu_4641_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U287 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4649_p0,
        din1 => grp_generic_sincos_16_4_s_fu_434_ap_return_0,
        din2 => mul_ln10_64_reg_6445,
        ce => grp_fu_4649_ce,
        dout => grp_fu_4649_p3);

    mac_muladd_16s_14s_28s_28_4_1_U288 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4657_p0,
        din1 => grp_generic_sincos_16_4_s_fu_434_ap_return_1,
        din2 => mul_ln11_64_reg_6450,
        ce => grp_fu_4657_ce,
        dout => grp_fu_4657_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U289 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4665_p0,
        din1 => grp_fu_4665_p1,
        din2 => mul_ln10_66_reg_6147,
        ce => grp_fu_4665_ce,
        dout => grp_fu_4665_p3);

    mac_muladd_16s_14s_28s_28_4_1_U290 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4672_p0,
        din1 => grp_fu_4672_p1,
        din2 => mul_ln11_66_reg_6152,
        ce => grp_fu_4672_ce,
        dout => grp_fu_4672_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U291 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4679_p0,
        din1 => grp_generic_sincos_16_4_s_fu_447_ap_return_0,
        din2 => mul_ln10_68_reg_6455,
        ce => grp_fu_4679_ce,
        dout => grp_fu_4679_p3);

    mac_muladd_16s_14s_28s_28_4_1_U292 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4687_p0,
        din1 => grp_generic_sincos_16_4_s_fu_447_ap_return_1,
        din2 => mul_ln11_68_reg_6460,
        ce => grp_fu_4687_ce,
        dout => grp_fu_4687_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U293 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4695_p0,
        din1 => grp_generic_sincos_16_4_s_fu_455_ap_return_0,
        din2 => mul_ln10_70_reg_6465,
        ce => grp_fu_4695_ce,
        dout => grp_fu_4695_p3);

    mac_muladd_16s_14s_28s_28_4_1_U294 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4703_p0,
        din1 => grp_generic_sincos_16_4_s_fu_455_ap_return_1,
        din2 => mul_ln11_70_reg_6470,
        ce => grp_fu_4703_ce,
        dout => grp_fu_4703_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U295 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4711_p0,
        din1 => grp_generic_sincos_16_4_s_fu_463_ap_return_0,
        din2 => mul_ln10_72_reg_6475,
        ce => grp_fu_4711_ce,
        dout => grp_fu_4711_p3);

    mac_muladd_16s_14s_28s_28_4_1_U296 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4719_p0,
        din1 => grp_generic_sincos_16_4_s_fu_463_ap_return_1,
        din2 => mul_ln11_72_reg_6480,
        ce => grp_fu_4719_ce,
        dout => grp_fu_4719_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U297 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4727_p0,
        din1 => grp_generic_sincos_16_4_s_fu_471_ap_return_0,
        din2 => mul_ln10_74_reg_6485,
        ce => grp_fu_4727_ce,
        dout => grp_fu_4727_p3);

    mac_muladd_16s_14s_28s_28_4_1_U298 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4735_p0,
        din1 => grp_generic_sincos_16_4_s_fu_471_ap_return_1,
        din2 => mul_ln11_74_reg_6490,
        ce => grp_fu_4735_ce,
        dout => grp_fu_4735_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U299 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4743_p0,
        din1 => grp_generic_sincos_16_4_s_fu_479_ap_return_0,
        din2 => mul_ln10_76_reg_6495,
        ce => grp_fu_4743_ce,
        dout => grp_fu_4743_p3);

    mac_muladd_16s_14s_28s_28_4_1_U300 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4751_p0,
        din1 => grp_generic_sincos_16_4_s_fu_479_ap_return_1,
        din2 => mul_ln11_76_reg_6500,
        ce => grp_fu_4751_ce,
        dout => grp_fu_4751_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U301 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4759_p0,
        din1 => grp_generic_sincos_16_4_s_fu_487_ap_return_0,
        din2 => mul_ln10_78_reg_6505,
        ce => grp_fu_4759_ce,
        dout => grp_fu_4759_p3);

    mac_muladd_16s_14s_28s_28_4_1_U302 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4767_p0,
        din1 => grp_generic_sincos_16_4_s_fu_487_ap_return_1,
        din2 => mul_ln11_78_reg_6510,
        ce => grp_fu_4767_ce,
        dout => grp_fu_4767_p3);

    regslice_both_in_stream_U : component fft32_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_U_apdone_blk);

    regslice_both_out_stream_U : component fft32_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TDATA,
        vld_in => grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TVALID,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_ready = ap_const_logic_1)) then 
                    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_ready = ap_const_logic_1)) then 
                    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_402_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_402_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_generic_sincos_16_4_s_fu_402_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_402_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_402_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_410_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_410_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_generic_sincos_16_4_s_fu_410_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_410_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_410_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_418_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_418_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_generic_sincos_16_4_s_fu_418_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_418_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_418_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_426_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_426_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_generic_sincos_16_4_s_fu_426_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_426_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_426_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_434_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_434_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_generic_sincos_16_4_s_fu_434_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_434_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_434_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_447_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_447_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_generic_sincos_16_4_s_fu_447_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_447_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_447_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_455_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_455_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_generic_sincos_16_4_s_fu_455_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_455_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_455_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_463_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_463_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_generic_sincos_16_4_s_fu_463_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_463_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_463_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_471_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_471_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_generic_sincos_16_4_s_fu_471_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_471_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_471_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_479_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_479_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_generic_sincos_16_4_s_fu_479_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_479_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_479_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_487_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_487_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_generic_sincos_16_4_s_fu_487_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_487_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_487_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                a_imag_16_reg_5741 <= a_imag_16_fu_1907_p2;
                a_imag_18_reg_5768 <= a_imag_18_fu_1955_p2;
                a_imag_20_reg_5795 <= a_imag_20_fu_2003_p2;
                a_imag_22_reg_5822 <= a_imag_22_fu_2051_p2;
                a_real_13_reg_6001 <= a_real_13_fu_2301_p2;
                a_real_15_reg_6011 <= a_real_15_fu_2365_p2;
                a_real_16_reg_5735 <= a_real_16_fu_1901_p2;
                a_real_18_reg_5762 <= a_real_18_fu_1949_p2;
                a_real_20_reg_5789 <= a_real_20_fu_1997_p2;
                a_real_22_reg_5816 <= a_real_22_fu_2045_p2;
                a_real_reg_5971 <= a_real_fu_2189_p2;
                add_ln35_12_reg_5976 <= add_ln35_12_fu_2201_p2;
                add_ln35_13_reg_5991 <= add_ln35_13_fu_2259_p2;
                add_ln35_15_reg_6016 <= add_ln35_15_fu_2377_p2;
                add_ln35_1_reg_5774 <= add_ln35_1_fu_1961_p2;
                add_ln35_2_reg_5801 <= add_ln35_2_fu_2009_p2;
                add_ln35_3_reg_5828 <= add_ln35_3_fu_2057_p2;
                add_ln35_reg_5747 <= add_ln35_fu_1913_p2;
                mul_ln10_56_reg_6061 <= mul_ln10_56_fu_2436_p2;
                mul_ln10_60_reg_6095 <= mul_ln10_60_fu_2465_p2;
                mul_ln10_66_reg_6147 <= mul_ln10_66_fu_2506_p2;
                mul_ln11_56_reg_6066 <= mul_ln11_56_fu_2441_p2;
                mul_ln11_60_reg_6100 <= mul_ln11_60_fu_2470_p2;
                mul_ln11_66_reg_6152 <= mul_ln11_66_fu_2511_p2;
                sext_ln10_101_reg_6211 <= sext_ln10_101_fu_2584_p1;
                sext_ln10_103_reg_6223 <= sext_ln10_103_fu_2592_p1;
                sext_ln10_105_reg_6229 <= sext_ln10_105_fu_2604_p1;
                sext_ln10_107_reg_6241 <= sext_ln10_107_fu_2612_p1;
                sext_ln10_109_reg_6247 <= sext_ln10_109_fu_2624_p1;
                sext_ln10_111_reg_6259 <= sext_ln10_111_fu_2632_p1;
                sext_ln10_15_reg_5915 <= sext_ln10_15_fu_2125_p1;
                sext_ln10_17_reg_5931 <= sext_ln10_17_fu_2133_p1;
                sext_ln10_1_reg_5843 <= sext_ln10_1_fu_2093_p1;
                sext_ln10_3_reg_5867 <= sext_ln10_3_fu_2101_p1;
                sext_ln10_73_reg_6071 <= sext_ln10_73_fu_2446_p1;
                sext_ln10_75_reg_6083 <= sext_ln10_75_fu_2454_p1;
                sext_ln10_79_reg_6105 <= sext_ln10_79_fu_2475_p1;
                sext_ln10_81_reg_6117 <= sext_ln10_81_fu_2483_p1;
                sext_ln10_83_reg_6123 <= sext_ln10_83_fu_2487_p1;
                sext_ln10_85_reg_6135 <= sext_ln10_85_fu_2495_p1;
                sext_ln10_89_reg_6157 <= sext_ln10_89_fu_2524_p1;
                sext_ln10_91_reg_6169 <= sext_ln10_91_fu_2532_p1;
                sext_ln10_93_reg_6175 <= sext_ln10_93_fu_2544_p1;
                sext_ln10_95_reg_6187 <= sext_ln10_95_fu_2552_p1;
                sext_ln10_97_reg_6193 <= sext_ln10_97_fu_2564_p1;
                sext_ln10_99_reg_6205 <= sext_ln10_99_fu_2572_p1;
                sub_ln36_24_reg_5981 <= sub_ln36_24_fu_2213_p2;
                sub_ln36_28_reg_6006 <= sub_ln36_28_fu_2317_p2;
                sub_ln36_2_reg_5779 <= sub_ln36_2_fu_1973_p2;
                sub_ln36_30_reg_6021 <= sub_ln36_30_fu_2389_p2;
                sub_ln36_4_reg_5806 <= sub_ln36_4_fu_2021_p2;
                sub_ln36_6_reg_5833 <= sub_ln36_6_fu_2069_p2;
                sub_ln36_reg_5752 <= sub_ln36_fu_1925_p2;
                sub_ln37_12_reg_5986 <= sub_ln37_12_fu_2225_p2;
                sub_ln37_13_reg_5996 <= sub_ln37_13_fu_2275_p2;
                sub_ln37_15_reg_6026 <= sub_ln37_15_fu_2401_p2;
                sub_ln37_1_reg_5784 <= sub_ln37_1_fu_1985_p2;
                sub_ln37_2_reg_5811 <= sub_ln37_2_fu_2033_p2;
                sub_ln37_3_reg_5838 <= sub_ln37_3_fu_2081_p2;
                sub_ln37_reg_5757 <= sub_ln37_fu_1937_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                a_imag_17_reg_6521 <= a_imag_17_fu_3065_p2;
                a_imag_19_reg_6569 <= a_imag_19_fu_3211_p2;
                a_imag_21_reg_6617 <= a_imag_21_fu_3357_p2;
                a_imag_23_reg_6665 <= a_imag_23_fu_3503_p2;
                a_real_17_reg_6515 <= a_real_17_fu_3059_p2;
                a_real_19_reg_6563 <= a_real_19_fu_3205_p2;
                a_real_21_reg_6611 <= a_real_21_fu_3351_p2;
                a_real_23_reg_6659 <= a_real_23_fu_3497_p2;
                stage2_imag_48_reg_6533 <= stage2_imag_48_fu_3077_p2;
                stage2_imag_49_reg_6545 <= stage2_imag_49_fu_3089_p2;
                stage2_imag_50_reg_6557 <= stage2_imag_50_fu_3101_p2;
                stage2_imag_51_reg_6581 <= stage2_imag_51_fu_3223_p2;
                stage2_imag_52_reg_6593 <= stage2_imag_52_fu_3235_p2;
                stage2_imag_53_reg_6605 <= stage2_imag_53_fu_3247_p2;
                stage2_imag_54_reg_6629 <= stage2_imag_54_fu_3369_p2;
                stage2_imag_55_reg_6641 <= stage2_imag_55_fu_3381_p2;
                stage2_imag_56_reg_6653 <= stage2_imag_56_fu_3393_p2;
                stage2_imag_57_reg_6677 <= stage2_imag_57_fu_3515_p2;
                stage2_imag_58_reg_6689 <= stage2_imag_58_fu_3527_p2;
                stage2_imag_59_reg_6701 <= stage2_imag_59_fu_3539_p2;
                stage2_real_48_reg_6527 <= stage2_real_48_fu_3071_p2;
                stage2_real_49_reg_6539 <= stage2_real_49_fu_3083_p2;
                stage2_real_50_reg_6551 <= stage2_real_50_fu_3095_p2;
                stage2_real_51_reg_6575 <= stage2_real_51_fu_3217_p2;
                stage2_real_52_reg_6587 <= stage2_real_52_fu_3229_p2;
                stage2_real_53_reg_6599 <= stage2_real_53_fu_3241_p2;
                stage2_real_54_reg_6623 <= stage2_real_54_fu_3363_p2;
                stage2_real_55_reg_6635 <= stage2_real_55_fu_3375_p2;
                stage2_real_56_reg_6647 <= stage2_real_56_fu_3387_p2;
                stage2_real_57_reg_6671 <= stage2_real_57_fu_3509_p2;
                stage2_real_58_reg_6683 <= stage2_real_58_fu_3521_p2;
                stage2_real_59_reg_6695 <= stage2_real_59_fu_3533_p2;
                trunc_ln10_10_reg_6839 <= grp_fu_4695_p3(27 downto 12);
                trunc_ln10_11_reg_6851 <= grp_fu_4711_p3(27 downto 12);
                trunc_ln10_12_reg_6863 <= grp_fu_4727_p3(27 downto 12);
                trunc_ln10_13_reg_6875 <= grp_fu_4743_p3(27 downto 12);
                trunc_ln10_14_reg_6887 <= grp_fu_4759_p3(27 downto 12);
                trunc_ln10_1_reg_6731 <= grp_fu_4561_p3(27 downto 12);
                trunc_ln10_2_reg_6743 <= grp_fu_4575_p3(27 downto 12);
                trunc_ln10_3_reg_6755 <= grp_fu_4589_p3(27 downto 12);
                trunc_ln10_4_reg_6767 <= grp_fu_4603_p3(27 downto 12);
                trunc_ln10_5_reg_6779 <= grp_fu_4619_p3(27 downto 12);
                trunc_ln10_6_reg_6791 <= grp_fu_4633_p3(27 downto 12);
                trunc_ln10_7_reg_6803 <= grp_fu_4649_p3(27 downto 12);
                trunc_ln10_8_reg_6815 <= grp_fu_4665_p3(27 downto 12);
                trunc_ln10_9_reg_6827 <= grp_fu_4679_p3(27 downto 12);
                trunc_ln10_s_reg_6719 <= grp_fu_4545_p3(27 downto 12);
                trunc_ln11_10_reg_6845 <= grp_fu_4703_p3(27 downto 12);
                trunc_ln11_11_reg_6857 <= grp_fu_4719_p3(27 downto 12);
                trunc_ln11_12_reg_6869 <= grp_fu_4735_p3(27 downto 12);
                trunc_ln11_13_reg_6881 <= grp_fu_4751_p3(27 downto 12);
                trunc_ln11_14_reg_6893 <= grp_fu_4767_p3(27 downto 12);
                trunc_ln11_1_reg_6737 <= grp_fu_4568_p3(27 downto 12);
                trunc_ln11_2_reg_6749 <= grp_fu_4582_p3(27 downto 12);
                trunc_ln11_3_reg_6761 <= grp_fu_4596_p3(27 downto 12);
                trunc_ln11_4_reg_6773 <= grp_fu_4611_p3(27 downto 12);
                trunc_ln11_5_reg_6785 <= grp_fu_4626_p3(27 downto 12);
                trunc_ln11_6_reg_6797 <= grp_fu_4641_p3(27 downto 12);
                trunc_ln11_7_reg_6809 <= grp_fu_4657_p3(27 downto 12);
                trunc_ln11_8_reg_6821 <= grp_fu_4672_p3(27 downto 12);
                trunc_ln11_9_reg_6833 <= grp_fu_4687_p3(27 downto 12);
                trunc_ln11_s_reg_6725 <= grp_fu_4553_p3(27 downto 12);
                trunc_ln2_reg_6713 <= grp_fu_4537_p3(27 downto 12);
                trunc_ln_reg_6707 <= grp_fu_4529_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                a_imag_24_reg_5165 <= a_imag_24_fu_899_p2;
                a_imag_25_reg_5192 <= a_imag_25_fu_947_p2;
                a_imag_26_reg_5219 <= a_imag_26_fu_995_p2;
                a_imag_27_reg_5246 <= a_imag_27_fu_1043_p2;
                a_real_24_reg_5159 <= a_real_24_fu_893_p2;
                a_real_25_reg_5186 <= a_real_25_fu_941_p2;
                a_real_26_reg_5213 <= a_real_26_fu_989_p2;
                a_real_27_reg_5240 <= a_real_27_fu_1037_p2;
                add_ln35_4_reg_5171 <= add_ln35_4_fu_905_p2;
                add_ln35_5_reg_5198 <= add_ln35_5_fu_953_p2;
                add_ln35_6_reg_5225 <= add_ln35_6_fu_1001_p2;
                add_ln35_7_reg_5252 <= add_ln35_7_fu_1049_p2;
                sext_ln10_19_reg_5267 <= sext_ln10_19_fu_1085_p1;
                sext_ln10_21_reg_5281 <= sext_ln10_21_fu_1089_p1;
                sext_ln10_23_reg_5295 <= sext_ln10_23_fu_1093_p1;
                sext_ln10_25_reg_5309 <= sext_ln10_25_fu_1097_p1;
                sext_ln10_35_reg_5329 <= sext_ln10_35_fu_1105_p1;
                sext_ln10_37_reg_5345 <= sext_ln10_37_fu_1113_p1;
                sext_ln10_39_reg_5355 <= sext_ln10_39_fu_1117_p1;
                sext_ln10_41_reg_5375 <= sext_ln10_41_fu_1125_p1;
                sext_ln10_53_reg_5419 <= sext_ln10_53_fu_1149_p1;
                sext_ln10_55_reg_5435 <= sext_ln10_55_fu_1157_p1;
                sub_ln36_10_reg_5203 <= sub_ln36_10_fu_965_p2;
                sub_ln36_12_reg_5230 <= sub_ln36_12_fu_1013_p2;
                sub_ln36_14_reg_5257 <= sub_ln36_14_fu_1061_p2;
                sub_ln36_8_reg_5176 <= sub_ln36_8_fu_917_p2;
                sub_ln37_4_reg_5181 <= sub_ln37_4_fu_929_p2;
                sub_ln37_5_reg_5208 <= sub_ln37_5_fu_977_p2;
                sub_ln37_6_reg_5235 <= sub_ln37_6_fu_1025_p2;
                sub_ln37_7_reg_5262 <= sub_ln37_7_fu_1073_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                a_real_11_reg_5649 <= a_real_11_fu_1459_p2;
                add_ln35_14_reg_5689 <= add_ln35_14_fu_1547_p2;
                ar0_14_reg_5677 <= ar0_14_fu_1525_p2;
                ar1_13_reg_5637 <= ar1_13_fu_1442_p2;
                bi_4_reg_5589 <= grp_fu_4161_p3(27 downto 12);
                bi_5_reg_5619 <= grp_fu_4209_p3(27 downto 12);
                bi_6_reg_5659 <= grp_fu_4257_p3(27 downto 12);
                bi_7_reg_5705 <= grp_fu_4305_p3(27 downto 12);
                br_4_reg_5583 <= grp_fu_4153_p3(27 downto 12);
                br_7_reg_5699 <= grp_fu_4297_p3(27 downto 12);
                ci0_14_reg_5683 <= ci0_14_fu_1535_p2;
                ci_4_reg_5601 <= grp_fu_4177_p3(27 downto 12);
                ci_5_reg_5625 <= grp_fu_4225_p3(27 downto 12);
                ci_7_reg_5717 <= grp_fu_4321_p3(27 downto 12);
                cr1_13_reg_5643 <= cr1_13_fu_1453_p2;
                cr_4_reg_5595 <= grp_fu_4169_p3(27 downto 12);
                cr_6_reg_5665 <= grp_fu_4265_p3(27 downto 12);
                cr_7_reg_5711 <= grp_fu_4313_p3(27 downto 12);
                di_4_reg_5613 <= grp_fu_4193_p3(27 downto 12);
                di_5_reg_5631 <= grp_fu_4241_p3(27 downto 12);
                di_7_reg_5729 <= grp_fu_4337_p3(27 downto 12);
                dr_4_reg_5607 <= grp_fu_4185_p3(27 downto 12);
                dr_6_reg_5671 <= grp_fu_4281_p3(27 downto 12);
                dr_7_reg_5723 <= grp_fu_4329_p3(27 downto 12);
                sub_ln36_26_reg_5654 <= sub_ln36_26_fu_1465_p2;
                sub_ln37_14_reg_5694 <= sub_ln37_14_fu_1553_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                mul_ln10_10_reg_6315 <= mul_ln10_10_fu_2704_p2;
                mul_ln10_12_reg_6325 <= mul_ln10_12_fu_2717_p2;
                mul_ln10_14_reg_6335 <= mul_ln10_14_fu_2730_p2;
                mul_ln10_16_reg_6345 <= mul_ln10_16_fu_2743_p2;
                mul_ln10_18_reg_6355 <= mul_ln10_18_fu_2756_p2;
                mul_ln10_20_reg_6365 <= mul_ln10_20_fu_2769_p2;
                mul_ln10_22_reg_6375 <= mul_ln10_22_fu_2782_p2;
                mul_ln10_2_reg_6275 <= mul_ln10_2_fu_2652_p2;
                mul_ln10_48_reg_6385 <= mul_ln10_48_fu_2795_p2;
                mul_ln10_4_reg_6285 <= mul_ln10_4_fu_2665_p2;
                mul_ln10_50_reg_6395 <= mul_ln10_50_fu_2808_p2;
                mul_ln10_52_reg_6405 <= mul_ln10_52_fu_2821_p2;
                mul_ln10_54_reg_6415 <= mul_ln10_54_fu_2834_p2;
                mul_ln10_58_reg_6425 <= mul_ln10_58_fu_2847_p2;
                mul_ln10_62_reg_6435 <= mul_ln10_62_fu_2860_p2;
                mul_ln10_64_reg_6445 <= mul_ln10_64_fu_2873_p2;
                mul_ln10_68_reg_6455 <= mul_ln10_68_fu_2886_p2;
                mul_ln10_6_reg_6295 <= mul_ln10_6_fu_2678_p2;
                mul_ln10_70_reg_6465 <= mul_ln10_70_fu_2899_p2;
                mul_ln10_72_reg_6475 <= mul_ln10_72_fu_2912_p2;
                mul_ln10_74_reg_6485 <= mul_ln10_74_fu_2925_p2;
                mul_ln10_76_reg_6495 <= mul_ln10_76_fu_2938_p2;
                mul_ln10_78_reg_6505 <= mul_ln10_78_fu_2951_p2;
                mul_ln10_8_reg_6305 <= mul_ln10_8_fu_2691_p2;
                mul_ln10_reg_6265 <= mul_ln10_fu_2639_p2;
                mul_ln11_10_reg_6320 <= mul_ln11_10_fu_2709_p2;
                mul_ln11_12_reg_6330 <= mul_ln11_12_fu_2722_p2;
                mul_ln11_14_reg_6340 <= mul_ln11_14_fu_2735_p2;
                mul_ln11_16_reg_6350 <= mul_ln11_16_fu_2748_p2;
                mul_ln11_18_reg_6360 <= mul_ln11_18_fu_2761_p2;
                mul_ln11_20_reg_6370 <= mul_ln11_20_fu_2774_p2;
                mul_ln11_22_reg_6380 <= mul_ln11_22_fu_2787_p2;
                mul_ln11_2_reg_6280 <= mul_ln11_2_fu_2657_p2;
                mul_ln11_48_reg_6390 <= mul_ln11_48_fu_2800_p2;
                mul_ln11_4_reg_6290 <= mul_ln11_4_fu_2670_p2;
                mul_ln11_50_reg_6400 <= mul_ln11_50_fu_2813_p2;
                mul_ln11_52_reg_6410 <= mul_ln11_52_fu_2826_p2;
                mul_ln11_54_reg_6420 <= mul_ln11_54_fu_2839_p2;
                mul_ln11_58_reg_6430 <= mul_ln11_58_fu_2852_p2;
                mul_ln11_62_reg_6440 <= mul_ln11_62_fu_2865_p2;
                mul_ln11_64_reg_6450 <= mul_ln11_64_fu_2878_p2;
                mul_ln11_68_reg_6460 <= mul_ln11_68_fu_2891_p2;
                mul_ln11_6_reg_6300 <= mul_ln11_6_fu_2683_p2;
                mul_ln11_70_reg_6470 <= mul_ln11_70_fu_2904_p2;
                mul_ln11_72_reg_6480 <= mul_ln11_72_fu_2917_p2;
                mul_ln11_74_reg_6490 <= mul_ln11_74_fu_2930_p2;
                mul_ln11_76_reg_6500 <= mul_ln11_76_fu_2943_p2;
                mul_ln11_78_reg_6510 <= mul_ln11_78_fu_2956_p2;
                mul_ln11_8_reg_6310 <= mul_ln11_8_fu_2696_p2;
                mul_ln11_reg_6270 <= mul_ln11_fu_2644_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                mul_ln10_24_reg_5463 <= mul_ln10_24_fu_1176_p2;
                mul_ln10_26_reg_5473 <= mul_ln10_26_fu_1189_p2;
                mul_ln10_28_reg_5483 <= mul_ln10_28_fu_1202_p2;
                mul_ln10_30_reg_5493 <= mul_ln10_30_fu_1215_p2;
                mul_ln10_32_reg_5503 <= mul_ln10_32_fu_1228_p2;
                mul_ln10_34_reg_5513 <= mul_ln10_34_fu_1241_p2;
                mul_ln10_36_reg_5523 <= mul_ln10_36_fu_1254_p2;
                mul_ln10_38_reg_5533 <= mul_ln10_38_fu_1267_p2;
                mul_ln10_40_reg_5543 <= mul_ln10_40_fu_1280_p2;
                mul_ln10_42_reg_5553 <= mul_ln10_42_fu_1293_p2;
                mul_ln10_44_reg_5563 <= mul_ln10_44_fu_1306_p2;
                mul_ln10_46_reg_5573 <= mul_ln10_46_fu_1319_p2;
                mul_ln11_24_reg_5468 <= mul_ln11_24_fu_1181_p2;
                mul_ln11_26_reg_5478 <= mul_ln11_26_fu_1194_p2;
                mul_ln11_28_reg_5488 <= mul_ln11_28_fu_1207_p2;
                mul_ln11_30_reg_5498 <= mul_ln11_30_fu_1220_p2;
                mul_ln11_32_reg_5508 <= mul_ln11_32_fu_1233_p2;
                mul_ln11_34_reg_5518 <= mul_ln11_34_fu_1246_p2;
                mul_ln11_36_reg_5528 <= mul_ln11_36_fu_1259_p2;
                mul_ln11_38_reg_5538 <= mul_ln11_38_fu_1272_p2;
                mul_ln11_40_reg_5548 <= mul_ln11_40_fu_1285_p2;
                mul_ln11_42_reg_5558 <= mul_ln11_42_fu_1298_p2;
                mul_ln11_44_reg_5568 <= mul_ln11_44_fu_1311_p2;
                mul_ln11_46_reg_5578 <= mul_ln11_46_fu_1324_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                stage2_imag_17_reg_6914 <= stage2_imag_17_fu_3848_p2;
                stage2_imag_18_reg_6924 <= stage2_imag_18_fu_3858_p2;
                stage2_imag_19_reg_6934 <= stage2_imag_19_fu_3868_p2;
                stage2_imag_20_reg_6944 <= stage2_imag_20_fu_3878_p2;
                stage2_imag_21_reg_6954 <= stage2_imag_21_fu_3888_p2;
                stage2_imag_22_reg_6964 <= stage2_imag_22_fu_3898_p2;
                stage2_imag_23_reg_6974 <= stage2_imag_23_fu_3908_p2;
                stage2_imag_24_reg_6984 <= stage2_imag_24_fu_3918_p2;
                stage2_imag_25_reg_6994 <= stage2_imag_25_fu_3928_p2;
                stage2_imag_26_reg_7004 <= stage2_imag_26_fu_3938_p2;
                stage2_imag_27_reg_7014 <= stage2_imag_27_fu_3948_p2;
                stage2_imag_28_reg_7024 <= stage2_imag_28_fu_3958_p2;
                stage2_imag_29_reg_7034 <= stage2_imag_29_fu_3968_p2;
                stage2_imag_30_reg_7044 <= stage2_imag_30_fu_3978_p2;
                stage2_imag_31_reg_7054 <= stage2_imag_31_fu_3988_p2;
                stage2_imag_32_reg_7064 <= stage2_imag_32_fu_3998_p2;
                stage2_imag_33_reg_7074 <= stage2_imag_33_fu_4008_p2;
                stage2_imag_34_reg_7084 <= stage2_imag_34_fu_4018_p2;
                stage2_imag_35_reg_7094 <= stage2_imag_35_fu_4028_p2;
                stage2_imag_36_reg_7104 <= stage2_imag_36_fu_4038_p2;
                stage2_imag_37_reg_7114 <= stage2_imag_37_fu_4048_p2;
                stage2_imag_38_reg_7124 <= stage2_imag_38_fu_4058_p2;
                stage2_imag_39_reg_7134 <= stage2_imag_39_fu_4068_p2;
                stage2_imag_40_reg_7144 <= stage2_imag_40_fu_4078_p2;
                stage2_imag_41_reg_7154 <= stage2_imag_41_fu_4088_p2;
                stage2_imag_42_reg_7164 <= stage2_imag_42_fu_4098_p2;
                stage2_imag_43_reg_7174 <= stage2_imag_43_fu_4108_p2;
                stage2_imag_44_reg_7184 <= stage2_imag_44_fu_4118_p2;
                stage2_imag_45_reg_7194 <= stage2_imag_45_fu_4128_p2;
                stage2_imag_46_reg_7204 <= stage2_imag_46_fu_4138_p2;
                stage2_imag_47_reg_7214 <= stage2_imag_47_fu_4148_p2;
                stage2_imag_reg_6904 <= stage2_imag_fu_3838_p2;
                stage2_real_17_reg_6909 <= stage2_real_17_fu_3843_p2;
                stage2_real_18_reg_6919 <= stage2_real_18_fu_3853_p2;
                stage2_real_19_reg_6929 <= stage2_real_19_fu_3863_p2;
                stage2_real_20_reg_6939 <= stage2_real_20_fu_3873_p2;
                stage2_real_21_reg_6949 <= stage2_real_21_fu_3883_p2;
                stage2_real_22_reg_6959 <= stage2_real_22_fu_3893_p2;
                stage2_real_23_reg_6969 <= stage2_real_23_fu_3903_p2;
                stage2_real_24_reg_6979 <= stage2_real_24_fu_3913_p2;
                stage2_real_25_reg_6989 <= stage2_real_25_fu_3923_p2;
                stage2_real_26_reg_6999 <= stage2_real_26_fu_3933_p2;
                stage2_real_27_reg_7009 <= stage2_real_27_fu_3943_p2;
                stage2_real_28_reg_7019 <= stage2_real_28_fu_3953_p2;
                stage2_real_29_reg_7029 <= stage2_real_29_fu_3963_p2;
                stage2_real_30_reg_7039 <= stage2_real_30_fu_3973_p2;
                stage2_real_31_reg_7049 <= stage2_real_31_fu_3983_p2;
                stage2_real_32_reg_7059 <= stage2_real_32_fu_3993_p2;
                stage2_real_33_reg_7069 <= stage2_real_33_fu_4003_p2;
                stage2_real_34_reg_7079 <= stage2_real_34_fu_4013_p2;
                stage2_real_35_reg_7089 <= stage2_real_35_fu_4023_p2;
                stage2_real_36_reg_7099 <= stage2_real_36_fu_4033_p2;
                stage2_real_37_reg_7109 <= stage2_real_37_fu_4043_p2;
                stage2_real_38_reg_7119 <= stage2_real_38_fu_4053_p2;
                stage2_real_39_reg_7129 <= stage2_real_39_fu_4063_p2;
                stage2_real_40_reg_7139 <= stage2_real_40_fu_4073_p2;
                stage2_real_41_reg_7149 <= stage2_real_41_fu_4083_p2;
                stage2_real_42_reg_7159 <= stage2_real_42_fu_4093_p2;
                stage2_real_43_reg_7169 <= stage2_real_43_fu_4103_p2;
                stage2_real_44_reg_7179 <= stage2_real_44_fu_4113_p2;
                stage2_real_45_reg_7189 <= stage2_real_45_fu_4123_p2;
                stage2_real_46_reg_7199 <= stage2_real_46_fu_4133_p2;
                stage2_real_47_reg_7209 <= stage2_real_47_fu_4143_p2;
                stage2_real_reg_6899 <= stage2_real_fu_3833_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state5, ap_CS_fsm_state9, grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_done, grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state14, ap_block_state5_on_subcall_done, ap_block_state9_on_subcall_done, regslice_both_out_stream_U_apdone_blk, ap_CS_fsm_state15)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((regslice_both_out_stream_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    a_imag_11_fu_2253_p2 <= std_logic_vector(unsigned(ci0_13_fu_2245_p2) + unsigned(ai0_13_fu_2237_p2));
    a_imag_13_fu_2306_p2 <= std_logic_vector(unsigned(ci0_14_reg_5683) + unsigned(ai0_14_fu_2285_p2));
    a_imag_15_fu_2371_p2 <= std_logic_vector(unsigned(ci0_15_fu_2353_p2) + unsigned(ai0_15_fu_2337_p2));
    a_imag_16_fu_1907_p2 <= std_logic_vector(unsigned(ci0_fu_1739_p2) + unsigned(ai0_fu_1715_p2));
    a_imag_17_fu_3065_p2 <= std_logic_vector(unsigned(ci0_8_fu_3041_p2) + unsigned(ai0_8_fu_3020_p2));
    a_imag_18_fu_1955_p2 <= std_logic_vector(unsigned(ci0_1_fu_1787_p2) + unsigned(ai0_1_fu_1763_p2));
    a_imag_19_fu_3211_p2 <= std_logic_vector(unsigned(ci0_9_fu_3187_p2) + unsigned(ai0_9_fu_3166_p2));
    a_imag_20_fu_2003_p2 <= std_logic_vector(unsigned(ci0_2_fu_1835_p2) + unsigned(ai0_2_fu_1811_p2));
    a_imag_21_fu_3357_p2 <= std_logic_vector(unsigned(ci0_10_fu_3333_p2) + unsigned(ai0_10_fu_3312_p2));
    a_imag_22_fu_2051_p2 <= std_logic_vector(unsigned(ci0_3_fu_1883_p2) + unsigned(ai0_3_fu_1859_p2));
    a_imag_23_fu_3503_p2 <= std_logic_vector(unsigned(ci0_11_fu_3479_p2) + unsigned(ai0_11_fu_3458_p2));
    a_imag_24_fu_899_p2 <= std_logic_vector(unsigned(ci0_4_fu_731_p2) + unsigned(ai0_4_fu_707_p2));
    a_imag_25_fu_947_p2 <= std_logic_vector(unsigned(ci0_5_fu_779_p2) + unsigned(ai0_5_fu_755_p2));
    a_imag_26_fu_995_p2 <= std_logic_vector(unsigned(ci0_6_fu_827_p2) + unsigned(ai0_6_fu_803_p2));
    a_imag_27_fu_1043_p2 <= std_logic_vector(unsigned(ci0_7_fu_875_p2) + unsigned(ai0_7_fu_851_p2));
    a_imag_fu_2195_p2 <= std_logic_vector(unsigned(ci0_12_fu_2177_p2) + unsigned(ai0_12_fu_2161_p2));
    a_real_11_fu_1459_p2 <= std_logic_vector(unsigned(cr0_13_fu_1447_p2) + unsigned(ar0_13_fu_1437_p2));
    a_real_13_fu_2301_p2 <= std_logic_vector(unsigned(cr0_14_fu_2293_p2) + unsigned(ar0_14_reg_5677));
    a_real_15_fu_2365_p2 <= std_logic_vector(unsigned(cr0_15_fu_2349_p2) + unsigned(ar0_15_fu_2333_p2));
    a_real_16_fu_1901_p2 <= std_logic_vector(unsigned(cr0_fu_1733_p2) + unsigned(ar0_fu_1709_p2));
    a_real_17_fu_3059_p2 <= std_logic_vector(unsigned(cr0_8_fu_3035_p2) + unsigned(ar0_8_fu_3015_p2));
    a_real_18_fu_1949_p2 <= std_logic_vector(unsigned(cr0_1_fu_1781_p2) + unsigned(ar0_1_fu_1757_p2));
    a_real_19_fu_3205_p2 <= std_logic_vector(unsigned(cr0_9_fu_3181_p2) + unsigned(ar0_9_fu_3161_p2));
    a_real_20_fu_1997_p2 <= std_logic_vector(unsigned(cr0_2_fu_1829_p2) + unsigned(ar0_2_fu_1805_p2));
    a_real_21_fu_3351_p2 <= std_logic_vector(unsigned(cr0_10_fu_3327_p2) + unsigned(ar0_10_fu_3307_p2));
    a_real_22_fu_2045_p2 <= std_logic_vector(unsigned(cr0_3_fu_1877_p2) + unsigned(ar0_3_fu_1853_p2));
    a_real_23_fu_3497_p2 <= std_logic_vector(unsigned(cr0_11_fu_3473_p2) + unsigned(ar0_11_fu_3453_p2));
    a_real_24_fu_893_p2 <= std_logic_vector(unsigned(cr0_4_fu_725_p2) + unsigned(ar0_4_fu_701_p2));
    a_real_25_fu_941_p2 <= std_logic_vector(unsigned(cr0_5_fu_773_p2) + unsigned(ar0_5_fu_749_p2));
    a_real_26_fu_989_p2 <= std_logic_vector(unsigned(cr0_6_fu_821_p2) + unsigned(ar0_6_fu_797_p2));
    a_real_27_fu_1037_p2 <= std_logic_vector(unsigned(cr0_7_fu_869_p2) + unsigned(ar0_7_fu_845_p2));
    a_real_fu_2189_p2 <= std_logic_vector(unsigned(cr0_12_fu_2173_p2) + unsigned(ar0_12_fu_2157_p2));
    add_ln35_12_fu_2201_p2 <= std_logic_vector(unsigned(ci1_12_fu_2185_p2) + unsigned(ar1_12_fu_2165_p2));
    add_ln35_13_fu_2259_p2 <= std_logic_vector(unsigned(ci1_13_fu_2249_p2) + unsigned(ar1_13_reg_5637));
    add_ln35_14_fu_1547_p2 <= std_logic_vector(unsigned(ci1_14_fu_1541_p2) + unsigned(ar1_14_fu_1530_p2));
    add_ln35_15_fu_2377_p2 <= std_logic_vector(unsigned(ci1_15_fu_2361_p2) + unsigned(ar1_15_fu_2341_p2));
    add_ln35_1_fu_1961_p2 <= std_logic_vector(unsigned(ci1_1_fu_1799_p2) + unsigned(ar1_1_fu_1769_p2));
    add_ln35_2_fu_2009_p2 <= std_logic_vector(unsigned(ci1_2_fu_1847_p2) + unsigned(ar1_2_fu_1817_p2));
    add_ln35_3_fu_2057_p2 <= std_logic_vector(unsigned(ci1_3_fu_1895_p2) + unsigned(ar1_3_fu_1865_p2));
    add_ln35_4_fu_905_p2 <= std_logic_vector(unsigned(ci1_4_fu_743_p2) + unsigned(ar1_4_fu_713_p2));
    add_ln35_5_fu_953_p2 <= std_logic_vector(unsigned(ci1_5_fu_791_p2) + unsigned(ar1_5_fu_761_p2));
    add_ln35_6_fu_1001_p2 <= std_logic_vector(unsigned(ci1_6_fu_839_p2) + unsigned(ar1_6_fu_809_p2));
    add_ln35_7_fu_1049_p2 <= std_logic_vector(unsigned(ci1_7_fu_887_p2) + unsigned(ar1_7_fu_857_p2));
    add_ln35_fu_1913_p2 <= std_logic_vector(unsigned(ci1_fu_1751_p2) + unsigned(ar1_fu_1721_p2));
    add_ln37_12_fu_2231_p2 <= std_logic_vector(unsigned(cr1_12_fu_2181_p2) + unsigned(ai1_12_fu_2169_p2));
    add_ln37_13_fu_2280_p2 <= std_logic_vector(unsigned(cr1_13_reg_5643) + unsigned(ai1_13_fu_2241_p2));
    add_ln37_14_fu_2327_p2 <= std_logic_vector(unsigned(cr1_14_fu_2297_p2) + unsigned(ai1_14_fu_2289_p2));
    add_ln37_15_fu_2407_p2 <= std_logic_vector(unsigned(cr1_15_fu_2357_p2) + unsigned(ai1_15_fu_2345_p2));
    add_ln37_1_fu_1991_p2 <= std_logic_vector(unsigned(ai1_1_fu_1775_p2) + unsigned(cr1_1_fu_1793_p2));
    add_ln37_2_fu_2039_p2 <= std_logic_vector(unsigned(ai1_2_fu_1823_p2) + unsigned(cr1_2_fu_1841_p2));
    add_ln37_3_fu_2087_p2 <= std_logic_vector(unsigned(ai1_3_fu_1871_p2) + unsigned(cr1_3_fu_1889_p2));
    add_ln37_4_fu_935_p2 <= std_logic_vector(unsigned(ai1_4_fu_719_p2) + unsigned(cr1_4_fu_737_p2));
    add_ln37_5_fu_983_p2 <= std_logic_vector(unsigned(ai1_5_fu_767_p2) + unsigned(cr1_5_fu_785_p2));
    add_ln37_6_fu_1031_p2 <= std_logic_vector(unsigned(ai1_6_fu_815_p2) + unsigned(cr1_6_fu_833_p2));
    add_ln37_7_fu_1079_p2 <= std_logic_vector(unsigned(ai1_7_fu_863_p2) + unsigned(cr1_7_fu_881_p2));
    add_ln37_fu_1943_p2 <= std_logic_vector(unsigned(ai1_fu_1727_p2) + unsigned(cr1_fu_1745_p2));
    ai0_10_fu_3312_p2 <= std_logic_vector(unsigned(bi_2_fu_3262_p4) + unsigned(a_imag_20_reg_5795));
    ai0_11_fu_3458_p2 <= std_logic_vector(unsigned(bi_3_fu_3408_p4) + unsigned(a_imag_22_reg_5822));
    ai0_12_fu_2161_p2 <= std_logic_vector(unsigned(bi_4_reg_5589) + unsigned(a_imag_24_reg_5165));
    ai0_13_fu_2237_p2 <= std_logic_vector(unsigned(bi_5_reg_5619) + unsigned(a_imag_25_reg_5192));
    ai0_14_fu_2285_p2 <= std_logic_vector(unsigned(bi_6_reg_5659) + unsigned(a_imag_26_reg_5219));
    ai0_15_fu_2337_p2 <= std_logic_vector(unsigned(bi_7_reg_5705) + unsigned(a_imag_27_reg_5246));
    ai0_1_fu_1763_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_20_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_4_out));
    ai0_2_fu_1811_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_18_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_2_out));
    ai0_3_fu_1859_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_22_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_6_out));
    ai0_4_fu_707_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_17_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_1_out));
    ai0_5_fu_755_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_21_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_5_out));
    ai0_6_fu_803_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_19_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_3_out));
    ai0_7_fu_851_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_23_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_7_out));
    ai0_8_fu_3020_p2 <= std_logic_vector(unsigned(bi_fu_2970_p4) + unsigned(a_imag_16_reg_5741));
    ai0_9_fu_3166_p2 <= std_logic_vector(unsigned(bi_1_fu_3116_p4) + unsigned(a_imag_18_reg_5768));
    ai0_fu_1715_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_16_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_out));
    ai1_10_fu_3322_p2 <= std_logic_vector(unsigned(a_imag_20_reg_5795) - unsigned(bi_2_fu_3262_p4));
    ai1_11_fu_3468_p2 <= std_logic_vector(unsigned(a_imag_22_reg_5822) - unsigned(bi_3_fu_3408_p4));
    ai1_12_fu_2169_p2 <= std_logic_vector(unsigned(a_imag_24_reg_5165) - unsigned(bi_4_reg_5589));
    ai1_13_fu_2241_p2 <= std_logic_vector(unsigned(a_imag_25_reg_5192) - unsigned(bi_5_reg_5619));
    ai1_14_fu_2289_p2 <= std_logic_vector(unsigned(a_imag_26_reg_5219) - unsigned(bi_6_reg_5659));
    ai1_15_fu_2345_p2 <= std_logic_vector(unsigned(a_imag_27_reg_5246) - unsigned(bi_7_reg_5705));
    ai1_1_fu_1775_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_4_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_20_out));
    ai1_2_fu_1823_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_2_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_18_out));
    ai1_3_fu_1871_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_6_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_22_out));
    ai1_4_fu_719_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_1_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_17_out));
    ai1_5_fu_767_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_5_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_21_out));
    ai1_6_fu_815_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_3_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_19_out));
    ai1_7_fu_863_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_7_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_23_out));
    ai1_8_fu_3030_p2 <= std_logic_vector(unsigned(a_imag_16_reg_5741) - unsigned(bi_fu_2970_p4));
    ai1_9_fu_3176_p2 <= std_logic_vector(unsigned(a_imag_18_reg_5768) - unsigned(bi_1_fu_3116_p4));
    ai1_fu_1727_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_16_out));
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_done)
    begin
        if ((grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(regslice_both_out_stream_U_apdone_blk)
    begin
        if ((regslice_both_out_stream_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state1_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_done)
    begin
        if ((grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(ap_block_state9_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state9_on_subcall_done)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(grp_generic_sincos_16_4_s_fu_402_ap_done, grp_generic_sincos_16_4_s_fu_410_ap_done, grp_generic_sincos_16_4_s_fu_418_ap_done, grp_generic_sincos_16_4_s_fu_426_ap_done, grp_generic_sincos_16_4_s_fu_434_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_generic_sincos_16_4_s_fu_434_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_426_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_418_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_410_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_402_ap_done = ap_const_logic_0));
    end process;


    ap_block_state9_on_subcall_done_assign_proc : process(grp_generic_sincos_16_4_s_fu_402_ap_done, grp_generic_sincos_16_4_s_fu_410_ap_done, grp_generic_sincos_16_4_s_fu_418_ap_done, grp_generic_sincos_16_4_s_fu_426_ap_done, grp_generic_sincos_16_4_s_fu_434_ap_done, grp_generic_sincos_16_4_s_fu_447_ap_done, grp_generic_sincos_16_4_s_fu_455_ap_done, grp_generic_sincos_16_4_s_fu_463_ap_done, grp_generic_sincos_16_4_s_fu_471_ap_done, grp_generic_sincos_16_4_s_fu_479_ap_done, grp_generic_sincos_16_4_s_fu_487_ap_done)
    begin
                ap_block_state9_on_subcall_done <= ((grp_generic_sincos_16_4_s_fu_479_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_471_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_463_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_455_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_447_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_434_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_426_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_418_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_410_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_402_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_487_ap_done = ap_const_logic_0));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ar0_10_fu_3307_p2 <= std_logic_vector(unsigned(br_2_fu_3253_p4) + unsigned(a_real_20_reg_5789));
    ar0_11_fu_3453_p2 <= std_logic_vector(unsigned(br_3_fu_3399_p4) + unsigned(a_real_22_reg_5816));
    ar0_12_fu_2157_p2 <= std_logic_vector(unsigned(br_4_reg_5583) + unsigned(a_real_24_reg_5159));
    ar0_13_fu_1437_p2 <= std_logic_vector(unsigned(br_5_fu_1383_p4) + unsigned(a_real_25_reg_5186));
    ar0_14_fu_1525_p2 <= std_logic_vector(unsigned(br_6_fu_1471_p4) + unsigned(a_real_26_reg_5213));
    ar0_15_fu_2333_p2 <= std_logic_vector(unsigned(br_7_reg_5699) + unsigned(a_real_27_reg_5240));
    ar0_1_fu_1757_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_20_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_4_out));
    ar0_2_fu_1805_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_18_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_2_out));
    ar0_3_fu_1853_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_22_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_6_out));
    ar0_4_fu_701_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_17_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_1_out));
    ar0_5_fu_749_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_21_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_5_out));
    ar0_6_fu_797_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_19_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_3_out));
    ar0_7_fu_845_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_23_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_7_out));
    ar0_8_fu_3015_p2 <= std_logic_vector(unsigned(br_fu_2961_p4) + unsigned(a_real_16_reg_5735));
    ar0_9_fu_3161_p2 <= std_logic_vector(unsigned(br_1_fu_3107_p4) + unsigned(a_real_18_reg_5762));
    ar0_fu_1709_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_16_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_out));
    ar1_10_fu_3317_p2 <= std_logic_vector(unsigned(a_real_20_reg_5789) - unsigned(br_2_fu_3253_p4));
    ar1_11_fu_3463_p2 <= std_logic_vector(unsigned(a_real_22_reg_5816) - unsigned(br_3_fu_3399_p4));
    ar1_12_fu_2165_p2 <= std_logic_vector(unsigned(a_real_24_reg_5159) - unsigned(br_4_reg_5583));
    ar1_13_fu_1442_p2 <= std_logic_vector(unsigned(a_real_25_reg_5186) - unsigned(br_5_fu_1383_p4));
    ar1_14_fu_1530_p2 <= std_logic_vector(unsigned(a_real_26_reg_5213) - unsigned(br_6_fu_1471_p4));
    ar1_15_fu_2341_p2 <= std_logic_vector(unsigned(a_real_27_reg_5240) - unsigned(br_7_reg_5699));
    ar1_1_fu_1769_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_4_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_20_out));
    ar1_2_fu_1817_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_2_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_18_out));
    ar1_3_fu_1865_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_6_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_22_out));
    ar1_4_fu_713_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_1_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_17_out));
    ar1_5_fu_761_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_5_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_21_out));
    ar1_6_fu_809_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_3_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_19_out));
    ar1_7_fu_857_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_7_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_23_out));
    ar1_8_fu_3025_p2 <= std_logic_vector(unsigned(a_real_16_reg_5735) - unsigned(br_fu_2961_p4));
    ar1_9_fu_3171_p2 <= std_logic_vector(unsigned(a_real_18_reg_5762) - unsigned(br_1_fu_3107_p4));
    ar1_fu_1721_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_16_out));
    bi_1_fu_3116_p4 <= grp_fu_4401_p3(27 downto 12);
    bi_2_fu_3262_p4 <= grp_fu_4449_p3(27 downto 12);
    bi_3_fu_3408_p4 <= grp_fu_4493_p3(27 downto 12);
    bi_fu_2970_p4 <= grp_fu_4353_p3(27 downto 12);
    br_1_fu_3107_p4 <= grp_fu_4393_p3(27 downto 12);
    br_2_fu_3253_p4 <= grp_fu_4441_p3(27 downto 12);
    br_3_fu_3399_p4 <= grp_fu_4485_p3(27 downto 12);
    br_5_fu_1383_p4 <= grp_fu_4201_p3(27 downto 12);
    br_6_fu_1471_p4 <= grp_fu_4249_p3(27 downto 12);
    br_fu_2961_p4 <= grp_fu_4345_p3(27 downto 12);
    ci0_10_fu_3333_p2 <= std_logic_vector(unsigned(di_2_fu_3298_p4) + unsigned(ci_2_fu_3280_p4));
    ci0_11_fu_3479_p2 <= std_logic_vector(unsigned(di_3_fu_3444_p4) + unsigned(ci_3_fu_3426_p4));
    ci0_12_fu_2177_p2 <= std_logic_vector(unsigned(di_4_reg_5613) + unsigned(ci_4_reg_5601));
    ci0_13_fu_2245_p2 <= std_logic_vector(unsigned(di_5_reg_5631) + unsigned(ci_5_reg_5625));
    ci0_14_fu_1535_p2 <= std_logic_vector(unsigned(di_6_fu_1516_p4) + unsigned(ci_6_fu_1498_p4));
    ci0_15_fu_2353_p2 <= std_logic_vector(unsigned(di_7_reg_5729) + unsigned(ci_7_reg_5717));
    ci0_1_fu_1787_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_28_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_12_out));
    ci0_2_fu_1835_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_26_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_10_out));
    ci0_3_fu_1883_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_30_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_14_out));
    ci0_4_fu_731_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_25_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_9_out));
    ci0_5_fu_779_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_29_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_13_out));
    ci0_6_fu_827_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_27_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_11_out));
    ci0_7_fu_875_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_31_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_15_out));
    ci0_8_fu_3041_p2 <= std_logic_vector(unsigned(di_fu_3006_p4) + unsigned(ci_fu_2988_p4));
    ci0_9_fu_3187_p2 <= std_logic_vector(unsigned(di_1_fu_3152_p4) + unsigned(ci_1_fu_3134_p4));
    ci0_fu_1739_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_24_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_8_out));
    ci1_10_fu_3345_p2 <= std_logic_vector(unsigned(ci_2_fu_3280_p4) - unsigned(di_2_fu_3298_p4));
    ci1_11_fu_3491_p2 <= std_logic_vector(unsigned(ci_3_fu_3426_p4) - unsigned(di_3_fu_3444_p4));
    ci1_12_fu_2185_p2 <= std_logic_vector(unsigned(ci_4_reg_5601) - unsigned(di_4_reg_5613));
    ci1_13_fu_2249_p2 <= std_logic_vector(unsigned(ci_5_reg_5625) - unsigned(di_5_reg_5631));
    ci1_14_fu_1541_p2 <= std_logic_vector(unsigned(ci_6_fu_1498_p4) - unsigned(di_6_fu_1516_p4));
    ci1_15_fu_2361_p2 <= std_logic_vector(unsigned(ci_7_reg_5717) - unsigned(di_7_reg_5729));
    ci1_1_fu_1799_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_12_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_28_out));
    ci1_2_fu_1847_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_10_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_26_out));
    ci1_3_fu_1895_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_14_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_30_out));
    ci1_4_fu_743_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_9_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_25_out));
    ci1_5_fu_791_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_13_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_29_out));
    ci1_6_fu_839_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_11_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_27_out));
    ci1_7_fu_887_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_15_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_31_out));
    ci1_8_fu_3053_p2 <= std_logic_vector(unsigned(ci_fu_2988_p4) - unsigned(di_fu_3006_p4));
    ci1_9_fu_3199_p2 <= std_logic_vector(unsigned(ci_1_fu_3134_p4) - unsigned(di_1_fu_3152_p4));
    ci1_fu_1751_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_8_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_24_out));
    ci_1_fu_3134_p4 <= grp_fu_4417_p3(27 downto 12);
    ci_2_fu_3280_p4 <= grp_fu_4464_p3(27 downto 12);
    ci_3_fu_3426_p4 <= grp_fu_4508_p3(27 downto 12);
    ci_6_fu_1498_p4 <= grp_fu_4273_p3(27 downto 12);
    ci_fu_2988_p4 <= grp_fu_4369_p3(27 downto 12);
    cr0_10_fu_3327_p2 <= std_logic_vector(unsigned(dr_2_fu_3289_p4) + unsigned(cr_2_fu_3271_p4));
    cr0_11_fu_3473_p2 <= std_logic_vector(unsigned(dr_3_fu_3435_p4) + unsigned(cr_3_fu_3417_p4));
    cr0_12_fu_2173_p2 <= std_logic_vector(unsigned(dr_4_reg_5607) + unsigned(cr_4_reg_5595));
    cr0_13_fu_1447_p2 <= std_logic_vector(unsigned(dr_5_fu_1419_p4) + unsigned(cr_5_fu_1401_p4));
    cr0_14_fu_2293_p2 <= std_logic_vector(unsigned(dr_6_reg_5671) + unsigned(cr_6_reg_5665));
    cr0_15_fu_2349_p2 <= std_logic_vector(unsigned(dr_7_reg_5723) + unsigned(cr_7_reg_5711));
    cr0_1_fu_1781_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_28_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_12_out));
    cr0_2_fu_1829_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_26_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_10_out));
    cr0_3_fu_1877_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_30_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_14_out));
    cr0_4_fu_725_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_25_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_9_out));
    cr0_5_fu_773_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_29_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_13_out));
    cr0_6_fu_821_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_27_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_11_out));
    cr0_7_fu_869_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_31_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_15_out));
    cr0_8_fu_3035_p2 <= std_logic_vector(unsigned(dr_fu_2997_p4) + unsigned(cr_fu_2979_p4));
    cr0_9_fu_3181_p2 <= std_logic_vector(unsigned(dr_1_fu_3143_p4) + unsigned(cr_1_fu_3125_p4));
    cr0_fu_1733_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_24_out) + unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_8_out));
    cr1_10_fu_3339_p2 <= std_logic_vector(unsigned(cr_2_fu_3271_p4) - unsigned(dr_2_fu_3289_p4));
    cr1_11_fu_3485_p2 <= std_logic_vector(unsigned(cr_3_fu_3417_p4) - unsigned(dr_3_fu_3435_p4));
    cr1_12_fu_2181_p2 <= std_logic_vector(unsigned(cr_4_reg_5595) - unsigned(dr_4_reg_5607));
    cr1_13_fu_1453_p2 <= std_logic_vector(unsigned(cr_5_fu_1401_p4) - unsigned(dr_5_fu_1419_p4));
    cr1_14_fu_2297_p2 <= std_logic_vector(unsigned(cr_6_reg_5665) - unsigned(dr_6_reg_5671));
    cr1_15_fu_2357_p2 <= std_logic_vector(unsigned(cr_7_reg_5711) - unsigned(dr_7_reg_5723));
    cr1_1_fu_1793_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_12_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_28_out));
    cr1_2_fu_1841_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_10_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_26_out));
    cr1_3_fu_1889_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_14_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_30_out));
    cr1_4_fu_737_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_9_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_25_out));
    cr1_5_fu_785_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_13_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_29_out));
    cr1_6_fu_833_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_11_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_27_out));
    cr1_7_fu_881_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_15_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_31_out));
    cr1_8_fu_3047_p2 <= std_logic_vector(unsigned(cr_fu_2979_p4) - unsigned(dr_fu_2997_p4));
    cr1_9_fu_3193_p2 <= std_logic_vector(unsigned(cr_1_fu_3125_p4) - unsigned(dr_1_fu_3143_p4));
    cr1_fu_1745_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_8_out) - unsigned(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_24_out));
    cr_1_fu_3125_p4 <= grp_fu_4409_p3(27 downto 12);
    cr_2_fu_3271_p4 <= grp_fu_4457_p3(27 downto 12);
    cr_3_fu_3417_p4 <= grp_fu_4501_p3(27 downto 12);
    cr_5_fu_1401_p4 <= grp_fu_4217_p3(27 downto 12);
    cr_fu_2979_p4 <= grp_fu_4361_p3(27 downto 12);
    di_1_fu_3152_p4 <= grp_fu_4433_p3(27 downto 12);
    di_2_fu_3298_p4 <= grp_fu_4478_p3(27 downto 12);
    di_3_fu_3444_p4 <= grp_fu_4522_p3(27 downto 12);
    di_6_fu_1516_p4 <= grp_fu_4289_p3(27 downto 12);
    di_fu_3006_p4 <= grp_fu_4385_p3(27 downto 12);
    dr_1_fu_3143_p4 <= grp_fu_4425_p3(27 downto 12);
    dr_2_fu_3289_p4 <= grp_fu_4471_p3(27 downto 12);
    dr_3_fu_3435_p4 <= grp_fu_4515_p3(27 downto 12);
    dr_5_fu_1419_p4 <= grp_fu_4233_p3(27 downto 12);
    dr_fu_2997_p4 <= grp_fu_4377_p3(27 downto 12);
    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start <= grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start_reg;
    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state14);
    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start <= grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start_reg;

    grp_fu_4153_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4153_ce <= ap_const_logic_1;
        else 
            grp_fu_4153_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4153_p0 <= sext_ln10_33_fu_1101_p1(16 - 1 downto 0);
    grp_fu_4153_p1 <= sext_ln10_21_fu_1089_p1(14 - 1 downto 0);

    grp_fu_4161_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4161_ce <= ap_const_logic_1;
        else 
            grp_fu_4161_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4161_p0 <= sext_ln10_33_fu_1101_p1(16 - 1 downto 0);
    grp_fu_4161_p1 <= sext_ln10_19_fu_1085_p1(14 - 1 downto 0);

    grp_fu_4169_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4169_ce <= ap_const_logic_1;
        else 
            grp_fu_4169_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4169_p0 <= sext_ln10_36_fu_1109_p1(16 - 1 downto 0);
    grp_fu_4169_p1 <= sext_ln10_37_fu_1113_p1(14 - 1 downto 0);

    grp_fu_4177_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4177_ce <= ap_const_logic_1;
        else 
            grp_fu_4177_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4177_p0 <= sext_ln10_36_fu_1109_p1(16 - 1 downto 0);
    grp_fu_4177_p1 <= sext_ln10_35_fu_1105_p1(14 - 1 downto 0);

    grp_fu_4185_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4185_ce <= ap_const_logic_1;
        else 
            grp_fu_4185_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4185_p0 <= sext_ln10_40_fu_1121_p1(16 - 1 downto 0);
    grp_fu_4185_p1 <= sext_ln10_41_fu_1125_p1(14 - 1 downto 0);

    grp_fu_4193_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4193_ce <= ap_const_logic_1;
        else 
            grp_fu_4193_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4193_p0 <= sext_ln10_40_fu_1121_p1(16 - 1 downto 0);
    grp_fu_4193_p1 <= sext_ln10_39_fu_1117_p1(14 - 1 downto 0);

    grp_fu_4201_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4201_ce <= ap_const_logic_1;
        else 
            grp_fu_4201_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4201_p0 <= sext_ln10_43_fu_1129_p1(16 - 1 downto 0);
    grp_fu_4201_p1 <= sext_ln10_21_fu_1089_p1(14 - 1 downto 0);

    grp_fu_4209_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4209_ce <= ap_const_logic_1;
        else 
            grp_fu_4209_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4209_p0 <= sext_ln10_43_fu_1129_p1(16 - 1 downto 0);
    grp_fu_4209_p1 <= sext_ln10_19_fu_1085_p1(14 - 1 downto 0);

    grp_fu_4217_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4217_ce <= ap_const_logic_1;
        else 
            grp_fu_4217_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4217_p0 <= sext_ln10_45_fu_1133_p1(16 - 1 downto 0);
    grp_fu_4217_p1 <= sext_ln10_37_fu_1113_p1(14 - 1 downto 0);

    grp_fu_4225_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4225_ce <= ap_const_logic_1;
        else 
            grp_fu_4225_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4225_p0 <= sext_ln10_45_fu_1133_p1(16 - 1 downto 0);
    grp_fu_4225_p1 <= sext_ln10_35_fu_1105_p1(14 - 1 downto 0);

    grp_fu_4233_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4233_ce <= ap_const_logic_1;
        else 
            grp_fu_4233_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4233_p0 <= sext_ln10_47_fu_1137_p1(16 - 1 downto 0);
    grp_fu_4233_p1 <= sext_ln10_41_fu_1125_p1(14 - 1 downto 0);

    grp_fu_4241_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4241_ce <= ap_const_logic_1;
        else 
            grp_fu_4241_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4241_p0 <= sext_ln10_47_fu_1137_p1(16 - 1 downto 0);
    grp_fu_4241_p1 <= sext_ln10_39_fu_1117_p1(14 - 1 downto 0);

    grp_fu_4249_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4249_ce <= ap_const_logic_1;
        else 
            grp_fu_4249_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4249_p0 <= sext_ln10_49_fu_1141_p1(16 - 1 downto 0);
    grp_fu_4249_p1 <= sext_ln10_25_fu_1097_p1(14 - 1 downto 0);

    grp_fu_4257_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4257_ce <= ap_const_logic_1;
        else 
            grp_fu_4257_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4257_p0 <= sext_ln10_49_fu_1141_p1(16 - 1 downto 0);
    grp_fu_4257_p1 <= sext_ln10_23_fu_1093_p1(14 - 1 downto 0);

    grp_fu_4265_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4265_ce <= ap_const_logic_1;
        else 
            grp_fu_4265_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4265_p0 <= sext_ln10_51_fu_1145_p1(16 - 1 downto 0);
    grp_fu_4265_p1 <= sext_ln10_41_fu_1125_p1(14 - 1 downto 0);

    grp_fu_4273_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4273_ce <= ap_const_logic_1;
        else 
            grp_fu_4273_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4273_p0 <= sext_ln10_51_fu_1145_p1(16 - 1 downto 0);
    grp_fu_4273_p1 <= sext_ln10_39_fu_1117_p1(14 - 1 downto 0);

    grp_fu_4281_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4281_ce <= ap_const_logic_1;
        else 
            grp_fu_4281_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4281_p0 <= sext_ln10_54_fu_1153_p1(16 - 1 downto 0);
    grp_fu_4281_p1 <= sext_ln10_55_fu_1157_p1(14 - 1 downto 0);

    grp_fu_4289_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4289_ce <= ap_const_logic_1;
        else 
            grp_fu_4289_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4289_p0 <= sext_ln10_54_fu_1153_p1(16 - 1 downto 0);
    grp_fu_4289_p1 <= sext_ln10_53_fu_1149_p1(14 - 1 downto 0);

    grp_fu_4297_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4297_ce <= ap_const_logic_1;
        else 
            grp_fu_4297_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4297_p0 <= sext_ln10_57_fu_1161_p1(16 - 1 downto 0);
    grp_fu_4297_p1 <= sext_ln10_25_fu_1097_p1(14 - 1 downto 0);

    grp_fu_4305_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4305_ce <= ap_const_logic_1;
        else 
            grp_fu_4305_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4305_p0 <= sext_ln10_57_fu_1161_p1(16 - 1 downto 0);
    grp_fu_4305_p1 <= sext_ln10_23_fu_1093_p1(14 - 1 downto 0);

    grp_fu_4313_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4313_ce <= ap_const_logic_1;
        else 
            grp_fu_4313_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4313_p0 <= sext_ln10_59_fu_1165_p1(16 - 1 downto 0);
    grp_fu_4313_p1 <= sext_ln10_41_fu_1125_p1(14 - 1 downto 0);

    grp_fu_4321_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4321_ce <= ap_const_logic_1;
        else 
            grp_fu_4321_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4321_p0 <= sext_ln10_59_fu_1165_p1(16 - 1 downto 0);
    grp_fu_4321_p1 <= sext_ln10_39_fu_1117_p1(14 - 1 downto 0);

    grp_fu_4329_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4329_ce <= ap_const_logic_1;
        else 
            grp_fu_4329_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4329_p0 <= sext_ln10_61_fu_1169_p1(16 - 1 downto 0);
    grp_fu_4329_p1 <= sext_ln10_55_fu_1157_p1(14 - 1 downto 0);

    grp_fu_4337_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4337_ce <= ap_const_logic_1;
        else 
            grp_fu_4337_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4337_p0 <= sext_ln10_61_fu_1169_p1(16 - 1 downto 0);
    grp_fu_4337_p1 <= sext_ln10_53_fu_1149_p1(14 - 1 downto 0);

    grp_fu_4345_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4345_ce <= ap_const_logic_1;
        else 
            grp_fu_4345_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4345_p0 <= sext_ln10_2_fu_2097_p1(16 - 1 downto 0);
    grp_fu_4345_p1 <= sext_ln10_3_fu_2101_p1(14 - 1 downto 0);

    grp_fu_4353_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4353_ce <= ap_const_logic_1;
        else 
            grp_fu_4353_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4353_p0 <= sext_ln10_2_fu_2097_p1(16 - 1 downto 0);
    grp_fu_4353_p1 <= sext_ln10_1_fu_2093_p1(14 - 1 downto 0);

    grp_fu_4361_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4361_ce <= ap_const_logic_1;
        else 
            grp_fu_4361_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4361_p0 <= sext_ln10_5_fu_2105_p1(16 - 1 downto 0);
    grp_fu_4361_p1 <= sext_ln10_3_fu_2101_p1(14 - 1 downto 0);

    grp_fu_4369_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4369_ce <= ap_const_logic_1;
        else 
            grp_fu_4369_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4369_p0 <= sext_ln10_5_fu_2105_p1(16 - 1 downto 0);
    grp_fu_4369_p1 <= sext_ln10_1_fu_2093_p1(14 - 1 downto 0);

    grp_fu_4377_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4377_ce <= ap_const_logic_1;
        else 
            grp_fu_4377_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4377_p0 <= sext_ln10_7_fu_2109_p1(16 - 1 downto 0);
    grp_fu_4377_p1 <= sext_ln10_3_fu_2101_p1(14 - 1 downto 0);

    grp_fu_4385_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4385_ce <= ap_const_logic_1;
        else 
            grp_fu_4385_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4385_p0 <= sext_ln10_7_fu_2109_p1(16 - 1 downto 0);
    grp_fu_4385_p1 <= sext_ln10_1_fu_2093_p1(14 - 1 downto 0);

    grp_fu_4393_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4393_ce <= ap_const_logic_1;
        else 
            grp_fu_4393_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4393_p0 <= sext_ln10_9_fu_2113_p1(16 - 1 downto 0);
    grp_fu_4393_p1 <= sext_ln10_3_fu_2101_p1(14 - 1 downto 0);

    grp_fu_4401_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4401_ce <= ap_const_logic_1;
        else 
            grp_fu_4401_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4401_p0 <= sext_ln10_9_fu_2113_p1(16 - 1 downto 0);
    grp_fu_4401_p1 <= sext_ln10_1_fu_2093_p1(14 - 1 downto 0);

    grp_fu_4409_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4409_ce <= ap_const_logic_1;
        else 
            grp_fu_4409_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4409_p0 <= sext_ln10_11_fu_2117_p1(16 - 1 downto 0);
    grp_fu_4409_p1 <= sext_ln10_3_fu_2101_p1(14 - 1 downto 0);

    grp_fu_4417_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4417_ce <= ap_const_logic_1;
        else 
            grp_fu_4417_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4417_p0 <= sext_ln10_11_fu_2117_p1(16 - 1 downto 0);
    grp_fu_4417_p1 <= sext_ln10_1_fu_2093_p1(14 - 1 downto 0);

    grp_fu_4425_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4425_ce <= ap_const_logic_1;
        else 
            grp_fu_4425_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4425_p0 <= sext_ln10_13_fu_2121_p1(16 - 1 downto 0);
    grp_fu_4425_p1 <= sext_ln10_3_fu_2101_p1(14 - 1 downto 0);

    grp_fu_4433_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4433_ce <= ap_const_logic_1;
        else 
            grp_fu_4433_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4433_p0 <= sext_ln10_13_fu_2121_p1(16 - 1 downto 0);
    grp_fu_4433_p1 <= sext_ln10_1_fu_2093_p1(14 - 1 downto 0);

    grp_fu_4441_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4441_ce <= ap_const_logic_1;
        else 
            grp_fu_4441_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4441_p0 <= sext_ln10_16_fu_2129_p1(16 - 1 downto 0);
    grp_fu_4441_p1 <= sext_ln10_17_fu_2133_p1(14 - 1 downto 0);

    grp_fu_4449_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4449_ce <= ap_const_logic_1;
        else 
            grp_fu_4449_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4449_p0 <= sext_ln10_16_fu_2129_p1(16 - 1 downto 0);
    grp_fu_4449_p1 <= sext_ln10_15_fu_2125_p1(14 - 1 downto 0);

    grp_fu_4457_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4457_ce <= ap_const_logic_1;
        else 
            grp_fu_4457_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4457_p0 <= sext_ln10_20_fu_2137_p1(16 - 1 downto 0);
    grp_fu_4457_p1 <= sext_ln10_21_reg_5281(14 - 1 downto 0);

    grp_fu_4464_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4464_ce <= ap_const_logic_1;
        else 
            grp_fu_4464_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4464_p0 <= sext_ln10_20_fu_2137_p1(16 - 1 downto 0);
    grp_fu_4464_p1 <= sext_ln10_19_reg_5267(14 - 1 downto 0);

    grp_fu_4471_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4471_ce <= ap_const_logic_1;
        else 
            grp_fu_4471_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4471_p0 <= sext_ln10_24_fu_2141_p1(16 - 1 downto 0);
    grp_fu_4471_p1 <= sext_ln10_25_reg_5309(14 - 1 downto 0);

    grp_fu_4478_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4478_ce <= ap_const_logic_1;
        else 
            grp_fu_4478_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4478_p0 <= sext_ln10_24_fu_2141_p1(16 - 1 downto 0);
    grp_fu_4478_p1 <= sext_ln10_23_reg_5295(14 - 1 downto 0);

    grp_fu_4485_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4485_ce <= ap_const_logic_1;
        else 
            grp_fu_4485_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4485_p0 <= sext_ln10_27_fu_2145_p1(16 - 1 downto 0);
    grp_fu_4485_p1 <= sext_ln10_17_fu_2133_p1(14 - 1 downto 0);

    grp_fu_4493_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4493_ce <= ap_const_logic_1;
        else 
            grp_fu_4493_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4493_p0 <= sext_ln10_27_fu_2145_p1(16 - 1 downto 0);
    grp_fu_4493_p1 <= sext_ln10_15_fu_2125_p1(14 - 1 downto 0);

    grp_fu_4501_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4501_ce <= ap_const_logic_1;
        else 
            grp_fu_4501_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4501_p0 <= sext_ln10_29_fu_2149_p1(16 - 1 downto 0);
    grp_fu_4501_p1 <= sext_ln10_21_reg_5281(14 - 1 downto 0);

    grp_fu_4508_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4508_ce <= ap_const_logic_1;
        else 
            grp_fu_4508_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4508_p0 <= sext_ln10_29_fu_2149_p1(16 - 1 downto 0);
    grp_fu_4508_p1 <= sext_ln10_19_reg_5267(14 - 1 downto 0);

    grp_fu_4515_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4515_ce <= ap_const_logic_1;
        else 
            grp_fu_4515_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4515_p0 <= sext_ln10_31_fu_2153_p1(16 - 1 downto 0);
    grp_fu_4515_p1 <= sext_ln10_25_reg_5309(14 - 1 downto 0);

    grp_fu_4522_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4522_ce <= ap_const_logic_1;
        else 
            grp_fu_4522_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4522_p0 <= sext_ln10_31_fu_2153_p1(16 - 1 downto 0);
    grp_fu_4522_p1 <= sext_ln10_23_reg_5295(14 - 1 downto 0);

    grp_fu_4529_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4529_ce <= ap_const_logic_1;
        else 
            grp_fu_4529_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4529_p0 <= sext_ln10_63_fu_2413_p1(16 - 1 downto 0);
    grp_fu_4529_p1 <= sext_ln10_3_fu_2101_p1(14 - 1 downto 0);

    grp_fu_4537_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4537_ce <= ap_const_logic_1;
        else 
            grp_fu_4537_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4537_p0 <= sext_ln10_63_fu_2413_p1(16 - 1 downto 0);
    grp_fu_4537_p1 <= sext_ln10_1_fu_2093_p1(14 - 1 downto 0);

    grp_fu_4545_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4545_ce <= ap_const_logic_1;
        else 
            grp_fu_4545_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4545_p0 <= sext_ln10_65_fu_2417_p1(16 - 1 downto 0);
    grp_fu_4545_p1 <= sext_ln10_17_fu_2133_p1(14 - 1 downto 0);

    grp_fu_4553_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4553_ce <= ap_const_logic_1;
        else 
            grp_fu_4553_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4553_p0 <= sext_ln10_65_fu_2417_p1(16 - 1 downto 0);
    grp_fu_4553_p1 <= sext_ln10_15_fu_2125_p1(14 - 1 downto 0);

    grp_fu_4561_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4561_ce <= ap_const_logic_1;
        else 
            grp_fu_4561_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4561_p0 <= sext_ln10_67_fu_2421_p1(16 - 1 downto 0);
    grp_fu_4561_p1 <= sext_ln10_21_reg_5281(14 - 1 downto 0);

    grp_fu_4568_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4568_ce <= ap_const_logic_1;
        else 
            grp_fu_4568_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4568_p0 <= sext_ln10_67_fu_2421_p1(16 - 1 downto 0);
    grp_fu_4568_p1 <= sext_ln10_19_reg_5267(14 - 1 downto 0);

    grp_fu_4575_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4575_ce <= ap_const_logic_1;
        else 
            grp_fu_4575_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4575_p0 <= sext_ln10_69_fu_2425_p1(16 - 1 downto 0);
    grp_fu_4575_p1 <= sext_ln10_25_reg_5309(14 - 1 downto 0);

    grp_fu_4582_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4582_ce <= ap_const_logic_1;
        else 
            grp_fu_4582_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4582_p0 <= sext_ln10_69_fu_2425_p1(16 - 1 downto 0);
    grp_fu_4582_p1 <= sext_ln10_23_reg_5295(14 - 1 downto 0);

    grp_fu_4589_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4589_ce <= ap_const_logic_1;
        else 
            grp_fu_4589_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4589_p0 <= sext_ln10_71_fu_2432_p1(16 - 1 downto 0);
    grp_fu_4589_p1 <= sext_ln10_37_reg_5345(14 - 1 downto 0);

    grp_fu_4596_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4596_ce <= ap_const_logic_1;
        else 
            grp_fu_4596_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4596_p0 <= sext_ln10_71_fu_2432_p1(16 - 1 downto 0);
    grp_fu_4596_p1 <= sext_ln10_35_reg_5329(14 - 1 downto 0);

    grp_fu_4603_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4603_ce <= ap_const_logic_1;
        else 
            grp_fu_4603_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4603_p0 <= sext_ln10_74_fu_2450_p1(16 - 1 downto 0);

    grp_fu_4611_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4611_ce <= ap_const_logic_1;
        else 
            grp_fu_4611_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4611_p0 <= sext_ln10_74_fu_2450_p1(16 - 1 downto 0);

    grp_fu_4619_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4619_ce <= ap_const_logic_1;
        else 
            grp_fu_4619_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4619_p0 <= sext_ln10_77_fu_2461_p1(16 - 1 downto 0);
    grp_fu_4619_p1 <= sext_ln10_41_reg_5375(14 - 1 downto 0);

    grp_fu_4626_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4626_ce <= ap_const_logic_1;
        else 
            grp_fu_4626_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4626_p0 <= sext_ln10_77_fu_2461_p1(16 - 1 downto 0);
    grp_fu_4626_p1 <= sext_ln10_39_reg_5355(14 - 1 downto 0);

    grp_fu_4633_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4633_ce <= ap_const_logic_1;
        else 
            grp_fu_4633_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4633_p0 <= sext_ln10_80_fu_2479_p1(16 - 1 downto 0);

    grp_fu_4641_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4641_ce <= ap_const_logic_1;
        else 
            grp_fu_4641_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4641_p0 <= sext_ln10_80_fu_2479_p1(16 - 1 downto 0);

    grp_fu_4649_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4649_ce <= ap_const_logic_1;
        else 
            grp_fu_4649_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4649_p0 <= sext_ln10_84_fu_2491_p1(16 - 1 downto 0);

    grp_fu_4657_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4657_ce <= ap_const_logic_1;
        else 
            grp_fu_4657_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4657_p0 <= sext_ln10_84_fu_2491_p1(16 - 1 downto 0);

    grp_fu_4665_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4665_ce <= ap_const_logic_1;
        else 
            grp_fu_4665_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4665_p0 <= sext_ln10_87_fu_2502_p1(16 - 1 downto 0);
    grp_fu_4665_p1 <= sext_ln10_55_reg_5435(14 - 1 downto 0);

    grp_fu_4672_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4672_ce <= ap_const_logic_1;
        else 
            grp_fu_4672_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4672_p0 <= sext_ln10_87_fu_2502_p1(16 - 1 downto 0);
    grp_fu_4672_p1 <= sext_ln10_53_reg_5419(14 - 1 downto 0);

    grp_fu_4679_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4679_ce <= ap_const_logic_1;
        else 
            grp_fu_4679_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4679_p0 <= sext_ln10_90_fu_2528_p1(16 - 1 downto 0);

    grp_fu_4687_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4687_ce <= ap_const_logic_1;
        else 
            grp_fu_4687_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4687_p0 <= sext_ln10_90_fu_2528_p1(16 - 1 downto 0);

    grp_fu_4695_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4695_ce <= ap_const_logic_1;
        else 
            grp_fu_4695_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4695_p0 <= sext_ln10_94_fu_2548_p1(16 - 1 downto 0);

    grp_fu_4703_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4703_ce <= ap_const_logic_1;
        else 
            grp_fu_4703_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4703_p0 <= sext_ln10_94_fu_2548_p1(16 - 1 downto 0);

    grp_fu_4711_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4711_ce <= ap_const_logic_1;
        else 
            grp_fu_4711_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4711_p0 <= sext_ln10_98_fu_2568_p1(16 - 1 downto 0);

    grp_fu_4719_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4719_ce <= ap_const_logic_1;
        else 
            grp_fu_4719_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4719_p0 <= sext_ln10_98_fu_2568_p1(16 - 1 downto 0);

    grp_fu_4727_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4727_ce <= ap_const_logic_1;
        else 
            grp_fu_4727_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4727_p0 <= sext_ln10_102_fu_2588_p1(16 - 1 downto 0);

    grp_fu_4735_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4735_ce <= ap_const_logic_1;
        else 
            grp_fu_4735_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4735_p0 <= sext_ln10_102_fu_2588_p1(16 - 1 downto 0);

    grp_fu_4743_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4743_ce <= ap_const_logic_1;
        else 
            grp_fu_4743_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4743_p0 <= sext_ln10_106_fu_2608_p1(16 - 1 downto 0);

    grp_fu_4751_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4751_ce <= ap_const_logic_1;
        else 
            grp_fu_4751_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4751_p0 <= sext_ln10_106_fu_2608_p1(16 - 1 downto 0);

    grp_fu_4759_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4759_ce <= ap_const_logic_1;
        else 
            grp_fu_4759_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4759_p0 <= sext_ln10_110_fu_2628_p1(16 - 1 downto 0);

    grp_fu_4767_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state11, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_4767_ce <= ap_const_logic_1;
        else 
            grp_fu_4767_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4767_p0 <= sext_ln10_110_fu_2628_p1(16 - 1 downto 0);
    grp_generic_sincos_16_4_s_fu_402_ap_start <= grp_generic_sincos_16_4_s_fu_402_ap_start_reg;

    grp_generic_sincos_16_4_s_fu_402_in_val_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_generic_sincos_16_4_s_fu_402_in_val <= ap_const_lv14_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_generic_sincos_16_4_s_fu_402_in_val <= ap_const_lv14_39B7;
        else 
            grp_generic_sincos_16_4_s_fu_402_in_val <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_generic_sincos_16_4_s_fu_410_ap_start <= grp_generic_sincos_16_4_s_fu_410_ap_start_reg;

    grp_generic_sincos_16_4_s_fu_410_in_val_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_generic_sincos_16_4_s_fu_410_in_val <= ap_const_lv14_3CDB;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_generic_sincos_16_4_s_fu_410_in_val <= ap_const_lv14_3693;
        else 
            grp_generic_sincos_16_4_s_fu_410_in_val <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_generic_sincos_16_4_s_fu_418_ap_start <= grp_generic_sincos_16_4_s_fu_418_ap_start_reg;

    grp_generic_sincos_16_4_s_fu_418_in_val_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_generic_sincos_16_4_s_fu_418_in_val <= ap_const_lv14_304A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_generic_sincos_16_4_s_fu_418_in_val <= ap_const_lv14_336F;
        else 
            grp_generic_sincos_16_4_s_fu_418_in_val <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_generic_sincos_16_4_s_fu_426_ap_start <= grp_generic_sincos_16_4_s_fu_426_ap_start_reg;

    grp_generic_sincos_16_4_s_fu_426_in_val_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_generic_sincos_16_4_s_fu_426_in_val <= ap_const_lv14_2A02;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_generic_sincos_16_4_s_fu_426_in_val <= ap_const_lv14_2D26;
        else 
            grp_generic_sincos_16_4_s_fu_426_in_val <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_generic_sincos_16_4_s_fu_434_ap_start <= grp_generic_sincos_16_4_s_fu_434_ap_start_reg;

    grp_generic_sincos_16_4_s_fu_434_in_val_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_generic_sincos_16_4_s_fu_434_in_val <= ap_const_lv14_26DE;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_generic_sincos_16_4_s_fu_434_in_val <= ap_const_lv14_23B9;
        else 
            grp_generic_sincos_16_4_s_fu_434_in_val <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_generic_sincos_16_4_s_fu_447_ap_start <= grp_generic_sincos_16_4_s_fu_447_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_455_ap_start <= grp_generic_sincos_16_4_s_fu_455_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_463_ap_start <= grp_generic_sincos_16_4_s_fu_463_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_471_ap_start <= grp_generic_sincos_16_4_s_fu_471_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_479_ap_start <= grp_generic_sincos_16_4_s_fu_479_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_487_ap_start <= grp_generic_sincos_16_4_s_fu_487_ap_start_reg;
    in_stream_TREADY <= regslice_both_in_stream_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_in_stream_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_stream_TREADY_int_regslice <= grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_in_stream_TREADY;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln10_10_fu_2704_p0 <= sext_ln10_12_fu_2701_p1(16 - 1 downto 0);
    mul_ln10_10_fu_2704_p1 <= sext_ln10_1_reg_5843(14 - 1 downto 0);
    mul_ln10_12_fu_2717_p0 <= sext_ln10_14_fu_2714_p1(16 - 1 downto 0);
    mul_ln10_12_fu_2717_p1 <= sext_ln10_15_reg_5915(14 - 1 downto 0);
    mul_ln10_14_fu_2730_p0 <= sext_ln10_18_fu_2727_p1(16 - 1 downto 0);
    mul_ln10_14_fu_2730_p1 <= sext_ln10_19_reg_5267(14 - 1 downto 0);
    mul_ln10_16_fu_2743_p0 <= sext_ln10_22_fu_2740_p1(16 - 1 downto 0);
    mul_ln10_16_fu_2743_p1 <= sext_ln10_23_reg_5295(14 - 1 downto 0);
    mul_ln10_18_fu_2756_p0 <= sext_ln10_26_fu_2753_p1(16 - 1 downto 0);
    mul_ln10_18_fu_2756_p1 <= sext_ln10_15_reg_5915(14 - 1 downto 0);
    mul_ln10_20_fu_2769_p0 <= sext_ln10_28_fu_2766_p1(16 - 1 downto 0);
    mul_ln10_20_fu_2769_p1 <= sext_ln10_19_reg_5267(14 - 1 downto 0);
    mul_ln10_22_fu_2782_p0 <= sext_ln10_30_fu_2779_p1(16 - 1 downto 0);
    mul_ln10_22_fu_2782_p1 <= sext_ln10_23_reg_5295(14 - 1 downto 0);
    mul_ln10_24_fu_1176_p0 <= sext_ln10_32_fu_1173_p1(16 - 1 downto 0);
    mul_ln10_24_fu_1176_p1 <= sext_ln10_19_reg_5267(14 - 1 downto 0);
    mul_ln10_26_fu_1189_p0 <= sext_ln10_34_fu_1186_p1(16 - 1 downto 0);
    mul_ln10_26_fu_1189_p1 <= sext_ln10_35_reg_5329(14 - 1 downto 0);
    mul_ln10_28_fu_1202_p0 <= sext_ln10_38_fu_1199_p1(16 - 1 downto 0);
    mul_ln10_28_fu_1202_p1 <= sext_ln10_39_reg_5355(14 - 1 downto 0);
    mul_ln10_2_fu_2652_p0 <= sext_ln10_4_fu_2649_p1(16 - 1 downto 0);
    mul_ln10_2_fu_2652_p1 <= sext_ln10_1_reg_5843(14 - 1 downto 0);
    mul_ln10_30_fu_1215_p0 <= sext_ln10_42_fu_1212_p1(16 - 1 downto 0);
    mul_ln10_30_fu_1215_p1 <= sext_ln10_19_reg_5267(14 - 1 downto 0);
    mul_ln10_32_fu_1228_p0 <= sext_ln10_44_fu_1225_p1(16 - 1 downto 0);
    mul_ln10_32_fu_1228_p1 <= sext_ln10_35_reg_5329(14 - 1 downto 0);
    mul_ln10_34_fu_1241_p0 <= sext_ln10_46_fu_1238_p1(16 - 1 downto 0);
    mul_ln10_34_fu_1241_p1 <= sext_ln10_39_reg_5355(14 - 1 downto 0);
    mul_ln10_36_fu_1254_p0 <= sext_ln10_48_fu_1251_p1(16 - 1 downto 0);
    mul_ln10_36_fu_1254_p1 <= sext_ln10_23_reg_5295(14 - 1 downto 0);
    mul_ln10_38_fu_1267_p0 <= sext_ln10_50_fu_1264_p1(16 - 1 downto 0);
    mul_ln10_38_fu_1267_p1 <= sext_ln10_39_reg_5355(14 - 1 downto 0);
    mul_ln10_40_fu_1280_p0 <= sext_ln10_52_fu_1277_p1(16 - 1 downto 0);
    mul_ln10_40_fu_1280_p1 <= sext_ln10_53_reg_5419(14 - 1 downto 0);
    mul_ln10_42_fu_1293_p0 <= sext_ln10_56_fu_1290_p1(16 - 1 downto 0);
    mul_ln10_42_fu_1293_p1 <= sext_ln10_23_reg_5295(14 - 1 downto 0);
    mul_ln10_44_fu_1306_p0 <= sext_ln10_58_fu_1303_p1(16 - 1 downto 0);
    mul_ln10_44_fu_1306_p1 <= sext_ln10_39_reg_5355(14 - 1 downto 0);
    mul_ln10_46_fu_1319_p0 <= sext_ln10_60_fu_1316_p1(16 - 1 downto 0);
    mul_ln10_46_fu_1319_p1 <= sext_ln10_53_reg_5419(14 - 1 downto 0);
    mul_ln10_48_fu_2795_p0 <= sext_ln10_62_fu_2792_p1(16 - 1 downto 0);
    mul_ln10_48_fu_2795_p1 <= sext_ln10_1_reg_5843(14 - 1 downto 0);
    mul_ln10_4_fu_2665_p0 <= sext_ln10_6_fu_2662_p1(16 - 1 downto 0);
    mul_ln10_4_fu_2665_p1 <= sext_ln10_1_reg_5843(14 - 1 downto 0);
    mul_ln10_50_fu_2808_p0 <= sext_ln10_64_fu_2805_p1(16 - 1 downto 0);
    mul_ln10_50_fu_2808_p1 <= sext_ln10_15_reg_5915(14 - 1 downto 0);
    mul_ln10_52_fu_2821_p0 <= sext_ln10_66_fu_2818_p1(16 - 1 downto 0);
    mul_ln10_52_fu_2821_p1 <= sext_ln10_19_reg_5267(14 - 1 downto 0);
    mul_ln10_54_fu_2834_p0 <= sext_ln10_68_fu_2831_p1(16 - 1 downto 0);
    mul_ln10_54_fu_2834_p1 <= sext_ln10_23_reg_5295(14 - 1 downto 0);
    mul_ln10_56_fu_2436_p0 <= sext_ln10_70_fu_2429_p1(16 - 1 downto 0);
    mul_ln10_56_fu_2436_p1 <= sext_ln10_35_reg_5329(14 - 1 downto 0);
    mul_ln10_58_fu_2847_p0 <= sext_ln10_72_fu_2844_p1(16 - 1 downto 0);
    mul_ln10_58_fu_2847_p1 <= sext_ln10_73_reg_6071(14 - 1 downto 0);
    mul_ln10_60_fu_2465_p0 <= sext_ln10_76_fu_2458_p1(16 - 1 downto 0);
    mul_ln10_60_fu_2465_p1 <= sext_ln10_39_reg_5355(14 - 1 downto 0);
    mul_ln10_62_fu_2860_p0 <= sext_ln10_78_fu_2857_p1(16 - 1 downto 0);
    mul_ln10_62_fu_2860_p1 <= sext_ln10_79_reg_6105(14 - 1 downto 0);
    mul_ln10_64_fu_2873_p0 <= sext_ln10_82_fu_2870_p1(16 - 1 downto 0);
    mul_ln10_64_fu_2873_p1 <= sext_ln10_83_reg_6123(14 - 1 downto 0);
    mul_ln10_66_fu_2506_p0 <= sext_ln10_86_fu_2499_p1(16 - 1 downto 0);
    mul_ln10_66_fu_2506_p1 <= sext_ln10_53_reg_5419(14 - 1 downto 0);
    mul_ln10_68_fu_2886_p0 <= sext_ln10_88_fu_2883_p1(16 - 1 downto 0);
    mul_ln10_68_fu_2886_p1 <= sext_ln10_89_reg_6157(14 - 1 downto 0);
    mul_ln10_6_fu_2678_p0 <= sext_ln10_8_fu_2675_p1(16 - 1 downto 0);
    mul_ln10_6_fu_2678_p1 <= sext_ln10_1_reg_5843(14 - 1 downto 0);
    mul_ln10_70_fu_2899_p0 <= sext_ln10_92_fu_2896_p1(16 - 1 downto 0);
    mul_ln10_70_fu_2899_p1 <= sext_ln10_93_reg_6175(14 - 1 downto 0);
    mul_ln10_72_fu_2912_p0 <= sext_ln10_96_fu_2909_p1(16 - 1 downto 0);
    mul_ln10_72_fu_2912_p1 <= sext_ln10_97_reg_6193(14 - 1 downto 0);
    mul_ln10_74_fu_2925_p0 <= sext_ln10_100_fu_2922_p1(16 - 1 downto 0);
    mul_ln10_74_fu_2925_p1 <= sext_ln10_101_reg_6211(14 - 1 downto 0);
    mul_ln10_76_fu_2938_p0 <= sext_ln10_104_fu_2935_p1(16 - 1 downto 0);
    mul_ln10_76_fu_2938_p1 <= sext_ln10_105_reg_6229(14 - 1 downto 0);
    mul_ln10_78_fu_2951_p0 <= sext_ln10_108_fu_2948_p1(16 - 1 downto 0);
    mul_ln10_78_fu_2951_p1 <= sext_ln10_109_reg_6247(14 - 1 downto 0);
    mul_ln10_8_fu_2691_p0 <= sext_ln10_10_fu_2688_p1(16 - 1 downto 0);
    mul_ln10_8_fu_2691_p1 <= sext_ln10_1_reg_5843(14 - 1 downto 0);
    mul_ln10_fu_2639_p0 <= sext_ln10_fu_2636_p1(16 - 1 downto 0);
    mul_ln10_fu_2639_p1 <= sext_ln10_1_reg_5843(14 - 1 downto 0);
    mul_ln11_10_fu_2709_p0 <= sext_ln10_12_fu_2701_p1(16 - 1 downto 0);
    mul_ln11_10_fu_2709_p1 <= sext_ln10_3_reg_5867(14 - 1 downto 0);
    mul_ln11_12_fu_2722_p0 <= sext_ln10_14_fu_2714_p1(16 - 1 downto 0);
    mul_ln11_12_fu_2722_p1 <= sext_ln10_17_reg_5931(14 - 1 downto 0);
    mul_ln11_14_fu_2735_p0 <= sext_ln10_18_fu_2727_p1(16 - 1 downto 0);
    mul_ln11_14_fu_2735_p1 <= sext_ln10_21_reg_5281(14 - 1 downto 0);
    mul_ln11_16_fu_2748_p0 <= sext_ln10_22_fu_2740_p1(16 - 1 downto 0);
    mul_ln11_16_fu_2748_p1 <= sext_ln10_25_reg_5309(14 - 1 downto 0);
    mul_ln11_18_fu_2761_p0 <= sext_ln10_26_fu_2753_p1(16 - 1 downto 0);
    mul_ln11_18_fu_2761_p1 <= sext_ln10_17_reg_5931(14 - 1 downto 0);
    mul_ln11_20_fu_2774_p0 <= sext_ln10_28_fu_2766_p1(16 - 1 downto 0);
    mul_ln11_20_fu_2774_p1 <= sext_ln10_21_reg_5281(14 - 1 downto 0);
    mul_ln11_22_fu_2787_p0 <= sext_ln10_30_fu_2779_p1(16 - 1 downto 0);
    mul_ln11_22_fu_2787_p1 <= sext_ln10_25_reg_5309(14 - 1 downto 0);
    mul_ln11_24_fu_1181_p0 <= sext_ln10_32_fu_1173_p1(16 - 1 downto 0);
    mul_ln11_24_fu_1181_p1 <= sext_ln10_21_reg_5281(14 - 1 downto 0);
    mul_ln11_26_fu_1194_p0 <= sext_ln10_34_fu_1186_p1(16 - 1 downto 0);
    mul_ln11_26_fu_1194_p1 <= sext_ln10_37_reg_5345(14 - 1 downto 0);
    mul_ln11_28_fu_1207_p0 <= sext_ln10_38_fu_1199_p1(16 - 1 downto 0);
    mul_ln11_28_fu_1207_p1 <= sext_ln10_41_reg_5375(14 - 1 downto 0);
    mul_ln11_2_fu_2657_p0 <= sext_ln10_4_fu_2649_p1(16 - 1 downto 0);
    mul_ln11_2_fu_2657_p1 <= sext_ln10_3_reg_5867(14 - 1 downto 0);
    mul_ln11_30_fu_1220_p0 <= sext_ln10_42_fu_1212_p1(16 - 1 downto 0);
    mul_ln11_30_fu_1220_p1 <= sext_ln10_21_reg_5281(14 - 1 downto 0);
    mul_ln11_32_fu_1233_p0 <= sext_ln10_44_fu_1225_p1(16 - 1 downto 0);
    mul_ln11_32_fu_1233_p1 <= sext_ln10_37_reg_5345(14 - 1 downto 0);
    mul_ln11_34_fu_1246_p0 <= sext_ln10_46_fu_1238_p1(16 - 1 downto 0);
    mul_ln11_34_fu_1246_p1 <= sext_ln10_41_reg_5375(14 - 1 downto 0);
    mul_ln11_36_fu_1259_p0 <= sext_ln10_48_fu_1251_p1(16 - 1 downto 0);
    mul_ln11_36_fu_1259_p1 <= sext_ln10_25_reg_5309(14 - 1 downto 0);
    mul_ln11_38_fu_1272_p0 <= sext_ln10_50_fu_1264_p1(16 - 1 downto 0);
    mul_ln11_38_fu_1272_p1 <= sext_ln10_41_reg_5375(14 - 1 downto 0);
    mul_ln11_40_fu_1285_p0 <= sext_ln10_52_fu_1277_p1(16 - 1 downto 0);
    mul_ln11_40_fu_1285_p1 <= sext_ln10_55_reg_5435(14 - 1 downto 0);
    mul_ln11_42_fu_1298_p0 <= sext_ln10_56_fu_1290_p1(16 - 1 downto 0);
    mul_ln11_42_fu_1298_p1 <= sext_ln10_25_reg_5309(14 - 1 downto 0);
    mul_ln11_44_fu_1311_p0 <= sext_ln10_58_fu_1303_p1(16 - 1 downto 0);
    mul_ln11_44_fu_1311_p1 <= sext_ln10_41_reg_5375(14 - 1 downto 0);
    mul_ln11_46_fu_1324_p0 <= sext_ln10_60_fu_1316_p1(16 - 1 downto 0);
    mul_ln11_46_fu_1324_p1 <= sext_ln10_55_reg_5435(14 - 1 downto 0);
    mul_ln11_48_fu_2800_p0 <= sext_ln10_62_fu_2792_p1(16 - 1 downto 0);
    mul_ln11_48_fu_2800_p1 <= sext_ln10_3_reg_5867(14 - 1 downto 0);
    mul_ln11_4_fu_2670_p0 <= sext_ln10_6_fu_2662_p1(16 - 1 downto 0);
    mul_ln11_4_fu_2670_p1 <= sext_ln10_3_reg_5867(14 - 1 downto 0);
    mul_ln11_50_fu_2813_p0 <= sext_ln10_64_fu_2805_p1(16 - 1 downto 0);
    mul_ln11_50_fu_2813_p1 <= sext_ln10_17_reg_5931(14 - 1 downto 0);
    mul_ln11_52_fu_2826_p0 <= sext_ln10_66_fu_2818_p1(16 - 1 downto 0);
    mul_ln11_52_fu_2826_p1 <= sext_ln10_21_reg_5281(14 - 1 downto 0);
    mul_ln11_54_fu_2839_p0 <= sext_ln10_68_fu_2831_p1(16 - 1 downto 0);
    mul_ln11_54_fu_2839_p1 <= sext_ln10_25_reg_5309(14 - 1 downto 0);
    mul_ln11_56_fu_2441_p0 <= sext_ln10_70_fu_2429_p1(16 - 1 downto 0);
    mul_ln11_56_fu_2441_p1 <= sext_ln10_37_reg_5345(14 - 1 downto 0);
    mul_ln11_58_fu_2852_p0 <= sext_ln10_72_fu_2844_p1(16 - 1 downto 0);
    mul_ln11_58_fu_2852_p1 <= sext_ln10_75_reg_6083(14 - 1 downto 0);
    mul_ln11_60_fu_2470_p0 <= sext_ln10_76_fu_2458_p1(16 - 1 downto 0);
    mul_ln11_60_fu_2470_p1 <= sext_ln10_41_reg_5375(14 - 1 downto 0);
    mul_ln11_62_fu_2865_p0 <= sext_ln10_78_fu_2857_p1(16 - 1 downto 0);
    mul_ln11_62_fu_2865_p1 <= sext_ln10_81_reg_6117(14 - 1 downto 0);
    mul_ln11_64_fu_2878_p0 <= sext_ln10_82_fu_2870_p1(16 - 1 downto 0);
    mul_ln11_64_fu_2878_p1 <= sext_ln10_85_reg_6135(14 - 1 downto 0);
    mul_ln11_66_fu_2511_p0 <= sext_ln10_86_fu_2499_p1(16 - 1 downto 0);
    mul_ln11_66_fu_2511_p1 <= sext_ln10_55_reg_5435(14 - 1 downto 0);
    mul_ln11_68_fu_2891_p0 <= sext_ln10_88_fu_2883_p1(16 - 1 downto 0);
    mul_ln11_68_fu_2891_p1 <= sext_ln10_91_reg_6169(14 - 1 downto 0);
    mul_ln11_6_fu_2683_p0 <= sext_ln10_8_fu_2675_p1(16 - 1 downto 0);
    mul_ln11_6_fu_2683_p1 <= sext_ln10_3_reg_5867(14 - 1 downto 0);
    mul_ln11_70_fu_2904_p0 <= sext_ln10_92_fu_2896_p1(16 - 1 downto 0);
    mul_ln11_70_fu_2904_p1 <= sext_ln10_95_reg_6187(14 - 1 downto 0);
    mul_ln11_72_fu_2917_p0 <= sext_ln10_96_fu_2909_p1(16 - 1 downto 0);
    mul_ln11_72_fu_2917_p1 <= sext_ln10_99_reg_6205(14 - 1 downto 0);
    mul_ln11_74_fu_2930_p0 <= sext_ln10_100_fu_2922_p1(16 - 1 downto 0);
    mul_ln11_74_fu_2930_p1 <= sext_ln10_103_reg_6223(14 - 1 downto 0);
    mul_ln11_76_fu_2943_p0 <= sext_ln10_104_fu_2935_p1(16 - 1 downto 0);
    mul_ln11_76_fu_2943_p1 <= sext_ln10_107_reg_6241(14 - 1 downto 0);
    mul_ln11_78_fu_2956_p0 <= sext_ln10_108_fu_2948_p1(16 - 1 downto 0);
    mul_ln11_78_fu_2956_p1 <= sext_ln10_111_reg_6259(14 - 1 downto 0);
    mul_ln11_8_fu_2696_p0 <= sext_ln10_10_fu_2688_p1(16 - 1 downto 0);
    mul_ln11_8_fu_2696_p1 <= sext_ln10_3_reg_5867(14 - 1 downto 0);
    mul_ln11_fu_2644_p0 <= sext_ln10_fu_2636_p1(16 - 1 downto 0);
    mul_ln11_fu_2644_p1 <= sext_ln10_3_reg_5867(14 - 1 downto 0);
    out_stream_TVALID <= regslice_both_out_stream_U_vld_out;
        sext_ln10_100_fu_2922_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_15_reg_6016),28));

        sext_ln10_101_fu_2584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_471_ap_return_1),28));

        sext_ln10_102_fu_2588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_15_fu_2383_p2),28));

        sext_ln10_103_fu_2592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_471_ap_return_0),28));

        sext_ln10_104_fu_2935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_30_reg_6021),28));

        sext_ln10_105_fu_2604_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_479_ap_return_1),28));

        sext_ln10_106_fu_2608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_31_fu_2395_p2),28));

        sext_ln10_107_fu_2612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_479_ap_return_0),28));

        sext_ln10_108_fu_2948_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_15_reg_6026),28));

        sext_ln10_109_fu_2624_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_487_ap_return_1),28));

        sext_ln10_10_fu_2688_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_2_reg_5779),28));

        sext_ln10_110_fu_2628_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_15_fu_2407_p2),28));

        sext_ln10_111_fu_2632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_487_ap_return_0),28));

        sext_ln10_11_fu_2117_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_3_fu_1979_p2),28));

        sext_ln10_12_fu_2701_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_1_reg_5784),28));

        sext_ln10_13_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_1_fu_1991_p2),28));

        sext_ln10_14_fu_2714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_2_reg_5801),28));

        sext_ln10_15_fu_2125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_410_ap_return_1),28));

        sext_ln10_16_fu_2129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_2_fu_2015_p2),28));

        sext_ln10_17_fu_2133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_410_ap_return_0),28));

        sext_ln10_18_fu_2727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_4_reg_5806),28));

        sext_ln10_19_fu_1085_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_402_ap_return_1),28));

        sext_ln10_1_fu_2093_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_402_ap_return_1),28));

        sext_ln10_20_fu_2137_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_5_fu_2027_p2),28));

        sext_ln10_21_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_402_ap_return_0),28));

        sext_ln10_22_fu_2740_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_2_reg_5811),28));

        sext_ln10_23_fu_1093_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_410_ap_return_1),28));

        sext_ln10_24_fu_2141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_2_fu_2039_p2),28));

        sext_ln10_25_fu_1097_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_410_ap_return_0),28));

        sext_ln10_26_fu_2753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_3_reg_5828),28));

        sext_ln10_27_fu_2145_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_3_fu_2063_p2),28));

        sext_ln10_28_fu_2766_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_6_reg_5833),28));

        sext_ln10_29_fu_2149_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_7_fu_2075_p2),28));

        sext_ln10_2_fu_2097_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_fu_1919_p2),28));

        sext_ln10_30_fu_2779_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_3_reg_5838),28));

        sext_ln10_31_fu_2153_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_3_fu_2087_p2),28));

        sext_ln10_32_fu_1173_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_4_reg_5171),28));

        sext_ln10_33_fu_1101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_4_fu_911_p2),28));

        sext_ln10_34_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_8_reg_5176),28));

        sext_ln10_35_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_418_ap_return_1),28));

        sext_ln10_36_fu_1109_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_9_fu_923_p2),28));

        sext_ln10_37_fu_1113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_418_ap_return_0),28));

        sext_ln10_38_fu_1199_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_4_reg_5181),28));

        sext_ln10_39_fu_1117_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_426_ap_return_1),28));

        sext_ln10_3_fu_2101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_402_ap_return_0),28));

        sext_ln10_40_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_4_fu_935_p2),28));

        sext_ln10_41_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_426_ap_return_0),28));

        sext_ln10_42_fu_1212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_5_reg_5198),28));

        sext_ln10_43_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_5_fu_959_p2),28));

        sext_ln10_44_fu_1225_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_10_reg_5203),28));

        sext_ln10_45_fu_1133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_11_fu_971_p2),28));

        sext_ln10_46_fu_1238_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_5_reg_5208),28));

        sext_ln10_47_fu_1137_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_5_fu_983_p2),28));

        sext_ln10_48_fu_1251_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_6_reg_5225),28));

        sext_ln10_49_fu_1141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_6_fu_1007_p2),28));

        sext_ln10_4_fu_2649_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_reg_5752),28));

        sext_ln10_50_fu_1264_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_12_reg_5230),28));

        sext_ln10_51_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_13_fu_1019_p2),28));

        sext_ln10_52_fu_1277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_6_reg_5235),28));

        sext_ln10_53_fu_1149_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_434_ap_return_1),28));

        sext_ln10_54_fu_1153_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_6_fu_1031_p2),28));

        sext_ln10_55_fu_1157_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_434_ap_return_0),28));

        sext_ln10_56_fu_1290_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_7_reg_5252),28));

        sext_ln10_57_fu_1161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_7_fu_1055_p2),28));

        sext_ln10_58_fu_1303_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_14_reg_5257),28));

        sext_ln10_59_fu_1165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_15_fu_1067_p2),28));

        sext_ln10_5_fu_2105_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_1_fu_1931_p2),28));

        sext_ln10_60_fu_1316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_7_reg_5262),28));

        sext_ln10_61_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_7_fu_1079_p2),28));

        sext_ln10_62_fu_2792_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_real_reg_5971),28));

        sext_ln10_63_fu_2413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_imag_fu_2195_p2),28));

        sext_ln10_64_fu_2805_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_12_reg_5976),28));

        sext_ln10_65_fu_2417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_12_fu_2207_p2),28));

        sext_ln10_66_fu_2818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_24_reg_5981),28));

        sext_ln10_67_fu_2421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_25_fu_2219_p2),28));

        sext_ln10_68_fu_2831_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_12_reg_5986),28));

        sext_ln10_69_fu_2425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_12_fu_2231_p2),28));

        sext_ln10_6_fu_2662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_reg_5757),28));

        sext_ln10_70_fu_2429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_real_11_reg_5649),28));

        sext_ln10_71_fu_2432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_imag_11_fu_2253_p2),28));

        sext_ln10_72_fu_2844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_13_reg_5991),28));

        sext_ln10_73_fu_2446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_418_ap_return_1),28));

        sext_ln10_74_fu_2450_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_13_fu_2264_p2),28));

        sext_ln10_75_fu_2454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_418_ap_return_0),28));

        sext_ln10_76_fu_2458_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_26_reg_5654),28));

        sext_ln10_77_fu_2461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_27_fu_2269_p2),28));

        sext_ln10_78_fu_2857_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_13_reg_5996),28));

        sext_ln10_79_fu_2475_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_426_ap_return_1),28));

        sext_ln10_7_fu_2109_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_fu_1943_p2),28));

        sext_ln10_80_fu_2479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_13_fu_2280_p2),28));

        sext_ln10_81_fu_2483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_426_ap_return_0),28));

        sext_ln10_82_fu_2870_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_real_13_reg_6001),28));

        sext_ln10_83_fu_2487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_434_ap_return_1),28));

        sext_ln10_84_fu_2491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_imag_13_fu_2306_p2),28));

        sext_ln10_85_fu_2495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_434_ap_return_0),28));

        sext_ln10_86_fu_2499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_14_reg_5689),28));

        sext_ln10_87_fu_2502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_14_fu_2311_p2),28));

        sext_ln10_88_fu_2883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_28_reg_6006),28));

        sext_ln10_89_fu_2524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_447_ap_return_1),28));

        sext_ln10_8_fu_2675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_1_reg_5774),28));

        sext_ln10_90_fu_2528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_29_fu_2322_p2),28));

        sext_ln10_91_fu_2532_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_447_ap_return_0),28));

        sext_ln10_92_fu_2896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_14_reg_5694),28));

        sext_ln10_93_fu_2544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_455_ap_return_1),28));

        sext_ln10_94_fu_2548_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_14_fu_2327_p2),28));

        sext_ln10_95_fu_2552_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_455_ap_return_0),28));

        sext_ln10_96_fu_2909_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_real_15_reg_6011),28));

        sext_ln10_97_fu_2564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_463_ap_return_1),28));

        sext_ln10_98_fu_2568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_imag_15_fu_2371_p2),28));

        sext_ln10_99_fu_2572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_463_ap_return_0),28));

        sext_ln10_9_fu_2113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_1_fu_1967_p2),28));

        sext_ln10_fu_2636_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_reg_5747),28));

    stage2_imag_17_fu_3848_p2 <= std_logic_vector(unsigned(a_imag_17_reg_6521) - unsigned(trunc_ln2_reg_6713));
    stage2_imag_18_fu_3858_p2 <= std_logic_vector(unsigned(trunc_ln11_s_reg_6725) + unsigned(stage2_imag_48_reg_6533));
    stage2_imag_19_fu_3868_p2 <= std_logic_vector(unsigned(stage2_imag_48_reg_6533) - unsigned(trunc_ln11_s_reg_6725));
    stage2_imag_20_fu_3878_p2 <= std_logic_vector(unsigned(trunc_ln11_1_reg_6737) + unsigned(stage2_imag_49_reg_6545));
    stage2_imag_21_fu_3888_p2 <= std_logic_vector(unsigned(stage2_imag_49_reg_6545) - unsigned(trunc_ln11_1_reg_6737));
    stage2_imag_22_fu_3898_p2 <= std_logic_vector(unsigned(trunc_ln11_2_reg_6749) + unsigned(stage2_imag_50_reg_6557));
    stage2_imag_23_fu_3908_p2 <= std_logic_vector(unsigned(stage2_imag_50_reg_6557) - unsigned(trunc_ln11_2_reg_6749));
    stage2_imag_24_fu_3918_p2 <= std_logic_vector(unsigned(trunc_ln11_3_reg_6761) + unsigned(a_imag_19_reg_6569));
    stage2_imag_25_fu_3928_p2 <= std_logic_vector(unsigned(a_imag_19_reg_6569) - unsigned(trunc_ln11_3_reg_6761));
    stage2_imag_26_fu_3938_p2 <= std_logic_vector(unsigned(trunc_ln11_4_reg_6773) + unsigned(stage2_imag_51_reg_6581));
    stage2_imag_27_fu_3948_p2 <= std_logic_vector(unsigned(stage2_imag_51_reg_6581) - unsigned(trunc_ln11_4_reg_6773));
    stage2_imag_28_fu_3958_p2 <= std_logic_vector(unsigned(trunc_ln11_5_reg_6785) + unsigned(stage2_imag_52_reg_6593));
    stage2_imag_29_fu_3968_p2 <= std_logic_vector(unsigned(stage2_imag_52_reg_6593) - unsigned(trunc_ln11_5_reg_6785));
    stage2_imag_30_fu_3978_p2 <= std_logic_vector(unsigned(trunc_ln11_6_reg_6797) + unsigned(stage2_imag_53_reg_6605));
    stage2_imag_31_fu_3988_p2 <= std_logic_vector(unsigned(stage2_imag_53_reg_6605) - unsigned(trunc_ln11_6_reg_6797));
    stage2_imag_32_fu_3998_p2 <= std_logic_vector(unsigned(trunc_ln11_7_reg_6809) + unsigned(a_imag_21_reg_6617));
    stage2_imag_33_fu_4008_p2 <= std_logic_vector(unsigned(a_imag_21_reg_6617) - unsigned(trunc_ln11_7_reg_6809));
    stage2_imag_34_fu_4018_p2 <= std_logic_vector(unsigned(trunc_ln11_8_reg_6821) + unsigned(stage2_imag_54_reg_6629));
    stage2_imag_35_fu_4028_p2 <= std_logic_vector(unsigned(stage2_imag_54_reg_6629) - unsigned(trunc_ln11_8_reg_6821));
    stage2_imag_36_fu_4038_p2 <= std_logic_vector(unsigned(trunc_ln11_9_reg_6833) + unsigned(stage2_imag_55_reg_6641));
    stage2_imag_37_fu_4048_p2 <= std_logic_vector(unsigned(stage2_imag_55_reg_6641) - unsigned(trunc_ln11_9_reg_6833));
    stage2_imag_38_fu_4058_p2 <= std_logic_vector(unsigned(trunc_ln11_10_reg_6845) + unsigned(stage2_imag_56_reg_6653));
    stage2_imag_39_fu_4068_p2 <= std_logic_vector(unsigned(stage2_imag_56_reg_6653) - unsigned(trunc_ln11_10_reg_6845));
    stage2_imag_40_fu_4078_p2 <= std_logic_vector(unsigned(trunc_ln11_11_reg_6857) + unsigned(a_imag_23_reg_6665));
    stage2_imag_41_fu_4088_p2 <= std_logic_vector(unsigned(a_imag_23_reg_6665) - unsigned(trunc_ln11_11_reg_6857));
    stage2_imag_42_fu_4098_p2 <= std_logic_vector(unsigned(trunc_ln11_12_reg_6869) + unsigned(stage2_imag_57_reg_6677));
    stage2_imag_43_fu_4108_p2 <= std_logic_vector(unsigned(stage2_imag_57_reg_6677) - unsigned(trunc_ln11_12_reg_6869));
    stage2_imag_44_fu_4118_p2 <= std_logic_vector(unsigned(trunc_ln11_13_reg_6881) + unsigned(stage2_imag_58_reg_6689));
    stage2_imag_45_fu_4128_p2 <= std_logic_vector(unsigned(stage2_imag_58_reg_6689) - unsigned(trunc_ln11_13_reg_6881));
    stage2_imag_46_fu_4138_p2 <= std_logic_vector(unsigned(trunc_ln11_14_reg_6893) + unsigned(stage2_imag_59_reg_6701));
    stage2_imag_47_fu_4148_p2 <= std_logic_vector(unsigned(stage2_imag_59_reg_6701) - unsigned(trunc_ln11_14_reg_6893));
    stage2_imag_48_fu_3077_p2 <= std_logic_vector(unsigned(ai1_8_fu_3030_p2) - unsigned(cr1_8_fu_3047_p2));
    stage2_imag_49_fu_3089_p2 <= std_logic_vector(unsigned(ai0_8_fu_3020_p2) - unsigned(ci0_8_fu_3041_p2));
    stage2_imag_50_fu_3101_p2 <= std_logic_vector(unsigned(cr1_8_fu_3047_p2) + unsigned(ai1_8_fu_3030_p2));
    stage2_imag_51_fu_3223_p2 <= std_logic_vector(unsigned(ai1_9_fu_3176_p2) - unsigned(cr1_9_fu_3193_p2));
    stage2_imag_52_fu_3235_p2 <= std_logic_vector(unsigned(ai0_9_fu_3166_p2) - unsigned(ci0_9_fu_3187_p2));
    stage2_imag_53_fu_3247_p2 <= std_logic_vector(unsigned(cr1_9_fu_3193_p2) + unsigned(ai1_9_fu_3176_p2));
    stage2_imag_54_fu_3369_p2 <= std_logic_vector(unsigned(ai1_10_fu_3322_p2) - unsigned(cr1_10_fu_3339_p2));
    stage2_imag_55_fu_3381_p2 <= std_logic_vector(unsigned(ai0_10_fu_3312_p2) - unsigned(ci0_10_fu_3333_p2));
    stage2_imag_56_fu_3393_p2 <= std_logic_vector(unsigned(cr1_10_fu_3339_p2) + unsigned(ai1_10_fu_3322_p2));
    stage2_imag_57_fu_3515_p2 <= std_logic_vector(unsigned(ai1_11_fu_3468_p2) - unsigned(cr1_11_fu_3485_p2));
    stage2_imag_58_fu_3527_p2 <= std_logic_vector(unsigned(ai0_11_fu_3458_p2) - unsigned(ci0_11_fu_3479_p2));
    stage2_imag_59_fu_3539_p2 <= std_logic_vector(unsigned(cr1_11_fu_3485_p2) + unsigned(ai1_11_fu_3468_p2));
    stage2_imag_fu_3838_p2 <= std_logic_vector(unsigned(trunc_ln2_reg_6713) + unsigned(a_imag_17_reg_6521));
    stage2_real_17_fu_3843_p2 <= std_logic_vector(unsigned(a_real_17_reg_6515) - unsigned(trunc_ln_reg_6707));
    stage2_real_18_fu_3853_p2 <= std_logic_vector(unsigned(trunc_ln10_s_reg_6719) + unsigned(stage2_real_48_reg_6527));
    stage2_real_19_fu_3863_p2 <= std_logic_vector(unsigned(stage2_real_48_reg_6527) - unsigned(trunc_ln10_s_reg_6719));
    stage2_real_20_fu_3873_p2 <= std_logic_vector(unsigned(trunc_ln10_1_reg_6731) + unsigned(stage2_real_49_reg_6539));
    stage2_real_21_fu_3883_p2 <= std_logic_vector(unsigned(stage2_real_49_reg_6539) - unsigned(trunc_ln10_1_reg_6731));
    stage2_real_22_fu_3893_p2 <= std_logic_vector(unsigned(trunc_ln10_2_reg_6743) + unsigned(stage2_real_50_reg_6551));
    stage2_real_23_fu_3903_p2 <= std_logic_vector(unsigned(stage2_real_50_reg_6551) - unsigned(trunc_ln10_2_reg_6743));
    stage2_real_24_fu_3913_p2 <= std_logic_vector(unsigned(trunc_ln10_3_reg_6755) + unsigned(a_real_19_reg_6563));
    stage2_real_25_fu_3923_p2 <= std_logic_vector(unsigned(a_real_19_reg_6563) - unsigned(trunc_ln10_3_reg_6755));
    stage2_real_26_fu_3933_p2 <= std_logic_vector(unsigned(trunc_ln10_4_reg_6767) + unsigned(stage2_real_51_reg_6575));
    stage2_real_27_fu_3943_p2 <= std_logic_vector(unsigned(stage2_real_51_reg_6575) - unsigned(trunc_ln10_4_reg_6767));
    stage2_real_28_fu_3953_p2 <= std_logic_vector(unsigned(trunc_ln10_5_reg_6779) + unsigned(stage2_real_52_reg_6587));
    stage2_real_29_fu_3963_p2 <= std_logic_vector(unsigned(stage2_real_52_reg_6587) - unsigned(trunc_ln10_5_reg_6779));
    stage2_real_30_fu_3973_p2 <= std_logic_vector(unsigned(trunc_ln10_6_reg_6791) + unsigned(stage2_real_53_reg_6599));
    stage2_real_31_fu_3983_p2 <= std_logic_vector(unsigned(stage2_real_53_reg_6599) - unsigned(trunc_ln10_6_reg_6791));
    stage2_real_32_fu_3993_p2 <= std_logic_vector(unsigned(trunc_ln10_7_reg_6803) + unsigned(a_real_21_reg_6611));
    stage2_real_33_fu_4003_p2 <= std_logic_vector(unsigned(a_real_21_reg_6611) - unsigned(trunc_ln10_7_reg_6803));
    stage2_real_34_fu_4013_p2 <= std_logic_vector(unsigned(trunc_ln10_8_reg_6815) + unsigned(stage2_real_54_reg_6623));
    stage2_real_35_fu_4023_p2 <= std_logic_vector(unsigned(stage2_real_54_reg_6623) - unsigned(trunc_ln10_8_reg_6815));
    stage2_real_36_fu_4033_p2 <= std_logic_vector(unsigned(trunc_ln10_9_reg_6827) + unsigned(stage2_real_55_reg_6635));
    stage2_real_37_fu_4043_p2 <= std_logic_vector(unsigned(stage2_real_55_reg_6635) - unsigned(trunc_ln10_9_reg_6827));
    stage2_real_38_fu_4053_p2 <= std_logic_vector(unsigned(trunc_ln10_10_reg_6839) + unsigned(stage2_real_56_reg_6647));
    stage2_real_39_fu_4063_p2 <= std_logic_vector(unsigned(stage2_real_56_reg_6647) - unsigned(trunc_ln10_10_reg_6839));
    stage2_real_40_fu_4073_p2 <= std_logic_vector(unsigned(trunc_ln10_11_reg_6851) + unsigned(a_real_23_reg_6659));
    stage2_real_41_fu_4083_p2 <= std_logic_vector(unsigned(a_real_23_reg_6659) - unsigned(trunc_ln10_11_reg_6851));
    stage2_real_42_fu_4093_p2 <= std_logic_vector(unsigned(trunc_ln10_12_reg_6863) + unsigned(stage2_real_57_reg_6671));
    stage2_real_43_fu_4103_p2 <= std_logic_vector(unsigned(stage2_real_57_reg_6671) - unsigned(trunc_ln10_12_reg_6863));
    stage2_real_44_fu_4113_p2 <= std_logic_vector(unsigned(trunc_ln10_13_reg_6875) + unsigned(stage2_real_58_reg_6683));
    stage2_real_45_fu_4123_p2 <= std_logic_vector(unsigned(stage2_real_58_reg_6683) - unsigned(trunc_ln10_13_reg_6875));
    stage2_real_46_fu_4133_p2 <= std_logic_vector(unsigned(trunc_ln10_14_reg_6887) + unsigned(stage2_real_59_reg_6695));
    stage2_real_47_fu_4143_p2 <= std_logic_vector(unsigned(stage2_real_59_reg_6695) - unsigned(trunc_ln10_14_reg_6887));
    stage2_real_48_fu_3071_p2 <= std_logic_vector(unsigned(ci1_8_fu_3053_p2) + unsigned(ar1_8_fu_3025_p2));
    stage2_real_49_fu_3083_p2 <= std_logic_vector(unsigned(ar0_8_fu_3015_p2) - unsigned(cr0_8_fu_3035_p2));
    stage2_real_50_fu_3095_p2 <= std_logic_vector(unsigned(ar1_8_fu_3025_p2) - unsigned(ci1_8_fu_3053_p2));
    stage2_real_51_fu_3217_p2 <= std_logic_vector(unsigned(ci1_9_fu_3199_p2) + unsigned(ar1_9_fu_3171_p2));
    stage2_real_52_fu_3229_p2 <= std_logic_vector(unsigned(ar0_9_fu_3161_p2) - unsigned(cr0_9_fu_3181_p2));
    stage2_real_53_fu_3241_p2 <= std_logic_vector(unsigned(ar1_9_fu_3171_p2) - unsigned(ci1_9_fu_3199_p2));
    stage2_real_54_fu_3363_p2 <= std_logic_vector(unsigned(ci1_10_fu_3345_p2) + unsigned(ar1_10_fu_3317_p2));
    stage2_real_55_fu_3375_p2 <= std_logic_vector(unsigned(ar0_10_fu_3307_p2) - unsigned(cr0_10_fu_3327_p2));
    stage2_real_56_fu_3387_p2 <= std_logic_vector(unsigned(ar1_10_fu_3317_p2) - unsigned(ci1_10_fu_3345_p2));
    stage2_real_57_fu_3509_p2 <= std_logic_vector(unsigned(ci1_11_fu_3491_p2) + unsigned(ar1_11_fu_3463_p2));
    stage2_real_58_fu_3521_p2 <= std_logic_vector(unsigned(ar0_11_fu_3453_p2) - unsigned(cr0_11_fu_3473_p2));
    stage2_real_59_fu_3533_p2 <= std_logic_vector(unsigned(ar1_11_fu_3463_p2) - unsigned(ci1_11_fu_3491_p2));
    stage2_real_fu_3833_p2 <= std_logic_vector(unsigned(trunc_ln_reg_6707) + unsigned(a_real_17_reg_6515));
    sub_ln35_12_fu_2207_p2 <= std_logic_vector(unsigned(ai1_12_fu_2169_p2) - unsigned(cr1_12_fu_2181_p2));
    sub_ln35_13_fu_2264_p2 <= std_logic_vector(unsigned(ai1_13_fu_2241_p2) - unsigned(cr1_13_reg_5643));
    sub_ln35_14_fu_2311_p2 <= std_logic_vector(unsigned(ai1_14_fu_2289_p2) - unsigned(cr1_14_fu_2297_p2));
    sub_ln35_15_fu_2383_p2 <= std_logic_vector(unsigned(ai1_15_fu_2345_p2) - unsigned(cr1_15_fu_2357_p2));
    sub_ln35_1_fu_1967_p2 <= std_logic_vector(unsigned(ai1_1_fu_1775_p2) - unsigned(cr1_1_fu_1793_p2));
    sub_ln35_2_fu_2015_p2 <= std_logic_vector(unsigned(ai1_2_fu_1823_p2) - unsigned(cr1_2_fu_1841_p2));
    sub_ln35_3_fu_2063_p2 <= std_logic_vector(unsigned(ai1_3_fu_1871_p2) - unsigned(cr1_3_fu_1889_p2));
    sub_ln35_4_fu_911_p2 <= std_logic_vector(unsigned(ai1_4_fu_719_p2) - unsigned(cr1_4_fu_737_p2));
    sub_ln35_5_fu_959_p2 <= std_logic_vector(unsigned(ai1_5_fu_767_p2) - unsigned(cr1_5_fu_785_p2));
    sub_ln35_6_fu_1007_p2 <= std_logic_vector(unsigned(ai1_6_fu_815_p2) - unsigned(cr1_6_fu_833_p2));
    sub_ln35_7_fu_1055_p2 <= std_logic_vector(unsigned(ai1_7_fu_863_p2) - unsigned(cr1_7_fu_881_p2));
    sub_ln35_fu_1919_p2 <= std_logic_vector(unsigned(ai1_fu_1727_p2) - unsigned(cr1_fu_1745_p2));
    sub_ln36_10_fu_965_p2 <= std_logic_vector(unsigned(ar0_5_fu_749_p2) - unsigned(cr0_5_fu_773_p2));
    sub_ln36_11_fu_971_p2 <= std_logic_vector(unsigned(ai0_5_fu_755_p2) - unsigned(ci0_5_fu_779_p2));
    sub_ln36_12_fu_1013_p2 <= std_logic_vector(unsigned(ar0_6_fu_797_p2) - unsigned(cr0_6_fu_821_p2));
    sub_ln36_13_fu_1019_p2 <= std_logic_vector(unsigned(ai0_6_fu_803_p2) - unsigned(ci0_6_fu_827_p2));
    sub_ln36_14_fu_1061_p2 <= std_logic_vector(unsigned(ar0_7_fu_845_p2) - unsigned(cr0_7_fu_869_p2));
    sub_ln36_15_fu_1067_p2 <= std_logic_vector(unsigned(ai0_7_fu_851_p2) - unsigned(ci0_7_fu_875_p2));
    sub_ln36_1_fu_1931_p2 <= std_logic_vector(unsigned(ai0_fu_1715_p2) - unsigned(ci0_fu_1739_p2));
    sub_ln36_24_fu_2213_p2 <= std_logic_vector(unsigned(ar0_12_fu_2157_p2) - unsigned(cr0_12_fu_2173_p2));
    sub_ln36_25_fu_2219_p2 <= std_logic_vector(unsigned(ai0_12_fu_2161_p2) - unsigned(ci0_12_fu_2177_p2));
    sub_ln36_26_fu_1465_p2 <= std_logic_vector(unsigned(ar0_13_fu_1437_p2) - unsigned(cr0_13_fu_1447_p2));
    sub_ln36_27_fu_2269_p2 <= std_logic_vector(unsigned(ai0_13_fu_2237_p2) - unsigned(ci0_13_fu_2245_p2));
    sub_ln36_28_fu_2317_p2 <= std_logic_vector(unsigned(ar0_14_reg_5677) - unsigned(cr0_14_fu_2293_p2));
    sub_ln36_29_fu_2322_p2 <= std_logic_vector(unsigned(ai0_14_fu_2285_p2) - unsigned(ci0_14_reg_5683));
    sub_ln36_2_fu_1973_p2 <= std_logic_vector(unsigned(ar0_1_fu_1757_p2) - unsigned(cr0_1_fu_1781_p2));
    sub_ln36_30_fu_2389_p2 <= std_logic_vector(unsigned(ar0_15_fu_2333_p2) - unsigned(cr0_15_fu_2349_p2));
    sub_ln36_31_fu_2395_p2 <= std_logic_vector(unsigned(ai0_15_fu_2337_p2) - unsigned(ci0_15_fu_2353_p2));
    sub_ln36_3_fu_1979_p2 <= std_logic_vector(unsigned(ai0_1_fu_1763_p2) - unsigned(ci0_1_fu_1787_p2));
    sub_ln36_4_fu_2021_p2 <= std_logic_vector(unsigned(ar0_2_fu_1805_p2) - unsigned(cr0_2_fu_1829_p2));
    sub_ln36_5_fu_2027_p2 <= std_logic_vector(unsigned(ai0_2_fu_1811_p2) - unsigned(ci0_2_fu_1835_p2));
    sub_ln36_6_fu_2069_p2 <= std_logic_vector(unsigned(ar0_3_fu_1853_p2) - unsigned(cr0_3_fu_1877_p2));
    sub_ln36_7_fu_2075_p2 <= std_logic_vector(unsigned(ai0_3_fu_1859_p2) - unsigned(ci0_3_fu_1883_p2));
    sub_ln36_8_fu_917_p2 <= std_logic_vector(unsigned(ar0_4_fu_701_p2) - unsigned(cr0_4_fu_725_p2));
    sub_ln36_9_fu_923_p2 <= std_logic_vector(unsigned(ai0_4_fu_707_p2) - unsigned(ci0_4_fu_731_p2));
    sub_ln36_fu_1925_p2 <= std_logic_vector(unsigned(ar0_fu_1709_p2) - unsigned(cr0_fu_1733_p2));
    sub_ln37_12_fu_2225_p2 <= std_logic_vector(unsigned(ar1_12_fu_2165_p2) - unsigned(ci1_12_fu_2185_p2));
    sub_ln37_13_fu_2275_p2 <= std_logic_vector(unsigned(ar1_13_reg_5637) - unsigned(ci1_13_fu_2249_p2));
    sub_ln37_14_fu_1553_p2 <= std_logic_vector(unsigned(ar1_14_fu_1530_p2) - unsigned(ci1_14_fu_1541_p2));
    sub_ln37_15_fu_2401_p2 <= std_logic_vector(unsigned(ar1_15_fu_2341_p2) - unsigned(ci1_15_fu_2361_p2));
    sub_ln37_1_fu_1985_p2 <= std_logic_vector(unsigned(ar1_1_fu_1769_p2) - unsigned(ci1_1_fu_1799_p2));
    sub_ln37_2_fu_2033_p2 <= std_logic_vector(unsigned(ar1_2_fu_1817_p2) - unsigned(ci1_2_fu_1847_p2));
    sub_ln37_3_fu_2081_p2 <= std_logic_vector(unsigned(ar1_3_fu_1865_p2) - unsigned(ci1_3_fu_1895_p2));
    sub_ln37_4_fu_929_p2 <= std_logic_vector(unsigned(ar1_4_fu_713_p2) - unsigned(ci1_4_fu_743_p2));
    sub_ln37_5_fu_977_p2 <= std_logic_vector(unsigned(ar1_5_fu_761_p2) - unsigned(ci1_5_fu_791_p2));
    sub_ln37_6_fu_1025_p2 <= std_logic_vector(unsigned(ar1_6_fu_809_p2) - unsigned(ci1_6_fu_839_p2));
    sub_ln37_7_fu_1073_p2 <= std_logic_vector(unsigned(ar1_7_fu_857_p2) - unsigned(ci1_7_fu_887_p2));
    sub_ln37_fu_1937_p2 <= std_logic_vector(unsigned(ar1_fu_1721_p2) - unsigned(ci1_fu_1751_p2));
end behav;
