# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lifo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/out_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:38 on Apr 15,2021
# vcom -reportprogress 300 -93 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/out_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity out_mux
# -- Compiling architecture bdf_type of out_mux
# End time: 13:34:39 on Apr 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/in_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:39 on Apr 15,2021
# vcom -reportprogress 300 -93 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/in_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity in_mux
# -- Compiling architecture bdf_type of in_mux
# End time: 13:34:39 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_bitslice.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:39 on Apr 15,2021
# vcom -reportprogress 300 -93 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_bitslice.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_bitslice
# -- Compiling architecture bdf_type of register_bitslice
# End time: 13:34:39 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/address_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:39 on Apr 15,2021
# vcom -reportprogress 300 -93 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/address_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity address_counter
# -- Compiling architecture bdf_type of address_counter
# End time: 13:34:39 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:39 on Apr 15,2021
# vcom -reportprogress 300 -93 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity comparator
# -- Compiling architecture bdf_type of comparator
# End time: 13:34:39 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:39 on Apr 15,2021
# vcom -reportprogress 300 -93 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture bdf_type of controller
# End time: 13:34:39 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/address_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:50 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/address_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity address_counter
# -- Compiling architecture bdf_type of address_counter
# End time: 13:34:50 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:50 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity comparator
# -- Compiling architecture bdf_type of comparator
# End time: 13:34:50 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:50 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture bdf_type of controller
# End time: 13:34:50 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/in_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:50 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/in_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity in_mux
# -- Compiling architecture bdf_type of in_mux
# End time: 13:34:50 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/lifo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:50 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/lifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lifo
# -- Compiling architecture bdf_type of lifo
# End time: 13:34:50 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/out_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:50 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/out_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity out_mux
# -- Compiling architecture bdf_type of out_mux
# End time: 13:34:50 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_bank.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:50 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_bank
# -- Compiling architecture bdf_type of register_bank
# End time: 13:34:50 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_bitslice.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:50 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_bitslice.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_bitslice
# -- Compiling architecture bdf_type of register_bitslice
# End time: 13:34:51 on Apr 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_row.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:51 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_row.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_row
# -- Compiling architecture bdf_type of register_row
# End time: 13:34:51 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.lifo -t ns
# vsim -gui -l msim_transcript work.lifo -t ns 
# Start time: 13:35:01 on Apr 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lifo(bdf_type)
# Loading work.address_counter(bdf_type)
# Loading ieee.std_logic_arith(body)
# Loading work.comparator(bdf_type)
# Loading work.controller(bdf_type)
# ** Error: (vsim-3732) C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/lifo.vhd(127): No default binding for component instance 'b2v_controller'.
#    The following component ports are not on the entity:
#           clk
#           nrst
#    Time: 0 ns  Iteration: 0  Instance: /lifo/b2v_controller File: C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/controller.vhd
# Loading work.register_row(bdf_type)
# Loading work.register_bitslice(bdf_type)
# Loading work.register_bank(bdf_type)
# Loading work.in_mux(bdf_type)
# Loading work.out_mux(bdf_type)
# Error loading design
# End time: 13:35:01 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -gui -l msim_transcript -t ns work.lifo
# vsim -gui -l msim_transcript -t ns work.lifo 
# Start time: 13:35:15 on Apr 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lifo(bdf_type)
# Loading work.address_counter(bdf_type)
# Loading ieee.std_logic_arith(body)
# Loading work.comparator(bdf_type)
# Loading work.controller(bdf_type)
# ** Error: (vsim-3732) C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/lifo.vhd(127): No default binding for component instance 'b2v_controller'.
#    The following component ports are not on the entity:
#           clk
#           nrst
#    Time: 0 ns  Iteration: 0  Instance: /lifo/b2v_controller File: C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/controller.vhd
# Loading work.register_row(bdf_type)
# Loading work.register_bitslice(bdf_type)
# Loading work.register_bank(bdf_type)
# Loading work.in_mux(bdf_type)
# Loading work.out_mux(bdf_type)
# Error loading design
# End time: 13:35:15 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/address_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:34 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/address_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity address_counter
# -- Compiling architecture bdf_type of address_counter
# End time: 13:38:34 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -t ns work.lifo
# vsim -gui -l msim_transcript -t ns work.lifo 
# Start time: 13:38:40 on Apr 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lifo(bdf_type)
# Loading work.address_counter(bdf_type)
# Loading ieee.std_logic_arith(body)
# Loading work.comparator(bdf_type)
# Loading work.controller(bdf_type)
# ** Error: (vsim-3732) C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/lifo.vhd(127): No default binding for component instance 'b2v_controller'.
#    The following component ports are not on the entity:
#           clk
#           nrst
#    Time: 0 ns  Iteration: 0  Instance: /lifo/b2v_controller File: C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/controller.vhd
# Loading work.register_row(bdf_type)
# Loading work.register_bitslice(bdf_type)
# Loading work.register_bank(bdf_type)
# Loading work.in_mux(bdf_type)
# Loading work.out_mux(bdf_type)
# Error loading design
# End time: 13:38:41 on Apr 15,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -gui -l msim_transcript -t ns work.controller
# vsim -gui -l msim_transcript -t ns work.controller 
# Start time: 13:39:59 on Apr 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.controller(bdf_type)
vsim -gui -l msim_transcript -t ns work.lifo
# End time: 13:40:13 on Apr 15,2021, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript -t ns work.lifo 
# Start time: 13:40:13 on Apr 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lifo(bdf_type)
# Loading work.address_counter(bdf_type)
# Loading ieee.std_logic_arith(body)
# Loading work.comparator(bdf_type)
# Loading work.controller(bdf_type)
# ** Error: (vsim-3732) C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/lifo.vhd(127): No default binding for component instance 'b2v_controller'.
#    The following component ports are not on the entity:
#           clk
#           nrst
#    Time: 0 ns  Iteration: 0  Instance: /lifo/b2v_controller File: C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/controller.vhd
# Loading work.register_row(bdf_type)
# Loading work.register_bitslice(bdf_type)
# Loading work.register_bank(bdf_type)
# Loading work.in_mux(bdf_type)
# Loading work.out_mux(bdf_type)
# Error loading design
# End time: 13:40:14 on Apr 15,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/address_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:05 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/address_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity address_counter
# -- Compiling architecture bdf_type of address_counter
# End time: 13:42:05 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:05 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity comparator
# -- Compiling architecture bdf_type of comparator
# End time: 13:42:05 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:05 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture bdf_type of controller
# End time: 13:42:05 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/in_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:05 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/in_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity in_mux
# -- Compiling architecture bdf_type of in_mux
# End time: 13:42:05 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/lifo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:05 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/lifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lifo
# -- Compiling architecture bdf_type of lifo
# End time: 13:42:05 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/out_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:05 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/out_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity out_mux
# -- Compiling architecture bdf_type of out_mux
# End time: 13:42:05 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_bank.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:05 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_bank
# -- Compiling architecture bdf_type of register_bank
# End time: 13:42:06 on Apr 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_bitslice.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:06 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_bitslice.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_bitslice
# -- Compiling architecture bdf_type of register_bitslice
# End time: 13:42:06 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_row.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:06 on Apr 15,2021
# vcom -reportprogress 300 -work work C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/register_row.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_row
# -- Compiling architecture bdf_type of register_row
# End time: 13:42:06 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -t ns work.lifo
# vsim -gui -l msim_transcript -t ns work.lifo 
# Start time: 13:42:12 on Apr 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lifo(bdf_type)
# Loading work.address_counter(bdf_type)
# Loading work.controller(bdf_type)
# Loading ieee.std_logic_arith(body)
# Loading work.comparator(bdf_type)
# Loading work.register_row(bdf_type)
# Loading work.register_bitslice(bdf_type)
# Loading work.register_bank(bdf_type)
# Loading work.in_mux(bdf_type)
# Loading work.out_mux(bdf_type)
do {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/simulation/lifo  setup.do}
do {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/simulation/lifo.do}
vsim -gui -l msim_transcript -t ns work.controller
# End time: 13:58:00 on Apr 15,2021, Elapsed time: 0:15:48
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript -t ns work.controller 
# Start time: 13:58:00 on Apr 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.controller(bdf_type)
add wave -position insertpoint  \
sim:/controller/decr \
sim:/controller/empty \
sim:/controller/full \
sim:/controller/incr \
sim:/controller/pop \
sim:/controller/push \
sim:/controller/zero
do {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/simulation/controller.do}
# ** Error (suppressible): (vsim-4008) Object 'clk' not found.
# Error in macro C:\Users\alemm\OneDrive - Office 365 Fontys\Elektrotechniek\S4\Digital Design\Assignment 3\LIFO\lifo\simulation\controller.do line 4
# ** Error (suppressible): (vsim-4008) Object 'clk' not found.
# 
#     while executing
# "force clk 1 0, 0 50 -rep 100"
do {C:/Users/alemm/OneDrive - Office 365 Fontys/Elektrotechniek/S4/Digital Design/Assignment 3/LIFO/lifo/simulation/controller combinatorial.do}
# End time: 16:01:09 on Apr 15,2021, Elapsed time: 2:03:09
# Errors: 1, Warnings: 0
