TimeQuest Timing Analyzer report for 2020510034_Yusuf_group19_ALU
Mon May 29 21:15:31 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'MASTER_CLOCK'
 13. Slow 1200mV 85C Model Setup: 'MEMORY_CLOCK'
 14. Slow 1200mV 85C Model Hold: 'MEMORY_CLOCK'
 15. Slow 1200mV 85C Model Hold: 'MASTER_CLOCK'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'MEMORY_CLOCK'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'MASTER_CLOCK'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'MASTER_CLOCK'
 30. Slow 1200mV 0C Model Setup: 'MEMORY_CLOCK'
 31. Slow 1200mV 0C Model Hold: 'MEMORY_CLOCK'
 32. Slow 1200mV 0C Model Hold: 'MASTER_CLOCK'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'MEMORY_CLOCK'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'MASTER_CLOCK'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'MASTER_CLOCK'
 46. Fast 1200mV 0C Model Setup: 'MEMORY_CLOCK'
 47. Fast 1200mV 0C Model Hold: 'MEMORY_CLOCK'
 48. Fast 1200mV 0C Model Hold: 'MASTER_CLOCK'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'MASTER_CLOCK'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'MEMORY_CLOCK'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; 2020510034_Yusuf_group19_ALU                                      ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; MASTER_CLOCK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { MASTER_CLOCK } ;
; MEMORY_CLOCK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { MEMORY_CLOCK } ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; 180.28 MHz ; 180.28 MHz      ; MASTER_CLOCK ;                                                               ;
; 359.71 MHz ; 250.0 MHz       ; MEMORY_CLOCK ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1200mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; MASTER_CLOCK ; -4.547 ; -141.867      ;
; MEMORY_CLOCK ; -1.780 ; -40.810       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; MEMORY_CLOCK ; 0.278 ; 0.000         ;
; MASTER_CLOCK ; 0.377 ; 0.000         ;
+--------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+--------+---------------------------+
; Clock        ; Slack  ; End Point TNS             ;
+--------------+--------+---------------------------+
; MEMORY_CLOCK ; -3.000 ; -61.698                   ;
; MASTER_CLOCK ; -3.000 ; -52.000                   ;
+--------------+--------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MASTER_CLOCK'                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.547 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.477      ;
; -4.544 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.474      ;
; -4.462 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.392      ;
; -4.459 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.389      ;
; -4.445 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.379      ;
; -4.441 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.375      ;
; -4.439 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.373      ;
; -4.419 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 5.354      ;
; -4.415 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 5.350      ;
; -4.413 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 5.348      ;
; -4.350 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.280      ;
; -4.347 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.277      ;
; -4.344 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.274      ;
; -4.341 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.271      ;
; -4.311 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.245      ;
; -4.310 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.240      ;
; -4.308 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.242      ;
; -4.307 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.237      ;
; -4.284 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 5.222      ;
; -4.284 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.064     ; 5.215      ;
; -4.281 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.064     ; 5.212      ;
; -4.280 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 5.218      ;
; -4.278 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 5.216      ;
; -4.252 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.186      ;
; -4.248 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.182      ;
; -4.246 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.180      ;
; -4.246 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.064     ; 5.177      ;
; -4.244 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 5.182      ;
; -4.243 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.064     ; 5.174      ;
; -4.239 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 5.177      ;
; -4.237 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.063     ; 5.169      ;
; -4.237 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 5.175      ;
; -4.206 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.064     ; 5.137      ;
; -4.205 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 5.140      ;
; -4.203 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.064     ; 5.134      ;
; -4.200 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.130      ;
; -4.200 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 5.135      ;
; -4.198 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 5.133      ;
; -4.197 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.127      ;
; -4.181 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 5.116      ;
; -4.179 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.063     ; 5.111      ;
; -4.176 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 5.111      ;
; -4.174 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 5.109      ;
; -4.155 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.062     ; 5.088      ;
; -4.140 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.074      ;
; -4.136 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.070      ;
; -4.135 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.069      ;
; -4.135 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.069      ;
; -4.134 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.068      ;
; -4.128 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.062      ;
; -4.128 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.062      ;
; -4.123 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.057      ;
; -4.120 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.054      ;
; -4.110 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.059     ; 5.046      ;
; -4.099 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.063     ; 5.031      ;
; -4.096 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.285      ; 5.376      ;
; -4.081 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.011      ;
; -4.078 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 5.008      ;
; -4.071 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.005      ;
; -4.070 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.286      ; 5.351      ;
; -4.066 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 5.000      ;
; -4.064 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.998      ;
; -4.055 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.989      ;
; -4.052 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 4.987      ;
; -4.051 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.985      ;
; -4.049 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.983      ;
; -4.048 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 4.983      ;
; -4.047 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.289      ; 5.331      ;
; -4.046 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 4.981      ;
; -4.041 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.975      ;
; -4.041 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.975      ;
; -4.038 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.972      ;
; -4.033 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.967      ;
; -4.032 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 4.970      ;
; -4.031 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.965      ;
; -4.028 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.962      ;
; -4.028 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 4.966      ;
; -4.026 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.063     ; 4.958      ;
; -4.026 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 4.964      ;
; -4.026 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.062     ; 4.959      ;
; -4.024 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.958      ;
; -4.022 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.956      ;
; -4.016 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.063     ; 4.948      ;
; -4.014 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.063     ; 4.946      ;
; -4.008 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.286      ; 5.289      ;
; -4.007 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.063     ; 4.939      ;
; -4.001 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.935      ;
; -4.001 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 4.936      ;
; -4.000 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.066     ; 4.929      ;
; -3.999 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 4.929      ;
; -3.998 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.932      ;
; -3.997 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.066     ; 4.926      ;
; -3.996 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.065     ; 4.926      ;
; -3.996 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 4.931      ;
; -3.994 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.060     ; 4.929      ;
; -3.985 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.064     ; 4.916      ;
; -3.984 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.286      ; 5.265      ;
; -3.982 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.064     ; 4.913      ;
; -3.980 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.914      ;
; -3.977 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.061     ; 4.911      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MEMORY_CLOCK'                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.780 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.093     ; 2.616      ;
; -1.779 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.092     ; 2.616      ;
; -1.499 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.215      ; 2.722      ;
; -1.465 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.219      ; 2.692      ;
; -1.453 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.215      ; 2.676      ;
; -1.441 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.215      ; 2.664      ;
; -1.381 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.219      ; 2.608      ;
; -1.370 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.216      ; 2.594      ;
; -1.322 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.210      ; 2.540      ;
; -1.316 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.219      ; 2.543      ;
; -1.305 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.215      ; 2.528      ;
; -1.300 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.210      ; 2.518      ;
; -1.272 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.219      ; 2.499      ;
; -1.213 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.216      ; 2.437      ;
; -1.197 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.215      ; 2.420      ;
; -1.172 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.214      ; 2.394      ;
; -1.169 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.216      ; 2.393      ;
; -1.149 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.209      ; 2.366      ;
; -1.146 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.214      ; 2.368      ;
; -1.145 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.210      ; 2.363      ;
; -1.095 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.215      ; 2.318      ;
; -1.071 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.215      ; 2.294      ;
; -1.040 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.219      ; 2.267      ;
; -1.036 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.215      ; 2.259      ;
; -1.017 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.209      ; 2.234      ;
; -0.969 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.210      ; 2.187      ;
; -0.942 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.209      ; 2.159      ;
; -0.918 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.211      ; 2.137      ;
; -0.906 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.211      ; 2.125      ;
; -0.863 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.219      ; 2.090      ;
; -0.862 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.215      ; 2.085      ;
; -0.861 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.216      ; 2.085      ;
; -0.752 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]          ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.216      ; 1.976      ;
; -0.750 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.210      ; 1.968      ;
; -0.674 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.119     ; 1.563      ;
; -0.668 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.219      ; 1.895      ;
; -0.667 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.211      ; 1.886      ;
; -0.625 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.210      ; 1.843      ;
; -0.617 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.211      ; 1.836      ;
; -0.553 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.210      ; 1.771      ;
; -0.547 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.115     ; 1.440      ;
; -0.496 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.115     ; 1.389      ;
; -0.474 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.115     ; 1.367      ;
; -0.425 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.119     ; 1.314      ;
; -0.411 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.115     ; 1.304      ;
; -0.334 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.115     ; 1.227      ;
; -0.225 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.119     ; 1.114      ;
; -0.217 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.119     ; 1.106      ;
; -0.197 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.119     ; 1.086      ;
; -0.182 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.158     ; 1.032      ;
; -0.160 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.158     ; 1.010      ;
; -0.143 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.158     ; 0.993      ;
; -0.072 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.214      ; 1.294      ;
; 0.016  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.214      ; 1.206      ;
; 0.036  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.214      ; 1.186      ;
; 0.042  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.214      ; 1.180      ;
; 0.242  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.213      ; 0.979      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MEMORY_CLOCK'                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.278 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.379      ; 0.884      ;
; 0.482 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.381      ; 1.090      ;
; 0.493 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.381      ; 1.101      ;
; 0.493 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.381      ; 1.101      ;
; 0.597 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.381      ; 1.205      ;
; 0.663 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.023      ; 0.913      ;
; 0.663 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.023      ; 0.913      ;
; 0.678 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.023      ; 0.928      ;
; 0.692 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.061      ; 0.980      ;
; 0.702 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.061      ; 0.990      ;
; 0.711 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.061      ; 0.999      ;
; 0.808 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.064      ; 1.099      ;
; 0.916 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.061      ; 1.204      ;
; 0.923 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.064      ; 1.214      ;
; 0.982 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.377      ; 1.586      ;
; 0.990 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.064      ; 1.281      ;
; 1.013 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.064      ; 1.304      ;
; 1.039 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.064      ; 1.330      ;
; 1.085 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.378      ; 1.690      ;
; 1.121 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.377      ; 1.725      ;
; 1.145 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.061      ; 1.433      ;
; 1.161 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.378      ; 1.766      ;
; 1.170 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]          ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.381      ; 1.778      ;
; 1.170 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.383      ; 1.780      ;
; 1.232 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.380      ; 1.839      ;
; 1.248 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.377      ; 1.852      ;
; 1.248 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.381      ; 1.856      ;
; 1.270 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.383      ; 1.880      ;
; 1.320 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.378      ; 1.925      ;
; 1.354 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.384      ; 1.965      ;
; 1.362 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.375      ; 1.964      ;
; 1.391 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.384      ; 2.002      ;
; 1.402 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.380      ; 2.009      ;
; 1.404 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.378      ; 2.009      ;
; 1.428 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.376      ; 2.031      ;
; 1.463 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.384      ; 2.074      ;
; 1.495 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.375      ; 2.097      ;
; 1.499 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.380      ; 2.106      ;
; 1.509 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.380      ; 2.116      ;
; 1.548 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.376      ; 2.151      ;
; 1.552 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.379      ; 2.158      ;
; 1.555 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.381      ; 2.163      ;
; 1.577 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.379      ; 2.183      ;
; 1.631 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.375      ; 2.233      ;
; 1.641 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.379      ; 2.247      ;
; 1.644 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.381      ; 2.252      ;
; 1.674 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.383      ; 2.284      ;
; 1.687 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.376      ; 2.290      ;
; 1.712 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.379      ; 2.318      ;
; 1.726 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.376      ; 2.329      ;
; 1.758 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.383      ; 2.368      ;
; 1.775 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.381      ; 2.383      ;
; 1.782 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.379      ; 2.388      ;
; 1.834 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.379      ; 2.440      ;
; 1.918 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.380      ; 2.525      ;
; 2.327 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.028      ; 2.514      ;
; 2.328 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.027      ; 2.514      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MASTER_CLOCK'                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.377 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 0.609      ;
; 0.398 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 0.617      ;
; 0.557 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 0.789      ;
; 0.560 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.063      ; 0.780      ;
; 0.562 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 0.794      ;
; 0.572 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 0.791      ;
; 0.579 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 0.811      ;
; 0.596 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 0.815      ;
; 0.601 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 0.833      ;
; 0.601 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.431      ; 1.189      ;
; 0.614 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 0.833      ;
; 0.614 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 0.833      ;
; 0.619 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 0.838      ;
; 0.648 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.431      ; 1.236      ;
; 0.669 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.431      ; 1.257      ;
; 0.670 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.431      ; 1.258      ;
; 0.708 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 0.927      ;
; 0.784 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.063      ; 1.004      ;
; 0.832 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 1.064      ;
; 0.846 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.065      ;
; 0.849 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 1.081      ;
; 0.851 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 1.083      ;
; 0.852 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.071      ;
; 0.853 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 1.085      ;
; 0.868 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.087      ;
; 0.868 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 1.100      ;
; 0.870 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 1.102      ;
; 0.886 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.105      ;
; 0.888 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.107      ;
; 0.888 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.107      ;
; 0.900 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.063      ; 1.120      ;
; 0.963 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 1.195      ;
; 0.964 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.183      ;
; 0.965 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 1.197      ;
; 0.980 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 1.212      ;
; 0.982 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.075      ; 1.214      ;
; 0.983 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.202      ;
; 0.999 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.218      ;
; 1.017 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.431      ; 1.605      ;
; 1.021 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.063      ; 1.241      ;
; 1.151 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.430      ; 1.738      ;
; 1.156 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.183      ; 1.536      ;
; 1.190 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.060      ; 1.407      ;
; 1.246 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]         ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.423      ; 1.826      ;
; 1.254 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.152      ; 1.603      ;
; 1.308 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.424      ; 1.889      ;
; 1.308 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.430      ; 1.895      ;
; 1.316 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.427      ; 1.900      ;
; 1.316 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.427      ; 1.900      ;
; 1.316 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.427      ; 1.900      ;
; 1.316 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.427      ; 1.900      ;
; 1.335 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.424      ; 1.916      ;
; 1.343 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.430      ; 1.930      ;
; 1.361 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.430      ; 1.948      ;
; 1.383 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.152      ; 1.732      ;
; 1.387 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.152      ; 1.736      ;
; 1.393 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.181     ; 1.409      ;
; 1.401 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.181     ; 1.417      ;
; 1.410 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.180     ; 1.427      ;
; 1.417 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.433      ; 2.007      ;
; 1.420 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.152      ; 1.769      ;
; 1.431 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.152      ; 1.780      ;
; 1.439 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.658      ;
; 1.447 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.430      ; 2.034      ;
; 1.453 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.183      ; 1.833      ;
; 1.466 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.423      ; 2.046      ;
; 1.477 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]         ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.423      ; 2.057      ;
; 1.481 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.180     ; 1.498      ;
; 1.481 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.180     ; 1.498      ;
; 1.483 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.180     ; 1.500      ;
; 1.485 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.180     ; 1.502      ;
; 1.486 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.430      ; 2.073      ;
; 1.500 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.430      ; 2.087      ;
; 1.500 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.423      ; 2.080      ;
; 1.515 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.734      ;
; 1.517 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.433      ; 2.107      ;
; 1.518 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.430      ; 2.105      ;
; 1.523 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.059      ; 1.739      ;
; 1.525 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.181     ; 1.541      ;
; 1.526 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.180     ; 1.543      ;
; 1.529 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.059      ; 1.745      ;
; 1.536 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.430      ; 2.123      ;
; 1.548 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]         ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.427      ; 2.132      ;
; 1.554 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.393      ; 2.104      ;
; 1.559 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.393      ; 2.109      ;
; 1.559 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.184     ; 1.572      ;
; 1.581 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.059      ; 1.797      ;
; 1.582 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.184     ; 1.595      ;
; 1.591 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.059      ; 1.807      ;
; 1.592 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.059      ; 1.808      ;
; 1.605 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.824      ;
; 1.605 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.824      ;
; 1.608 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.183      ; 1.988      ;
; 1.627 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.392      ; 2.176      ;
; 1.627 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.392      ; 2.176      ;
; 1.627 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.392      ; 2.176      ;
; 1.627 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.392      ; 2.176      ;
; 1.627 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.392      ; 2.176      ;
; 1.639 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.423      ; 2.219      ;
; 1.643 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.062      ; 1.862      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MEMORY_CLOCK'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~input|o                                                                                                      ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; DATA_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                            ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; INS_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                             ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; STACK_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~inputclkctrl|inclk[0]                                                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~inputclkctrl|outclk                                                                                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ;
; 0.445  ; 0.675        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.445  ; 0.675        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~input|i                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~input|i                                                                                                      ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~inputclkctrl|inclk[0]                                                                                        ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~inputclkctrl|outclk                                                                                          ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; DATA_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                            ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; INS_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                             ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; STACK_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~input|o                                                                                                      ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MASTER_CLOCK'                                                                                                                                               ;
+--------+--------------+----------------+-----------------+--------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+-----------------+--------------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; MASTER_CLOCK ; Rise       ; MASTER_CLOCK                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; OUTPUT_REGISTER|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                      ;
+--------+--------------+----------------+-----------------+--------------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+--------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+--------------+-------+-------+------------+-----------------+
; INP_DATA[*]  ; MASTER_CLOCK ; 2.019 ; 2.414 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[0] ; MASTER_CLOCK ; 1.621 ; 2.023 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[1] ; MASTER_CLOCK ; 2.019 ; 2.414 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[2] ; MASTER_CLOCK ; 1.915 ; 2.307 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[3] ; MASTER_CLOCK ; 0.365 ; 0.397 ; Rise       ; MASTER_CLOCK    ;
; INP_LOAD     ; MASTER_CLOCK ; 1.108 ; 1.158 ; Rise       ; MASTER_CLOCK    ;
+--------------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; INP_DATA[*]  ; MASTER_CLOCK ; -0.058 ; -0.095 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[0] ; MASTER_CLOCK ; -1.260 ; -1.650 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[1] ; MASTER_CLOCK ; -1.637 ; -2.023 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[2] ; MASTER_CLOCK ; -1.537 ; -1.920 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[3] ; MASTER_CLOCK ; -0.058 ; -0.095 ; Rise       ; MASTER_CLOCK    ;
; INP_LOAD     ; MASTER_CLOCK ; -0.829 ; -0.856 ; Rise       ; MASTER_CLOCK    ;
+--------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+--------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+--------------+-------+-------+------------+-----------------+
; O_AR[*]          ; MASTER_CLOCK ; 6.217 ; 6.208 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[0]         ; MASTER_CLOCK ; 5.908 ; 5.892 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[1]         ; MASTER_CLOCK ; 5.749 ; 5.763 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[2]         ; MASTER_CLOCK ; 6.217 ; 6.208 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[3]         ; MASTER_CLOCK ; 5.588 ; 5.579 ; Rise       ; MASTER_CLOCK    ;
; O_AR_LOAD        ; MASTER_CLOCK ; 7.416 ; 7.357 ; Rise       ; MASTER_CLOCK    ;
; O_D[*]           ; MASTER_CLOCK ; 6.156 ; 6.184 ; Rise       ; MASTER_CLOCK    ;
;  O_D[0]          ; MASTER_CLOCK ; 5.974 ; 5.954 ; Rise       ; MASTER_CLOCK    ;
;  O_D[1]          ; MASTER_CLOCK ; 5.906 ; 5.957 ; Rise       ; MASTER_CLOCK    ;
;  O_D[2]          ; MASTER_CLOCK ; 6.156 ; 6.184 ; Rise       ; MASTER_CLOCK    ;
;  O_D[3]          ; MASTER_CLOCK ; 5.984 ; 6.054 ; Rise       ; MASTER_CLOCK    ;
; O_DATA_MEM_WREN  ; MASTER_CLOCK ; 6.520 ; 6.393 ; Rise       ; MASTER_CLOCK    ;
; O_E              ; MASTER_CLOCK ; 6.087 ; 6.110 ; Rise       ; MASTER_CLOCK    ;
; O_F              ; MASTER_CLOCK ; 5.675 ; 5.651 ; Rise       ; MASTER_CLOCK    ;
; O_INP[*]         ; MASTER_CLOCK ; 6.254 ; 6.224 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[0]        ; MASTER_CLOCK ; 6.254 ; 6.224 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[1]        ; MASTER_CLOCK ; 6.061 ; 6.092 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[2]        ; MASTER_CLOCK ; 5.587 ; 5.569 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[3]        ; MASTER_CLOCK ; 6.001 ; 5.986 ; Rise       ; MASTER_CLOCK    ;
; O_IR[*]          ; MASTER_CLOCK ; 7.148 ; 7.276 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[0]         ; MASTER_CLOCK ; 6.108 ; 6.111 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[1]         ; MASTER_CLOCK ; 6.351 ; 6.410 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[2]         ; MASTER_CLOCK ; 6.970 ; 7.080 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[3]         ; MASTER_CLOCK ; 6.208 ; 6.167 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[4]         ; MASTER_CLOCK ; 5.641 ; 5.679 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[5]         ; MASTER_CLOCK ; 7.148 ; 7.276 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[6]         ; MASTER_CLOCK ; 6.004 ; 5.984 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[7]         ; MASTER_CLOCK ; 5.906 ; 5.957 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[8]         ; MASTER_CLOCK ; 5.873 ; 5.903 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[9]         ; MASTER_CLOCK ; 5.984 ; 6.054 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[10]        ; MASTER_CLOCK ; 6.054 ; 6.062 ; Rise       ; MASTER_CLOCK    ;
; O_IR_LOAD        ; MASTER_CLOCK ; 7.284 ; 7.232 ; Rise       ; MASTER_CLOCK    ;
; O_OUT[*]         ; MASTER_CLOCK ; 6.269 ; 6.316 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[0]        ; MASTER_CLOCK ; 6.124 ; 6.090 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[1]        ; MASTER_CLOCK ; 6.269 ; 6.316 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[2]        ; MASTER_CLOCK ; 6.076 ; 6.064 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[3]        ; MASTER_CLOCK ; 6.114 ; 6.102 ; Rise       ; MASTER_CLOCK    ;
; O_OUT_LOAD       ; MASTER_CLOCK ; 8.805 ; 8.752 ; Rise       ; MASTER_CLOCK    ;
; O_PC[*]          ; MASTER_CLOCK ; 5.973 ; 5.966 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[0]         ; MASTER_CLOCK ; 5.766 ; 5.784 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[1]         ; MASTER_CLOCK ; 5.919 ; 5.908 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[2]         ; MASTER_CLOCK ; 5.865 ; 5.857 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[3]         ; MASTER_CLOCK ; 5.623 ; 5.614 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[4]         ; MASTER_CLOCK ; 5.973 ; 5.966 ; Rise       ; MASTER_CLOCK    ;
; O_PC_COUNT       ; MASTER_CLOCK ; 6.295 ; 6.319 ; Rise       ; MASTER_CLOCK    ;
; O_PC_LOAD        ; MASTER_CLOCK ; 8.496 ; 8.446 ; Rise       ; MASTER_CLOCK    ;
; O_Q              ; MASTER_CLOCK ; 6.054 ; 6.062 ; Rise       ; MASTER_CLOCK    ;
; O_R0[*]          ; MASTER_CLOCK ; 6.328 ; 6.422 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[0]         ; MASTER_CLOCK ; 6.202 ; 6.208 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[1]         ; MASTER_CLOCK ; 5.894 ; 5.917 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[2]         ; MASTER_CLOCK ; 6.328 ; 6.422 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[3]         ; MASTER_CLOCK ; 5.776 ; 5.814 ; Rise       ; MASTER_CLOCK    ;
; O_R0_LOAD        ; MASTER_CLOCK ; 8.340 ; 8.291 ; Rise       ; MASTER_CLOCK    ;
; O_R1[*]          ; MASTER_CLOCK ; 5.768 ; 5.773 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[0]         ; MASTER_CLOCK ; 5.704 ; 5.703 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[1]         ; MASTER_CLOCK ; 5.768 ; 5.773 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[2]         ; MASTER_CLOCK ; 5.326 ; 5.349 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[3]         ; MASTER_CLOCK ; 5.682 ; 5.689 ; Rise       ; MASTER_CLOCK    ;
; O_R1_LOAD        ; MASTER_CLOCK ; 9.351 ; 9.304 ; Rise       ; MASTER_CLOCK    ;
; O_R2[*]          ; MASTER_CLOCK ; 6.013 ; 6.016 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[0]         ; MASTER_CLOCK ; 5.478 ; 5.498 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[1]         ; MASTER_CLOCK ; 5.377 ; 5.393 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[2]         ; MASTER_CLOCK ; 6.013 ; 6.016 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[3]         ; MASTER_CLOCK ; 5.519 ; 5.505 ; Rise       ; MASTER_CLOCK    ;
; O_R2_LOAD        ; MASTER_CLOCK ; 9.661 ; 9.709 ; Rise       ; MASTER_CLOCK    ;
; O_Rd[*]          ; MASTER_CLOCK ; 6.385 ; 6.386 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[0]         ; MASTER_CLOCK ; 6.385 ; 6.386 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[1]         ; MASTER_CLOCK ; 5.901 ; 5.909 ; Rise       ; MASTER_CLOCK    ;
; O_S              ; MASTER_CLOCK ; 8.267 ; 8.183 ; Rise       ; MASTER_CLOCK    ;
; O_S1[*]          ; MASTER_CLOCK ; 6.970 ; 7.080 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[0]         ; MASTER_CLOCK ; 6.970 ; 7.080 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[1]         ; MASTER_CLOCK ; 6.171 ; 6.125 ; Rise       ; MASTER_CLOCK    ;
; O_S2[*]          ; MASTER_CLOCK ; 6.565 ; 6.620 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[0]         ; MASTER_CLOCK ; 6.108 ; 6.111 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[1]         ; MASTER_CLOCK ; 6.565 ; 6.620 ; Rise       ; MASTER_CLOCK    ;
; O_SC_CLEAR       ; MASTER_CLOCK ; 8.570 ; 8.523 ; Rise       ; MASTER_CLOCK    ;
; O_SP_COUNT       ; MASTER_CLOCK ; 7.774 ; 7.676 ; Rise       ; MASTER_CLOCK    ;
; O_STACK_MEM_WREN ; MASTER_CLOCK ; 6.947 ; 6.973 ; Rise       ; MASTER_CLOCK    ;
; O_T[*]           ; MASTER_CLOCK ; 6.606 ; 6.722 ; Rise       ; MASTER_CLOCK    ;
;  O_T[0]          ; MASTER_CLOCK ; 6.606 ; 6.722 ; Rise       ; MASTER_CLOCK    ;
;  O_T[1]          ; MASTER_CLOCK ; 6.090 ; 6.096 ; Rise       ; MASTER_CLOCK    ;
;  O_T[2]          ; MASTER_CLOCK ; 5.519 ; 5.497 ; Rise       ; MASTER_CLOCK    ;
+------------------+--------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+--------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+--------------+-------+-------+------------+-----------------+
; O_AR[*]          ; MASTER_CLOCK ; 5.468 ; 5.457 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[0]         ; MASTER_CLOCK ; 5.775 ; 5.757 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[1]         ; MASTER_CLOCK ; 5.623 ; 5.636 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[2]         ; MASTER_CLOCK ; 6.072 ; 6.061 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[3]         ; MASTER_CLOCK ; 5.468 ; 5.457 ; Rise       ; MASTER_CLOCK    ;
; O_AR_LOAD        ; MASTER_CLOCK ; 6.671 ; 6.661 ; Rise       ; MASTER_CLOCK    ;
; O_D[*]           ; MASTER_CLOCK ; 5.779 ; 5.817 ; Rise       ; MASTER_CLOCK    ;
;  O_D[0]          ; MASTER_CLOCK ; 5.838 ; 5.817 ; Rise       ; MASTER_CLOCK    ;
;  O_D[1]          ; MASTER_CLOCK ; 5.779 ; 5.828 ; Rise       ; MASTER_CLOCK    ;
;  O_D[2]          ; MASTER_CLOCK ; 6.022 ; 6.048 ; Rise       ; MASTER_CLOCK    ;
;  O_D[3]          ; MASTER_CLOCK ; 5.855 ; 5.922 ; Rise       ; MASTER_CLOCK    ;
; O_DATA_MEM_WREN  ; MASTER_CLOCK ; 5.965 ; 5.875 ; Rise       ; MASTER_CLOCK    ;
; O_E              ; MASTER_CLOCK ; 5.954 ; 5.976 ; Rise       ; MASTER_CLOCK    ;
; O_F              ; MASTER_CLOCK ; 5.552 ; 5.527 ; Rise       ; MASTER_CLOCK    ;
; O_INP[*]         ; MASTER_CLOCK ; 5.467 ; 5.448 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[0]        ; MASTER_CLOCK ; 6.108 ; 6.077 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[1]        ; MASTER_CLOCK ; 5.929 ; 5.957 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[2]        ; MASTER_CLOCK ; 5.467 ; 5.448 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[3]        ; MASTER_CLOCK ; 5.864 ; 5.847 ; Rise       ; MASTER_CLOCK    ;
; O_IR[*]          ; MASTER_CLOCK ; 5.518 ; 5.553 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[0]         ; MASTER_CLOCK ; 5.970 ; 5.971 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[1]         ; MASTER_CLOCK ; 6.209 ; 6.265 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[2]         ; MASTER_CLOCK ; 6.794 ; 6.898 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[3]         ; MASTER_CLOCK ; 6.065 ; 6.023 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[4]         ; MASTER_CLOCK ; 5.518 ; 5.553 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[5]         ; MASTER_CLOCK ; 7.017 ; 7.142 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[6]         ; MASTER_CLOCK ; 5.868 ; 5.847 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[7]         ; MASTER_CLOCK ; 5.779 ; 5.828 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[8]         ; MASTER_CLOCK ; 5.748 ; 5.777 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[9]         ; MASTER_CLOCK ; 5.855 ; 5.922 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[10]        ; MASTER_CLOCK ; 5.916 ; 5.922 ; Rise       ; MASTER_CLOCK    ;
; O_IR_LOAD        ; MASTER_CLOCK ; 6.577 ; 6.526 ; Rise       ; MASTER_CLOCK    ;
; O_OUT[*]         ; MASTER_CLOCK ; 5.937 ; 5.922 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[0]        ; MASTER_CLOCK ; 5.983 ; 5.949 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[1]        ; MASTER_CLOCK ; 6.123 ; 6.166 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[2]        ; MASTER_CLOCK ; 5.937 ; 5.922 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[3]        ; MASTER_CLOCK ; 5.974 ; 5.960 ; Rise       ; MASTER_CLOCK    ;
; O_OUT_LOAD       ; MASTER_CLOCK ; 6.003 ; 6.033 ; Rise       ; MASTER_CLOCK    ;
; O_PC[*]          ; MASTER_CLOCK ; 5.503 ; 5.492 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[0]         ; MASTER_CLOCK ; 5.641 ; 5.656 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[1]         ; MASTER_CLOCK ; 5.787 ; 5.774 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[2]         ; MASTER_CLOCK ; 5.734 ; 5.724 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[3]         ; MASTER_CLOCK ; 5.503 ; 5.492 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[4]         ; MASTER_CLOCK ; 5.839 ; 5.830 ; Rise       ; MASTER_CLOCK    ;
; O_PC_COUNT       ; MASTER_CLOCK ; 5.999 ; 5.833 ; Rise       ; MASTER_CLOCK    ;
; O_PC_LOAD        ; MASTER_CLOCK ; 6.703 ; 6.704 ; Rise       ; MASTER_CLOCK    ;
; O_Q              ; MASTER_CLOCK ; 5.916 ; 5.922 ; Rise       ; MASTER_CLOCK    ;
; O_R0[*]          ; MASTER_CLOCK ; 5.658 ; 5.693 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[0]         ; MASTER_CLOCK ; 6.058 ; 6.061 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[1]         ; MASTER_CLOCK ; 5.764 ; 5.784 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[2]         ; MASTER_CLOCK ; 6.178 ; 6.266 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[3]         ; MASTER_CLOCK ; 5.658 ; 5.693 ; Rise       ; MASTER_CLOCK    ;
; O_R0_LOAD        ; MASTER_CLOCK ; 6.476 ; 6.348 ; Rise       ; MASTER_CLOCK    ;
; O_R1[*]          ; MASTER_CLOCK ; 5.218 ; 5.238 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[0]         ; MASTER_CLOCK ; 5.580 ; 5.577 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[1]         ; MASTER_CLOCK ; 5.648 ; 5.652 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[2]         ; MASTER_CLOCK ; 5.218 ; 5.238 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[3]         ; MASTER_CLOCK ; 5.559 ; 5.564 ; Rise       ; MASTER_CLOCK    ;
; O_R1_LOAD        ; MASTER_CLOCK ; 6.604 ; 6.587 ; Rise       ; MASTER_CLOCK    ;
; O_R2[*]          ; MASTER_CLOCK ; 5.266 ; 5.280 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[0]         ; MASTER_CLOCK ; 5.362 ; 5.379 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[1]         ; MASTER_CLOCK ; 5.266 ; 5.280 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[2]         ; MASTER_CLOCK ; 5.877 ; 5.878 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[3]         ; MASTER_CLOCK ; 5.402 ; 5.386 ; Rise       ; MASTER_CLOCK    ;
; O_R2_LOAD        ; MASTER_CLOCK ; 6.996 ; 6.963 ; Rise       ; MASTER_CLOCK    ;
; O_Rd[*]          ; MASTER_CLOCK ; 5.770 ; 5.775 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[0]         ; MASTER_CLOCK ; 6.234 ; 6.232 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[1]         ; MASTER_CLOCK ; 5.770 ; 5.775 ; Rise       ; MASTER_CLOCK    ;
; O_S              ; MASTER_CLOCK ; 6.626 ; 6.613 ; Rise       ; MASTER_CLOCK    ;
; O_S1[*]          ; MASTER_CLOCK ; 6.027 ; 5.981 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[0]         ; MASTER_CLOCK ; 6.794 ; 6.898 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[1]         ; MASTER_CLOCK ; 6.027 ; 5.981 ; Rise       ; MASTER_CLOCK    ;
; O_S2[*]          ; MASTER_CLOCK ; 5.970 ; 5.971 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[0]         ; MASTER_CLOCK ; 5.970 ; 5.971 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[1]         ; MASTER_CLOCK ; 6.412 ; 6.465 ; Rise       ; MASTER_CLOCK    ;
; O_SC_CLEAR       ; MASTER_CLOCK ; 6.497 ; 6.419 ; Rise       ; MASTER_CLOCK    ;
; O_SP_COUNT       ; MASTER_CLOCK ; 6.763 ; 6.796 ; Rise       ; MASTER_CLOCK    ;
; O_STACK_MEM_WREN ; MASTER_CLOCK ; 6.429 ; 6.360 ; Rise       ; MASTER_CLOCK    ;
; O_T[*]           ; MASTER_CLOCK ; 5.401 ; 5.378 ; Rise       ; MASTER_CLOCK    ;
;  O_T[0]          ; MASTER_CLOCK ; 6.497 ; 6.610 ; Rise       ; MASTER_CLOCK    ;
;  O_T[1]          ; MASTER_CLOCK ; 5.950 ; 5.954 ; Rise       ; MASTER_CLOCK    ;
;  O_T[2]          ; MASTER_CLOCK ; 5.401 ; 5.378 ; Rise       ; MASTER_CLOCK    ;
+------------------+--------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+-----------+-----------------+--------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note                                                          ;
+-----------+-----------------+--------------+---------------------------------------------------------------+
; 200.0 MHz ; 200.0 MHz       ; MASTER_CLOCK ;                                                               ;
; 399.2 MHz ; 250.0 MHz       ; MEMORY_CLOCK ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+--------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; MASTER_CLOCK ; -4.000 ; -123.370      ;
; MEMORY_CLOCK ; -1.505 ; -34.225       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; MEMORY_CLOCK ; 0.277 ; 0.000         ;
; MASTER_CLOCK ; 0.335 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; MEMORY_CLOCK ; -3.000 ; -61.698                  ;
; MASTER_CLOCK ; -3.000 ; -52.000                  ;
+--------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MASTER_CLOCK'                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.000 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.937      ;
; -3.999 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.936      ;
; -3.895 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.836      ;
; -3.885 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.822      ;
; -3.884 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.821      ;
; -3.880 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.820      ;
; -3.878 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.818      ;
; -3.870 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.053     ; 4.812      ;
; -3.855 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.796      ;
; -3.853 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.794      ;
; -3.800 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.737      ;
; -3.799 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.736      ;
; -3.799 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.736      ;
; -3.798 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.735      ;
; -3.794 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.731      ;
; -3.793 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.730      ;
; -3.780 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.721      ;
; -3.779 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.720      ;
; -3.774 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 4.712      ;
; -3.773 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 4.711      ;
; -3.739 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.051     ; 4.683      ;
; -3.737 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.051     ; 4.681      ;
; -3.732 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.050     ; 4.677      ;
; -3.726 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.050     ; 4.671      ;
; -3.717 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.658      ;
; -3.714 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 4.652      ;
; -3.713 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.056     ; 4.652      ;
; -3.713 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 4.651      ;
; -3.711 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.051     ; 4.655      ;
; -3.709 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.051     ; 4.653      ;
; -3.709 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.056     ; 4.648      ;
; -3.701 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.641      ;
; -3.699 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.639      ;
; -3.686 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.627      ;
; -3.686 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.627      ;
; -3.680 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 4.618      ;
; -3.679 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.057     ; 4.617      ;
; -3.679 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.620      ;
; -3.677 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.618      ;
; -3.677 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.618      ;
; -3.677 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.618      ;
; -3.672 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.053     ; 4.614      ;
; -3.658 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.595      ;
; -3.657 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.594      ;
; -3.651 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.592      ;
; -3.651 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.591      ;
; -3.649 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.590      ;
; -3.644 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.053     ; 4.586      ;
; -3.624 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.052     ; 4.567      ;
; -3.588 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.529      ;
; -3.588 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.529      ;
; -3.586 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.527      ;
; -3.585 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.526      ;
; -3.583 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.056     ; 4.522      ;
; -3.578 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.260      ; 4.833      ;
; -3.575 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.516      ;
; -3.568 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.056     ; 4.507      ;
; -3.567 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.264      ; 4.826      ;
; -3.567 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.504      ;
; -3.566 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.503      ;
; -3.559 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.056     ; 4.498      ;
; -3.553 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.261      ; 4.809      ;
; -3.552 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.492      ;
; -3.550 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.490      ;
; -3.543 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.483      ;
; -3.541 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.481      ;
; -3.541 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.050     ; 4.486      ;
; -3.536 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.477      ;
; -3.526 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.051     ; 4.470      ;
; -3.524 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.051     ; 4.468      ;
; -3.523 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.463      ;
; -3.521 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.461      ;
; -3.521 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.462      ;
; -3.516 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.457      ;
; -3.513 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.053     ; 4.455      ;
; -3.507 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.444      ;
; -3.507 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.261      ; 4.763      ;
; -3.506 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.058     ; 4.443      ;
; -3.500 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.056     ; 4.439      ;
; -3.498 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.439      ;
; -3.496 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.437      ;
; -3.496 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.437      ;
; -3.495 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.436      ;
; -3.493 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.433      ;
; -3.491 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.431      ;
; -3.491 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.431      ;
; -3.486 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.426      ;
; -3.486 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.426      ;
; -3.484 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.425      ;
; -3.483 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.424      ;
; -3.482 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.423      ;
; -3.482 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.059     ; 4.418      ;
; -3.481 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.059     ; 4.417      ;
; -3.481 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.053     ; 4.423      ;
; -3.480 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.421      ;
; -3.480 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.054     ; 4.421      ;
; -3.479 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.261      ; 4.735      ;
; -3.477 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.417      ;
; -3.477 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.055     ; 4.417      ;
; -3.476 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.056     ; 4.415      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MEMORY_CLOCK'                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.505 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.090     ; 2.353      ;
; -1.504 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.089     ; 2.353      ;
; -1.256 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 2.438      ;
; -1.239 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.186      ; 2.425      ;
; -1.232 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 2.414      ;
; -1.211 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 2.393      ;
; -1.181 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.183      ; 2.364      ;
; -1.146 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.186      ; 2.332      ;
; -1.125 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.178      ; 2.303      ;
; -1.108 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.186      ; 2.294      ;
; -1.096 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.178      ; 2.274      ;
; -1.079 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 2.261      ;
; -1.052 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.186      ; 2.238      ;
; -1.026 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.183      ; 2.209      ;
; -1.010 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 2.192      ;
; -0.968 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.183      ; 2.151      ;
; -0.967 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.181      ; 2.148      ;
; -0.961 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.178      ; 2.139      ;
; -0.950 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.177      ; 2.127      ;
; -0.934 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.181      ; 2.115      ;
; -0.890 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 2.072      ;
; -0.874 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 2.056      ;
; -0.837 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 2.019      ;
; -0.836 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.186      ; 2.022      ;
; -0.830 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.177      ; 2.007      ;
; -0.793 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.178      ; 1.971      ;
; -0.776 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.177      ; 1.953      ;
; -0.745 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.179      ; 1.924      ;
; -0.745 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.179      ; 1.924      ;
; -0.697 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.183      ; 1.880      ;
; -0.684 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 1.866      ;
; -0.684 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.186      ; 1.870      ;
; -0.589 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]          ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.183      ; 1.772      ;
; -0.584 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.178      ; 1.762      ;
; -0.535 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.186      ; 1.721      ;
; -0.520 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.117     ; 1.403      ;
; -0.515 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.179      ; 1.694      ;
; -0.476 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.178      ; 1.654      ;
; -0.475 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.179      ; 1.654      ;
; -0.419 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.178      ; 1.597      ;
; -0.410 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.114     ; 1.296      ;
; -0.364 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.114     ; 1.250      ;
; -0.343 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.114     ; 1.229      ;
; -0.306 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.117     ; 1.189      ;
; -0.288 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.114     ; 1.174      ;
; -0.224 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.114     ; 1.110      ;
; -0.127 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.117     ; 1.010      ;
; -0.121 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.117     ; 1.004      ;
; -0.102 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.117     ; 0.985      ;
; -0.084 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.156     ; 0.928      ;
; -0.066 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.156     ; 0.910      ;
; -0.050 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.156     ; 0.894      ;
; 0.016  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 1.166      ;
; 0.093  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 1.089      ;
; 0.115  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 1.067      ;
; 0.120  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.182      ; 1.062      ;
; 0.303  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.181      ; 0.878      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MEMORY_CLOCK'                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.277 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.333      ; 0.819      ;
; 0.468 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 1.012      ;
; 0.478 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 1.022      ;
; 0.480 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 1.024      ;
; 0.579 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 1.123      ;
; 0.626 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.010      ; 0.845      ;
; 0.627 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.010      ; 0.846      ;
; 0.639 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.010      ; 0.858      ;
; 0.646 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.048      ; 0.903      ;
; 0.656 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.048      ; 0.913      ;
; 0.666 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.048      ; 0.923      ;
; 0.752 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.052      ; 1.013      ;
; 0.853 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.052      ; 1.114      ;
; 0.854 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.048      ; 1.111      ;
; 0.897 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.332      ; 1.438      ;
; 0.909 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.052      ; 1.170      ;
; 0.937 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.052      ; 1.198      ;
; 0.958 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.052      ; 1.219      ;
; 0.988 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.333      ; 1.530      ;
; 1.034 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.332      ; 1.575      ;
; 1.058 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.333      ; 1.600      ;
; 1.073 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.048      ; 1.330      ;
; 1.074 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.338      ; 1.621      ;
; 1.089 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]          ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.336      ; 1.634      ;
; 1.141 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.332      ; 1.682      ;
; 1.148 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 1.692      ;
; 1.169 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.336      ; 1.714      ;
; 1.181 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.338      ; 1.728      ;
; 1.197 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.333      ; 1.739      ;
; 1.240 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.330      ; 1.779      ;
; 1.254 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.339      ; 1.802      ;
; 1.281 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.339      ; 1.829      ;
; 1.285 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.333      ; 1.827      ;
; 1.305 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.331      ; 1.845      ;
; 1.319 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 1.863      ;
; 1.367 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.339      ; 1.915      ;
; 1.377 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.330      ; 1.916      ;
; 1.397 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 1.941      ;
; 1.397 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.331      ; 1.937      ;
; 1.407 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 1.951      ;
; 1.447 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.334      ; 1.990      ;
; 1.464 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.336      ; 2.009      ;
; 1.470 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.334      ; 2.013      ;
; 1.487 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.330      ; 2.026      ;
; 1.524 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 2.068      ;
; 1.525 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.336      ; 2.070      ;
; 1.533 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.331      ; 2.073      ;
; 1.562 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.338      ; 2.109      ;
; 1.574 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.331      ; 2.114      ;
; 1.576 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 2.120      ;
; 1.624 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.338      ; 2.171      ;
; 1.640 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 2.184      ;
; 1.644 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.336      ; 2.189      ;
; 1.691 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 2.235      ;
; 1.785 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.335      ; 2.329      ;
; 2.087 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.031      ; 2.260      ;
; 2.088 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.030      ; 2.260      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MASTER_CLOCK'                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.335 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 0.546      ;
; 0.355 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.054      ; 0.553      ;
; 0.500 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 0.711      ;
; 0.505 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 0.716      ;
; 0.515 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.056      ; 0.716      ;
; 0.520 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 0.731      ;
; 0.535 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.054      ; 0.733      ;
; 0.538 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 0.749      ;
; 0.548 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.055      ; 0.747      ;
; 0.550 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.055      ; 0.749      ;
; 0.552 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.055      ; 0.751      ;
; 0.558 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.390      ; 1.092      ;
; 0.599 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.390      ; 1.133      ;
; 0.611 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.390      ; 1.145      ;
; 0.611 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.390      ; 1.145      ;
; 0.650 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.054      ; 0.848      ;
; 0.718 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.056      ; 0.918      ;
; 0.744 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 0.955      ;
; 0.754 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 0.965      ;
; 0.758 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.054      ; 0.956      ;
; 0.761 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 0.972      ;
; 0.763 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.054      ; 0.961      ;
; 0.765 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 0.976      ;
; 0.771 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 0.982      ;
; 0.776 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.054      ; 0.974      ;
; 0.778 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 0.989      ;
; 0.783 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.055      ; 0.982      ;
; 0.790 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.055      ; 0.989      ;
; 0.797 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.055      ; 0.996      ;
; 0.824 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.056      ; 1.024      ;
; 0.854 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 1.065      ;
; 0.859 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.054      ; 1.057      ;
; 0.861 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 1.072      ;
; 0.867 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 1.078      ;
; 0.874 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.067      ; 1.085      ;
; 0.894 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.054      ; 1.092      ;
; 0.907 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.054      ; 1.105      ;
; 0.928 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.056      ; 1.128      ;
; 0.937 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.390      ; 1.471      ;
; 1.044 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.180      ; 1.408      ;
; 1.045 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.389      ; 1.578      ;
; 1.088 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.053      ; 1.285      ;
; 1.135 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.147      ; 1.466      ;
; 1.142 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]         ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.384      ; 1.670      ;
; 1.161 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.389      ; 1.694      ;
; 1.186 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.385      ; 1.715      ;
; 1.199 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.388      ; 1.731      ;
; 1.199 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.388      ; 1.731      ;
; 1.199 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.388      ; 1.731      ;
; 1.199 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.388      ; 1.731      ;
; 1.203 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.385      ; 1.732      ;
; 1.229 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.389      ; 1.762      ;
; 1.229 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.147      ; 1.560      ;
; 1.246 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.389      ; 1.779      ;
; 1.256 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.152     ; 1.288      ;
; 1.256 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.147      ; 1.587      ;
; 1.268 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.152     ; 1.300      ;
; 1.269 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.151     ; 1.302      ;
; 1.281 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.147      ; 1.612      ;
; 1.292 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.147      ; 1.623      ;
; 1.297 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.389      ; 1.830      ;
; 1.302 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.392      ; 1.838      ;
; 1.307 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.055      ; 1.506      ;
; 1.313 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.180      ; 1.677      ;
; 1.314 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]         ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.384      ; 1.842      ;
; 1.323 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.151     ; 1.356      ;
; 1.324 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.384      ; 1.852      ;
; 1.329 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.151     ; 1.362      ;
; 1.332 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.151     ; 1.365      ;
; 1.338 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.389      ; 1.871      ;
; 1.338 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.151     ; 1.371      ;
; 1.346 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.389      ; 1.879      ;
; 1.367 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.384      ; 1.895      ;
; 1.368 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.389      ; 1.901      ;
; 1.375 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.151     ; 1.408      ;
; 1.377 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.055      ; 1.576      ;
; 1.381 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.152     ; 1.413      ;
; 1.384 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.389      ; 1.917      ;
; 1.385 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.052      ; 1.581      ;
; 1.392 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.052      ; 1.588      ;
; 1.395 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.392      ; 1.931      ;
; 1.399 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.180      ; 1.763      ;
; 1.409 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.352      ; 1.905      ;
; 1.411 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.155     ; 1.440      ;
; 1.412 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.352      ; 1.908      ;
; 1.417 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]         ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.388      ; 1.949      ;
; 1.421 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.155     ; 1.450      ;
; 1.440 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.052      ; 1.636      ;
; 1.448 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.052      ; 1.644      ;
; 1.451 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.052      ; 1.647      ;
; 1.457 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.055      ; 1.656      ;
; 1.457 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.055      ; 1.656      ;
; 1.467 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.384      ; 1.995      ;
; 1.481 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.055      ; 1.680      ;
; 1.482 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.389      ; 2.015      ;
; 1.487 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.351      ; 1.982      ;
; 1.487 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.351      ; 1.982      ;
; 1.487 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.351      ; 1.982      ;
; 1.487 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.351      ; 1.982      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MEMORY_CLOCK'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~input|o                                                                                                      ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; DATA_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                            ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; INS_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                             ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; STACK_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~inputclkctrl|inclk[0]                                                                                        ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~inputclkctrl|outclk                                                                                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ;
; 0.464  ; 0.694        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.464  ; 0.694        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.464  ; 0.694        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~input|i                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~input|i                                                                                                      ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~inputclkctrl|inclk[0]                                                                                        ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~inputclkctrl|outclk                                                                                          ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; STACK_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; DATA_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                            ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; INS_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                             ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~input|o                                                                                                      ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MASTER_CLOCK'                                                                                                                                                ;
+--------+--------------+----------------+-----------------+--------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+-----------------+--------------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; MASTER_CLOCK ; Rise       ; MASTER_CLOCK                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]         ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]         ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]         ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]         ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; OUTPUT_REGISTER|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                      ;
+--------+--------------+----------------+-----------------+--------------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+--------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+--------------+-------+-------+------------+-----------------+
; INP_DATA[*]  ; MASTER_CLOCK ; 1.744 ; 2.044 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[0] ; MASTER_CLOCK ; 1.379 ; 1.698 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[1] ; MASTER_CLOCK ; 1.744 ; 2.044 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[2] ; MASTER_CLOCK ; 1.631 ; 1.951 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[3] ; MASTER_CLOCK ; 0.338 ; 0.432 ; Rise       ; MASTER_CLOCK    ;
; INP_LOAD     ; MASTER_CLOCK ; 0.996 ; 1.125 ; Rise       ; MASTER_CLOCK    ;
+--------------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; INP_DATA[*]  ; MASTER_CLOCK ; -0.062 ; -0.158 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[0] ; MASTER_CLOCK ; -1.060 ; -1.371 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[1] ; MASTER_CLOCK ; -1.407 ; -1.700 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[2] ; MASTER_CLOCK ; -1.298 ; -1.611 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[3] ; MASTER_CLOCK ; -0.062 ; -0.158 ; Rise       ; MASTER_CLOCK    ;
; INP_LOAD     ; MASTER_CLOCK ; -0.740 ; -0.862 ; Rise       ; MASTER_CLOCK    ;
+--------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+--------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+--------------+-------+-------+------------+-----------------+
; O_AR[*]          ; MASTER_CLOCK ; 5.886 ; 5.847 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[0]         ; MASTER_CLOCK ; 5.605 ; 5.563 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[1]         ; MASTER_CLOCK ; 5.451 ; 5.438 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[2]         ; MASTER_CLOCK ; 5.886 ; 5.847 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[3]         ; MASTER_CLOCK ; 5.315 ; 5.288 ; Rise       ; MASTER_CLOCK    ;
; O_AR_LOAD        ; MASTER_CLOCK ; 6.986 ; 6.866 ; Rise       ; MASTER_CLOCK    ;
; O_D[*]           ; MASTER_CLOCK ; 5.864 ; 5.843 ; Rise       ; MASTER_CLOCK    ;
;  O_D[0]          ; MASTER_CLOCK ; 5.678 ; 5.614 ; Rise       ; MASTER_CLOCK    ;
;  O_D[1]          ; MASTER_CLOCK ; 5.619 ; 5.618 ; Rise       ; MASTER_CLOCK    ;
;  O_D[2]          ; MASTER_CLOCK ; 5.864 ; 5.843 ; Rise       ; MASTER_CLOCK    ;
;  O_D[3]          ; MASTER_CLOCK ; 5.691 ; 5.724 ; Rise       ; MASTER_CLOCK    ;
; O_DATA_MEM_WREN  ; MASTER_CLOCK ; 6.141 ; 6.029 ; Rise       ; MASTER_CLOCK    ;
; O_E              ; MASTER_CLOCK ; 5.793 ; 5.758 ; Rise       ; MASTER_CLOCK    ;
; O_F              ; MASTER_CLOCK ; 5.400 ; 5.345 ; Rise       ; MASTER_CLOCK    ;
; O_INP[*]         ; MASTER_CLOCK ; 5.925 ; 5.854 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[0]        ; MASTER_CLOCK ; 5.925 ; 5.854 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[1]        ; MASTER_CLOCK ; 5.774 ; 5.744 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[2]        ; MASTER_CLOCK ; 5.298 ; 5.266 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[3]        ; MASTER_CLOCK ; 5.696 ; 5.630 ; Rise       ; MASTER_CLOCK    ;
; O_IR[*]          ; MASTER_CLOCK ; 6.854 ; 6.934 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[0]         ; MASTER_CLOCK ; 5.813 ; 5.778 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[1]         ; MASTER_CLOCK ; 6.046 ; 6.049 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[2]         ; MASTER_CLOCK ; 6.585 ; 6.617 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[3]         ; MASTER_CLOCK ; 5.883 ; 5.804 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[4]         ; MASTER_CLOCK ; 5.364 ; 5.352 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[5]         ; MASTER_CLOCK ; 6.854 ; 6.934 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[6]         ; MASTER_CLOCK ; 5.708 ; 5.644 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[7]         ; MASTER_CLOCK ; 5.619 ; 5.618 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[8]         ; MASTER_CLOCK ; 5.604 ; 5.582 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[9]         ; MASTER_CLOCK ; 5.691 ; 5.724 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[10]        ; MASTER_CLOCK ; 5.742 ; 5.706 ; Rise       ; MASTER_CLOCK    ;
; O_IR_LOAD        ; MASTER_CLOCK ; 6.862 ; 6.780 ; Rise       ; MASTER_CLOCK    ;
; O_OUT[*]         ; MASTER_CLOCK ; 5.932 ; 5.927 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[0]        ; MASTER_CLOCK ; 5.802 ; 5.751 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[1]        ; MASTER_CLOCK ; 5.932 ; 5.927 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[2]        ; MASTER_CLOCK ; 5.759 ; 5.724 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[3]        ; MASTER_CLOCK ; 5.794 ; 5.759 ; Rise       ; MASTER_CLOCK    ;
; O_OUT_LOAD       ; MASTER_CLOCK ; 8.232 ; 8.093 ; Rise       ; MASTER_CLOCK    ;
; O_PC[*]          ; MASTER_CLOCK ; 5.656 ; 5.623 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[0]         ; MASTER_CLOCK ; 5.464 ; 5.458 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[1]         ; MASTER_CLOCK ; 5.610 ; 5.560 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[2]         ; MASTER_CLOCK ; 5.563 ; 5.522 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[3]         ; MASTER_CLOCK ; 5.331 ; 5.298 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[4]         ; MASTER_CLOCK ; 5.656 ; 5.623 ; Rise       ; MASTER_CLOCK    ;
; O_PC_COUNT       ; MASTER_CLOCK ; 5.956 ; 5.932 ; Rise       ; MASTER_CLOCK    ;
; O_PC_LOAD        ; MASTER_CLOCK ; 7.945 ; 7.858 ; Rise       ; MASTER_CLOCK    ;
; O_Q              ; MASTER_CLOCK ; 5.742 ; 5.706 ; Rise       ; MASTER_CLOCK    ;
; O_R0[*]          ; MASTER_CLOCK ; 5.988 ; 6.027 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[0]         ; MASTER_CLOCK ; 5.886 ; 5.826 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[1]         ; MASTER_CLOCK ; 5.585 ; 5.567 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[2]         ; MASTER_CLOCK ; 5.988 ; 6.027 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[3]         ; MASTER_CLOCK ; 5.514 ; 5.497 ; Rise       ; MASTER_CLOCK    ;
; O_R0_LOAD        ; MASTER_CLOCK ; 7.805 ; 7.695 ; Rise       ; MASTER_CLOCK    ;
; O_R1[*]          ; MASTER_CLOCK ; 5.501 ; 5.458 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[0]         ; MASTER_CLOCK ; 5.412 ; 5.365 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[1]         ; MASTER_CLOCK ; 5.501 ; 5.458 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[2]         ; MASTER_CLOCK ; 5.065 ; 5.056 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[3]         ; MASTER_CLOCK ; 5.403 ; 5.351 ; Rise       ; MASTER_CLOCK    ;
; O_R1_LOAD        ; MASTER_CLOCK ; 8.745 ; 8.604 ; Rise       ; MASTER_CLOCK    ;
; O_R2[*]          ; MASTER_CLOCK ; 5.707 ; 5.666 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[0]         ; MASTER_CLOCK ; 5.207 ; 5.186 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[1]         ; MASTER_CLOCK ; 5.114 ; 5.096 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[2]         ; MASTER_CLOCK ; 5.707 ; 5.666 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[3]         ; MASTER_CLOCK ; 5.250 ; 5.215 ; Rise       ; MASTER_CLOCK    ;
; O_R2_LOAD        ; MASTER_CLOCK ; 9.054 ; 8.978 ; Rise       ; MASTER_CLOCK    ;
; O_Rd[*]          ; MASTER_CLOCK ; 6.055 ; 5.991 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[0]         ; MASTER_CLOCK ; 6.055 ; 5.991 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[1]         ; MASTER_CLOCK ; 5.607 ; 5.567 ; Rise       ; MASTER_CLOCK    ;
; O_S              ; MASTER_CLOCK ; 7.683 ; 7.720 ; Rise       ; MASTER_CLOCK    ;
; O_S1[*]          ; MASTER_CLOCK ; 6.585 ; 6.617 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[0]         ; MASTER_CLOCK ; 6.585 ; 6.617 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[1]         ; MASTER_CLOCK ; 5.848 ; 5.759 ; Rise       ; MASTER_CLOCK    ;
; O_S2[*]          ; MASTER_CLOCK ; 6.235 ; 6.234 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[0]         ; MASTER_CLOCK ; 5.813 ; 5.778 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[1]         ; MASTER_CLOCK ; 6.235 ; 6.234 ; Rise       ; MASTER_CLOCK    ;
; O_SC_CLEAR       ; MASTER_CLOCK ; 8.018 ; 7.922 ; Rise       ; MASTER_CLOCK    ;
; O_SP_COUNT       ; MASTER_CLOCK ; 7.274 ; 7.162 ; Rise       ; MASTER_CLOCK    ;
; O_STACK_MEM_WREN ; MASTER_CLOCK ; 6.550 ; 6.530 ; Rise       ; MASTER_CLOCK    ;
; O_T[*]           ; MASTER_CLOCK ; 6.346 ; 6.451 ; Rise       ; MASTER_CLOCK    ;
;  O_T[0]          ; MASTER_CLOCK ; 6.346 ; 6.451 ; Rise       ; MASTER_CLOCK    ;
;  O_T[1]          ; MASTER_CLOCK ; 5.771 ; 5.740 ; Rise       ; MASTER_CLOCK    ;
;  O_T[2]          ; MASTER_CLOCK ; 5.249 ; 5.203 ; Rise       ; MASTER_CLOCK    ;
+------------------+--------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+--------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+--------------+-------+-------+------------+-----------------+
; O_AR[*]          ; MASTER_CLOCK ; 5.208 ; 5.181 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[0]         ; MASTER_CLOCK ; 5.486 ; 5.444 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[1]         ; MASTER_CLOCK ; 5.340 ; 5.325 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[2]         ; MASTER_CLOCK ; 5.756 ; 5.717 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[3]         ; MASTER_CLOCK ; 5.208 ; 5.181 ; Rise       ; MASTER_CLOCK    ;
; O_AR_LOAD        ; MASTER_CLOCK ; 6.319 ; 6.240 ; Rise       ; MASTER_CLOCK    ;
; O_D[*]           ; MASTER_CLOCK ; 5.506 ; 5.492 ; Rise       ; MASTER_CLOCK    ;
;  O_D[0]          ; MASTER_CLOCK ; 5.555 ; 5.492 ; Rise       ; MASTER_CLOCK    ;
;  O_D[1]          ; MASTER_CLOCK ; 5.506 ; 5.504 ; Rise       ; MASTER_CLOCK    ;
;  O_D[2]          ; MASTER_CLOCK ; 5.743 ; 5.722 ; Rise       ; MASTER_CLOCK    ;
;  O_D[3]          ; MASTER_CLOCK ; 5.575 ; 5.607 ; Rise       ; MASTER_CLOCK    ;
; O_DATA_MEM_WREN  ; MASTER_CLOCK ; 5.644 ; 5.558 ; Rise       ; MASTER_CLOCK    ;
; O_E              ; MASTER_CLOCK ; 5.674 ; 5.639 ; Rise       ; MASTER_CLOCK    ;
; O_F              ; MASTER_CLOCK ; 5.289 ; 5.234 ; Rise       ; MASTER_CLOCK    ;
; O_INP[*]         ; MASTER_CLOCK ; 5.191 ; 5.159 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[0]        ; MASTER_CLOCK ; 5.794 ; 5.723 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[1]        ; MASTER_CLOCK ; 5.654 ; 5.625 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[2]        ; MASTER_CLOCK ; 5.191 ; 5.159 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[3]        ; MASTER_CLOCK ; 5.572 ; 5.507 ; Rise       ; MASTER_CLOCK    ;
; O_IR[*]          ; MASTER_CLOCK ; 5.254 ; 5.241 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[0]         ; MASTER_CLOCK ; 5.689 ; 5.654 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[1]         ; MASTER_CLOCK ; 5.917 ; 5.920 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[2]         ; MASTER_CLOCK ; 6.426 ; 6.455 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[3]         ; MASTER_CLOCK ; 5.754 ; 5.676 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[4]         ; MASTER_CLOCK ; 5.254 ; 5.241 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[5]         ; MASTER_CLOCK ; 6.736 ; 6.816 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[6]         ; MASTER_CLOCK ; 5.585 ; 5.522 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[7]         ; MASTER_CLOCK ; 5.506 ; 5.504 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[8]         ; MASTER_CLOCK ; 5.491 ; 5.470 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[9]         ; MASTER_CLOCK ; 5.575 ; 5.607 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[10]        ; MASTER_CLOCK ; 5.618 ; 5.582 ; Rise       ; MASTER_CLOCK    ;
; O_IR_LOAD        ; MASTER_CLOCK ; 6.237 ; 6.148 ; Rise       ; MASTER_CLOCK    ;
; O_OUT[*]         ; MASTER_CLOCK ; 5.632 ; 5.597 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[0]        ; MASTER_CLOCK ; 5.675 ; 5.623 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[1]        ; MASTER_CLOCK ; 5.799 ; 5.792 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[2]        ; MASTER_CLOCK ; 5.632 ; 5.597 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[3]        ; MASTER_CLOCK ; 5.667 ; 5.631 ; Rise       ; MASTER_CLOCK    ;
; O_OUT_LOAD       ; MASTER_CLOCK ; 5.697 ; 5.672 ; Rise       ; MASTER_CLOCK    ;
; O_PC[*]          ; MASTER_CLOCK ; 5.224 ; 5.190 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[0]         ; MASTER_CLOCK ; 5.352 ; 5.344 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[1]         ; MASTER_CLOCK ; 5.491 ; 5.442 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[2]         ; MASTER_CLOCK ; 5.445 ; 5.404 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[3]         ; MASTER_CLOCK ; 5.224 ; 5.190 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[4]         ; MASTER_CLOCK ; 5.536 ; 5.501 ; Rise       ; MASTER_CLOCK    ;
; O_PC_COUNT       ; MASTER_CLOCK ; 5.689 ; 5.505 ; Rise       ; MASTER_CLOCK    ;
; O_PC_LOAD        ; MASTER_CLOCK ; 6.337 ; 6.283 ; Rise       ; MASTER_CLOCK    ;
; O_Q              ; MASTER_CLOCK ; 5.618 ; 5.582 ; Rise       ; MASTER_CLOCK    ;
; O_R0[*]          ; MASTER_CLOCK ; 5.407 ; 5.389 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[0]         ; MASTER_CLOCK ; 5.756 ; 5.696 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[1]         ; MASTER_CLOCK ; 5.468 ; 5.448 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[2]         ; MASTER_CLOCK ; 5.853 ; 5.889 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[3]         ; MASTER_CLOCK ; 5.407 ; 5.389 ; Rise       ; MASTER_CLOCK    ;
; O_R0_LOAD        ; MASTER_CLOCK ; 6.103 ; 5.990 ; Rise       ; MASTER_CLOCK    ;
; O_R1[*]          ; MASTER_CLOCK ; 4.969 ; 4.959 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[0]         ; MASTER_CLOCK ; 5.301 ; 5.254 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[1]         ; MASTER_CLOCK ; 5.392 ; 5.350 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[2]         ; MASTER_CLOCK ; 4.969 ; 4.959 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[3]         ; MASTER_CLOCK ; 5.292 ; 5.240 ; Rise       ; MASTER_CLOCK    ;
; O_R1_LOAD        ; MASTER_CLOCK ; 6.251 ; 6.176 ; Rise       ; MASTER_CLOCK    ;
; O_R2[*]          ; MASTER_CLOCK ; 5.016 ; 4.997 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[0]         ; MASTER_CLOCK ; 5.104 ; 5.082 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[1]         ; MASTER_CLOCK ; 5.016 ; 4.997 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[2]         ; MASTER_CLOCK ; 5.585 ; 5.543 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[3]         ; MASTER_CLOCK ; 5.145 ; 5.110 ; Rise       ; MASTER_CLOCK    ;
; O_R2_LOAD        ; MASTER_CLOCK ; 6.614 ; 6.537 ; Rise       ; MASTER_CLOCK    ;
; O_Rd[*]          ; MASTER_CLOCK ; 5.489 ; 5.449 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[0]         ; MASTER_CLOCK ; 5.918 ; 5.855 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[1]         ; MASTER_CLOCK ; 5.489 ; 5.449 ; Rise       ; MASTER_CLOCK    ;
; O_S              ; MASTER_CLOCK ; 6.249 ; 6.273 ; Rise       ; MASTER_CLOCK    ;
; O_S1[*]          ; MASTER_CLOCK ; 5.719 ; 5.632 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[0]         ; MASTER_CLOCK ; 6.426 ; 6.455 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[1]         ; MASTER_CLOCK ; 5.719 ; 5.632 ; Rise       ; MASTER_CLOCK    ;
; O_S2[*]          ; MASTER_CLOCK ; 5.689 ; 5.654 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[0]         ; MASTER_CLOCK ; 5.689 ; 5.654 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[1]         ; MASTER_CLOCK ; 6.097 ; 6.096 ; Rise       ; MASTER_CLOCK    ;
; O_SC_CLEAR       ; MASTER_CLOCK ; 6.156 ; 6.014 ; Rise       ; MASTER_CLOCK    ;
; O_SP_COUNT       ; MASTER_CLOCK ; 6.378 ; 6.372 ; Rise       ; MASTER_CLOCK    ;
; O_STACK_MEM_WREN ; MASTER_CLOCK ; 6.089 ; 5.994 ; Rise       ; MASTER_CLOCK    ;
; O_T[*]           ; MASTER_CLOCK ; 5.144 ; 5.098 ; Rise       ; MASTER_CLOCK    ;
;  O_T[0]          ; MASTER_CLOCK ; 6.249 ; 6.352 ; Rise       ; MASTER_CLOCK    ;
;  O_T[1]          ; MASTER_CLOCK ; 5.646 ; 5.614 ; Rise       ; MASTER_CLOCK    ;
;  O_T[2]          ; MASTER_CLOCK ; 5.144 ; 5.098 ; Rise       ; MASTER_CLOCK    ;
+------------------+--------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------+
; Fast 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; MASTER_CLOCK ; -2.117 ; -61.725       ;
; MEMORY_CLOCK ; -0.490 ; -7.743        ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; MEMORY_CLOCK ; 0.126 ; 0.000         ;
; MASTER_CLOCK ; 0.198 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; MASTER_CLOCK ; -3.000 ; -55.107                  ;
; MEMORY_CLOCK ; -3.000 ; -33.250                  ;
+--------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MASTER_CLOCK'                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -2.117 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 3.067      ;
; -2.116 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 3.066      ;
; -2.081 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 3.030      ;
; -2.080 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 3.029      ;
; -2.064 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 3.015      ;
; -2.047 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 3.000      ;
; -2.042 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.992      ;
; -2.041 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.991      ;
; -2.034 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.987      ;
; -2.027 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.979      ;
; -2.027 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.979      ;
; -2.022 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.972      ;
; -2.021 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.971      ;
; -2.018 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.969      ;
; -2.017 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.970      ;
; -2.017 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.970      ;
; -2.017 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.968      ;
; -2.014 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.966      ;
; -2.014 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.966      ;
; -2.012 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 2.961      ;
; -2.011 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 2.960      ;
; -2.002 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 2.951      ;
; -2.001 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 2.950      ;
; -1.985 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.937      ;
; -1.981 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.934      ;
; -1.981 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.932      ;
; -1.971 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.033     ; 2.925      ;
; -1.961 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.913      ;
; -1.961 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.913      ;
; -1.960 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 2.909      ;
; -1.958 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.908      ;
; -1.957 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.910      ;
; -1.957 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.907      ;
; -1.951 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.904      ;
; -1.951 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.904      ;
; -1.949 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.899      ;
; -1.948 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.898      ;
; -1.946 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.897      ;
; -1.940 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.033     ; 2.894      ;
; -1.936 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.888      ;
; -1.934 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.886      ;
; -1.933 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.883      ;
; -1.932 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.882      ;
; -1.919 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.872      ;
; -1.917 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.868      ;
; -1.917 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.870      ;
; -1.916 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.867      ;
; -1.913 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.864      ;
; -1.913 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.864      ;
; -1.901 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 2.850      ;
; -1.897 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.848      ;
; -1.897 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.848      ;
; -1.894 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.847      ;
; -1.891 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.843      ;
; -1.891 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.843      ;
; -1.890 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.136      ; 3.013      ;
; -1.890 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.136      ; 3.013      ;
; -1.890 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.842      ;
; -1.888 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.153      ; 3.028      ;
; -1.883 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.153      ; 3.023      ;
; -1.882 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.834      ;
; -1.877 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.829      ;
; -1.875 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.153      ; 3.015      ;
; -1.873 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.825      ;
; -1.871 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.822      ;
; -1.871 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.823      ;
; -1.870 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.821      ;
; -1.870 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.821      ;
; -1.866 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.154      ; 3.007      ;
; -1.862 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.813      ;
; -1.862 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.813      ;
; -1.859 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.810      ;
; -1.855 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 2.804      ;
; -1.853 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.803      ;
; -1.852 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.802      ;
; -1.842 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.793      ;
; -1.842 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 2.791      ;
; -1.841 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.792      ;
; -1.841 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.033     ; 2.795      ;
; -1.841 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.792      ;
; -1.840 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.791      ;
; -1.840 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.791      ;
; -1.827 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.136      ; 2.950      ;
; -1.827 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.033     ; 2.781      ;
; -1.826 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 2.775      ;
; -1.823 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.039     ; 2.771      ;
; -1.822 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.039     ; 2.770      ;
; -1.821 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.035     ; 2.773      ;
; -1.820 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.773      ;
; -1.820 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.153      ; 2.960      ;
; -1.818 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.771      ;
; -1.817 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 2.766      ;
; -1.817 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.768      ;
; -1.817 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.768      ;
; -1.816 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]            ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.038     ; 2.765      ;
; -1.815 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.766      ;
; -1.815 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.036     ; 2.766      ;
; -1.812 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.034     ; 2.765      ;
; -1.812 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]            ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; 0.154      ; 2.953      ;
; -1.807 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; MASTER_CLOCK ; MASTER_CLOCK ; 1.000        ; -0.037     ; 2.757      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MEMORY_CLOCK'                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.490 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.111      ; 1.590      ;
; -0.443 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.110      ; 1.542      ;
; -0.440 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.112      ; 1.541      ;
; -0.428 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.110      ; 1.527      ;
; -0.406 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.111      ; 1.506      ;
; -0.377 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.112      ; 1.478      ;
; -0.356 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.110      ; 1.455      ;
; -0.355 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.108      ; 1.452      ;
; -0.347 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.112      ; 1.448      ;
; -0.339 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.112      ; 1.440      ;
; -0.337 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.060     ; 1.232      ;
; -0.335 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.111      ; 1.435      ;
; -0.318 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.106      ; 1.413      ;
; -0.317 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.111      ; 1.417      ;
; -0.296 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.110      ; 1.395      ;
; -0.288 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.109      ; 1.386      ;
; -0.288 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.106      ; 1.383      ;
; -0.275 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.109      ; 1.373      ;
; -0.248 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.111      ; 1.348      ;
; -0.240 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.111      ; 1.340      ;
; -0.225 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.106      ; 1.320      ;
; -0.224 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.111      ; 1.324      ;
; -0.207 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.106      ; 1.302      ;
; -0.196 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.112      ; 1.297      ;
; -0.168 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.106      ; 1.263      ;
; -0.134 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.111      ; 1.234      ;
; -0.132 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.106      ; 1.227      ;
; -0.130 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.109      ; 1.228      ;
; -0.123 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.111      ; 1.223      ;
; -0.103 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.107      ; 1.199      ;
; -0.097 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.112      ; 1.198      ;
; -0.064 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]          ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.111      ; 1.164      ;
; -0.028 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.069     ; 0.948      ;
; -0.016 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.107      ; 1.112      ;
; 0.017  ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.112      ; 1.084      ;
; 0.041  ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.107      ; 1.055      ;
; 0.058  ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.107      ; 1.038      ;
; 0.075  ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.107      ; 1.021      ;
; 0.082  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.067     ; 0.840      ;
; 0.092  ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.107      ; 1.004      ;
; 0.094  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.067     ; 0.828      ;
; 0.114  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.067     ; 0.808      ;
; 0.130  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.069     ; 0.790      ;
; 0.137  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.067     ; 0.785      ;
; 0.185  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.067     ; 0.737      ;
; 0.254  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.069     ; 0.666      ;
; 0.262  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.069     ; 0.658      ;
; 0.275  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.069     ; 0.645      ;
; 0.292  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.091     ; 0.606      ;
; 0.308  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.091     ; 0.590      ;
; 0.316  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; -0.091     ; 0.582      ;
; 0.346  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.108      ; 0.751      ;
; 0.387  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.108      ; 0.710      ;
; 0.400  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.108      ; 0.697      ;
; 0.401  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.108      ; 0.696      ;
; 0.526  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 1.000        ; 0.107      ; 0.570      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MEMORY_CLOCK'                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.126 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.214      ; 0.484      ;
; 0.236 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.215      ; 0.595      ;
; 0.242 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.215      ; 0.601      ;
; 0.245 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.215      ; 0.604      ;
; 0.291 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                   ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.215      ; 0.650      ;
; 0.336 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.024      ; 0.504      ;
; 0.339 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.024      ; 0.507      ;
; 0.347 ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.024      ; 0.515      ;
; 0.354 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.045      ; 0.543      ;
; 0.356 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.045      ; 0.545      ;
; 0.364 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.045      ; 0.553      ;
; 0.414 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.046      ; 0.604      ;
; 0.475 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.045      ; 0.664      ;
; 0.481 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.046      ; 0.671      ;
; 0.503 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.046      ; 0.693      ;
; 0.511 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.046      ; 0.701      ;
; 0.516 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.213      ; 0.873      ;
; 0.524 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]                 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.046      ; 0.714      ;
; 0.570 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.214      ; 0.928      ;
; 0.587 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.218      ; 0.949      ;
; 0.588 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.213      ; 0.945      ;
; 0.605 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]                 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.045      ; 0.794      ;
; 0.608 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]          ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.217      ; 0.969      ;
; 0.612 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.214      ; 0.970      ;
; 0.646 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.218      ; 1.008      ;
; 0.652 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.216      ; 1.012      ;
; 0.656 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                                     ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.213      ; 1.013      ;
; 0.658 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.217      ; 1.019      ;
; 0.684 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.218      ; 1.046      ;
; 0.701 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.218      ; 1.063      ;
; 0.707 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.214      ; 1.065      ;
; 0.732 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.216      ; 1.092      ;
; 0.742 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.215      ; 1.101      ;
; 0.747 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.218      ; 1.109      ;
; 0.767 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.213      ; 1.124      ;
; 0.771 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.212      ; 1.127      ;
; 0.781 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.216      ; 1.141      ;
; 0.791 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.216      ; 1.151      ;
; 0.802 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.212      ; 1.158      ;
; 0.809 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.215      ; 1.168      ;
; 0.822 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.217      ; 1.183      ;
; 0.829 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.215      ; 1.188      ;
; 0.850 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.216      ; 1.210      ;
; 0.859 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.218      ; 1.221      ;
; 0.860 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.217      ; 1.221      ;
; 0.874 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                                     ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.212      ; 1.230      ;
; 0.881 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.213      ; 1.238      ;
; 0.893 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.216      ; 1.253      ;
; 0.897 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.218      ; 1.259      ;
; 0.928 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.216      ; 1.288      ;
; 0.932 ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.217      ; 1.293      ;
; 0.953 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.213      ; 1.310      ;
; 0.957 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                      ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.216      ; 1.317      ;
; 0.981 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]           ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.214      ; 1.339      ;
; 1.010 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                  ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ; MASTER_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.216      ; 1.370      ;
; 1.036 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ; MEMORY_CLOCK ; MEMORY_CLOCK ; 0.000        ; 0.025      ; 1.151      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MASTER_CLOCK'                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.198 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.325      ;
; 0.209 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.329      ;
; 0.291 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.411      ;
; 0.299 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.426      ;
; 0.301 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.428      ;
; 0.306 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.426      ;
; 0.311 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.438      ;
; 0.320 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.235      ; 0.641      ;
; 0.323 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.450      ;
; 0.331 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.035      ; 0.450      ;
; 0.332 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.035      ; 0.451      ;
; 0.333 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.035      ; 0.452      ;
; 0.348 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.235      ; 0.667      ;
; 0.353 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.235      ; 0.672      ;
; 0.354 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.235      ; 0.673      ;
; 0.374 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.494      ;
; 0.415 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.535      ;
; 0.448 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.575      ;
; 0.454 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.574      ;
; 0.459 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.586      ;
; 0.459 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.587      ;
; 0.462 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.589      ;
; 0.470 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.597      ;
; 0.472 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.600      ;
; 0.480 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.035      ; 0.599      ;
; 0.480 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.035      ; 0.599      ;
; 0.483 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.035      ; 0.602      ;
; 0.488 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.608      ;
; 0.523 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.650      ;
; 0.523 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.653      ;
; 0.536 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.663      ;
; 0.536 ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.656      ;
; 0.539 ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.043      ; 0.666      ;
; 0.552 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.037      ; 0.673      ;
; 0.561 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.235      ; 0.880      ;
; 0.622 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.233      ; 0.939      ;
; 0.625 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.105      ; 0.854      ;
; 0.658 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.037      ; 0.779      ;
; 0.670 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.087      ; 0.881      ;
; 0.674 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]         ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.231      ; 0.989      ;
; 0.703 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.233      ; 1.020      ;
; 0.703 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.233      ; 1.020      ;
; 0.703 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.233      ; 1.020      ;
; 0.703 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.233      ; 1.020      ;
; 0.706 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.232      ; 1.022      ;
; 0.721 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.087      ; 0.932      ;
; 0.728 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.232      ; 1.044      ;
; 0.733 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.233      ; 1.050      ;
; 0.739 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.233      ; 1.056      ;
; 0.742 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.087      ; 0.953      ;
; 0.747 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.091     ; 0.780      ;
; 0.748 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.093     ; 0.779      ;
; 0.750 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.093     ; 0.781      ;
; 0.757 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.877      ;
; 0.757 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.087      ; 0.968      ;
; 0.758 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.233      ; 1.075      ;
; 0.764 ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.236      ; 1.084      ;
; 0.769 ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                     ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.087      ; 0.980      ;
; 0.773 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.105      ; 1.002      ;
; 0.777 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.093     ; 0.808      ;
; 0.781 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.231      ; 1.096      ;
; 0.785 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]         ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.231      ; 1.100      ;
; 0.785 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.093     ; 0.816      ;
; 0.786 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.093     ; 0.817      ;
; 0.798 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.231      ; 1.113      ;
; 0.799 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.919      ;
; 0.801 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.091     ; 0.834      ;
; 0.807 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.213      ; 1.104      ;
; 0.812 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.213      ; 1.109      ;
; 0.819 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.091     ; 0.852      ;
; 0.823 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.234      ; 1.141      ;
; 0.823 ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]         ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.233      ; 1.140      ;
; 0.823 ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.236      ; 1.143      ;
; 0.823 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.093     ; 0.854      ;
; 0.833 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.035      ; 0.952      ;
; 0.840 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.094     ; 0.870      ;
; 0.847 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.233      ; 1.164      ;
; 0.848 ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.094     ; 0.878      ;
; 0.858 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.105      ; 1.087      ;
; 0.859 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.979      ;
; 0.859 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.979      ;
; 0.865 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.035      ; 0.984      ;
; 0.869 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.213      ; 1.166      ;
; 0.869 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.233      ; 1.186      ;
; 0.870 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.036      ; 0.990      ;
; 0.871 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.213      ; 1.168      ;
; 0.872 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.035      ; 0.991      ;
; 0.874 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.035      ; 0.993      ;
; 0.875 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.233      ; 1.192      ;
; 0.880 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.215      ; 1.179      ;
; 0.880 ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ; MEMORY_CLOCK ; MASTER_CLOCK ; 0.000        ; -0.091     ; 0.913      ;
; 0.881 ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.234      ; 1.199      ;
; 0.882 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.212      ; 1.178      ;
; 0.882 ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ; MASTER_CLOCK ; MASTER_CLOCK ; 0.000        ; 0.212      ; 1.178      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MASTER_CLOCK'                                                                                                                                                ;
+--------+--------------+----------------+-----------------+--------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+-----------------+--------------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; MASTER_CLOCK ; Rise       ; MASTER_CLOCK                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]       ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]       ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]       ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]        ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]        ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]        ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:OUTPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]        ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[0]        ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[1]        ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[2]        ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[3]        ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register5bit:PROGRAM_COUNTER|lpm_counter:LPM_COUNTER_component|cntr_5ii:auto_generated|counter_reg_bit[4]        ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; FLAG:inst31|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; FLAG:inst34|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                         ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                            ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                            ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; SC:inst5|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                            ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]         ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]         ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]         ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:REGISTER_2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register11bit:INSTRUCTION_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:ADDRESS_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]       ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:INPUT_REGISTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]         ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]          ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]          ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]          ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; register4bit:STACK_POINTER|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]          ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; MASTER_CLOCK ; Rise       ; ADDRESS_REGISTER|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                     ;
+--------+--------------+----------------+-----------------+--------------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MEMORY_CLOCK'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~input|o                                                                                                      ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; DATA_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; INS_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; STACK_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~inputclkctrl|inclk[0]                                                                                        ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~inputclkctrl|outclk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~input|i                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~input|i                                                                                                      ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[0]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[1]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[2]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|q_a[3]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[0]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[10]                         ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[1]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[2]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[3]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[4]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[5]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[6]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[7]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[8]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|q_a[9]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[0]                              ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[1]                              ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[2]                              ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[3]                              ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|q_a[4]                              ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; data_memory:DATA_MEM|altsyncram:altsyncram_component|altsyncram_g3m1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; instruction_memory:INS_MEM|altsyncram:altsyncram_component|altsyncram_lle1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_address_reg0     ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; stack_memory:STACK_MEM|altsyncram:altsyncram_component|altsyncram_cbf1:auto_generated|ram_block1a0~porta_we_reg           ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~inputclkctrl|inclk[0]                                                                                        ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~inputclkctrl|outclk                                                                                          ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; DATA_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                            ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; INS_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                             ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; STACK_MEM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; MEMORY_CLOCK ; Rise       ; MEMORY_CLOCK~input|o                                                                                                      ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+--------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+--------------+-------+-------+------------+-----------------+
; INP_DATA[*]  ; MASTER_CLOCK ; 1.097 ; 1.694 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[0] ; MASTER_CLOCK ; 0.866 ; 1.438 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[1] ; MASTER_CLOCK ; 1.097 ; 1.694 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[2] ; MASTER_CLOCK ; 1.042 ; 1.627 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[3] ; MASTER_CLOCK ; 0.228 ; 0.455 ; Rise       ; MASTER_CLOCK    ;
; INP_LOAD     ; MASTER_CLOCK ; 0.647 ; 0.854 ; Rise       ; MASTER_CLOCK    ;
+--------------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; INP_DATA[*]  ; MASTER_CLOCK ; -0.052 ; -0.285 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[0] ; MASTER_CLOCK ; -0.661 ; -1.226 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[1] ; MASTER_CLOCK ; -0.883 ; -1.471 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[2] ; MASTER_CLOCK ; -0.830 ; -1.407 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[3] ; MASTER_CLOCK ; -0.052 ; -0.285 ; Rise       ; MASTER_CLOCK    ;
; INP_LOAD     ; MASTER_CLOCK ; -0.502 ; -0.699 ; Rise       ; MASTER_CLOCK    ;
+--------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+--------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+--------------+-------+-------+------------+-----------------+
; O_AR[*]          ; MASTER_CLOCK ; 3.672 ; 3.746 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[0]         ; MASTER_CLOCK ; 3.487 ; 3.543 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[1]         ; MASTER_CLOCK ; 3.423 ; 3.469 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[2]         ; MASTER_CLOCK ; 3.672 ; 3.746 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[3]         ; MASTER_CLOCK ; 3.331 ; 3.403 ; Rise       ; MASTER_CLOCK    ;
; O_AR_LOAD        ; MASTER_CLOCK ; 4.327 ; 4.448 ; Rise       ; MASTER_CLOCK    ;
; O_D[*]           ; MASTER_CLOCK ; 3.714 ; 3.798 ; Rise       ; MASTER_CLOCK    ;
;  O_D[0]          ; MASTER_CLOCK ; 3.514 ; 3.600 ; Rise       ; MASTER_CLOCK    ;
;  O_D[1]          ; MASTER_CLOCK ; 3.568 ; 3.640 ; Rise       ; MASTER_CLOCK    ;
;  O_D[2]          ; MASTER_CLOCK ; 3.714 ; 3.798 ; Rise       ; MASTER_CLOCK    ;
;  O_D[3]          ; MASTER_CLOCK ; 3.639 ; 3.735 ; Rise       ; MASTER_CLOCK    ;
; O_DATA_MEM_WREN  ; MASTER_CLOCK ; 3.862 ; 3.815 ; Rise       ; MASTER_CLOCK    ;
; O_E              ; MASTER_CLOCK ; 3.668 ; 3.739 ; Rise       ; MASTER_CLOCK    ;
; O_F              ; MASTER_CLOCK ; 3.364 ; 3.429 ; Rise       ; MASTER_CLOCK    ;
; O_INP[*]         ; MASTER_CLOCK ; 3.681 ; 3.775 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[0]        ; MASTER_CLOCK ; 3.681 ; 3.775 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[1]        ; MASTER_CLOCK ; 3.641 ; 3.711 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[2]        ; MASTER_CLOCK ; 3.303 ; 3.354 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[3]        ; MASTER_CLOCK ; 3.529 ; 3.611 ; Rise       ; MASTER_CLOCK    ;
; O_IR[*]          ; MASTER_CLOCK ; 4.389 ; 4.570 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[0]         ; MASTER_CLOCK ; 3.625 ; 3.749 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[1]         ; MASTER_CLOCK ; 3.849 ; 3.962 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[2]         ; MASTER_CLOCK ; 4.135 ; 4.352 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[3]         ; MASTER_CLOCK ; 3.651 ; 3.736 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[4]         ; MASTER_CLOCK ; 3.369 ; 3.447 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[5]         ; MASTER_CLOCK ; 4.389 ; 4.570 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[6]         ; MASTER_CLOCK ; 3.544 ; 3.630 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[7]         ; MASTER_CLOCK ; 3.568 ; 3.640 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[8]         ; MASTER_CLOCK ; 3.538 ; 3.603 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[9]         ; MASTER_CLOCK ; 3.639 ; 3.735 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[10]        ; MASTER_CLOCK ; 3.603 ; 3.701 ; Rise       ; MASTER_CLOCK    ;
; O_IR_LOAD        ; MASTER_CLOCK ; 4.369 ; 4.352 ; Rise       ; MASTER_CLOCK    ;
; O_OUT[*]         ; MASTER_CLOCK ; 3.705 ; 3.803 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[0]        ; MASTER_CLOCK ; 3.604 ; 3.675 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[1]        ; MASTER_CLOCK ; 3.705 ; 3.803 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[2]        ; MASTER_CLOCK ; 3.590 ; 3.656 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[3]        ; MASTER_CLOCK ; 3.619 ; 3.688 ; Rise       ; MASTER_CLOCK    ;
; O_OUT_LOAD       ; MASTER_CLOCK ; 5.096 ; 5.234 ; Rise       ; MASTER_CLOCK    ;
; O_PC[*]          ; MASTER_CLOCK ; 3.531 ; 3.604 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[0]         ; MASTER_CLOCK ; 3.441 ; 3.489 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[1]         ; MASTER_CLOCK ; 3.497 ; 3.564 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[2]         ; MASTER_CLOCK ; 3.457 ; 3.521 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[3]         ; MASTER_CLOCK ; 3.333 ; 3.372 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[4]         ; MASTER_CLOCK ; 3.531 ; 3.604 ; Rise       ; MASTER_CLOCK    ;
; O_PC_COUNT       ; MASTER_CLOCK ; 3.697 ; 3.812 ; Rise       ; MASTER_CLOCK    ;
; O_PC_LOAD        ; MASTER_CLOCK ; 4.924 ; 5.024 ; Rise       ; MASTER_CLOCK    ;
; O_Q              ; MASTER_CLOCK ; 3.603 ; 3.701 ; Rise       ; MASTER_CLOCK    ;
; O_R0[*]          ; MASTER_CLOCK ; 3.770 ; 3.920 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[0]         ; MASTER_CLOCK ; 3.665 ; 3.759 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[1]         ; MASTER_CLOCK ; 3.508 ; 3.598 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[2]         ; MASTER_CLOCK ; 3.770 ; 3.920 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[3]         ; MASTER_CLOCK ; 3.502 ; 3.536 ; Rise       ; MASTER_CLOCK    ;
; O_R0_LOAD        ; MASTER_CLOCK ; 4.840 ; 4.965 ; Rise       ; MASTER_CLOCK    ;
; O_R1[*]          ; MASTER_CLOCK ; 3.471 ; 3.508 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[0]         ; MASTER_CLOCK ; 3.375 ; 3.444 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[1]         ; MASTER_CLOCK ; 3.471 ; 3.508 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[2]         ; MASTER_CLOCK ; 3.189 ; 3.238 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[3]         ; MASTER_CLOCK ; 3.372 ; 3.437 ; Rise       ; MASTER_CLOCK    ;
; O_R1_LOAD        ; MASTER_CLOCK ; 5.408 ; 5.600 ; Rise       ; MASTER_CLOCK    ;
; O_R2[*]          ; MASTER_CLOCK ; 3.573 ; 3.656 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[0]         ; MASTER_CLOCK ; 3.258 ; 3.303 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[1]         ; MASTER_CLOCK ; 3.217 ; 3.264 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[2]         ; MASTER_CLOCK ; 3.573 ; 3.656 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[3]         ; MASTER_CLOCK ; 3.280 ; 3.343 ; Rise       ; MASTER_CLOCK    ;
; O_R2_LOAD        ; MASTER_CLOCK ; 5.669 ; 5.889 ; Rise       ; MASTER_CLOCK    ;
; O_Rd[*]          ; MASTER_CLOCK ; 3.781 ; 3.897 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[0]         ; MASTER_CLOCK ; 3.781 ; 3.897 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[1]         ; MASTER_CLOCK ; 3.495 ; 3.576 ; Rise       ; MASTER_CLOCK    ;
; O_S              ; MASTER_CLOCK ; 5.013 ; 4.799 ; Rise       ; MASTER_CLOCK    ;
; O_S1[*]          ; MASTER_CLOCK ; 4.135 ; 4.352 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[0]         ; MASTER_CLOCK ; 4.135 ; 4.352 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[1]         ; MASTER_CLOCK ; 3.615 ; 3.702 ; Rise       ; MASTER_CLOCK    ;
; O_S2[*]          ; MASTER_CLOCK ; 3.954 ; 4.082 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[0]         ; MASTER_CLOCK ; 3.625 ; 3.749 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[1]         ; MASTER_CLOCK ; 3.954 ; 4.082 ; Rise       ; MASTER_CLOCK    ;
; O_SC_CLEAR       ; MASTER_CLOCK ; 4.992 ; 5.082 ; Rise       ; MASTER_CLOCK    ;
; O_SP_COUNT       ; MASTER_CLOCK ; 4.550 ; 4.596 ; Rise       ; MASTER_CLOCK    ;
; O_STACK_MEM_WREN ; MASTER_CLOCK ; 4.156 ; 4.249 ; Rise       ; MASTER_CLOCK    ;
; O_T[*]           ; MASTER_CLOCK ; 4.099 ; 4.255 ; Rise       ; MASTER_CLOCK    ;
;  O_T[0]          ; MASTER_CLOCK ; 4.099 ; 4.255 ; Rise       ; MASTER_CLOCK    ;
;  O_T[1]          ; MASTER_CLOCK ; 3.605 ; 3.691 ; Rise       ; MASTER_CLOCK    ;
;  O_T[2]          ; MASTER_CLOCK ; 3.272 ; 3.333 ; Rise       ; MASTER_CLOCK    ;
+------------------+--------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+--------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+--------------+-------+-------+------------+-----------------+
; O_AR[*]          ; MASTER_CLOCK ; 3.261 ; 3.329 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[0]         ; MASTER_CLOCK ; 3.411 ; 3.464 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[1]         ; MASTER_CLOCK ; 3.351 ; 3.395 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[2]         ; MASTER_CLOCK ; 3.589 ; 3.659 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[3]         ; MASTER_CLOCK ; 3.261 ; 3.329 ; Rise       ; MASTER_CLOCK    ;
; O_AR_LOAD        ; MASTER_CLOCK ; 3.892 ; 4.014 ; Rise       ; MASTER_CLOCK    ;
; O_D[*]           ; MASTER_CLOCK ; 3.437 ; 3.519 ; Rise       ; MASTER_CLOCK    ;
;  O_D[0]          ; MASTER_CLOCK ; 3.437 ; 3.519 ; Rise       ; MASTER_CLOCK    ;
;  O_D[1]          ; MASTER_CLOCK ; 3.495 ; 3.563 ; Rise       ; MASTER_CLOCK    ;
;  O_D[2]          ; MASTER_CLOCK ; 3.636 ; 3.716 ; Rise       ; MASTER_CLOCK    ;
;  O_D[3]          ; MASTER_CLOCK ; 3.564 ; 3.655 ; Rise       ; MASTER_CLOCK    ;
; O_DATA_MEM_WREN  ; MASTER_CLOCK ; 3.510 ; 3.517 ; Rise       ; MASTER_CLOCK    ;
; O_E              ; MASTER_CLOCK ; 3.592 ; 3.659 ; Rise       ; MASTER_CLOCK    ;
; O_F              ; MASTER_CLOCK ; 3.292 ; 3.355 ; Rise       ; MASTER_CLOCK    ;
; O_INP[*]         ; MASTER_CLOCK ; 3.235 ; 3.284 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[0]        ; MASTER_CLOCK ; 3.598 ; 3.688 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[1]        ; MASTER_CLOCK ; 3.565 ; 3.632 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[2]        ; MASTER_CLOCK ; 3.235 ; 3.284 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[3]        ; MASTER_CLOCK ; 3.449 ; 3.528 ; Rise       ; MASTER_CLOCK    ;
; O_IR[*]          ; MASTER_CLOCK ; 3.297 ; 3.371 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[0]         ; MASTER_CLOCK ; 3.545 ; 3.665 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[1]         ; MASTER_CLOCK ; 3.766 ; 3.874 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[2]         ; MASTER_CLOCK ; 4.033 ; 4.242 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[3]         ; MASTER_CLOCK ; 3.570 ; 3.652 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[4]         ; MASTER_CLOCK ; 3.297 ; 3.371 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[5]         ; MASTER_CLOCK ; 4.314 ; 4.491 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[6]         ; MASTER_CLOCK ; 3.467 ; 3.549 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[7]         ; MASTER_CLOCK ; 3.495 ; 3.563 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[8]         ; MASTER_CLOCK ; 3.466 ; 3.528 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[9]         ; MASTER_CLOCK ; 3.564 ; 3.655 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[10]        ; MASTER_CLOCK ; 3.522 ; 3.616 ; Rise       ; MASTER_CLOCK    ;
; O_IR_LOAD        ; MASTER_CLOCK ; 3.964 ; 3.970 ; Rise       ; MASTER_CLOCK    ;
; O_OUT[*]         ; MASTER_CLOCK ; 3.509 ; 3.572 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[0]        ; MASTER_CLOCK ; 3.524 ; 3.592 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[1]        ; MASTER_CLOCK ; 3.621 ; 3.714 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[2]        ; MASTER_CLOCK ; 3.509 ; 3.572 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[3]        ; MASTER_CLOCK ; 3.538 ; 3.604 ; Rise       ; MASTER_CLOCK    ;
; O_OUT_LOAD       ; MASTER_CLOCK ; 3.542 ; 3.626 ; Rise       ; MASTER_CLOCK    ;
; O_PC[*]          ; MASTER_CLOCK ; 3.264 ; 3.301 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[0]         ; MASTER_CLOCK ; 3.368 ; 3.414 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[1]         ; MASTER_CLOCK ; 3.421 ; 3.485 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[2]         ; MASTER_CLOCK ; 3.382 ; 3.442 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[3]         ; MASTER_CLOCK ; 3.264 ; 3.301 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[4]         ; MASTER_CLOCK ; 3.454 ; 3.523 ; Rise       ; MASTER_CLOCK    ;
; O_PC_COUNT       ; MASTER_CLOCK ; 3.534 ; 3.534 ; Rise       ; MASTER_CLOCK    ;
; O_PC_LOAD        ; MASTER_CLOCK ; 3.904 ; 4.042 ; Rise       ; MASTER_CLOCK    ;
; O_Q              ; MASTER_CLOCK ; 3.522 ; 3.616 ; Rise       ; MASTER_CLOCK    ;
; O_R0[*]          ; MASTER_CLOCK ; 3.431 ; 3.465 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[0]         ; MASTER_CLOCK ; 3.581 ; 3.671 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[1]         ; MASTER_CLOCK ; 3.431 ; 3.517 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[2]         ; MASTER_CLOCK ; 3.682 ; 3.826 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[3]         ; MASTER_CLOCK ; 3.433 ; 3.465 ; Rise       ; MASTER_CLOCK    ;
; O_R0_LOAD        ; MASTER_CLOCK ; 3.855 ; 3.806 ; Rise       ; MASTER_CLOCK    ;
; O_R1[*]          ; MASTER_CLOCK ; 3.125 ; 3.172 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[0]         ; MASTER_CLOCK ; 3.303 ; 3.369 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[1]         ; MASTER_CLOCK ; 3.401 ; 3.436 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[2]         ; MASTER_CLOCK ; 3.125 ; 3.172 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[3]         ; MASTER_CLOCK ; 3.300 ; 3.362 ; Rise       ; MASTER_CLOCK    ;
; O_R1_LOAD        ; MASTER_CLOCK ; 3.876 ; 3.985 ; Rise       ; MASTER_CLOCK    ;
; O_R2[*]          ; MASTER_CLOCK ; 3.152 ; 3.197 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[0]         ; MASTER_CLOCK ; 3.189 ; 3.233 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[1]         ; MASTER_CLOCK ; 3.152 ; 3.197 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[2]         ; MASTER_CLOCK ; 3.493 ; 3.572 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[3]         ; MASTER_CLOCK ; 3.212 ; 3.272 ; Rise       ; MASTER_CLOCK    ;
; O_R2_LOAD        ; MASTER_CLOCK ; 4.210 ; 4.230 ; Rise       ; MASTER_CLOCK    ;
; O_Rd[*]          ; MASTER_CLOCK ; 3.419 ; 3.497 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[0]         ; MASTER_CLOCK ; 3.693 ; 3.804 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[1]         ; MASTER_CLOCK ; 3.419 ; 3.497 ; Rise       ; MASTER_CLOCK    ;
; O_S              ; MASTER_CLOCK ; 3.997 ; 3.938 ; Rise       ; MASTER_CLOCK    ;
; O_S1[*]          ; MASTER_CLOCK ; 3.534 ; 3.617 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[0]         ; MASTER_CLOCK ; 4.033 ; 4.242 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[1]         ; MASTER_CLOCK ; 3.534 ; 3.617 ; Rise       ; MASTER_CLOCK    ;
; O_S2[*]          ; MASTER_CLOCK ; 3.545 ; 3.665 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[0]         ; MASTER_CLOCK ; 3.545 ; 3.665 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[1]         ; MASTER_CLOCK ; 3.865 ; 3.988 ; Rise       ; MASTER_CLOCK    ;
; O_SC_CLEAR       ; MASTER_CLOCK ; 3.794 ; 3.854 ; Rise       ; MASTER_CLOCK    ;
; O_SP_COUNT       ; MASTER_CLOCK ; 3.961 ; 4.114 ; Rise       ; MASTER_CLOCK    ;
; O_STACK_MEM_WREN ; MASTER_CLOCK ; 3.844 ; 3.851 ; Rise       ; MASTER_CLOCK    ;
; O_T[*]           ; MASTER_CLOCK ; 3.205 ; 3.263 ; Rise       ; MASTER_CLOCK    ;
;  O_T[0]          ; MASTER_CLOCK ; 4.036 ; 4.190 ; Rise       ; MASTER_CLOCK    ;
;  O_T[1]          ; MASTER_CLOCK ; 3.525 ; 3.607 ; Rise       ; MASTER_CLOCK    ;
;  O_T[2]          ; MASTER_CLOCK ; 3.205 ; 3.263 ; Rise       ; MASTER_CLOCK    ;
+------------------+--------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.547   ; 0.126 ; N/A      ; N/A     ; -3.000              ;
;  MASTER_CLOCK    ; -4.547   ; 0.198 ; N/A      ; N/A     ; -3.000              ;
;  MEMORY_CLOCK    ; -1.780   ; 0.126 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -182.677 ; 0.0   ; 0.0      ; 0.0     ; -113.698            ;
;  MASTER_CLOCK    ; -141.867 ; 0.000 ; N/A      ; N/A     ; -55.107             ;
;  MEMORY_CLOCK    ; -40.810  ; 0.000 ; N/A      ; N/A     ; -61.698             ;
+------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+--------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+--------------+-------+-------+------------+-----------------+
; INP_DATA[*]  ; MASTER_CLOCK ; 2.019 ; 2.414 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[0] ; MASTER_CLOCK ; 1.621 ; 2.023 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[1] ; MASTER_CLOCK ; 2.019 ; 2.414 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[2] ; MASTER_CLOCK ; 1.915 ; 2.307 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[3] ; MASTER_CLOCK ; 0.365 ; 0.455 ; Rise       ; MASTER_CLOCK    ;
; INP_LOAD     ; MASTER_CLOCK ; 1.108 ; 1.158 ; Rise       ; MASTER_CLOCK    ;
+--------------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; INP_DATA[*]  ; MASTER_CLOCK ; -0.052 ; -0.095 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[0] ; MASTER_CLOCK ; -0.661 ; -1.226 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[1] ; MASTER_CLOCK ; -0.883 ; -1.471 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[2] ; MASTER_CLOCK ; -0.830 ; -1.407 ; Rise       ; MASTER_CLOCK    ;
;  INP_DATA[3] ; MASTER_CLOCK ; -0.052 ; -0.095 ; Rise       ; MASTER_CLOCK    ;
; INP_LOAD     ; MASTER_CLOCK ; -0.502 ; -0.699 ; Rise       ; MASTER_CLOCK    ;
+--------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+--------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+--------------+-------+-------+------------+-----------------+
; O_AR[*]          ; MASTER_CLOCK ; 6.217 ; 6.208 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[0]         ; MASTER_CLOCK ; 5.908 ; 5.892 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[1]         ; MASTER_CLOCK ; 5.749 ; 5.763 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[2]         ; MASTER_CLOCK ; 6.217 ; 6.208 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[3]         ; MASTER_CLOCK ; 5.588 ; 5.579 ; Rise       ; MASTER_CLOCK    ;
; O_AR_LOAD        ; MASTER_CLOCK ; 7.416 ; 7.357 ; Rise       ; MASTER_CLOCK    ;
; O_D[*]           ; MASTER_CLOCK ; 6.156 ; 6.184 ; Rise       ; MASTER_CLOCK    ;
;  O_D[0]          ; MASTER_CLOCK ; 5.974 ; 5.954 ; Rise       ; MASTER_CLOCK    ;
;  O_D[1]          ; MASTER_CLOCK ; 5.906 ; 5.957 ; Rise       ; MASTER_CLOCK    ;
;  O_D[2]          ; MASTER_CLOCK ; 6.156 ; 6.184 ; Rise       ; MASTER_CLOCK    ;
;  O_D[3]          ; MASTER_CLOCK ; 5.984 ; 6.054 ; Rise       ; MASTER_CLOCK    ;
; O_DATA_MEM_WREN  ; MASTER_CLOCK ; 6.520 ; 6.393 ; Rise       ; MASTER_CLOCK    ;
; O_E              ; MASTER_CLOCK ; 6.087 ; 6.110 ; Rise       ; MASTER_CLOCK    ;
; O_F              ; MASTER_CLOCK ; 5.675 ; 5.651 ; Rise       ; MASTER_CLOCK    ;
; O_INP[*]         ; MASTER_CLOCK ; 6.254 ; 6.224 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[0]        ; MASTER_CLOCK ; 6.254 ; 6.224 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[1]        ; MASTER_CLOCK ; 6.061 ; 6.092 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[2]        ; MASTER_CLOCK ; 5.587 ; 5.569 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[3]        ; MASTER_CLOCK ; 6.001 ; 5.986 ; Rise       ; MASTER_CLOCK    ;
; O_IR[*]          ; MASTER_CLOCK ; 7.148 ; 7.276 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[0]         ; MASTER_CLOCK ; 6.108 ; 6.111 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[1]         ; MASTER_CLOCK ; 6.351 ; 6.410 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[2]         ; MASTER_CLOCK ; 6.970 ; 7.080 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[3]         ; MASTER_CLOCK ; 6.208 ; 6.167 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[4]         ; MASTER_CLOCK ; 5.641 ; 5.679 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[5]         ; MASTER_CLOCK ; 7.148 ; 7.276 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[6]         ; MASTER_CLOCK ; 6.004 ; 5.984 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[7]         ; MASTER_CLOCK ; 5.906 ; 5.957 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[8]         ; MASTER_CLOCK ; 5.873 ; 5.903 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[9]         ; MASTER_CLOCK ; 5.984 ; 6.054 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[10]        ; MASTER_CLOCK ; 6.054 ; 6.062 ; Rise       ; MASTER_CLOCK    ;
; O_IR_LOAD        ; MASTER_CLOCK ; 7.284 ; 7.232 ; Rise       ; MASTER_CLOCK    ;
; O_OUT[*]         ; MASTER_CLOCK ; 6.269 ; 6.316 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[0]        ; MASTER_CLOCK ; 6.124 ; 6.090 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[1]        ; MASTER_CLOCK ; 6.269 ; 6.316 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[2]        ; MASTER_CLOCK ; 6.076 ; 6.064 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[3]        ; MASTER_CLOCK ; 6.114 ; 6.102 ; Rise       ; MASTER_CLOCK    ;
; O_OUT_LOAD       ; MASTER_CLOCK ; 8.805 ; 8.752 ; Rise       ; MASTER_CLOCK    ;
; O_PC[*]          ; MASTER_CLOCK ; 5.973 ; 5.966 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[0]         ; MASTER_CLOCK ; 5.766 ; 5.784 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[1]         ; MASTER_CLOCK ; 5.919 ; 5.908 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[2]         ; MASTER_CLOCK ; 5.865 ; 5.857 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[3]         ; MASTER_CLOCK ; 5.623 ; 5.614 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[4]         ; MASTER_CLOCK ; 5.973 ; 5.966 ; Rise       ; MASTER_CLOCK    ;
; O_PC_COUNT       ; MASTER_CLOCK ; 6.295 ; 6.319 ; Rise       ; MASTER_CLOCK    ;
; O_PC_LOAD        ; MASTER_CLOCK ; 8.496 ; 8.446 ; Rise       ; MASTER_CLOCK    ;
; O_Q              ; MASTER_CLOCK ; 6.054 ; 6.062 ; Rise       ; MASTER_CLOCK    ;
; O_R0[*]          ; MASTER_CLOCK ; 6.328 ; 6.422 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[0]         ; MASTER_CLOCK ; 6.202 ; 6.208 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[1]         ; MASTER_CLOCK ; 5.894 ; 5.917 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[2]         ; MASTER_CLOCK ; 6.328 ; 6.422 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[3]         ; MASTER_CLOCK ; 5.776 ; 5.814 ; Rise       ; MASTER_CLOCK    ;
; O_R0_LOAD        ; MASTER_CLOCK ; 8.340 ; 8.291 ; Rise       ; MASTER_CLOCK    ;
; O_R1[*]          ; MASTER_CLOCK ; 5.768 ; 5.773 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[0]         ; MASTER_CLOCK ; 5.704 ; 5.703 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[1]         ; MASTER_CLOCK ; 5.768 ; 5.773 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[2]         ; MASTER_CLOCK ; 5.326 ; 5.349 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[3]         ; MASTER_CLOCK ; 5.682 ; 5.689 ; Rise       ; MASTER_CLOCK    ;
; O_R1_LOAD        ; MASTER_CLOCK ; 9.351 ; 9.304 ; Rise       ; MASTER_CLOCK    ;
; O_R2[*]          ; MASTER_CLOCK ; 6.013 ; 6.016 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[0]         ; MASTER_CLOCK ; 5.478 ; 5.498 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[1]         ; MASTER_CLOCK ; 5.377 ; 5.393 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[2]         ; MASTER_CLOCK ; 6.013 ; 6.016 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[3]         ; MASTER_CLOCK ; 5.519 ; 5.505 ; Rise       ; MASTER_CLOCK    ;
; O_R2_LOAD        ; MASTER_CLOCK ; 9.661 ; 9.709 ; Rise       ; MASTER_CLOCK    ;
; O_Rd[*]          ; MASTER_CLOCK ; 6.385 ; 6.386 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[0]         ; MASTER_CLOCK ; 6.385 ; 6.386 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[1]         ; MASTER_CLOCK ; 5.901 ; 5.909 ; Rise       ; MASTER_CLOCK    ;
; O_S              ; MASTER_CLOCK ; 8.267 ; 8.183 ; Rise       ; MASTER_CLOCK    ;
; O_S1[*]          ; MASTER_CLOCK ; 6.970 ; 7.080 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[0]         ; MASTER_CLOCK ; 6.970 ; 7.080 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[1]         ; MASTER_CLOCK ; 6.171 ; 6.125 ; Rise       ; MASTER_CLOCK    ;
; O_S2[*]          ; MASTER_CLOCK ; 6.565 ; 6.620 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[0]         ; MASTER_CLOCK ; 6.108 ; 6.111 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[1]         ; MASTER_CLOCK ; 6.565 ; 6.620 ; Rise       ; MASTER_CLOCK    ;
; O_SC_CLEAR       ; MASTER_CLOCK ; 8.570 ; 8.523 ; Rise       ; MASTER_CLOCK    ;
; O_SP_COUNT       ; MASTER_CLOCK ; 7.774 ; 7.676 ; Rise       ; MASTER_CLOCK    ;
; O_STACK_MEM_WREN ; MASTER_CLOCK ; 6.947 ; 6.973 ; Rise       ; MASTER_CLOCK    ;
; O_T[*]           ; MASTER_CLOCK ; 6.606 ; 6.722 ; Rise       ; MASTER_CLOCK    ;
;  O_T[0]          ; MASTER_CLOCK ; 6.606 ; 6.722 ; Rise       ; MASTER_CLOCK    ;
;  O_T[1]          ; MASTER_CLOCK ; 6.090 ; 6.096 ; Rise       ; MASTER_CLOCK    ;
;  O_T[2]          ; MASTER_CLOCK ; 5.519 ; 5.497 ; Rise       ; MASTER_CLOCK    ;
+------------------+--------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+--------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+--------------+-------+-------+------------+-----------------+
; O_AR[*]          ; MASTER_CLOCK ; 3.261 ; 3.329 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[0]         ; MASTER_CLOCK ; 3.411 ; 3.464 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[1]         ; MASTER_CLOCK ; 3.351 ; 3.395 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[2]         ; MASTER_CLOCK ; 3.589 ; 3.659 ; Rise       ; MASTER_CLOCK    ;
;  O_AR[3]         ; MASTER_CLOCK ; 3.261 ; 3.329 ; Rise       ; MASTER_CLOCK    ;
; O_AR_LOAD        ; MASTER_CLOCK ; 3.892 ; 4.014 ; Rise       ; MASTER_CLOCK    ;
; O_D[*]           ; MASTER_CLOCK ; 3.437 ; 3.519 ; Rise       ; MASTER_CLOCK    ;
;  O_D[0]          ; MASTER_CLOCK ; 3.437 ; 3.519 ; Rise       ; MASTER_CLOCK    ;
;  O_D[1]          ; MASTER_CLOCK ; 3.495 ; 3.563 ; Rise       ; MASTER_CLOCK    ;
;  O_D[2]          ; MASTER_CLOCK ; 3.636 ; 3.716 ; Rise       ; MASTER_CLOCK    ;
;  O_D[3]          ; MASTER_CLOCK ; 3.564 ; 3.655 ; Rise       ; MASTER_CLOCK    ;
; O_DATA_MEM_WREN  ; MASTER_CLOCK ; 3.510 ; 3.517 ; Rise       ; MASTER_CLOCK    ;
; O_E              ; MASTER_CLOCK ; 3.592 ; 3.659 ; Rise       ; MASTER_CLOCK    ;
; O_F              ; MASTER_CLOCK ; 3.292 ; 3.355 ; Rise       ; MASTER_CLOCK    ;
; O_INP[*]         ; MASTER_CLOCK ; 3.235 ; 3.284 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[0]        ; MASTER_CLOCK ; 3.598 ; 3.688 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[1]        ; MASTER_CLOCK ; 3.565 ; 3.632 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[2]        ; MASTER_CLOCK ; 3.235 ; 3.284 ; Rise       ; MASTER_CLOCK    ;
;  O_INP[3]        ; MASTER_CLOCK ; 3.449 ; 3.528 ; Rise       ; MASTER_CLOCK    ;
; O_IR[*]          ; MASTER_CLOCK ; 3.297 ; 3.371 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[0]         ; MASTER_CLOCK ; 3.545 ; 3.665 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[1]         ; MASTER_CLOCK ; 3.766 ; 3.874 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[2]         ; MASTER_CLOCK ; 4.033 ; 4.242 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[3]         ; MASTER_CLOCK ; 3.570 ; 3.652 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[4]         ; MASTER_CLOCK ; 3.297 ; 3.371 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[5]         ; MASTER_CLOCK ; 4.314 ; 4.491 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[6]         ; MASTER_CLOCK ; 3.467 ; 3.549 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[7]         ; MASTER_CLOCK ; 3.495 ; 3.563 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[8]         ; MASTER_CLOCK ; 3.466 ; 3.528 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[9]         ; MASTER_CLOCK ; 3.564 ; 3.655 ; Rise       ; MASTER_CLOCK    ;
;  O_IR[10]        ; MASTER_CLOCK ; 3.522 ; 3.616 ; Rise       ; MASTER_CLOCK    ;
; O_IR_LOAD        ; MASTER_CLOCK ; 3.964 ; 3.970 ; Rise       ; MASTER_CLOCK    ;
; O_OUT[*]         ; MASTER_CLOCK ; 3.509 ; 3.572 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[0]        ; MASTER_CLOCK ; 3.524 ; 3.592 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[1]        ; MASTER_CLOCK ; 3.621 ; 3.714 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[2]        ; MASTER_CLOCK ; 3.509 ; 3.572 ; Rise       ; MASTER_CLOCK    ;
;  O_OUT[3]        ; MASTER_CLOCK ; 3.538 ; 3.604 ; Rise       ; MASTER_CLOCK    ;
; O_OUT_LOAD       ; MASTER_CLOCK ; 3.542 ; 3.626 ; Rise       ; MASTER_CLOCK    ;
; O_PC[*]          ; MASTER_CLOCK ; 3.264 ; 3.301 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[0]         ; MASTER_CLOCK ; 3.368 ; 3.414 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[1]         ; MASTER_CLOCK ; 3.421 ; 3.485 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[2]         ; MASTER_CLOCK ; 3.382 ; 3.442 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[3]         ; MASTER_CLOCK ; 3.264 ; 3.301 ; Rise       ; MASTER_CLOCK    ;
;  O_PC[4]         ; MASTER_CLOCK ; 3.454 ; 3.523 ; Rise       ; MASTER_CLOCK    ;
; O_PC_COUNT       ; MASTER_CLOCK ; 3.534 ; 3.534 ; Rise       ; MASTER_CLOCK    ;
; O_PC_LOAD        ; MASTER_CLOCK ; 3.904 ; 4.042 ; Rise       ; MASTER_CLOCK    ;
; O_Q              ; MASTER_CLOCK ; 3.522 ; 3.616 ; Rise       ; MASTER_CLOCK    ;
; O_R0[*]          ; MASTER_CLOCK ; 3.431 ; 3.465 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[0]         ; MASTER_CLOCK ; 3.581 ; 3.671 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[1]         ; MASTER_CLOCK ; 3.431 ; 3.517 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[2]         ; MASTER_CLOCK ; 3.682 ; 3.826 ; Rise       ; MASTER_CLOCK    ;
;  O_R0[3]         ; MASTER_CLOCK ; 3.433 ; 3.465 ; Rise       ; MASTER_CLOCK    ;
; O_R0_LOAD        ; MASTER_CLOCK ; 3.855 ; 3.806 ; Rise       ; MASTER_CLOCK    ;
; O_R1[*]          ; MASTER_CLOCK ; 3.125 ; 3.172 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[0]         ; MASTER_CLOCK ; 3.303 ; 3.369 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[1]         ; MASTER_CLOCK ; 3.401 ; 3.436 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[2]         ; MASTER_CLOCK ; 3.125 ; 3.172 ; Rise       ; MASTER_CLOCK    ;
;  O_R1[3]         ; MASTER_CLOCK ; 3.300 ; 3.362 ; Rise       ; MASTER_CLOCK    ;
; O_R1_LOAD        ; MASTER_CLOCK ; 3.876 ; 3.985 ; Rise       ; MASTER_CLOCK    ;
; O_R2[*]          ; MASTER_CLOCK ; 3.152 ; 3.197 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[0]         ; MASTER_CLOCK ; 3.189 ; 3.233 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[1]         ; MASTER_CLOCK ; 3.152 ; 3.197 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[2]         ; MASTER_CLOCK ; 3.493 ; 3.572 ; Rise       ; MASTER_CLOCK    ;
;  O_R2[3]         ; MASTER_CLOCK ; 3.212 ; 3.272 ; Rise       ; MASTER_CLOCK    ;
; O_R2_LOAD        ; MASTER_CLOCK ; 4.210 ; 4.230 ; Rise       ; MASTER_CLOCK    ;
; O_Rd[*]          ; MASTER_CLOCK ; 3.419 ; 3.497 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[0]         ; MASTER_CLOCK ; 3.693 ; 3.804 ; Rise       ; MASTER_CLOCK    ;
;  O_Rd[1]         ; MASTER_CLOCK ; 3.419 ; 3.497 ; Rise       ; MASTER_CLOCK    ;
; O_S              ; MASTER_CLOCK ; 3.997 ; 3.938 ; Rise       ; MASTER_CLOCK    ;
; O_S1[*]          ; MASTER_CLOCK ; 3.534 ; 3.617 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[0]         ; MASTER_CLOCK ; 4.033 ; 4.242 ; Rise       ; MASTER_CLOCK    ;
;  O_S1[1]         ; MASTER_CLOCK ; 3.534 ; 3.617 ; Rise       ; MASTER_CLOCK    ;
; O_S2[*]          ; MASTER_CLOCK ; 3.545 ; 3.665 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[0]         ; MASTER_CLOCK ; 3.545 ; 3.665 ; Rise       ; MASTER_CLOCK    ;
;  O_S2[1]         ; MASTER_CLOCK ; 3.865 ; 3.988 ; Rise       ; MASTER_CLOCK    ;
; O_SC_CLEAR       ; MASTER_CLOCK ; 3.794 ; 3.854 ; Rise       ; MASTER_CLOCK    ;
; O_SP_COUNT       ; MASTER_CLOCK ; 3.961 ; 4.114 ; Rise       ; MASTER_CLOCK    ;
; O_STACK_MEM_WREN ; MASTER_CLOCK ; 3.844 ; 3.851 ; Rise       ; MASTER_CLOCK    ;
; O_T[*]           ; MASTER_CLOCK ; 3.205 ; 3.263 ; Rise       ; MASTER_CLOCK    ;
;  O_T[0]          ; MASTER_CLOCK ; 4.036 ; 4.190 ; Rise       ; MASTER_CLOCK    ;
;  O_T[1]          ; MASTER_CLOCK ; 3.525 ; 3.607 ; Rise       ; MASTER_CLOCK    ;
;  O_T[2]          ; MASTER_CLOCK ; 3.205 ; 3.263 ; Rise       ; MASTER_CLOCK    ;
+------------------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; O_IR_LOAD        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_PC_COUNT       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_PC_LOAD        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_AR_LOAD        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_SP_COUNT       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DATA_MEM_WREN  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_STACK_MEM_WREN ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R0_LOAD        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R1_LOAD        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R2_LOAD        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_Q              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_SC_CLEAR       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_S              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_F              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_E              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_OUT_LOAD       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_AR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_AR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_AR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_AR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_INP[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_INP[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_INP[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_INP[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_IR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_IR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_IR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_IR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_IR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_IR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_IR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_IR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_IR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_IR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_IR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_OUT[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_OUT[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_OUT[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_OUT[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_PC[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_PC[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_PC[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_PC[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_PC[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_R2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_Rd[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_Rd[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_S1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_S1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_S2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_S2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_T[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_T[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_T[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; MASTER_CLOCK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INP_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INP_LOAD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INP_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INP_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INP_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MEMORY_CLOCK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; O_IR_LOAD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_PC_COUNT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_PC_LOAD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_AR_LOAD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_SP_COUNT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA_MEM_WREN  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_STACK_MEM_WREN ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_R0_LOAD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_R1_LOAD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_R2_LOAD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_Q              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_SC_CLEAR       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_S              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_F              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_E              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_OUT_LOAD       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_AR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_AR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_AR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_AR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_INP[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_INP[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_INP[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_INP[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; O_IR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; O_OUT[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_OUT[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_OUT[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_OUT[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_PC[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_PC[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_PC[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_PC[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_PC[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_R0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_R0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_R0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_R0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_R1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_R1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_R1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_R1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_R2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_R2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_R2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_R2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_Rd[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_Rd[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_S1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_S1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_S2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; O_S2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; O_T[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_T[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; O_T[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; O_IR_LOAD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_PC_COUNT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_PC_LOAD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_AR_LOAD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_SP_COUNT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA_MEM_WREN  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_STACK_MEM_WREN ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_R0_LOAD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_R1_LOAD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_R2_LOAD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_Q              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_SC_CLEAR       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_S              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_F              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_E              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_OUT_LOAD       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_AR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_AR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_AR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_AR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_INP[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_INP[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_INP[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_INP[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_IR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_IR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_IR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; O_IR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_IR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_IR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; O_OUT[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_OUT[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_OUT[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_OUT[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_PC[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_PC[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_PC[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_PC[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_PC[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_R0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_R0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_R0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_R0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_R1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_R1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_R1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_R1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_R2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_R2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_R2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_R2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_Rd[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_Rd[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_S1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_S1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_S2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; O_S2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; O_T[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_T[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; O_T[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; MASTER_CLOCK ; MASTER_CLOCK ; 3493     ; 0        ; 0        ; 0        ;
; MEMORY_CLOCK ; MASTER_CLOCK ; 32       ; 0        ; 0        ; 0        ;
; MASTER_CLOCK ; MEMORY_CLOCK ; 68       ; 0        ; 0        ; 0        ;
; MEMORY_CLOCK ; MEMORY_CLOCK ; 20       ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; MASTER_CLOCK ; MASTER_CLOCK ; 3493     ; 0        ; 0        ; 0        ;
; MEMORY_CLOCK ; MASTER_CLOCK ; 32       ; 0        ; 0        ; 0        ;
; MASTER_CLOCK ; MEMORY_CLOCK ; 68       ; 0        ; 0        ; 0        ;
; MEMORY_CLOCK ; MEMORY_CLOCK ; 20       ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 69    ; 69   ;
; Unconstrained Output Port Paths ; 158   ; 158  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File MUX_DATA4_SEL3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE MUX_DATA4_SEL3.qip
Warning (125092): Tcl Script File BUS_DECODER.qip not found
    Info (125063): set_global_assignment -name QIP_FILE BUS_DECODER.qip
Warning (125092): Tcl Script File CONTROL_DECODER.qip not found
    Info (125063): set_global_assignment -name QIP_FILE CONTROL_DECODER.qip
Warning (125092): Tcl Script File CONTROL_DECODE.qip not found
    Info (125063): set_global_assignment -name QIP_FILE CONTROL_DECODE.qip
Warning (125092): Tcl Script File T_DECODER.qip not found
    Info (125063): set_global_assignment -name QIP_FILE T_DECODER.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 29 21:15:29 2023
Info: Command: quartus_sta 2020510034_Yusuf_group19_ALU -c 2020510034_Yusuf_group19_ALU
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: '2020510034_Yusuf_group19_ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name MASTER_CLOCK MASTER_CLOCK
    Info (332105): create_clock -period 1.000 -name MEMORY_CLOCK MEMORY_CLOCK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.547
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.547      -141.867 MASTER_CLOCK 
    Info (332119):    -1.780       -40.810 MEMORY_CLOCK 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.278         0.000 MEMORY_CLOCK 
    Info (332119):     0.377         0.000 MASTER_CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -61.698 MEMORY_CLOCK 
    Info (332119):    -3.000       -52.000 MASTER_CLOCK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.000      -123.370 MASTER_CLOCK 
    Info (332119):    -1.505       -34.225 MEMORY_CLOCK 
Info (332146): Worst-case hold slack is 0.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.277         0.000 MEMORY_CLOCK 
    Info (332119):     0.335         0.000 MASTER_CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -61.698 MEMORY_CLOCK 
    Info (332119):    -3.000       -52.000 MASTER_CLOCK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.117       -61.725 MASTER_CLOCK 
    Info (332119):    -0.490        -7.743 MEMORY_CLOCK 
Info (332146): Worst-case hold slack is 0.126
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.126         0.000 MEMORY_CLOCK 
    Info (332119):     0.198         0.000 MASTER_CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -55.107 MASTER_CLOCK 
    Info (332119):    -3.000       -33.250 MEMORY_CLOCK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4587 megabytes
    Info: Processing ended: Mon May 29 21:15:31 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


