langName "Verilog"
viewName "module"
libDirs ""
libName ""
libFiles ""
extDirs ".v"
