;; This buffer is for text that is not saved, and for Lisp evaluation.
;; To create a file, visit it with C-x C-f and enter text in its buffer.

#create the zynq MPSoC
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0
#configure the Zynq
set_property -dict [list CONFIG.PSU__ENET0__GRP_MDIO__ENABLE {1} CONFIG.PSU__ENET0__PERIPHERAL__ENABLE {1} CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 10 .. 11} CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} CONFIG.PSU__SD0__PERIPHERAL__ENABLE {1} CONFIG.PSU__SD0__SLOT_TYPE {eMMC} CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 46 .. 51} CONFIG.PSU__SD1__SLOT_TYPE {SD 2.0} CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} CONFIG.PSU__DDRC__CWL {12} CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} CONFIG.PSU__DDRC__ECC {Enabled} CONFIG.PSU__DDRC__ROW_ADDR_COUNT {15} CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2400T} CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 38 .. 39} CONFIG.PSU__USE__M_AXI_GP0 {1} CONFIG.PSU__USE__M_AXI_GP1 {1} CONFIG.PSU_MIO_12_PULLUPDOWN {disable} CONFIG.PSU_MIO_13_PULLUPDOWN {disable} CONFIG.PSU_MIO_14_PULLUPDOWN {disable} CONFIG.PSU_MIO_15_PULLUPDOWN {disable} CONFIG.PSU_MIO_16_PULLUPDOWN {disable} CONFIG.PSU_MIO_17_PULLUPDOWN {disable} CONFIG.PSU_MIO_18_PULLUPDOWN {disable} CONFIG.PSU_MIO_19_PULLUPDOWN {disable} CONFIG.PSU_MIO_20_PULLUPDOWN {disable} CONFIG.PSU_MIO_21_PULLUPDOWN {disable} CONFIG.PSU_MIO_22_PULLUPDOWN {disable} CONFIG.PSU_MIO_23_PULLUPDOWN {disable} CONFIG.PSU_MIO_26_PULLUPDOWN {disable} CONFIG.PSU_MIO_27_PULLUPDOWN {disable} CONFIG.PSU_MIO_28_PULLUPDOWN {disable} CONFIG.PSU_MIO_29_PULLUPDOWN {disable} CONFIG.PSU_MIO_30_PULLUPDOWN {disable} CONFIG.PSU_MIO_31_PULLUPDOWN {disable} CONFIG.PSU_MIO_32_PULLUPDOWN {disable} CONFIG.PSU_MIO_33_PULLUPDOWN {disable} CONFIG.PSU_MIO_34_PULLUPDOWN {disable} CONFIG.PSU_MIO_35_PULLUPDOWN {disable} CONFIG.PSU_MIO_36_PULLUPDOWN {disable} CONFIG.PSU_MIO_37_PULLUPDOWN {disable} CONFIG.PSU_MIO_38_PULLUPDOWN {disable} CONFIG.PSU_MIO_39_PULLUPDOWN {disable} CONFIG.PSU_MIO_46_PULLUPDOWN {disable} CONFIG.PSU_MIO_47_PULLUPDOWN {disable} CONFIG.PSU_MIO_48_PULLUPDOWN {disable} CONFIG.PSU_MIO_49_PULLUPDOWN {disable} CONFIG.PSU_MIO_50_PULLUPDOWN {disable} CONFIG.PSU_MIO_51_PULLUPDOWN {disable} CONFIG.PSU_MIO_64_PULLUPDOWN {disable} CONFIG.PSU_MIO_65_PULLUPDOWN {disable} CONFIG.PSU_MIO_66_PULLUPDOWN {disable} CONFIG.PSU_MIO_67_PULLUPDOWN {disable} CONFIG.PSU_MIO_68_PULLUPDOWN {disable} CONFIG.PSU_MIO_69_PULLUPDOWN {disable} CONFIG.PSU_MIO_70_PULLUPDOWN {disable} CONFIG.PSU_MIO_71_PULLUPDOWN {disable} CONFIG.PSU_MIO_72_PULLUPDOWN {disable} CONFIG.PSU_MIO_73_PULLUPDOWN {disable} CONFIG.PSU_MIO_74_PULLUPDOWN {disable} CONFIG.PSU_MIO_75_PULLUPDOWN {disable} CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS33} CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS33} CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS33} CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS33} CONFIG.PSU__SATA__PERIPHERAL__ENABLE {0} CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1200}] [get_bd_cells zynq_ultra_ps_e_0]
