
---------- Begin Simulation Statistics ----------
final_tick                               1303049034000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109466                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702208                       # Number of bytes of host memory used
host_op_rate                                   109786                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13123.68                       # Real time elapsed on the host
host_tick_rate                               99289945                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436597218                       # Number of instructions simulated
sim_ops                                    1440800975                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.303049                       # Number of seconds simulated
sim_ticks                                1303049034000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.149212                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178532390                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           204858295                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13376756                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        276442360                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22922550                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24313376                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1390826                       # Number of indirect misses.
system.cpu0.branchPred.lookups              350882727                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194262                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100280                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8754801                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545629                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36270998                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309745                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       86804713                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316549796                       # Number of instructions committed
system.cpu0.commit.committedOps            1318653368                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2403770816                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548577                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.306914                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1766384151     73.48%     73.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    372382892     15.49%     88.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     98041186      4.08%     93.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     91519028      3.81%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23164300      0.96%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7379184      0.31%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4493623      0.19%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4135454      0.17%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36270998      1.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2403770816                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143379                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273921554                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171117                       # Number of loads committed
system.cpu0.commit.membars                    4203729                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203735      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742062535     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271389     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184042     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318653368                       # Class of committed instruction
system.cpu0.commit.refs                     558455459                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316549796                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318653368                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.973402                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.973402                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            461657376                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4679301                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177527882                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1425510749                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               970007021                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                973330246                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8769164                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12564288                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6629675                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  350882727                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                255097600                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1456130294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3402044                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1447352461                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          171                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26782292                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135055                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         950871696                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         201454940                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.557085                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2420393482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.598852                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887091                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1400477920     57.86%     57.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               756689132     31.26%     89.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               133989166      5.54%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               108106504      4.47%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13707521      0.57%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3111148      0.13%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  104898      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203322      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3871      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2420393482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      177688964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8879926                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               338482983                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.534248                       # Inst execution rate
system.cpu0.iew.exec_refs                   597051307                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 162996344                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              369017315                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            434751082                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106227                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2217884                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           166367525                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1405397685                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            434054963                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9651328                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1388019618                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1592157                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10875807                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8769164                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14945006                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       191790                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        22223506                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32965                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13785                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5147270                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     29579965                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     13083183                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13785                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       767360                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8112566                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                587996634                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1376491554                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897617                       # average fanout of values written-back
system.cpu0.iew.wb_producers                527795551                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.529811                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1376632597                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1704690458                       # number of integer regfile reads
system.cpu0.int_regfile_writes              885710060                       # number of integer regfile writes
system.cpu0.ipc                              0.506739                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506739                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205630      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            778337597     55.69%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834211      0.85%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100449      0.15%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           438679247     31.39%     88.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          162513763     11.63%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1397670947                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3368165                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002410                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 665708     19.76%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2253676     66.91%     86.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               448779     13.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1396833430                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5219358495                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1376491504                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1492154929                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1399087534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1397670947                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310151                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       86744313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           255057                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           406                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30647179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2420393482                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.577456                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.814563                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1404370167     58.02%     58.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          721827384     29.82%     87.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          231490097      9.56%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           46344876      1.91%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11884073      0.49%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1806522      0.07%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1748682      0.07%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             605701      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             315980      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2420393482                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.537963                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19279689                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2522861                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           434751082                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          166367525                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1896                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2598082446                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8019305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              399341832                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845196949                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14827142                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               981829846                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              19787929                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19014                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1740157470                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1415084484                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          915002260                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                966449160                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28172879                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8769164                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             63849209                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                69805306                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1740157426                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        154271                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5869                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33198289                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5821                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3772933732                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2827577998                       # The number of ROB writes
system.cpu0.timesIdled                       31086708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.018600                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20930465                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23251267                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2811937                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30964880                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1075126                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1095884                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           20758                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35667464                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48488                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1999118                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115795                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4189040                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18160203                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120047422                       # Number of instructions committed
system.cpu1.commit.committedOps             122147607                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    473282686                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.258086                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.026436                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    423983621     89.58%     89.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24387365      5.15%     94.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8867080      1.87%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7040130      1.49%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1585223      0.33%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       734689      0.16%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2089731      0.44%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       405807      0.09%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4189040      0.89%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    473282686                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797505                       # Number of function calls committed.
system.cpu1.commit.int_insts                116585025                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173058                       # Number of loads committed
system.cpu1.commit.membars                    4200131                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200131      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76655719     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273058     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018555      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122147607                       # Class of committed instruction
system.cpu1.commit.refs                      41291625                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120047422                       # Number of Instructions Simulated
system.cpu1.committedOps                    122147607                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.975935                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.975935                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            377216147                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               864109                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20025115                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146969004                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26963016                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65426917                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2000916                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2067712                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5304889                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35667464                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23548391                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    448656934                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               195110                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     151991126                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5627470                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074727                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25441203                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22005591                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.318439                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         476911885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.323103                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.754227                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               379395334     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61914221     12.98%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19365867      4.06%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12645432      2.65%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2510929      0.53%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1015946      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63300      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     712      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           476911885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         388836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2120156                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30790632                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.282196                       # Inst execution rate
system.cpu1.iew.exec_refs                    45953924                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11515840                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              313034981                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35196648                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100630                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1708106                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11900739                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140259463                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34438084                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1979336                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134692397                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1945716                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6571871                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2000916                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10821621                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       103804                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1063128                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29075                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2368                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14688                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5023590                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       782172                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2368                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       542824                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1577332                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77849749                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133171460                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838134                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65248526                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.279010                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133242326                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170728909                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89862318                       # number of integer regfile writes
system.cpu1.ipc                              0.251513                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251513                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200234      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85942767     62.88%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37047794     27.11%     93.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9480791      6.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136671733                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2932130                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021454                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 700382     23.89%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1813686     61.86%     85.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               418060     14.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135403615                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         753438260                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133171448                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        158373158                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133958616                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136671733                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300847                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18111855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           250805                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           156                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7436371                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    476911885                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.286576                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.782280                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          394792979     82.78%     82.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51018575     10.70%     93.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18818007      3.95%     97.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5906534      1.24%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3883531      0.81%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             925197      0.19%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             998552      0.21%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             401959      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             166551      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      476911885                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.286343                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13545984                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1347760                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35196648                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11900739                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       477300721                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2128792605                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              339013293                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81677489                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14252256                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30583483                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4459894                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                31838                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182951094                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144246875                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97388306                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65936384                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20125413                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2000916                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39348389                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15710817                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182951082                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29420                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               605                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28382682                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           601                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   609401248                       # The number of ROB reads
system.cpu1.rob.rob_writes                  284253524                       # The number of ROB writes
system.cpu1.timesIdled                          16870                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5086063                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                27863                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5486059                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14383429                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9687922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19311891                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       482608                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        66032                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     70338177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6525069                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    140753872                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6591101                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6480477                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3847926                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5775916                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              328                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3206831                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3206827                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6480477                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           152                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28999195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28999195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    866254720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               866254720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9688049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9688049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9688049                       # Request fanout histogram
system.membus.respLayer1.occupancy        51077718509                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         37301778058                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       801931000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   781874748.103956                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       342000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1748714500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1299039379000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4009655000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    218451762                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       218451762                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    218451762                       # number of overall hits
system.cpu0.icache.overall_hits::total      218451762                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36645838                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36645838                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36645838                       # number of overall misses
system.cpu0.icache.overall_misses::total     36645838                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 496889844496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 496889844496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 496889844496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 496889844496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    255097600                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    255097600                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    255097600                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    255097600                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.143654                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.143654                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.143654                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.143654                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13559.243603                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13559.243603                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13559.243603                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13559.243603                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2017                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          170                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.549020                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           85                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34677119                       # number of writebacks
system.cpu0.icache.writebacks::total         34677119                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1968685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1968685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1968685                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1968685                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34677153                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34677153                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34677153                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34677153                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 443388633497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 443388633497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 443388633497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 443388633497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.135937                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.135937                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.135937                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.135937                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12786.189036                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12786.189036                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12786.189036                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12786.189036                       # average overall mshr miss latency
system.cpu0.icache.replacements              34677119                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    218451762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      218451762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36645838                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36645838                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 496889844496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 496889844496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    255097600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    255097600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.143654                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.143654                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13559.243603                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13559.243603                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1968685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1968685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34677153                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34677153                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 443388633497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 443388633497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.135937                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.135937                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12786.189036                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12786.189036                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          253128686                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34677119                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.299588                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        544872351                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       544872351                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500736294                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500736294                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500736294                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500736294                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56552724                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56552724                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56552724                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56552724                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1741969743256                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1741969743256                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1741969743256                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1741969743256                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    557289018                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    557289018                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    557289018                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    557289018                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101478                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101478                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101478                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101478                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30802.578904                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30802.578904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30802.578904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30802.578904                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12547774                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       398895                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           249673                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4994                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.256832                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.874850                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32723666                       # number of writebacks
system.cpu0.dcache.writebacks::total         32723666                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24740449                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24740449                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24740449                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24740449                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31812275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31812275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31812275                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31812275                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 645053059527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 645053059527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 645053059527                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 645053059527                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057084                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20276.860411                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20276.860411                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20276.860411                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20276.860411                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32723666                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    360344616                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      360344616                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     45764207                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     45764207                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1135878182000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1135878182000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    406108823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    406108823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.112690                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.112690                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24820.230841                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24820.230841                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17781017                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17781017                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27983190                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27983190                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 489262660000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 489262660000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17484.163171                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17484.163171                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140391678                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140391678                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10788517                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10788517                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 606091561256                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 606091561256                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180195                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180195                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.071362                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.071362                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56179.321148                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56179.321148                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6959432                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6959432                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3829085                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3829085                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 155790399527                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 155790399527                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40686.064563                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40686.064563                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2180                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2180                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1765                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1765                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10353500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10353500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5866.005666                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5866.005666                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1748                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1748                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1222000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1222000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004309                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004309                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 71882.352941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71882.352941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       709000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       709000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038531                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038531                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4758.389262                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4758.389262                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       560000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       560000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038531                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038531                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3758.389262                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3758.389262                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188056                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188056                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912224                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912224                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92636799500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92636799500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434334                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434334                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101550.495821                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101550.495821                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912224                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912224                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91724575500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91724575500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434334                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434334                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100550.495821                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100550.495821                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999396                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          534652299                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32724267                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.338099                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999396                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1151518519                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1151518519                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34337869                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28994233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25867                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              817066                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64175035                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34337869                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28994233                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25867                       # number of overall hits
system.l2.overall_hits::.cpu1.data             817066                       # number of overall hits
system.l2.overall_hits::total                64175035                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            339283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3729001                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2741                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2129478                       # number of demand (read+write) misses
system.l2.demand_misses::total                6200503                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           339283                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3729001                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2741                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2129478                       # number of overall misses
system.l2.overall_misses::total               6200503                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  28790715500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 358560326999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    246384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 224709919999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     612307346498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  28790715500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 358560326999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    246384000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 224709919999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    612307346498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34677152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32723234                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28608                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2946544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             70375538                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34677152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32723234                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28608                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2946544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            70375538                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009784                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.113956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.095812                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.722704                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088106                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009784                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.113956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.095812                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.722704                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088106                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84857.524544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96154.526909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89888.361912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105523.475706                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98751.237843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84857.524544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96154.526909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89888.361912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105523.475706                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98751.237843                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2561                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        20                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     128.050000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2987325                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3847926                       # number of writebacks
system.l2.writebacks::total                   3847926                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         189369                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          97866                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              287283                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        189369                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         97866                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             287283                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       339277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3539632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2031612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5913220                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       339277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3539632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2031612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3785033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9698253                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  25397766001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 308439678499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    217242000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 194892853999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 528947540499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  25397766001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 308439678499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    217242000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 194892853999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 332511274691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 861458815190                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.108169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.094344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.689490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084024                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.108169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.094344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.689490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137807                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74858.496158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87138.911192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80489.811041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95930.154970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89451.693071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74858.496158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87138.911192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80489.811041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95930.154970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87848.976400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88826.185004                       # average overall mshr miss latency
system.l2.replacements                       16193247                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8003603                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8003603                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8003603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8003603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61931073                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61931073                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61931073                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61931073                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3785033                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3785033                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 332511274691                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 332511274691                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87848.976400                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87848.976400                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.642857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.786885                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         3000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         1875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       602500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       352000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       954500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.642857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.786885                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19555.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19885.416667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       199500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       278000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19950                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2722930                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           263381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2986311                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2018009                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1427572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3445581                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 204329588000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 153244628500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  357574216500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4740939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1690953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6431892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.425656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.844241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.535703                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101253.060814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107346.339449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103777.626038                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       161022                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        82127                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           243149                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1856987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1345445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3202432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 172367647500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 131162287500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 303529935000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.391692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.795673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92821.138489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97486.175578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94781.071073                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34337869                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25867                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34363736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       339283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2741                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           342024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  28790715500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    246384000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  29037099500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34677152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28608                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34705760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.095812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009855                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84857.524544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89888.361912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84897.841964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       339277                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2699                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       341976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  25397766001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    217242000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  25615008001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.094344                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74858.496158                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80489.811041                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74902.940560                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26271303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       553685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26824988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1710992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       701906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2412898                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 154230738999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71465291499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 225696030498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27982295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1255591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29237886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.061146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.559024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90141.122226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101816.043030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93537.327520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        28347                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15739                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        44086                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1682645                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       686167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2368812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 136072030999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  63730566499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 199802597498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.060132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.546489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80867.937681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92879.089929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84347.173815                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                62                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          135                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           68                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             203                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1895000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1335000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3230000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          171                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           94                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           265                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.789474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.723404                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.766038                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14037.037037                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19632.352941                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15911.330049                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           32                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          103                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          152                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2012000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       969999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2981999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.602339                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.521277                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.573585                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19533.980583                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19795.897959                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19618.414474                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999928                       # Cycle average of tags in use
system.l2.tags.total_refs                   143740351                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16193360                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.876499                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.081827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.299499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.362781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.751548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.479362                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.470029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.051555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.161918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.027368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.288740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1138677856                       # Number of tag accesses
system.l2.tags.data_accesses               1138677856                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      21713664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     226700352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        172736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130141760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    241258944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          619987456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     21713664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       172736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21886400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    246267264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       246267264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         339276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3542193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2033465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3769671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9687304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3847926                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3847926                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16663735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        173976839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           132563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         99874799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    185149551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             475797487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16663735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       132563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16796298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188993090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188993090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188993090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16663735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       173976839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          132563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        99874799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    185149551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            664790578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3724343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    339275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3408220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2018250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3769378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005776268750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229139                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229139                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20234133                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3505499                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9687304                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3847926                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9687304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3847926                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 149482                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                123583                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            501733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            512592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            505385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            561659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1022326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1048149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            599830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            512267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            504874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            708972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           502639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           503144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           500154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           505230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           501838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           547030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            244975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           231942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232976                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 319467420150                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47689110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            498301582650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33494.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52244.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5948987                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1730550                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9687304                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3847926                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3656963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1911113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  933980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  789984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  695298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  405552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  308879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  261737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  189048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  121995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  89215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  70906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  47759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  26243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 227169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 246182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 250021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 258407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5582589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.039736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.276311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.490914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4012127     71.87%     71.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       692980     12.41%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       283501      5.08%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       232575      4.17%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        70647      1.27%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37224      0.67%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24902      0.45%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22557      0.40%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       206076      3.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5582589                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.624407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.502094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.081909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229134    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229139                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203690     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2435      1.06%     89.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16020      6.99%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5009      2.19%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1484      0.65%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              376      0.16%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              101      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229139                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              610420608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9566848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238356416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               619987456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            246267264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       468.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    475.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1303049017500                       # Total gap between requests
system.mem_ctrls.avgGap                      96270.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     21713600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    218126080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       172736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    129168000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    241240192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238356416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16663686.042071076110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 167396678.335590541363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 132562.931626408768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 99127505.281585589051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 185135160.462426602840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182922061.856959998608                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       339276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3542193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2033465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3769671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3847926                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  11400547421                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 163008703555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    104156509                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110562362007                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 213225813158                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31202983503856                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33602.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46019.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38590.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54371.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56563.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8109039.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18830486220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10008614220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30515510340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9757667700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102861233280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     298417107450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     249072212640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       719462831850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.137957                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 644158530924                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43511520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 615378983076                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21029306340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11177311035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37584538740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9683277480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102861233280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     449790777390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     121599648480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       753726092745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.432640                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 310690525800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43511520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 948846988200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12230441637.931034                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   61715251448.609764                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        44000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 508727840500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   239000611500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1064048422500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23516436                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23516436                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23516436                       # number of overall hits
system.cpu1.icache.overall_hits::total       23516436                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        31955                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         31955                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        31955                       # number of overall misses
system.cpu1.icache.overall_misses::total        31955                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    652509000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    652509000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    652509000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    652509000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23548391                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23548391                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23548391                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23548391                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001357                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001357                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001357                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001357                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20419.621343                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20419.621343                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20419.621343                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20419.621343                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28576                       # number of writebacks
system.cpu1.icache.writebacks::total            28576                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3347                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3347                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3347                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3347                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28608                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28608                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28608                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28608                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    577330000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    577330000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    577330000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    577330000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001215                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001215                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001215                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001215                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20180.718680                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20180.718680                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20180.718680                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20180.718680                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28576                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23516436                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23516436                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        31955                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        31955                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    652509000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    652509000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23548391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23548391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001357                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001357                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20419.621343                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20419.621343                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3347                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3347                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28608                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28608                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    577330000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    577330000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20180.718680                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20180.718680                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.609202                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22878046                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28576                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           800.603513                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        350396500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.609202                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.987788                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.987788                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47125390                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47125390                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32496649                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32496649                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32496649                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32496649                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9479257                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9479257                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9479257                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9479257                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 783799384805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 783799384805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 783799384805                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 783799384805                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41975906                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41975906                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41975906                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41975906                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225826                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225826                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225826                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225826                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82685.740539                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82685.740539                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82685.740539                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82685.740539                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7043992                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       338219                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           116039                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4393                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.703660                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.990439                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2946474                       # number of writebacks
system.cpu1.dcache.writebacks::total          2946474                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7305095                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7305095                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7305095                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7305095                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2174162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2174162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2174162                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2174162                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 164686597060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 164686597060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 164686597060                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 164686597060                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051795                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051795                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051795                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051795                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75747.160083                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75747.160083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75747.160083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75747.160083                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2946474                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27345736                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27345736                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5612060                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5612060                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 397529578000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 397529578000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32957796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32957796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.170280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.170280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70834.876676                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70834.876676                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4356141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4356141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1255919                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1255919                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  80440869500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  80440869500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038107                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038107                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64049.408839                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64049.408839                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5150913                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5150913                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3867197                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3867197                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 386269806805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 386269806805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018110                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018110                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.428826                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.428826                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99883.664268                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99883.664268                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2948954                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2948954                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       918243                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       918243                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  84245727560                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  84245727560                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101822                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101822                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91746.659174                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91746.659174                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7158500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7158500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.348643                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.348643                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42865.269461                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42865.269461                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3318500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3318500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096033                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096033                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72141.304348                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72141.304348                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       735000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       735000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.254386                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.254386                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6336.206897                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6336.206897                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       623000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       623000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.252193                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252193                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5417.391304                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5417.391304                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        82500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        82500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        79500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        79500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773277                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773277                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76393168500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76393168500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368227                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368227                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98791.466059                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98791.466059                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773277                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773277                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75619891500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75619891500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368227                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368227                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97791.466059                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97791.466059                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.925387                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36769764                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2947333                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.475606                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        350408000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.925387                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.935168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91101047                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91101047                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1303049034000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63944487                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11851529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62372232                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12345321                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6495392                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            602                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6432668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6432668                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34705760                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29238728                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          265                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104031422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     98171773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        85792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8840751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             211129738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4438673280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4188601600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3659776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377153152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9008087808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22690787                       # Total snoops (count)
system.tol2bus.snoopTraffic                 246371008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         93066670                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076731                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.270377                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               86030703     92.44%     92.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6930880      7.45%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 105038      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     49      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           93066670                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       140752776489                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49110833157                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52079124448                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4422665805                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          42951421                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2400616750500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153164                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747616                       # Number of bytes of host memory used
host_op_rate                                   154060                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16045.88                       # Real time elapsed on the host
host_tick_rate                               68401829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457656737                       # Number of instructions simulated
sim_ops                                    2472023860                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.097568                       # Number of seconds simulated
sim_ticks                                1097567716500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.445434                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              172197044                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190387770                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19649177                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        232942277                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17277929                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17626624                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          348695                       # Number of indirect misses.
system.cpu0.branchPred.lookups              318093639                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       271048                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25037                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18834406                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131775068                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18076756                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11636128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      500560528                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534777232                       # Number of instructions committed
system.cpu0.commit.committedOps             540570893                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2107037416                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.256555                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.989163                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1871717429     88.83%     88.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    122520338      5.81%     94.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46721772      2.22%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28514062      1.35%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9353057      0.44%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5917731      0.28%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2064003      0.10%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2152268      0.10%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18076756      0.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2107037416                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14723637                       # Number of function calls committed.
system.cpu0.commit.int_insts                512496770                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124581510                       # Number of loads committed
system.cpu0.commit.membars                    8696832                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8697667      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396952182     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124606075     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10208945      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540570893                       # Class of committed instruction
system.cpu0.commit.refs                     134815558                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534777232                       # Number of Instructions Simulated
system.cpu0.committedOps                    540570893                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.099834                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.099834                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1403800184                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               820456                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           145936529                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1121603470                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178398892                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                566584110                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18835690                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               644379                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16926391                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  318093639                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                192573587                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1953364658                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3041186                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1294618616                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         7442                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39301726                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.145083                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         211521828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189474973                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.590477                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2184545267                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.601873                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.974009                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1355187228     62.04%     62.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               489780133     22.42%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               271989062     12.45%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32134284      1.47%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8410730      0.39%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17454735      0.80%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3405603      0.16%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6160962      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22530      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2184545267                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2178                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1386                       # number of floating regfile writes
system.cpu0.idleCycles                        7952818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19975153                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               206910099                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.405462                       # Inst execution rate
system.cpu0.iew.exec_refs                   223679845                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12007138                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              224395909                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            238775423                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5840821                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11994025                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16523820                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1039474115                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            211672707                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17908558                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            888973915                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1819145                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             78131060                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18835690                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             80767327                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2019120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          168367                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          531                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1173                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11319                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    114193913                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6289772                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1173                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      8996516                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10978637                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                648806987                       # num instructions consuming a value
system.cpu0.iew.wb_count                    860961502                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756606                       # average fanout of values written-back
system.cpu0.iew.wb_producers                490891469                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.392685                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     863439568                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1153149999                       # number of integer regfile reads
system.cpu0.int_regfile_writes              652622048                       # number of integer regfile writes
system.cpu0.ipc                              0.243912                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.243912                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8698484      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            668147943     73.68%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32346      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82818      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 81      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                875      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                50      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           217883049     24.03%     98.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12035537      1.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            545      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             906882472                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2335                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4630                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2272                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2679                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2869556                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003164                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1280789     44.63%     44.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    127      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     44.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1553038     54.12%     98.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                35498      1.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             901051209                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4002820937                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    860959230                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1538375689                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1019277494                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                906882472                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20196621                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      498903225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1645799                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8560493                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    230794991                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2184545267                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.415136                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.908549                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1663087641     76.13%     76.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          279626006     12.80%     88.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163041576      7.46%     96.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42615079      1.95%     98.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17794522      0.81%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11072481      0.51%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5157784      0.24%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1360544      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             789634      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2184545267                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.413630                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11685266                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1688821                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           238775423                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16523820                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3095                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2192498085                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2638609                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              396571877                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            400177077                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8794963                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               193623310                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              80160219                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2049670                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1431131189                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1081510281                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          813631202                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                563078000                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6329049                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18835690                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            102402213                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               413454130                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2402                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1431128787                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     910034177                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6232803                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55076680                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6234252                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3130087739                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2160375848                       # The number of ROB writes
system.cpu0.timesIdled                         334016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  398                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.768092                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              154296448                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           169989744                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16383778                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        194793498                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14412793                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14457294                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           44501                       # Number of indirect misses.
system.cpu1.branchPred.lookups              270115310                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       257123                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2363                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15556209                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119508947                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19728066                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8742575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      415498968                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486282287                       # Number of instructions committed
system.cpu1.commit.committedOps             490651992                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1573703388                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.311782                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.122847                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1370453773     87.08%     87.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    104503007      6.64%     93.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38594509      2.45%     96.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     24152629      1.53%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8335926      0.53%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4401406      0.28%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1411686      0.09%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2122386      0.13%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19728066      1.25%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1573703388                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12273842                       # Number of function calls committed.
system.cpu1.commit.int_insts                464802190                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113641493                       # Number of loads committed
system.cpu1.commit.membars                    6555281                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6555281      1.34%      1.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362355886     73.85%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113643856     23.16%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8096793      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        490651992                       # Class of committed instruction
system.cpu1.commit.refs                     121740649                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486282287                       # Number of Instructions Simulated
system.cpu1.committedOps                    490651992                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.368627                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.368627                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            948392531                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               833213                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133906518                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             977388154                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148470392                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                511042632                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15556617                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               567456                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             14089948                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  270115310                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                164239896                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1448143123                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2781203                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1107866295                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32768372                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.164895                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         173024811                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         168709241                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.676310                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1637552120                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.685124                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.976076                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               915568489     55.91%     55.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               424938131     25.95%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               249523891     15.24%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22618252      1.38%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5088484      0.31%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                13241328      0.81%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2494273      0.15%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4074668      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4604      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1637552120                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         551523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16545374                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               184892008                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.484859                       # Inst execution rate
system.cpu1.iew.exec_refs                   198847760                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9524080                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              137031220                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            208968756                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3918999                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12226450                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12740348                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          904606917                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            189323680                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15356022                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            794249610                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1444316                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             81131321                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15556617                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             83017285                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1895633                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           16597                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     95327263                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4641192                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           316                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6958757                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9586617                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                569602565                       # num instructions consuming a value
system.cpu1.iew.wb_count                    768552899                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.770351                       # average fanout of values written-back
system.cpu1.iew.wb_producers                438794020                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.469172                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     770846306                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1030623276                       # number of integer regfile reads
system.cpu1.int_regfile_writes              583162009                       # number of integer regfile writes
system.cpu1.ipc                              0.296857                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.296857                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6555596      0.81%      0.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            598819849     73.96%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 116      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           194684131     24.05%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9545844      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             809605632                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3416340                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004220                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1906299     55.80%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     55.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1510003     44.20%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   38      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             806466376                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3262002404                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    768552899                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1318561952                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 890672734                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                809605632                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           13934183                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      413954925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1822680                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5191608                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    174669375                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1637552120                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.494400                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.980753                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1176719002     71.86%     71.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          242969103     14.84%     86.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148052381      9.04%     95.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           36835886      2.25%     97.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15156380      0.93%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10451834      0.64%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5190914      0.32%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1419025      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             757595      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1637552120                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.494233                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9650783                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1570008                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           208968756                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12740348                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    315                       # number of misc regfile reads
system.cpu1.numCycles                      1638103643                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   556795309                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              320270141                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            364813468                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5839377                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               161923718                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              72523175                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1705424                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1244731058                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             942824998                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          711218516                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                507386139                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6244019                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15556617                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             90840960                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               346405048                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1244731058                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     541574545                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4241219                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 45584350                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4243981                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2460124709                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1876556307                       # The number of ROB writes
system.cpu1.timesIdled                           5137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12463877                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                78969                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13387304                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              90618476                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     37128692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      73828202                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1079463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       415011                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31312655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25286663                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62627185                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25701674                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           36879146                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5130281                       # Transaction distribution
system.membus.trans_dist::WritebackClean          118                       # Transaction distribution
system.membus.trans_dist::CleanEvict         31573723                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7812                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1992                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235071                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235039                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      36879146                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            59                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    110942387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              110942387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2703653376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2703653376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1795                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          37124080                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                37124080    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            37124080                       # Request fanout histogram
system.membus.respLayer1.occupancy       198359780745                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        102411551854                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                138                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           69                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19120855.072464                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15941175.988316                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           69    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     44147500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             69                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1096248377500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1319339000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    192111948                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       192111948                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    192111948                       # number of overall hits
system.cpu0.icache.overall_hits::total      192111948                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       461639                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        461639                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       461639                       # number of overall misses
system.cpu0.icache.overall_misses::total       461639                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10340271999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10340271999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10340271999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10340271999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    192573587                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    192573587                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    192573587                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    192573587                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002397                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002397                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002397                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002397                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22399.043406                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22399.043406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22399.043406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22399.043406                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5543                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               78                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.064103                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       417023                       # number of writebacks
system.cpu0.icache.writebacks::total           417023                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44617                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44617                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44617                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44617                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       417022                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       417022                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       417022                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       417022                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9141535999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9141535999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9141535999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9141535999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002166                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002166                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21920.992175                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21920.992175                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21920.992175                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21920.992175                       # average overall mshr miss latency
system.cpu0.icache.replacements                417023                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    192111948                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      192111948                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       461639                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       461639                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10340271999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10340271999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    192573587                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    192573587                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002397                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002397                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22399.043406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22399.043406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44617                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44617                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       417022                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       417022                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9141535999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9141535999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002166                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002166                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21920.992175                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21920.992175                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          192529198                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           417055                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           461.639827                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        385564197                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       385564197                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    170693645                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       170693645                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    170693645                       # number of overall hits
system.cpu0.dcache.overall_hits::total      170693645                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35619191                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35619191                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35619191                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35619191                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2767565882957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2767565882957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2767565882957                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2767565882957                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    206312836                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    206312836                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    206312836                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    206312836                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.172647                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.172647                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.172647                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.172647                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77698.729400                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77698.729400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77698.729400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77698.729400                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    161790924                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       334940                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2391022                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5135                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.666012                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.226874                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17760840                       # number of writebacks
system.cpu0.dcache.writebacks::total         17760840                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17859311                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17859311                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17859311                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17859311                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17759880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17759880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17759880                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17759880                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1601895175841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1601895175841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1601895175841                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1601895175841                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086082                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90197.409883                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90197.409883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90197.409883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90197.409883                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17760836                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165839645                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165839645                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33177206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33177206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2602802660000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2602802660000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199016851                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199016851                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.166706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.166706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78451.532658                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78451.532658                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15687756                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15687756                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17489450                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17489450                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1585507148000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1585507148000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90655.060508                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90655.060508                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4854000                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4854000                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2441985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2441985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 164763222957                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 164763222957                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7295985                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7295985                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.334703                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.334703                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67471.021713                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67471.021713                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2171555                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2171555                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       270430                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       270430                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16388027841                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16388027841                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037066                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037066                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60599.888478                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60599.888478                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2916738                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2916738                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13429                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13429                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    234662000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    234662000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2930167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2930167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004583                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004583                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17474.272098                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17474.272098                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6488                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6488                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6941                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6941                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    156752000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    156752000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002369                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22583.489411                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22583.489411                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2911852                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2911852                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1173                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1173                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     22472500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     22472500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2913025                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2913025                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000403                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000403                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19158.141517                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19158.141517                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     21327500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     21327500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000394                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000394                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 18577.961672                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18577.961672                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        83500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        83500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        80500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        80500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21235                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21235                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3802                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3802                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    180554998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    180554998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25037                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25037                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151855                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151855                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 47489.478695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 47489.478695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3802                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3802                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    176752998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    176752998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151855                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151855                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 46489.478695                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 46489.478695                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995814                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          194331676                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17766548                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.938066                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995814                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        442128646                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       442128646                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              366723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2671727                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1762062                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4801081                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             366723                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2671727                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                569                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1762062                       # number of overall hits
system.l2.overall_hits::total                 4801081                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             50300                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          15085781                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5036                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11354352                       # number of demand (read+write) misses
system.l2.demand_misses::total               26495469                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            50300                       # number of overall misses
system.l2.overall_misses::.cpu0.data         15085781                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5036                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11354352                       # number of overall misses
system.l2.overall_misses::total              26495469                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4132442500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1538450840478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    440802000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1182525427478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2725549512456                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4132442500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1538450840478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    440802000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1182525427478                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2725549512456                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          417023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17757508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5605                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13116414                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31296550                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         417023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17757508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5605                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13116414                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31296550                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.120617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.849544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.898483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865660                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.846594                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.120617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.849544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.898483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865660                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.846594                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82155.914513                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101980.191843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87530.182685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104147.328485                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102868.513573                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82155.914513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101980.191843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87530.182685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104147.328485                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102868.513573                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              17980                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       378                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.566138                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9607185                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5130247                       # number of writebacks
system.l2.writebacks::total                   5130247                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          65134                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51273                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              116521                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         65134                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51273                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             116521                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        50273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     15020647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11303079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26378948                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        50273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     15020647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11303079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10799499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         37178447                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3628085500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1384835016030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    387679502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1066836900023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2455687681055                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3628085500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1384835016030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    387679502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1066836900023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 871930971655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3327618652710                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.120552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.845876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.882962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.861751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.842871                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.120552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.845876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.882962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.861751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.187941                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72167.674497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92195.430465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78334.916549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94384.627412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93092.707149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72167.674497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92195.430465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78334.916549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94384.627412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80738.094578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89503.971285                       # average overall mshr miss latency
system.l2.replacements                       62305371                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5522625                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5522625                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           35                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             35                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5522660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5522660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           35                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           35                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24740344                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24740344                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          118                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            118                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24740462                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24740462                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          118                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          118                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10799499                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10799499                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 871930971655                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 871930971655                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80738.094578                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80738.094578                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             748                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             746                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1494                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2940                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4074                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7014                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     18634500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     19148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     37783000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3688                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4820                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8508                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.797180                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.845228                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.824401                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6338.265306                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4700.171821                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5386.797833                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           99                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          156                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             255                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2841                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3918                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6759                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     61825000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     85849999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    147674999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.770336                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.812863                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.794429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21761.703625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21911.689382                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21848.646101                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           106                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                204                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          569                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          475                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1044                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3769500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2201000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5970500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          675                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          573                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1248                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.842963                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.828970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.836538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6624.780316                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4633.684211                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5718.869732                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           20                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            27                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          549                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          468                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1017                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11744000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9626500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     21370500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.813333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.816754                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.814904                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21391.621129                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20569.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21013.274336                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           107530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            73524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                181054                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         163920                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         148825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              312745                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14809998000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13681445000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28491443000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       271450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            493799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.603868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.669331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.633345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90348.938507                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91929.749706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91101.194264                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39756                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37986                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            77742                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       124164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       110839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         235003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  11525249005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10629869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22155118005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.457410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.498491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92822.790865                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95903.689135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94275.894372                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        366723                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             367292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        50300                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            55336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4132442500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    440802000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4573244500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       417023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         422628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.120617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.898483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.130933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82155.914513                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87530.182685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82645.014096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           114                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        50273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        55222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3628085500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    387679502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4015765002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.120552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.882962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.130663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72167.674497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78334.916549                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72720.383217                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2564197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1688538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4252735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14921861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11205527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26127388                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1523640842478                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1168843982478                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2692484824956                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17486058                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12894065                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30380123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.853358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.869045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102107.963777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104309.594942                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103052.200433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25378                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        13287                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        38665                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14896483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11192240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26088723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1373309767025                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1056207031023                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2429516798048                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.851906                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.868015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.858743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92190.201340                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94369.583839                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93125.171288                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          129                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               129                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          125                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             125                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2998000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2998000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          254                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           254                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.492126                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.492126                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        23984                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        23984                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           59                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           59                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1144000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1144000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.232283                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.232283                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19389.830508                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19389.830508                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999990                       # Cycle average of tags in use
system.l2.tags.total_refs                    72237652                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  62305630                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.159408                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.639361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.097544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.669596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.335440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.255055                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.431865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.151087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.098991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.316485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 554863254                       # Number of tag accesses
system.l2.tags.data_accesses                554863254                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3217472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     961329024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        316736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     723399872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    687044736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2375307840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3217472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       316736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3534208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328337984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328337984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          50273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       15020766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11303123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10735074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            37114185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5130281                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5130281                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2931456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        875872176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           288580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        659093613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    625970248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2164156074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2931456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       288580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3220036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299150548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299150548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299150548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2931456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       875872176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          288580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       659093613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    625970248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2463306622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5112377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     50273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14933902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11256422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10713170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000445728250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       310407                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       310407                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            65854503                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4816034                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    37114185                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5130399                       # Number of write requests accepted
system.mem_ctrls.readBursts                  37114185                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5130399                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 155469                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18022                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2176042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2177713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2145742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2165229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2200129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2691150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2675703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2574189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2350141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2612795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2265892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2164487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2222672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2207506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2171367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2157959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            312466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            342617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            312753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            318990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317976                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1203221526621                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               184793580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1896197451621                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32555.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51305.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17797371                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3513639                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              37114185                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5130399                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8825120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7904093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6151011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4753075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3559945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2310112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1411089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  856284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  513938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  305582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 169022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  93008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  50481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  15295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  45875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  56577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 216148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 278446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 301443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 313788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 321627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 330015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 334045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 353067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 319388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 316195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 314119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 313303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 313053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20760079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.698392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.213013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.241361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     14970444     72.11%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3079690     14.83%     86.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1268514      6.11%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       574008      2.76%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       240296      1.16%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       161268      0.78%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       101646      0.49%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        72337      0.35%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       291876      1.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20760079                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       310407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.065224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     80.823586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.662139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         146574     47.22%     47.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        59172     19.06%     66.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        44427     14.31%     80.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        24323      7.84%     88.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        15114      4.87%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         8404      2.71%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         5137      1.65%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3210      1.03%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         2008      0.65%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1083      0.35%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          562      0.18%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          239      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           83      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           42      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        310407                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       310407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.469896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.440304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           246779     79.50%     79.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10925      3.52%     83.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            32400     10.44%     93.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14199      4.57%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4285      1.38%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1202      0.39%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              350      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              126      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               48      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               17      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        310407                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2365357824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9950016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327191744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2375307840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328345536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2155.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       298.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2164.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    299.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1097567596000                       # Total gap between requests
system.mem_ctrls.avgGap                      25981.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3217472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    955769728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       316736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    720411008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    685642880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327191744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2931456.484762596432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 870807070.608658909798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 288579.916517615609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 656370442.725207448006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 624693009.545165538788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 298106202.543358087540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        50273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     15020766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11303123                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10735074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5130399                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1552376063                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 762989707248                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    181504272                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 598768210211                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 532705653827                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26917387514086                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30878.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50795.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36674.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52973.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49622.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5246646.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73122325080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38865445080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        129611127660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13159771380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      86640883680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     494692863120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4882539360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       840974955360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        766.216920                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8596632369                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36650120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1052320964131                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          75104624700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          39919054725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        134274104580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13526805240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      86640883680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     496266490620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3557379360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       849289342905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        773.792204                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5118273883                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36650120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1055799322617                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                396                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          199                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1399577861.809045                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3138405217.651230                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          199    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  10868784500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            199                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   819051722000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 278515994500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    164233888                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       164233888                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    164233888                       # number of overall hits
system.cpu1.icache.overall_hits::total      164233888                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6008                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6008                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6008                       # number of overall misses
system.cpu1.icache.overall_misses::total         6008                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    483645500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    483645500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    483645500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    483645500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    164239896                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    164239896                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    164239896                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    164239896                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80500.249667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80500.249667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80500.249667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80500.249667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5605                       # number of writebacks
system.cpu1.icache.writebacks::total             5605                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          403                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          403                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          403                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          403                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5605                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5605                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5605                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5605                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    456007500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    456007500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    456007500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    456007500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 81357.270294                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81357.270294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 81357.270294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81357.270294                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5605                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    164233888                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      164233888                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6008                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6008                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    483645500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    483645500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    164239896                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    164239896                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80500.249667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80500.249667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          403                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          403                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5605                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5605                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    456007500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    456007500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 81357.270294                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81357.270294                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          164906491                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5637                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29254.300337                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        328485397                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       328485397                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    151563963                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       151563963                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    151563963                       # number of overall hits
system.cpu1.dcache.overall_hits::total      151563963                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     32020831                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      32020831                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     32020831                       # number of overall misses
system.cpu1.dcache.overall_misses::total     32020831                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2479184804015                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2479184804015                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2479184804015                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2479184804015                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    183584794                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    183584794                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    183584794                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    183584794                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.174420                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.174420                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.174420                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.174420                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77424.124440                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77424.124440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77424.124440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77424.124440                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    148693193                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       376803                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2129824                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5881                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.814780                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.071246                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13118852                       # number of writebacks
system.cpu1.dcache.writebacks::total         13118852                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     18900196                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     18900196                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     18900196                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     18900196                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13120635                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13120635                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13120635                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13120635                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1227747524682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1227747524682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1227747524682                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1227747524682                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.071469                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071469                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.071469                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071469                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93573.788516                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93573.788516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93573.788516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93573.788516                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13118852                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    147959099                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      147959099                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     29713518                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     29713518                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2319478991500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2319478991500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    177672617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    177672617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167237                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167237                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78061.405974                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78061.405974                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     16816860                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     16816860                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12896658                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12896658                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1212930575500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1212930575500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072587                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072587                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94049.991517                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94049.991517                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3604864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3604864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2307313                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2307313                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 159705812515                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 159705812515                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5912177                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5912177                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.390265                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.390265                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69217.229095                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69217.229095                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2083336                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2083336                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223977                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223977                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14816949182                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14816949182                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037884                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037884                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66153.887149                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66153.887149                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2177026                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2177026                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7843                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7843                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    183854500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    183854500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2184869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2184869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003590                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003590                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23441.858983                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23441.858983                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1066                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1066                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6777                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6777                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    156973500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    156973500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003102                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003102                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23162.682603                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23162.682603                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2183482                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2183482                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1088                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1088                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18941000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18941000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2184570                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2184570                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000498                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000498                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17409.007353                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17409.007353                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1060                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1060                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     17885000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     17885000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000485                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000485                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16872.641509                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16872.641509                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       134000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       134000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          505                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            505                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1858                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1858                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    137961000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    137961000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2363                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2363                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.786289                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.786289                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 74252.421959                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 74252.421959                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1858                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1858                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    136103000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    136103000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.786289                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.786289                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 73252.421959                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 73252.421959                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.993441                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          169073751                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13124182                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.882612                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.993441                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999795                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999795                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        389037342                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       389037342                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1097567716500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30818895                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10652907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25779655                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        57175132                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18481298                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9318                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2201                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11519                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           494142                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          494142                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        422628                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30396267                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          254                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          254                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1251069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53294779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39371034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93933697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     53378944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2273174272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       717440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1679057024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4006327680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        80804939                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329391744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        112111540                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.242600                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.437206                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               85328295     76.11%     76.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26368234     23.52%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 415011      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          112111540                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62615960893                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26661379554                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         625684699                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19698015112                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8455404                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
