# Reading pref.tcl
# do register_delay_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+G:/neural-burning/register_delay {G:/neural-burning/register_delay/delay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:46:09 on Jan 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 20:46:09 on Jan 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.delay
# vsim work.delay 
# Start time: 20:46:17 on Jan 05,2021
# Loading sv_std.std
# Loading work.delay
change sim:/delay/size 2
# Invalid binary digit: 2.
# ** UI-Msg: (vsim-3661) Unable to change '/delay/size': Unable to parse value "2".
# 
add wave -position end  sim:/delay/size
wave create -driver freeze -pattern clock -initialvalue HiZ -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/delay/clk
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave export -file G:/neural-burning/register_delay/testbench/testbench -starttime 0 -endtime 1000 -format vlog -designunit delay
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
vlog -reportprogress 300 -work work G:/neural-burning/register_delay/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:05 on Jan 05,2021
# vlog -reportprogress 300 -work work G:/neural-burning/register_delay/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:49:05 on Jan 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 20:49:09 on Jan 05,2021, Elapsed time: 0:02:52
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 20:49:09 on Jan 05,2021
# Loading work.testbench
# Loading sv_std.std
# Loading work.delay
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (16) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: G:/neural-burning/register_delay/testbench/testbench.v Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (16) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: G:/neural-burning/register_delay/testbench/testbench.v Line: 12
add wave -position end  sim:/testbench/bus_in
add wave -position end  sim:/testbench/bus_out
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -work work G:/neural-burning/register_delay/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:52 on Jan 05,2021
# vlog -reportprogress 300 -work work G:/neural-burning/register_delay/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:50:52 on Jan 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:54:40 on Jan 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 20:54:40 on Jan 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.delay
run
run
run
run
run
run
run
run
run
run
run
# End time: 20:55:12 on Jan 05,2021, Elapsed time: 0:06:03
# Errors: 0, Warnings: 0
