# top_module

## module diagram

![](E:\IC_design\Verilog\FPGA_S6\top_dds\doc\top_dds.png)

