Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Sep 19 09:47:41 2018
| Host         : LAPTOP-JAN9HU1P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file taxi_top_control_sets_placed.rpt
| Design       : taxi_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            9 |
| No           | No                    | Yes                    |              59 |           17 |
| No           | Yes                   | No                     |               7 |            4 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |              20 |            7 |
| Yes          | Yes                   | No                     |              10 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------+----------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal        |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------+----------------------+------------------+----------------+
|  sc/u_xadc/dclk_bufg |                             |                      |                2 |              2 |
|  clk100_IBUF_BUFG    | mi/miles_hm[3]_i_1_n_0      |                      |                1 |              4 |
|  sc/u_xadc/dclk_bufg |                             | mi/miles_km_reg[0]_0 |                4 |              7 |
|  dis/p_0_in[2]       |                             |                      |                4 |              7 |
| ~dis/p_0_in[2]       |                             |                      |                3 |              9 |
|  sc/u_xadc/dclk_bufg | sc/u_xadc/di_drp[9]_i_1_n_0 | mi/miles_km_reg[0]_0 |                2 |             10 |
|  clk100_IBUF_BUFG    | mi/miles_m_reg[9]_0         | mi/miles_km_reg[0]_0 |                3 |             10 |
|  clk100_IBUF_BUFG    | mi/miles_km[9]_i_1_n_0      | mi/miles_km_reg[0]_0 |                4 |             10 |
|  sc/u_xadc/dclk_bufg | sc/u_xadc/E[0]              |                      |                4 |             12 |
|  clk100_IBUF_BUFG    |                             | mi/miles_km_reg[0]_0 |               17 |             59 |
+----------------------+-----------------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 7      |                     2 |
| 9      |                     1 |
| 10     |                     3 |
| 12     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


