AXIS_Data_RAM.v,verilog,xil_defaultlib,../../../../number_recognize.srcs/sources_1/ip/AXIS_Data_RAM/sim/AXIS_Data_RAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
