library ieee;
use ieee.std_logic_1164.all;

entity part5 is
	port(
		SW : in std_logic_vector(9 downto 0);
		LEDR : out std_logic_vector(9 downto 0);
		HEX3, HEX2, HEX1, HEX0 : out std_logic_vector(0 to 6)
	);
end part5;