# MEMORY_TILE_MODULE / MODULE_CLOCK_CONTROL
# 1 register(s)
#
# Format: NAME @ OFFSET [WIDTH TYPE reset=VALUE] "DESCRIPTION"
#   BITS    FIELD_NAME                   TYPE  "DESCRIPTION"

Module_Clock_Control @ 0x00000FFF00 [32 rw reset=0x00000033] "Control clock gating of modules (privileged)"
  5       DMA_Adaptive_Clock_Gate      rw  "Enable adaptive clock gate in DMA when it is idle"
  4       Stream_Switch_Adaptive_Clock_Gate rw  "Enable adaptive clock gate in stream switch when it has been idle for X cycles"
  1       Memory_Module_Clock_Enable   rw  "Enable the clock to memory banks, DMA, locks, event, trace"
  0       Stream_Switch_Clock_Enable   rw  "Enable the clock to Stream Switch, ctrl-pkt handler"
