error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/system.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/vhdl_sys.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/vhdl_textio.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/v2009.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
testcases/alwaysff_unpacked_port_namedPortWithoutModport.sv:17: syntax error
testcases/alwaysff_unpacked_port_namedPortWithoutModport.sv:17: Errors in port declarations.
testcases/alwaysff_unpacked_port_namedPortWithoutModport.sv:24: syntax error
testcases/alwaysff_unpacked_port_namedPortWithoutModport.sv:25: Syntax in assignment statement l-value.
testcases/alwaysff_unpacked_port_namedPortWithoutModport.sv:27: warning: implicit definition of wire 'o_a'.
testcases/alwaysff_unpacked_port_namedPortWithoutModport.sv:41: warning: implicit definition of wire 'u_I'.
