digraph "0_linux_854e8bb1aa06c578c2c9145fa6bfe3680ef63b23_0" {
"1000180" [label="(MethodReturn,static int)"];
"1000101" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000267" [label="(MethodParameterOut,struct kvm_vcpu *vcpu)"];
"1000152" [label="(Call,msr.host_initiated = false)"];
"1000153" [label="(Call,msr.host_initiated)"];
"1000154" [label="(Identifier,msr)"];
"1000156" [label="(Identifier,false)"];
"1000155" [label="(FieldIdentifier,host_initiated)"];
"1000157" [label="(ControlStructure,if (kvm_set_msr(vcpu, &msr) != 0))"];
"1000160" [label="(Identifier,vcpu)"];
"1000161" [label="(Call,&msr)"];
"1000162" [label="(Identifier,msr)"];
"1000163" [label="(Literal,0)"];
"1000164" [label="(Block,)"];
"1000158" [label="(Call,kvm_set_msr(vcpu, &msr) != 0)"];
"1000159" [label="(Call,kvm_set_msr(vcpu, &msr))"];
"1000166" [label="(Identifier,ecx)"];
"1000165" [label="(Call,trace_kvm_msr_write_ex(ecx, data))"];
"1000167" [label="(Identifier,data)"];
"1000169" [label="(Identifier,vcpu)"];
"1000170" [label="(Literal,0)"];
"1000168" [label="(Call,kvm_inject_gp(vcpu, 0))"];
"1000172" [label="(Literal,1)"];
"1000171" [label="(Return,return 1;)"];
"1000173" [label="(Call,trace_kvm_msr_write(ecx, data))"];
"1000174" [label="(Identifier,ecx)"];
"1000175" [label="(Identifier,data)"];
"1000176" [label="(Call,skip_emulated_instruction(vcpu))"];
"1000177" [label="(Identifier,vcpu)"];
"1000178" [label="(Return,return 1;)"];
"1000179" [label="(Literal,1)"];
"1000102" [label="(Block,)"];
"1000107" [label="(Call,vcpu->arch.regs[VCPU_REGS_RCX])"];
"1000108" [label="(Call,vcpu->arch.regs)"];
"1000109" [label="(Call,vcpu->arch)"];
"1000110" [label="(Identifier,vcpu)"];
"1000111" [label="(FieldIdentifier,arch)"];
"1000112" [label="(FieldIdentifier,regs)"];
"1000113" [label="(Identifier,VCPU_REGS_RCX)"];
"1000105" [label="(Call,ecx = vcpu->arch.regs[VCPU_REGS_RCX])"];
"1000106" [label="(Identifier,ecx)"];
"1000117" [label="(Call,(vcpu->arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32))"];
"1000118" [label="(Call,vcpu->arch.regs[VCPU_REGS_RAX] & -1u)"];
"1000119" [label="(Call,vcpu->arch.regs[VCPU_REGS_RAX])"];
"1000120" [label="(Call,vcpu->arch.regs)"];
"1000121" [label="(Call,vcpu->arch)"];
"1000122" [label="(Identifier,vcpu)"];
"1000123" [label="(FieldIdentifier,arch)"];
"1000124" [label="(FieldIdentifier,regs)"];
"1000125" [label="(Identifier,VCPU_REGS_RAX)"];
"1000126" [label="(Call,-1u)"];
"1000127" [label="(Literal,1u)"];
"1000115" [label="(Call,data = (vcpu->arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32))"];
"1000116" [label="(Identifier,data)"];
"1000131" [label="(Call,vcpu->arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000132" [label="(Call,vcpu->arch.regs[VCPU_REGS_RDX])"];
"1000133" [label="(Call,vcpu->arch.regs)"];
"1000134" [label="(Call,vcpu->arch)"];
"1000135" [label="(Identifier,vcpu)"];
"1000136" [label="(FieldIdentifier,arch)"];
"1000137" [label="(FieldIdentifier,regs)"];
"1000138" [label="(Identifier,VCPU_REGS_RDX)"];
"1000139" [label="(Call,-1u)"];
"1000140" [label="(Literal,1u)"];
"1000128" [label="(Call,(u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32)"];
"1000129" [label="(Call,(u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u))"];
"1000141" [label="(Literal,32)"];
"1000146" [label="(Identifier,data)"];
"1000142" [label="(Call,msr.data = data)"];
"1000143" [label="(Call,msr.data)"];
"1000144" [label="(Identifier,msr)"];
"1000145" [label="(FieldIdentifier,data)"];
"1000151" [label="(Identifier,ecx)"];
"1000147" [label="(Call,msr.index = ecx)"];
"1000148" [label="(Call,msr.index)"];
"1000149" [label="(Identifier,msr)"];
"1000150" [label="(FieldIdentifier,index)"];
"1000180" -> "1000100"  [label="AST: "];
"1000180" -> "1000171"  [label="CFG: "];
"1000180" -> "1000178"  [label="CFG: "];
"1000178" -> "1000180"  [label="DDG: <RET>"];
"1000168" -> "1000180"  [label="DDG: kvm_inject_gp(vcpu, 0)"];
"1000168" -> "1000180"  [label="DDG: vcpu"];
"1000105" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RCX]"];
"1000152" -> "1000180"  [label="DDG: msr.host_initiated"];
"1000152" -> "1000180"  [label="DDG: false"];
"1000117" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RAX] & -1u"];
"1000117" -> "1000180"  [label="DDG: (u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32"];
"1000142" -> "1000180"  [label="DDG: msr.data"];
"1000176" -> "1000180"  [label="DDG: vcpu"];
"1000176" -> "1000180"  [label="DDG: skip_emulated_instruction(vcpu)"];
"1000118" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RAX]"];
"1000158" -> "1000180"  [label="DDG: kvm_set_msr(vcpu, &msr)"];
"1000158" -> "1000180"  [label="DDG: kvm_set_msr(vcpu, &msr) != 0"];
"1000115" -> "1000180"  [label="DDG: (vcpu->arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32)"];
"1000131" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RDX]"];
"1000131" -> "1000180"  [label="DDG: -1u"];
"1000165" -> "1000180"  [label="DDG: ecx"];
"1000165" -> "1000180"  [label="DDG: data"];
"1000165" -> "1000180"  [label="DDG: trace_kvm_msr_write_ex(ecx, data)"];
"1000128" -> "1000180"  [label="DDG: (u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000147" -> "1000180"  [label="DDG: msr.index"];
"1000101" -> "1000180"  [label="DDG: vcpu"];
"1000173" -> "1000180"  [label="DDG: trace_kvm_msr_write(ecx, data)"];
"1000173" -> "1000180"  [label="DDG: ecx"];
"1000173" -> "1000180"  [label="DDG: data"];
"1000159" -> "1000180"  [label="DDG: &msr"];
"1000129" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RDX] & -1u"];
"1000171" -> "1000180"  [label="DDG: <RET>"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000180"  [label="DDG: vcpu"];
"1000101" -> "1000159"  [label="DDG: vcpu"];
"1000101" -> "1000168"  [label="DDG: vcpu"];
"1000101" -> "1000176"  [label="DDG: vcpu"];
"1000267" -> "1000100"  [label="AST: "];
"1000152" -> "1000102"  [label="AST: "];
"1000152" -> "1000156"  [label="CFG: "];
"1000153" -> "1000152"  [label="AST: "];
"1000156" -> "1000152"  [label="AST: "];
"1000160" -> "1000152"  [label="CFG: "];
"1000152" -> "1000180"  [label="DDG: msr.host_initiated"];
"1000152" -> "1000180"  [label="DDG: false"];
"1000153" -> "1000152"  [label="AST: "];
"1000153" -> "1000155"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000155" -> "1000153"  [label="AST: "];
"1000156" -> "1000153"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000154" -> "1000147"  [label="CFG: "];
"1000155" -> "1000154"  [label="CFG: "];
"1000156" -> "1000152"  [label="AST: "];
"1000156" -> "1000153"  [label="CFG: "];
"1000152" -> "1000156"  [label="CFG: "];
"1000155" -> "1000153"  [label="AST: "];
"1000155" -> "1000154"  [label="CFG: "];
"1000153" -> "1000155"  [label="CFG: "];
"1000157" -> "1000102"  [label="AST: "];
"1000158" -> "1000157"  [label="AST: "];
"1000164" -> "1000157"  [label="AST: "];
"1000160" -> "1000159"  [label="AST: "];
"1000160" -> "1000152"  [label="CFG: "];
"1000162" -> "1000160"  [label="CFG: "];
"1000161" -> "1000159"  [label="AST: "];
"1000161" -> "1000162"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000162" -> "1000160"  [label="CFG: "];
"1000161" -> "1000162"  [label="CFG: "];
"1000163" -> "1000158"  [label="AST: "];
"1000163" -> "1000159"  [label="CFG: "];
"1000158" -> "1000163"  [label="CFG: "];
"1000164" -> "1000157"  [label="AST: "];
"1000165" -> "1000164"  [label="AST: "];
"1000168" -> "1000164"  [label="AST: "];
"1000171" -> "1000164"  [label="AST: "];
"1000158" -> "1000157"  [label="AST: "];
"1000158" -> "1000163"  [label="CFG: "];
"1000159" -> "1000158"  [label="AST: "];
"1000163" -> "1000158"  [label="AST: "];
"1000166" -> "1000158"  [label="CFG: "];
"1000174" -> "1000158"  [label="CFG: "];
"1000158" -> "1000180"  [label="DDG: kvm_set_msr(vcpu, &msr)"];
"1000158" -> "1000180"  [label="DDG: kvm_set_msr(vcpu, &msr) != 0"];
"1000159" -> "1000158"  [label="DDG: vcpu"];
"1000159" -> "1000158"  [label="DDG: &msr"];
"1000159" -> "1000158"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000161" -> "1000159"  [label="AST: "];
"1000163" -> "1000159"  [label="CFG: "];
"1000159" -> "1000180"  [label="DDG: &msr"];
"1000159" -> "1000158"  [label="DDG: vcpu"];
"1000159" -> "1000158"  [label="DDG: &msr"];
"1000101" -> "1000159"  [label="DDG: vcpu"];
"1000159" -> "1000168"  [label="DDG: vcpu"];
"1000159" -> "1000176"  [label="DDG: vcpu"];
"1000166" -> "1000165"  [label="AST: "];
"1000166" -> "1000158"  [label="CFG: "];
"1000167" -> "1000166"  [label="CFG: "];
"1000165" -> "1000164"  [label="AST: "];
"1000165" -> "1000167"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000167" -> "1000165"  [label="AST: "];
"1000169" -> "1000165"  [label="CFG: "];
"1000165" -> "1000180"  [label="DDG: ecx"];
"1000165" -> "1000180"  [label="DDG: data"];
"1000165" -> "1000180"  [label="DDG: trace_kvm_msr_write_ex(ecx, data)"];
"1000105" -> "1000165"  [label="DDG: ecx"];
"1000115" -> "1000165"  [label="DDG: data"];
"1000167" -> "1000165"  [label="AST: "];
"1000167" -> "1000166"  [label="CFG: "];
"1000165" -> "1000167"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000169" -> "1000165"  [label="CFG: "];
"1000170" -> "1000169"  [label="CFG: "];
"1000170" -> "1000168"  [label="AST: "];
"1000170" -> "1000169"  [label="CFG: "];
"1000168" -> "1000170"  [label="CFG: "];
"1000168" -> "1000164"  [label="AST: "];
"1000168" -> "1000170"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000170" -> "1000168"  [label="AST: "];
"1000172" -> "1000168"  [label="CFG: "];
"1000168" -> "1000180"  [label="DDG: kvm_inject_gp(vcpu, 0)"];
"1000168" -> "1000180"  [label="DDG: vcpu"];
"1000159" -> "1000168"  [label="DDG: vcpu"];
"1000101" -> "1000168"  [label="DDG: vcpu"];
"1000172" -> "1000171"  [label="AST: "];
"1000172" -> "1000168"  [label="CFG: "];
"1000171" -> "1000172"  [label="CFG: "];
"1000172" -> "1000171"  [label="DDG: 1"];
"1000171" -> "1000164"  [label="AST: "];
"1000171" -> "1000172"  [label="CFG: "];
"1000172" -> "1000171"  [label="AST: "];
"1000180" -> "1000171"  [label="CFG: "];
"1000171" -> "1000180"  [label="DDG: <RET>"];
"1000172" -> "1000171"  [label="DDG: 1"];
"1000173" -> "1000102"  [label="AST: "];
"1000173" -> "1000175"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000175" -> "1000173"  [label="AST: "];
"1000177" -> "1000173"  [label="CFG: "];
"1000173" -> "1000180"  [label="DDG: trace_kvm_msr_write(ecx, data)"];
"1000173" -> "1000180"  [label="DDG: ecx"];
"1000173" -> "1000180"  [label="DDG: data"];
"1000105" -> "1000173"  [label="DDG: ecx"];
"1000115" -> "1000173"  [label="DDG: data"];
"1000174" -> "1000173"  [label="AST: "];
"1000174" -> "1000158"  [label="CFG: "];
"1000175" -> "1000174"  [label="CFG: "];
"1000175" -> "1000173"  [label="AST: "];
"1000175" -> "1000174"  [label="CFG: "];
"1000173" -> "1000175"  [label="CFG: "];
"1000176" -> "1000102"  [label="AST: "];
"1000176" -> "1000177"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000179" -> "1000176"  [label="CFG: "];
"1000176" -> "1000180"  [label="DDG: vcpu"];
"1000176" -> "1000180"  [label="DDG: skip_emulated_instruction(vcpu)"];
"1000159" -> "1000176"  [label="DDG: vcpu"];
"1000101" -> "1000176"  [label="DDG: vcpu"];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000173"  [label="CFG: "];
"1000176" -> "1000177"  [label="CFG: "];
"1000178" -> "1000102"  [label="AST: "];
"1000178" -> "1000179"  [label="CFG: "];
"1000179" -> "1000178"  [label="AST: "];
"1000180" -> "1000178"  [label="CFG: "];
"1000178" -> "1000180"  [label="DDG: <RET>"];
"1000179" -> "1000178"  [label="DDG: 1"];
"1000179" -> "1000178"  [label="AST: "];
"1000179" -> "1000176"  [label="CFG: "];
"1000178" -> "1000179"  [label="CFG: "];
"1000179" -> "1000178"  [label="DDG: 1"];
"1000102" -> "1000100"  [label="AST: "];
"1000103" -> "1000102"  [label="AST: "];
"1000104" -> "1000102"  [label="AST: "];
"1000105" -> "1000102"  [label="AST: "];
"1000114" -> "1000102"  [label="AST: "];
"1000115" -> "1000102"  [label="AST: "];
"1000142" -> "1000102"  [label="AST: "];
"1000147" -> "1000102"  [label="AST: "];
"1000152" -> "1000102"  [label="AST: "];
"1000157" -> "1000102"  [label="AST: "];
"1000173" -> "1000102"  [label="AST: "];
"1000176" -> "1000102"  [label="AST: "];
"1000178" -> "1000102"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000107" -> "1000113"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000113" -> "1000107"  [label="AST: "];
"1000105" -> "1000107"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000108" -> "1000112"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000112" -> "1000108"  [label="AST: "];
"1000113" -> "1000108"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000111"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000111" -> "1000109"  [label="AST: "];
"1000112" -> "1000109"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000106"  [label="CFG: "];
"1000111" -> "1000110"  [label="CFG: "];
"1000111" -> "1000109"  [label="AST: "];
"1000111" -> "1000110"  [label="CFG: "];
"1000109" -> "1000111"  [label="CFG: "];
"1000112" -> "1000108"  [label="AST: "];
"1000112" -> "1000109"  [label="CFG: "];
"1000108" -> "1000112"  [label="CFG: "];
"1000113" -> "1000107"  [label="AST: "];
"1000113" -> "1000108"  [label="CFG: "];
"1000107" -> "1000113"  [label="CFG: "];
"1000105" -> "1000102"  [label="AST: "];
"1000105" -> "1000107"  [label="CFG: "];
"1000106" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000116" -> "1000105"  [label="CFG: "];
"1000105" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RCX]"];
"1000105" -> "1000147"  [label="DDG: ecx"];
"1000105" -> "1000165"  [label="DDG: ecx"];
"1000105" -> "1000173"  [label="DDG: ecx"];
"1000106" -> "1000105"  [label="AST: "];
"1000106" -> "1000100"  [label="CFG: "];
"1000110" -> "1000106"  [label="CFG: "];
"1000117" -> "1000115"  [label="AST: "];
"1000117" -> "1000128"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000128" -> "1000117"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000117" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RAX] & -1u"];
"1000117" -> "1000180"  [label="DDG: (u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32"];
"1000117" -> "1000115"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RAX] & -1u"];
"1000117" -> "1000115"  [label="DDG: (u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32"];
"1000118" -> "1000117"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RAX]"];
"1000118" -> "1000117"  [label="DDG: -1u"];
"1000128" -> "1000117"  [label="DDG: (u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000128" -> "1000117"  [label="DDG: 32"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000126"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000126" -> "1000118"  [label="AST: "];
"1000130" -> "1000118"  [label="CFG: "];
"1000118" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RAX]"];
"1000118" -> "1000117"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RAX]"];
"1000118" -> "1000117"  [label="DDG: -1u"];
"1000126" -> "1000118"  [label="DDG: 1u"];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000125"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000125" -> "1000119"  [label="AST: "];
"1000127" -> "1000119"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000124"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000124" -> "1000120"  [label="AST: "];
"1000125" -> "1000120"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000124" -> "1000121"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000116"  [label="CFG: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000123" -> "1000121"  [label="AST: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000124" -> "1000120"  [label="AST: "];
"1000124" -> "1000121"  [label="CFG: "];
"1000120" -> "1000124"  [label="CFG: "];
"1000125" -> "1000119"  [label="AST: "];
"1000125" -> "1000120"  [label="CFG: "];
"1000119" -> "1000125"  [label="CFG: "];
"1000126" -> "1000118"  [label="AST: "];
"1000126" -> "1000127"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000118" -> "1000126"  [label="CFG: "];
"1000126" -> "1000118"  [label="DDG: 1u"];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000119"  [label="CFG: "];
"1000126" -> "1000127"  [label="CFG: "];
"1000115" -> "1000102"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000144" -> "1000115"  [label="CFG: "];
"1000115" -> "1000180"  [label="DDG: (vcpu->arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32)"];
"1000117" -> "1000115"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RAX] & -1u"];
"1000117" -> "1000115"  [label="DDG: (u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32"];
"1000115" -> "1000142"  [label="DDG: data"];
"1000115" -> "1000165"  [label="DDG: data"];
"1000115" -> "1000173"  [label="DDG: data"];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000105"  [label="CFG: "];
"1000122" -> "1000116"  [label="CFG: "];
"1000131" -> "1000129"  [label="AST: "];
"1000131" -> "1000139"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000139" -> "1000131"  [label="AST: "];
"1000129" -> "1000131"  [label="CFG: "];
"1000131" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RDX]"];
"1000131" -> "1000180"  [label="DDG: -1u"];
"1000131" -> "1000129"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RDX]"];
"1000131" -> "1000129"  [label="DDG: -1u"];
"1000139" -> "1000131"  [label="DDG: 1u"];
"1000132" -> "1000131"  [label="AST: "];
"1000132" -> "1000138"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000138" -> "1000132"  [label="AST: "];
"1000140" -> "1000132"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000137"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000137" -> "1000133"  [label="AST: "];
"1000138" -> "1000133"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000134" -> "1000136"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000136" -> "1000134"  [label="AST: "];
"1000137" -> "1000134"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000135" -> "1000130"  [label="CFG: "];
"1000136" -> "1000135"  [label="CFG: "];
"1000136" -> "1000134"  [label="AST: "];
"1000136" -> "1000135"  [label="CFG: "];
"1000134" -> "1000136"  [label="CFG: "];
"1000137" -> "1000133"  [label="AST: "];
"1000137" -> "1000134"  [label="CFG: "];
"1000133" -> "1000137"  [label="CFG: "];
"1000138" -> "1000132"  [label="AST: "];
"1000138" -> "1000133"  [label="CFG: "];
"1000132" -> "1000138"  [label="CFG: "];
"1000139" -> "1000131"  [label="AST: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000131" -> "1000139"  [label="CFG: "];
"1000139" -> "1000131"  [label="DDG: 1u"];
"1000140" -> "1000139"  [label="AST: "];
"1000140" -> "1000132"  [label="CFG: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000128" -> "1000117"  [label="AST: "];
"1000128" -> "1000141"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000141" -> "1000128"  [label="AST: "];
"1000117" -> "1000128"  [label="CFG: "];
"1000128" -> "1000180"  [label="DDG: (u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000128" -> "1000117"  [label="DDG: (u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000128" -> "1000117"  [label="DDG: 32"];
"1000129" -> "1000128"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RDX] & -1u"];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000131"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000131" -> "1000129"  [label="AST: "];
"1000141" -> "1000129"  [label="CFG: "];
"1000129" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RDX] & -1u"];
"1000129" -> "1000128"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RDX] & -1u"];
"1000131" -> "1000129"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RDX]"];
"1000131" -> "1000129"  [label="DDG: -1u"];
"1000141" -> "1000128"  [label="AST: "];
"1000141" -> "1000129"  [label="CFG: "];
"1000128" -> "1000141"  [label="CFG: "];
"1000146" -> "1000142"  [label="AST: "];
"1000146" -> "1000143"  [label="CFG: "];
"1000142" -> "1000146"  [label="CFG: "];
"1000142" -> "1000102"  [label="AST: "];
"1000142" -> "1000146"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000146" -> "1000142"  [label="AST: "];
"1000149" -> "1000142"  [label="CFG: "];
"1000142" -> "1000180"  [label="DDG: msr.data"];
"1000115" -> "1000142"  [label="DDG: data"];
"1000143" -> "1000142"  [label="AST: "];
"1000143" -> "1000145"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000145" -> "1000143"  [label="AST: "];
"1000146" -> "1000143"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000144" -> "1000115"  [label="CFG: "];
"1000145" -> "1000144"  [label="CFG: "];
"1000145" -> "1000143"  [label="AST: "];
"1000145" -> "1000144"  [label="CFG: "];
"1000143" -> "1000145"  [label="CFG: "];
"1000151" -> "1000147"  [label="AST: "];
"1000151" -> "1000148"  [label="CFG: "];
"1000147" -> "1000151"  [label="CFG: "];
"1000147" -> "1000102"  [label="AST: "];
"1000147" -> "1000151"  [label="CFG: "];
"1000148" -> "1000147"  [label="AST: "];
"1000151" -> "1000147"  [label="AST: "];
"1000154" -> "1000147"  [label="CFG: "];
"1000147" -> "1000180"  [label="DDG: msr.index"];
"1000105" -> "1000147"  [label="DDG: ecx"];
"1000148" -> "1000147"  [label="AST: "];
"1000148" -> "1000150"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000150" -> "1000148"  [label="AST: "];
"1000151" -> "1000148"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000149" -> "1000142"  [label="CFG: "];
"1000150" -> "1000149"  [label="CFG: "];
"1000150" -> "1000148"  [label="AST: "];
"1000150" -> "1000149"  [label="CFG: "];
"1000148" -> "1000150"  [label="CFG: "];
}
