#
# Copyright (c) 2015 University of Cambridge
# All rights reserved.
#
#
#  File:
#        output_port_lookup_regs_defines.tcl
#
#  Description:
#        This file is automatically generated with tcl defines for the software
#
# This software was developed by Stanford University and the University of Cambridge Computer Laboratory
# under National Science Foundation under Grant No. CNS-0855268,
# the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
# by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"),
# as part of the DARPA MRC research programme.
#
# @NETFPGA_LICENSE_HEADER_START@
#
# Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
# license agreements.  See the NOTICE file distributed with this work for
# additional information regarding copyright ownership.  NetFPGA licenses this
# file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License.  You may obtain a copy of the License at:
#
#   http://www.netfpga-cic.org
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied.  See the License for the
# specific language governing permissions and limitations under the License.
#
# @NETFPGA_LICENSE_HEADER_END@
#

set OUTPUT_PORT_LOOKUP_REGS_ID_0_OFFSET 0x0
set OUTPUT_PORT_LOOKUP_REGS_ID_0_DEFAULT 0x0000DA01
set OUTPUT_PORT_LOOKUP_REGS_ID_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_VERSION_0_OFFSET 0x4
set OUTPUT_PORT_LOOKUP_REGS_VERSION_0_DEFAULT 0x1
set OUTPUT_PORT_LOOKUP_REGS_VERSION_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_RESET_0_OFFSET 0x8
set OUTPUT_PORT_LOOKUP_REGS_RESET_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_RESET_0_WIDTH 16
set OUTPUT_PORT_LOOKUP_REGS_FLIP_0_OFFSET 0xC
set OUTPUT_PORT_LOOKUP_REGS_FLIP_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_FLIP_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_DEBUG_0_OFFSET 0x10
set OUTPUT_PORT_LOOKUP_REGS_DEBUG_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_DEBUG_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_FROM_CPU_CNTR_0_OFFSET 0x14
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_FROM_CPU_CNTR_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_FROM_CPU_CNTR_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_OPTIONS_VER_CNTR_0_OFFSET 0x18
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_OPTIONS_VER_CNTR_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_OPTIONS_VER_CNTR_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_BAD_TTL_CNTR_0_OFFSET 0x1C
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_BAD_TTL_CNTR_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_BAD_TTL_CNTR_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_DEST_IP_HIT_CNTR_0_OFFSET 0x20
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_DEST_IP_HIT_CNTR_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_DEST_IP_HIT_CNTR_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_PKT_FORWARDED_CNTR_0_OFFSET 0x24
set OUTPUT_PORT_LOOKUP_REGS_PKT_FORWARDED_CNTR_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_PKT_FORWARDED_CNTR_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_PKT_DROPPED_CHECKSUM_CNTR_0_OFFSET 0x28
set OUTPUT_PORT_LOOKUP_REGS_PKT_DROPPED_CHECKSUM_CNTR_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_PKT_DROPPED_CHECKSUM_CNTR_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_NON_IP_CNTR_0_OFFSET 0x2C
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_NON_IP_CNTR_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_NON_IP_CNTR_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_ARP_MISS_CNTR_0_OFFSET 0x30
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_ARP_MISS_CNTR_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_ARP_MISS_CNTR_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_LPM_MISS_CNTR_0_OFFSET 0x34
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_LPM_MISS_CNTR_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_PKT_SENT_TO_CPU_LPM_MISS_CNTR_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_PKT_DROPPED_WRONG_DST_MAC_CNTR_0_OFFSET 0x38
set OUTPUT_PORT_LOOKUP_REGS_PKT_DROPPED_WRONG_DST_MAC_CNTR_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_PKT_DROPPED_WRONG_DST_MAC_CNTR_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_MAC_0_HI_0_OFFSET 0x3C
set OUTPUT_PORT_LOOKUP_REGS_MAC_0_HI_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_MAC_0_HI_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_MAC_0_LOW_0_OFFSET 0x40
set OUTPUT_PORT_LOOKUP_REGS_MAC_0_LOW_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_MAC_0_LOW_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_MAC_1_HI_0_OFFSET 0x44
set OUTPUT_PORT_LOOKUP_REGS_MAC_1_HI_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_MAC_1_HI_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_MAC_1_LOW_0_OFFSET 0x48
set OUTPUT_PORT_LOOKUP_REGS_MAC_1_LOW_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_MAC_1_LOW_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_MAC_2_HI_0_OFFSET 0x4C
set OUTPUT_PORT_LOOKUP_REGS_MAC_2_HI_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_MAC_2_HI_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_MAC_2_LOW_0_OFFSET 0x50
set OUTPUT_PORT_LOOKUP_REGS_MAC_2_LOW_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_MAC_2_LOW_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_MAC_3_HI_0_OFFSET 0x54
set OUTPUT_PORT_LOOKUP_REGS_MAC_3_HI_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_MAC_3_HI_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_MAC_3_LOW_0_OFFSET 0x58
set OUTPUT_PORT_LOOKUP_REGS_MAC_3_LOW_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_MAC_3_LOW_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTADDRESS_0_OFFSET 0x5C
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTADDRESS_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTADDRESS_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTWRDATA_A_HI_0_OFFSET 0x60
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTWRDATA_A_HI_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTWRDATA_A_HI_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTWRDATA_A_LOW_0_OFFSET 0x64
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTWRDATA_A_LOW_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTWRDATA_A_LOW_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTWRDATA_B_HI_0_OFFSET 0x68
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTWRDATA_B_HI_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTWRDATA_B_HI_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTWRDATA_B_LOW_0_OFFSET 0x6C
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTWRDATA_B_LOW_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTWRDATA_B_LOW_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTREPLY_A_HI_0_OFFSET 0x70
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTREPLY_A_HI_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTREPLY_A_HI_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTREPLY_A_LOW_0_OFFSET 0x74
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTREPLY_A_LOW_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTREPLY_A_LOW_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTREPLY_B_HI_0_OFFSET 0x78
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTREPLY_B_HI_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTREPLY_B_HI_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTREPLY_B_LOW_0_OFFSET 0x7C
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTREPLY_B_LOW_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTREPLY_B_LOW_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTCOMMAND_0_OFFSET 0x80
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTCOMMAND_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTCOMMAND_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTCONFIG_0_OFFSET 0x84
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTCONFIG_0_DEFAULT 0x0
set OUTPUT_PORT_LOOKUP_REGS_INDIRECTCONFIG_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_MEM_IP_LPM_TCAM_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_MEM_IP_LPM_TCAM_0_DEPTH 32
set OUTPUT_PORT_LOOKUP_MEM_IP_LPM_TCAM_0_ADDRESS 0x00000000
set OUTPUT_PORT_LOOKUP_MEM_IP_ARP_CAM_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_MEM_IP_ARP_CAM_0_DEPTH 32
set OUTPUT_PORT_LOOKUP_MEM_IP_ARP_CAM_0_ADDRESS 0x10000000
set OUTPUT_PORT_LOOKUP_MEM_DEST_IP_CAM_0_WIDTH 32
set OUTPUT_PORT_LOOKUP_MEM_DEST_IP_CAM_0_DEPTH 32
set OUTPUT_PORT_LOOKUP_MEM_DEST_IP_CAM_0_ADDRESS 0x20000000
