[IMPORTS]

[PORTS]
clk=1
reset=1
dsp_addr=EMIF_ADDR_WIDTH
dsp_data_out=EMIF_DATA_WIDTH
dsp_data_in=EMIF_DATA_WIDTH
dsp_wr=1
rec0_in=FPGA_REG_WIDTH
rec1_in=FPGA_REG_WIDTH
rec2_in=FPGA_REG_WIDTH
rec3_in=FPGA_REG_WIDTH
rec_strobe_in=1
pb0_out=FPGA_REG_WIDTH
pb1_out=FPGA_REG_WIDTH
pb_strobe_out=1
rec_addr_out=DATA_BANK_ADDR_WIDTH
rec_data_out=RDMEM_DATA_WIDTH
rec_wfm_sel_out=1
rec_we_out=1
pb_data_in=RDMEM_META_WIDTH
pb_wfm_sel_out=1
mode_out=1
scan_active_out=1
sgdbr_present_out=2
sgdbr_select_out=1
map_base = $

[REGISTERS]
csr = 3,rw
config = 2,rw
scan_samples = DATA_BANK_ADDR_WIDTH+1,rw
sample_time = 16,rw
delay_samples = 16,rw
scan_address = DATA_BANK_ADDR_WIDTH,r
sgdbr_present = 2,rw

[csr]
start_scan = 1
done = 1
scan_active = 1

[config]
mode = 1
select = 1

[sgdbr_present]
sgdbr_a_present = 1
sgdbr_b_present = 1
