Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_axil_conv2D_top glbl -Oenable_linking_all_libraries -prj axil_conv2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s axil_conv2D 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_axil_conv2D_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_axil_conv2D_Pipeline_loop_i_loop_j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_axil_conv2D_Pipeline_loop_i_loop_j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_BUS1_s_axi
INFO: [VRFC 10-311] analyzing module axil_conv2D_BUS1_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_mac_muladd_8ns_8s_21s_21_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module axil_conv2D_mac_muladd_8ns_8s_21s_21_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_mul_8ns_8s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_mul_8ns_8s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'd0' [C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_BUS1_s_axi.v:195]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'd0' [C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_BUS1_s_axi.v:215]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'd1' [C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_BUS1_s_axi.v:241]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.axil_conv2D_mul_8ns_8s_16_1_1(NU...
Compiling module xil_defaultlib.axil_conv2D_mac_muladd_7ns_7ns_7...
Compiling module xil_defaultlib.axil_conv2D_mac_muladd_7ns_7ns_7...
Compiling module xil_defaultlib.axil_conv2D_mac_muladd_8ns_8s_16...
Compiling module xil_defaultlib.axil_conv2D_mac_muladd_8ns_8s_16...
Compiling module xil_defaultlib.axil_conv2D_mac_muladd_8ns_8s_17...
Compiling module xil_defaultlib.axil_conv2D_mac_muladd_8ns_8s_17...
Compiling module xil_defaultlib.axil_conv2D_mac_muladd_8ns_8s_21...
Compiling module xil_defaultlib.axil_conv2D_mac_muladd_8ns_8s_21...
Compiling module xil_defaultlib.axil_conv2D_flow_control_loop_pi...
Compiling module xil_defaultlib.axil_conv2D_axil_conv2D_Pipeline...
Compiling module xil_defaultlib.axil_conv2D_BUS1_s_axi_ram(MEM_T...
Compiling module xil_defaultlib.axil_conv2D_BUS1_s_axi_ram(MEM_T...
Compiling module xil_defaultlib.axil_conv2D_BUS1_s_axi_ram(DEPTH...
Compiling module xil_defaultlib.axil_conv2D_BUS1_s_axi
Compiling module xil_defaultlib.axil_conv2D
Compiling module xil_defaultlib.AESL_axi_slave_BUS1
WARNING: [XSIM 43-3373] "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 960. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 969. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1010. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1208. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1217. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1258. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=9)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_axil_conv2D_top
Compiling module work.glbl
Built simulation snapshot axil_conv2D
