Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot wrapper_tb_behav xil_defaultlib.wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_memory
Compiling module xil_defaultlib.immediate_data_gen
Compiling module xil_defaultlib.ALU_control_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux_4
Compiling module xil_defaultlib.pc_update
Compiling module xil_defaultlib.Adder_4
Compiling module xil_defaultlib.RISCV_processor
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot wrapper_tb_behav
