{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736811043890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736811043890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 01:30:43 2025 " "Processing started: Tue Jan 14 01:30:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736811043890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811043890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off watch -c watch " "Command: quartus_map --read_settings_files=on --write_settings_files=off watch -c watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811043891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736811043963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736811043963 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "watch.bdf " "Can't analyze file -- file watch.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736811047364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.v 1 1 " "Found 1 design units, including 1 entities, in source file watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736811047365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811047365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Found entity 1: pulse" {  } { { "pulse.v" "" { Text "/home/rares/Dev/Verilog/LSIC/pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736811047365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811047365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_prep.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_prep.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_prep " "Found entity 1: mem_prep" {  } { { "mem_prep.v" "" { Text "/home/rares/Dev/Verilog/LSIC/mem_prep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736811047365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811047365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file led_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_manager " "Found entity 1: led_manager" {  } { { "led_manager.v" "" { Text "/home/rares/Dev/Verilog/LSIC/led_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736811047366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811047366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "/home/rares/Dev/Verilog/LSIC/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736811047366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811047366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_reader " "Found entity 1: mem_reader" {  } { { "mem_reader.v" "" { Text "/home/rares/Dev/Verilog/LSIC/mem_reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736811047366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811047366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "/home/rares/Dev/Verilog/LSIC/display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736811047366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811047366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file display_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_handler " "Found entity 1: display_handler" {  } { { "display_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/display_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736811047366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811047366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file time_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_handler " "Found entity 1: time_handler" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736811047366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811047366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_load.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_load.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_load " "Found entity 1: sram_load" {  } { { "sram_load.v" "" { Text "/home/rares/Dev/Verilog/LSIC/sram_load.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736811047367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811047367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "/home/rares/Dev/Verilog/LSIC/sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736811047367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811047367 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_in watch.v(173) " "Verilog HDL Implicit Net warning at watch.v(173): created implicit net for \"addr_in\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736811047367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "watch " "Elaborating entity \"watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736811047383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse pulse:inst_pulse " "Elaborating entity \"pulse\" for hierarchy \"pulse:inst_pulse\"" {  } { { "watch.v" "inst_pulse" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736811047387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pulse.v(38) " "Verilog HDL assignment warning at pulse.v(38): truncated value with size 32 to match size of target (26)" {  } { { "pulse.v" "" { Text "/home/rares/Dev/Verilog/LSIC/pulse.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736811047387 "|watch|pulse:inst_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_prep mem_prep:inst_mem_prep " "Elaborating entity \"mem_prep\" for hierarchy \"mem_prep:inst_mem_prep\"" {  } { { "watch.v" "inst_mem_prep" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736811047389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_prep.v(49) " "Verilog HDL assignment warning at mem_prep.v(49): truncated value with size 32 to match size of target (3)" {  } { { "mem_prep.v" "" { Text "/home/rares/Dev/Verilog/LSIC/mem_prep.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736811047389 "|watch|mem_prep:inst_mem_prep"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_manager led_manager:inst_led_manager " "Elaborating entity \"led_manager\" for hierarchy \"led_manager:inst_led_manager\"" {  } { { "watch.v" "inst_led_manager" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736811047390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_reader mem_reader:inst_mem_reader " "Elaborating entity \"mem_reader\" for hierarchy \"mem_reader:inst_mem_reader\"" {  } { { "watch.v" "inst_mem_reader" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736811047391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mem_reader.v(56) " "Verilog HDL assignment warning at mem_reader.v(56): truncated value with size 32 to match size of target (10)" {  } { { "mem_reader.v" "" { Text "/home/rares/Dev/Verilog/LSIC/mem_reader.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736811047392 "|watch|mem_reader:inst_mem_reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram mem_reader:inst_mem_reader\|sram:inst_sram " "Elaborating entity \"sram\" for hierarchy \"mem_reader:inst_mem_reader\|sram:inst_sram\"" {  } { { "mem_reader.v" "inst_sram" { Text "/home/rares/Dev/Verilog/LSIC/mem_reader.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736811047394 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_mem.data_a 0 sram.v(21) " "Net \"ram_mem.data_a\" at sram.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "sram.v" "" { Text "/home/rares/Dev/Verilog/LSIC/sram.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736811047415 "|watch|mem_reader:inst_mem_reader|sram:inst_sram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_mem.waddr_a 0 sram.v(21) " "Net \"ram_mem.waddr_a\" at sram.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "sram.v" "" { Text "/home/rares/Dev/Verilog/LSIC/sram.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736811047415 "|watch|mem_reader:inst_mem_reader|sram:inst_sram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_mem.we_a 0 sram.v(21) " "Net \"ram_mem.we_a\" at sram.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "sram.v" "" { Text "/home/rares/Dev/Verilog/LSIC/sram.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736811047416 "|watch|mem_reader:inst_mem_reader|sram:inst_sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst_fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst_fsm\"" {  } { { "watch.v" "inst_fsm" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736811047418 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "fsm.v(41) " "Verilog HDL Case Statement warning at fsm.v(41): can't check case statement for completeness because the case expression has too many possible states" {  } { { "fsm.v" "" { Text "/home/rares/Dev/Verilog/LSIC/fsm.v" 41 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1736811047419 "|watch|fsm:inst_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_handler time_handler:inst_time_handler " "Elaborating entity \"time_handler\" for hierarchy \"time_handler:inst_time_handler\"" {  } { { "watch.v" "inst_time_handler" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736811047420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 time_handler.v(86) " "Verilog HDL assignment warning at time_handler.v(86): truncated value with size 32 to match size of target (16)" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736811047420 "|watch|time_handler:inst_time_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_handler.v(102) " "Verilog HDL assignment warning at time_handler.v(102): truncated value with size 32 to match size of target (4)" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736811047420 "|watch|time_handler:inst_time_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_handler.v(108) " "Verilog HDL assignment warning at time_handler.v(108): truncated value with size 32 to match size of target (4)" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736811047420 "|watch|time_handler:inst_time_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_handler.v(114) " "Verilog HDL assignment warning at time_handler.v(114): truncated value with size 32 to match size of target (4)" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736811047420 "|watch|time_handler:inst_time_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_handler.v(120) " "Verilog HDL assignment warning at time_handler.v(120): truncated value with size 32 to match size of target (4)" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736811047420 "|watch|time_handler:inst_time_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_load sram_load:inst_sram_load " "Elaborating entity \"sram_load\" for hierarchy \"sram_load:inst_sram_load\"" {  } { { "watch.v" "inst_sram_load" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736811047423 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_mem sram_load.v(15) " "Verilog HDL or VHDL warning at sram_load.v(15): object \"ram_mem\" assigned a value but never read" {  } { { "sram_load.v" "" { Text "/home/rares/Dev/Verilog/LSIC/sram_load.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736811047425 "|watch|sram_load:inst_sram_load"}
{ "Warning" "WSGN_EMPTY_SHELL" "sram_load " "Entity \"sram_load\" contains only dangling pins" {  } { { "watch.v" "inst_sram_load" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 174 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1736811047501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_handler display_handler:inst_display_handler " "Elaborating entity \"display_handler\" for hierarchy \"display_handler:inst_display_handler\"" {  } { { "watch.v" "inst_display_handler" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736811047502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:inst_display_units_seconds " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:inst_display_units_seconds\"" {  } { { "watch.v" "inst_display_units_seconds" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736811047503 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/rares/Dev/Verilog/LSIC/db/watch.ram0_sram_e8c4a079.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/rares/Dev/Verilog/LSIC/db/watch.ram0_sram_e8c4a079.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736811047589 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "mem_reader:inst_mem_reader\|sram:inst_sram\|ram_mem " "RAM logic \"mem_reader:inst_mem_reader\|sram:inst_sram\|ram_mem\" is uninferred because MIF is not supported for the selected family" {  } { { "sram.v" "ram_mem" { Text "/home/rares/Dev/Verilog/LSIC/sram.v" 21 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1736811047595 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1736811047595 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/rares/Dev/Verilog/LSIC/db/watch.ram0_sram_e8c4a079.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/rares/Dev/Verilog/LSIC/db/watch.ram0_sram_e8c4a079.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736811047605 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1736811047686 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_units\[7\] GND " "Pin \"seg_minutes_units\[7\]\" is stuck at GND" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736811047707 "|watch|seg_minutes_units[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_tens\[7\] VCC " "Pin \"seg_minutes_tens\[7\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736811047707 "|watch|seg_minutes_tens[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_units\[7\] VCC " "Pin \"seg_seconds_units\[7\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736811047707 "|watch|seg_seconds_units[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_tens\[7\] VCC " "Pin \"seg_seconds_tens\[7\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736811047707 "|watch|seg_seconds_tens[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736811047707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736811047732 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736811047939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736811047939 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736811047954 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736811047954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736811047954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736811047954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736811047958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 14 01:30:47 2025 " "Processing ended: Tue Jan 14 01:30:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736811047958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736811047958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736811047958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736811047958 ""}
