var g_data = {"name":"C:/Users/arpit/OneDrive/Desktop/Project/I2C_VERIFICATION/sim/../common/wb_if.sv","src":"interface wb_if(input bit wb_clk_i, input bit wb_rst_i);\n	bit        arst_i;       // asynchronous reset\n	bit  [2:0] wb_addr_i;     // lower address bits\n	bit  [7:0] wb_dat_i;     // databus input\n	bit  [7:0] wb_dat_o;     // databus output\n	bit        wb_we_i;      // write enable input\n	bit        wb_stb_i;     // stobe/core select signal\n	bit        wb_cyc_i;     // valid bus cycle input\n	bit        wb_ack_o;     // bus cycle acknowledge output\n	bit        wb_inta_o;    // interrupt request signal output\n\n	clocking drv_cb @(posedge wb_clk_i);\n		default input #1 output #0;\n		output wb_addr_i, wb_dat_i, wb_we_i, wb_stb_i, wb_cyc_i;\n		input wb_rst_i, wb_dat_o, wb_ack_o, wb_inta_o;\n	endclocking\n	clocking mon_cb @(posedge wb_clk_i);\n		default input #0;\n		input wb_addr_i, wb_dat_i, wb_we_i, wb_stb_i, wb_cyc_i;\n		input wb_rst_i, wb_dat_o, wb_ack_o, wb_inta_o;\n	endclocking\nendinterface\n","lang":"verilog"};
processSrcData(g_data);