

================================================================
== Vivado HLS Report for 'operator_long_div10'
================================================================
* Date:           Fri Aug  3 12:02:01 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_long_div
* Solution:       div10
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    41.194|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                       |                |  Latency  |  Interval | Pipeline|
        |                Instance               |     Module     | min | max | min | max |   Type  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_116              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_123              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_129              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_135              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_141              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_147              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_153              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_159              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_165              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_171              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_19_i_i_lut_div5_chunk_fu_177  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|   18018|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     180|
|Register         |        -|      -|      68|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      68|   18198|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      17|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------+---------+-------+---+------+
    |                Instance               |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------------------+----------------+---------+-------+---+------+
    |grp_lut_div5_chunk_fu_116              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_123              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_129              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_135              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_141              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_147              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_153              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_159              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_165              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_171              |lut_div5_chunk  |        0|      0|  0|  1638|
    |call_ret_19_i_i_lut_div5_chunk_fu_177  |lut_div5_chunk  |        0|      0|  0|  1638|
    +---------------------------------------+----------------+---------+-------+---+------+
    |Total                                  |                |        0|      0|  0| 18018|
    +---------------------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  15|          3|    1|          3|
    |grp_lut_div5_chunk_fu_116_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_116_r_in_V  |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_123_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_129_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_135_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_141_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_147_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_153_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_159_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_165_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_171_d_V     |  15|          3|    3|          9|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 180|         36|   34|        102|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  2|   0|    2|          0|
    |p_Result_13_10_i_i_reg_597  |  3|   0|    3|          0|
    |p_Result_13_11_i_i_reg_602  |  3|   0|    3|          0|
    |p_Result_13_12_i_i_reg_607  |  3|   0|    3|          0|
    |p_Result_13_13_i_i_reg_612  |  3|   0|    3|          0|
    |p_Result_13_14_i_i_reg_617  |  3|   0|    3|          0|
    |p_Result_13_15_i_i_reg_622  |  3|   0|    3|          0|
    |p_Result_13_16_i_i_reg_627  |  3|   0|    3|          0|
    |p_Result_13_17_i_i_reg_632  |  3|   0|    3|          0|
    |p_Result_13_18_i_i_reg_637  |  3|   0|    3|          0|
    |p_Result_13_19_i_i_reg_642  |  3|   0|    3|          0|
    |p_Result_13_i_i_4_reg_592   |  3|   0|    3|          0|
    |q_chunk_V_0_1_i_i_reg_542   |  3|   0|    3|          0|
    |q_chunk_V_0_2_i_i_reg_547   |  3|   0|    3|          0|
    |q_chunk_V_0_3_i_i_reg_552   |  3|   0|    3|          0|
    |q_chunk_V_0_4_i_i_reg_557   |  3|   0|    3|          0|
    |q_chunk_V_0_5_i_i_reg_562   |  3|   0|    3|          0|
    |q_chunk_V_0_6_i_i_reg_567   |  3|   0|    3|          0|
    |q_chunk_V_0_7_i_i_reg_572   |  3|   0|    3|          0|
    |q_chunk_V_0_8_i_i_reg_577   |  3|   0|    3|          0|
    |q_chunk_V_0_9_i_i_reg_582   |  3|   0|    3|          0|
    |q_chunk_V_0_i_i_reg_537     |  3|   0|    3|          0|
    |r_V_ret_9_i_i_reg_587       |  3|   0|    3|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 68|   0|   68|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_long_div10 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_long_div10 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_long_div10 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_long_div10 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_long_div10 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_long_div10 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_long_div10 | return value |
|in_r       |  in |   64|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

