// Seed: 418826565
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  id_7(
      .id_0(1), .id_1(1'h0)
  );
  assign id_3 = 1;
  if (id_4) wire id_8;
  else wire id_9;
  logic [7:0] id_10;
  if (1) always @(*) id_10[1] <= 'b0;
endmodule
macromodule module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2
  );
  assign id_3 = 1;
  wire id_4, id_5;
endmodule
