#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon Apr 28 17:10:44 2014
# Process ID: 23213
# Log file: /home/raghu/work/projects/dma3/vivado.log
# Journal file: /home/raghu/work/projects/dma3/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project /home/raghu/work/projects/dma3/dma3.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_simple_top_0_0/dma3_simple_top_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_simple_top_0_1/dma3_simple_top_0_1.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4486.180 ; gain = 102.492
report_ip_status -name ip_status_1 
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:hls:fe_top:8.0 - fe_top_0
Adding component instance block -- xilinx.com:hls:bmm_top:8.0 - bmm_top_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <dma3> from BD file </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd>
open_bd_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4597.180 ; gain = 104.875
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1265] </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> and </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> are of different types but mapped into related masters </axi_cdma_0/Data_SG> and </axi_cdma_0/Data> at the same offset
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /cdma_bram_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /cdma_bram_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(3) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(1) and /bmm_top_0/M_AXI_B1(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(3) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(1) and /bmm_top_0/M_AXI_B2(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(3) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(1) and /bmm_top_0/M_AXI_B3(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(3) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(256) and /cdma_bram_intercon/xbar/M01_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /cdma_bram_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkAB/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /blkAB/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP2(6) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkB/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkB/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/fe_top_0/idle
/fe_top_0/done
/fe_top_0/s_axi_CONTROL_AWADDR
/fe_top_0/s_axi_CONTROL_AWVALID
/fe_top_0/s_axi_CONTROL_WDATA
/fe_top_0/s_axi_CONTROL_WSTRB
/fe_top_0/s_axi_CONTROL_WVALID
/fe_top_0/s_axi_CONTROL_BREADY
/fe_top_0/s_axi_CONTROL_ARADDR
/fe_top_0/s_axi_CONTROL_ARVALID
/fe_top_0/s_axi_CONTROL_RREADY

WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_bid'(1) to net 's02_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_rid'(1) to net 's02_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_bid'(1) to net 's03_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_rid'(1) to net 's03_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:bmm_top_0_ap_idle is not connected to a valid source.
WARNING: [BD 41-166] The net:bmm_top_0_ap_done is not connected to a valid source.
Verilog Output written to : dma3.v
Verilog Output written to : dma3_wrapper.v
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_proc_sys_reset_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_xbar_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_xbar_5'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_1_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_fe_top_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_bram_ctrl_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_1_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_bram_ctrl_in_blk_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_inblk_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_111'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_112'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_113'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma3
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
[Mon Apr 28 17:13:48 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
[Mon Apr 28 17:13:48 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 4702.645 ; gain = 89.832
reset_run synth_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
report_ip_status -name ip_status_1 
current_bd_design dma3
upgrade_bd_cells [get_bd_cells [list /bmm_top_0 ] ]
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_1 from Bmm_top 9.0 to Bmm_top 10.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_1/dma3_bmm_top_0_1.upgrade_log'.
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4715.770 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1265] </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> and </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> are of different types but mapped into related masters </axi_cdma_0/Data_SG> and </axi_cdma_0/Data> at the same offset
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /cdma_bram_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /cdma_bram_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(3) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(1) and /bmm_top_0/M_AXI_B1(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(3) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(1) and /bmm_top_0/M_AXI_B2(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(3) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(1) and /bmm_top_0/M_AXI_B3(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(3) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(256) and /cdma_bram_intercon/xbar/M01_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /cdma_bram_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkAB/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /blkAB/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP2(6) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkB/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkB/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/fe_top_0/idle
/fe_top_0/done
/fe_top_0/s_axi_CONTROL_AWADDR
/fe_top_0/s_axi_CONTROL_AWVALID
/fe_top_0/s_axi_CONTROL_WDATA
/fe_top_0/s_axi_CONTROL_WSTRB
/fe_top_0/s_axi_CONTROL_WVALID
/fe_top_0/s_axi_CONTROL_BREADY
/fe_top_0/s_axi_CONTROL_ARADDR
/fe_top_0/s_axi_CONTROL_ARVALID
/fe_top_0/s_axi_CONTROL_RREADY

WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_bid'(1) to net 's02_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_rid'(1) to net 's02_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_bid'(1) to net 's03_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_rid'(1) to net 's03_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:bmm_top_0_ap_idle is not connected to a valid source.
WARNING: [BD 41-166] The net:bmm_top_0_ap_done is not connected to a valid source.
Verilog Output written to : dma3.v
Verilog Output written to : dma3_wrapper.v
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
Delivering 'Vivado Synthesis' files for IP 'dma3_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_proc_sys_reset_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_proc_sys_reset_1'.
Delivering 'Implementation' files for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_5'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_1_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_1_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_fe_top_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_1_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_1_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_3' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_114'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_115'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_116'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma3
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
[Mon Apr 28 17:32:07 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
[Mon Apr 28 17:32:08 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4735.441 ; gain = 19.672
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/raghu/work/projects/dma3/.Xil/Vivado-23213-raghu-office/dcp/dma3_wrapper.xdc]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[2]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[3]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:1]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[2]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[3]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[4]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[5]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[6]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[7]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[8]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[9]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[10]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[11]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[12]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[13]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[14]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[15]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[16]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[17]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[18]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[19]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[20]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[21]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[22]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[23]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[24]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[25]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[26]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[27]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[28]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[29]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[30]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[31]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RRESP[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RRESP[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:3]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_BRESP[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_BRESP[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:4]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[2]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[3]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[4]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[5]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[6]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[7]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[8]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[9]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[10]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[11]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[12]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[13]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[14]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[15]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[16]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[17]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[18]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[19]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[20]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[21]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[22]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[23]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[24]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[25]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[26]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[27]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[28]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[29]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[30]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[31]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWSIZE[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWSIZE[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWSIZE[2]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:6]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[2]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[3]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[4]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[5]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[6]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[7]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[2]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[3]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[4]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[5]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[6]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[7]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[8]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[9]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[10]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[11]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[12]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[13]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[14]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[15]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[16]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:9]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:10]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:11]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:12]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:13]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:14]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:15]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:16]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:17]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:18]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:19]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:20]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:21]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:22]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:23]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:24]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:25]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:26]
CRITICAL WARNING: [Vivado 12-705] Before running this ChipScope command you must first open the Netlist Design. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:27]
Finished Parsing XDC File [/home/raghu/work/projects/dma3/.Xil/Vivado-23213-raghu-office/dcp/dma3_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.94 . Memory (MB): peak = 5349.844 ; gain = 0.000
Restoring placement.
Restored 3001 out of 3001 XDEF sites from archive | CPU: 2.340000 secs | Memory: 13.339951 MB |
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

open_run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 5570.027 ; gain = 816.586
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper_bd.bmm
Exporting to file /home/raghu/work/projects/dma3/dma3.sdk/SDK/SDK_Export/hw/dma3.xml
INFO: [BD 41-436] exporting bit file '/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 5570.027 ; gain = 0.000
assign_bd_address [get_bd_addr_segs {blkB/bram_ctrl_in_blk/S_AXI/Mem0 }]
</blkB/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_0/Data> at <0xC1000000[ 4K ]>
assign_bd_address [get_bd_addr_segs {blkA/bram_ctrl_in_blk/S_AXI/Mem0 }]
</blkA/bram_ctrl_in_blk/S_AXI/Mem0> is being mapped into </bmm_top_0/Data> at <0xC0000000[ 4K ]>
assign_bd_address [get_bd_addr_segs {blkAB/bram_ctrl_outblk/S_AXI/Mem0 }]
</blkAB/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </bmm_top_0/Data> at <0xC2000000[ 4K ]>
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1265] </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> and </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> are of different types but mapped into related masters </axi_cdma_0/Data_SG> and </axi_cdma_0/Data> at the same offset
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /cdma_bram_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /cdma_bram_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(3) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(1) and /bmm_top_0/M_AXI_B1(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(3) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(1) and /bmm_top_0/M_AXI_B2(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(3) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(1) and /bmm_top_0/M_AXI_B3(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(3) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(256) and /cdma_bram_intercon/xbar/M01_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /cdma_bram_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkAB/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /blkAB/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP2(6) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkB/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkB/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/fe_top_0/idle
/fe_top_0/done
/fe_top_0/s_axi_CONTROL_AWADDR
/fe_top_0/s_axi_CONTROL_AWVALID
/fe_top_0/s_axi_CONTROL_WDATA
/fe_top_0/s_axi_CONTROL_WSTRB
/fe_top_0/s_axi_CONTROL_WVALID
/fe_top_0/s_axi_CONTROL_BREADY
/fe_top_0/s_axi_CONTROL_ARADDR
/fe_top_0/s_axi_CONTROL_ARVALID
/fe_top_0/s_axi_CONTROL_RREADY

WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_bid'(1) to net 's02_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_rid'(1) to net 's02_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_bid'(1) to net 's03_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_rid'(1) to net 's03_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:bmm_top_0_ap_idle is not connected to a valid source.
WARNING: [BD 41-166] The net:bmm_top_0_ap_done is not connected to a valid source.
Verilog Output written to : dma3.v
Verilog Output written to : dma3_wrapper.v
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_proc_sys_reset_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_xbar_5'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_1_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_fe_top_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_bmm_top_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_bram_ctrl_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_1_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_bram_ctrl_in_blk_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_inblk_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_117'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_118'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_119'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma3
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
[Mon Apr 28 18:19:17 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
[Mon Apr 28 18:19:18 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 5570.027 ; gain = 0.000
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper_bd.bmm
Exporting to file /home/raghu/work/projects/dma3/dma3.sdk/SDK/SDK_Export/hw/dma3.xml
INFO: [BD 41-436] exporting bit file '/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 5570.027 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.C_M_AXI_B1_TARGET_ADDR {0xC0000000} CONFIG.C_M_AXI_B2_TARGET_ADDR {0xC1000000} CONFIG.C_M_AXI_B3_TARGET_ADDR {0xC2000000}] [get_bd_cells bmm_top_0]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1265] </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> and </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> are of different types but mapped into related masters </axi_cdma_0/Data_SG> and </axi_cdma_0/Data> at the same offset
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /cdma_bram_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /cdma_bram_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(3) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(1) and /bmm_top_0/M_AXI_B1(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(3) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(1) and /bmm_top_0/M_AXI_B2(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(3) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(1) and /bmm_top_0/M_AXI_B3(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(3) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(256) and /cdma_bram_intercon/xbar/M01_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /cdma_bram_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkAB/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /blkAB/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP2(6) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkB/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkB/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/fe_top_0/idle
/fe_top_0/done
/fe_top_0/s_axi_CONTROL_AWADDR
/fe_top_0/s_axi_CONTROL_AWVALID
/fe_top_0/s_axi_CONTROL_WDATA
/fe_top_0/s_axi_CONTROL_WSTRB
/fe_top_0/s_axi_CONTROL_WVALID
/fe_top_0/s_axi_CONTROL_BREADY
/fe_top_0/s_axi_CONTROL_ARADDR
/fe_top_0/s_axi_CONTROL_ARVALID
/fe_top_0/s_axi_CONTROL_RREADY

WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_bid'(1) to net 's02_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_rid'(1) to net 's02_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_bid'(1) to net 's03_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_rid'(1) to net 's03_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:bmm_top_0_ap_idle is not connected to a valid source.
WARNING: [BD 41-166] The net:bmm_top_0_ap_done is not connected to a valid source.
Verilog Output written to : dma3.v
Verilog Output written to : dma3_wrapper.v
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_proc_sys_reset_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_xbar_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_xbar_5'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_1_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_fe_top_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_bram_ctrl_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_1_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_bram_ctrl_in_blk_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_inblk_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_120'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_121'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_122'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma3
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
[Mon Apr 28 18:43:58 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
[Mon Apr 28 18:43:59 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 5570.027 ; gain = 0.000
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper_bd.bmm
Exporting to file /home/raghu/work/projects/dma3/dma3.sdk/SDK/SDK_Export/hw/dma3.xml
INFO: [BD 41-436] exporting bit file '/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 5584.020 ; gain = 13.992
update_ip_catalkg -rebuild
invalid command name "update_ip_catalkg"
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 5584.020 ; gain = 0.000
1
upgrade_bd_cells [get_bd_cells [list /bmm_top_0]]
INFO: [BD 41-1162] The cell '/bmm_top_0' is already at its latest version.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
1
upgrade_bd_cells [get_bd_cells [list /bmm_top_0]]
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_1 from Bmm_top 10.0 to Bmm_top 11.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_1/dma3_bmm_top_0_1.upgrade_log'.
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 5584.020 ; gain = 0.000
/bmm_top_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1265] </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> and </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> are of different types but mapped into related masters </axi_cdma_0/Data_SG> and </axi_cdma_0/Data> at the same offset
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /cdma_bram_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /cdma_bram_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(3) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(1) and /bmm_top_0/M_AXI_B1(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(3) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(1) and /bmm_top_0/M_AXI_B2(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(3) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(1) and /bmm_top_0/M_AXI_B3(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(3) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(256) and /cdma_bram_intercon/xbar/M01_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /cdma_bram_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkAB/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /blkAB/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP2(6) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkB/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkB/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/fe_top_0/idle
/fe_top_0/done
/fe_top_0/s_axi_CONTROL_AWADDR
/fe_top_0/s_axi_CONTROL_AWVALID
/fe_top_0/s_axi_CONTROL_WDATA
/fe_top_0/s_axi_CONTROL_WSTRB
/fe_top_0/s_axi_CONTROL_WVALID
/fe_top_0/s_axi_CONTROL_BREADY
/fe_top_0/s_axi_CONTROL_ARADDR
/fe_top_0/s_axi_CONTROL_ARVALID
/fe_top_0/s_axi_CONTROL_RREADY

WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_bid'(1) to net 's02_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_rid'(1) to net 's02_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_bid'(1) to net 's03_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_rid'(1) to net 's03_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:bmm_top_0_ap_idle is not connected to a valid source.
WARNING: [BD 41-166] The net:bmm_top_0_ap_done is not connected to a valid source.
Verilog Output written to : dma3.v
Verilog Output written to : dma3_wrapper.v
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
Delivering 'Vivado Synthesis' files for IP 'dma3_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_proc_sys_reset_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_proc_sys_reset_1'.
Delivering 'Implementation' files for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_5'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_1_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_1_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_fe_top_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_1_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_1_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_3' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_123'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_124'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_125'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma3
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
[Wed Apr 30 10:35:56 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
[Wed Apr 30 10:35:57 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 5609.348 ; gain = 0.000
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper_bd.bmm
Exporting to file /home/raghu/work/projects/dma3/dma3.sdk/SDK/SDK_Export/hw/dma3.xml
INFO: [BD 41-436] exporting bit file '/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 5623.348 ; gain = 14.000
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 5623.348 ; gain = 0.000
1
upgrade_bd_cells [get_bd_cells [list /bmm_top_0]]
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_1 from Bmm_top 11.0 to Bmm_top 12.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_1/dma3_bmm_top_0_1.upgrade_log'.
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 5623.348 ; gain = 0.000
/bmm_top_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
delete_bd_objs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 5623.348 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5623.348 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 5623.348 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5623.348 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 5623.348 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5623.348 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5623.348 ; gain = 0.000
CRITICAL WARNING: [BD 41-1265] </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> and </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> are of different types but mapped into related masters </axi_cdma_0/Data_SG> and </axi_cdma_0/Data> at the same offset
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /cdma_bram_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /cdma_bram_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(3) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(1) and /bmm_top_0/M_AXI_B1(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(3) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(1) and /bmm_top_0/M_AXI_B2(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(3) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(1) and /bmm_top_0/M_AXI_B3(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(3) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(256) and /cdma_bram_intercon/xbar/M01_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /cdma_bram_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkAB/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /blkAB/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP2(6) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkB/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkB/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/fe_top_0/idle
/fe_top_0/done
/fe_top_0/s_axi_CONTROL_AWADDR
/fe_top_0/s_axi_CONTROL_AWVALID
/fe_top_0/s_axi_CONTROL_WDATA
/fe_top_0/s_axi_CONTROL_WSTRB
/fe_top_0/s_axi_CONTROL_WVALID
/fe_top_0/s_axi_CONTROL_BREADY
/fe_top_0/s_axi_CONTROL_ARADDR
/fe_top_0/s_axi_CONTROL_ARVALID
/fe_top_0/s_axi_CONTROL_RREADY

WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_bid'(1) to net 's02_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_rid'(1) to net 's02_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_bid'(1) to net 's03_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_rid'(1) to net 's03_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/addra'(10) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:bmm_top_0_ap_idle is not connected to a valid source.
WARNING: [BD 41-166] The net:bmm_top_0_ap_done is not connected to a valid source.
Verilog Output written to : dma3.v
Verilog Output written to : dma3_wrapper.v
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
Delivering 'Vivado Synthesis' files for IP 'dma3_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_proc_sys_reset_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_proc_sys_reset_1'.
Delivering 'Implementation' files for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_5'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_1_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_1_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_fe_top_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_1_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_1_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_3' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_126'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_127'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_128'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma3
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
[Wed Apr 30 12:54:36 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
[Wed Apr 30 12:54:37 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:34 ; elapsed = 00:02:13 . Memory (MB): peak = 5626.090 ; gain = 2.742
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper_bd.bmm
Exporting to file /home/raghu/work/projects/dma3/dma3.sdk/SDK/SDK_Export/hw/dma3.xml
INFO: [BD 41-436] exporting bit file '/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 5645.090 ; gain = 19.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_perf_mon:5.0 axi_perf_mon_0
endgroup
delete_bd_objs [get_bd_cells axi_perf_mon_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5653.090 ; gain = 0.000
1
upgrade_bd_cells [get_bd_cells [list /bmm_top_0]]
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_1 from Bmm_top 12.0 to Bmm_top 13.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_1/dma3_bmm_top_0_1.upgrade_log'.
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5677.660 ; gain = 2.570
/bmm_top_0
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_1_2: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_1_2: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_1_2: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Depth_A {4096}] [get_bd_cells blkA/blk_mem_gen_inblk]
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_1_2: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_1_2: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_1_2: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_3: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_3: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_3: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Depth_A {4096}] [get_bd_cells blkB/blk_mem_gen_inblk]
endgroup
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_1_1: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_1_1: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_1_1: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
set_property -dict [list CONFIG.Write_Depth_A {4096}] [get_bd_cells blkAB/blk_mem_gen_outblk]
endgroup
set_property range 256K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 1M [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 1M [get_bd_addr_segs {axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 1M [get_bd_addr_segs {axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem01}]
set_property range 1M [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 1M [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem01}]
set_property range 1M [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_outblk_Mem0}]
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 1024
ERROR: [IP_Flow 19-3461] Value '262144' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell '/blkAB/bram_ctrl_outblk' . Valid values are - 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072
INFO: [IP_Flow 19-3438] Customization errors found on '/blkAB/bram_ctrl_outblk'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_3.0::pre_propagate Line 27
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_axi_bram_ctrl_0_1: value of PARAM_VALUE.MEM_DEPTH = 1024
ERROR: [IP_Flow 19-3461] Value '262144' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell '/blkA/bram_ctrl_in_blk' . Valid values are - 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072
INFO: [IP_Flow 19-3438] Customization errors found on '/blkA/bram_ctrl_in_blk'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_3.0::pre_propagate Line 27
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.MEM_DEPTH = 1024
ERROR: [IP_Flow 19-3461] Value '262144' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell '/blkB/bram_ctrl_in_blk' . Valid values are - 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072
INFO: [IP_Flow 19-3438] Customization errors found on '/blkB/bram_ctrl_in_blk'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_3.0::pre_propagate Line 27
CRITICAL WARNING: [BD 41-1265] </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> and </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> are of different types but mapped into related masters </axi_cdma_0/Data_SG> and </axi_cdma_0/Data> at the same offset
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /cdma_bram_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /cdma_bram_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(3) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(1) and /bmm_top_0/M_AXI_B1(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(3) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(1) and /bmm_top_0/M_AXI_B2(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(3) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(1) and /bmm_top_0/M_AXI_B3(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(3) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(256) and /cdma_bram_intercon/xbar/M01_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /cdma_bram_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkAB/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /blkAB/bram_ctrl_outblk/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP2(6) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkB/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkB/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/fe_top_0/idle
/fe_top_0/done
/fe_top_0/s_axi_CONTROL_AWADDR
/fe_top_0/s_axi_CONTROL_AWVALID
/fe_top_0/s_axi_CONTROL_WDATA
/fe_top_0/s_axi_CONTROL_WSTRB
/fe_top_0/s_axi_CONTROL_WVALID
/fe_top_0/s_axi_CONTROL_BREADY
/fe_top_0/s_axi_CONTROL_ARADDR
/fe_top_0/s_axi_CONTROL_ARVALID
/fe_top_0/s_axi_CONTROL_RREADY

WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_bid'(1) to net 's02_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_rid'(1) to net 's02_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_bid'(1) to net 's03_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_rid'(1) to net 's03_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:bmm_top_0_ap_idle is not connected to a valid source.
WARNING: [BD 41-166] The net:bmm_top_0_ap_done is not connected to a valid source.
Verilog Output written to : dma3.v
Verilog Output written to : dma3_wrapper.v
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
Delivering 'Vivado Synthesis' files for IP 'dma3_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_proc_sys_reset_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_proc_sys_reset_1'.
Delivering 'Implementation' files for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_5'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_1_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_1_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_fe_top_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_1_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_1_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_3' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_129'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_130'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_131'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma3
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
[Wed Apr 30 13:51:05 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
[Wed Apr 30 13:51:06 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 5708.043 ; gain = 0.000
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 1
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_3: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_3: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_inblk_3: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.DATA_WIDTH = 64
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.DATA_WIDTH = 256
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.DATA_WIDTH = 32
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.USE_ECC = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.ECC_ONOFF_RESET_VALUE = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.FAULT_INJECT = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 1
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper_bd.bmm
Exporting to file /home/raghu/work/projects/dma3/dma3.sdk/SDK/SDK_Export/hw/dma3.xml
INFO: [BD 41-436] exporting bit file '/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 5733.371 ; gain = 0.000
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 5733.371 ; gain = 0.000
1
upgrade_bd_cells [get_bd_cells [list /bmm_top_0]]
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_1 from Bmm_top 13.0 to Bmm_top 14.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_1/dma3_bmm_top_0_1.upgrade_log'.
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 5733.371 ; gain = 0.000
/bmm_top_0
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_1_1: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_1_1: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma3_blk_mem_gen_1_1: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:3.0 blkAB/axi_bram_ctrl_0
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_axi_bram_ctrl_0_3: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells blkAB/axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_axi_bram_ctrl_0_3: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
delete_bd_objs [get_bd_intf_nets blkAB/axi_bram_ctrl_0_bram_porta]
connect_bd_intf_net [get_bd_intf_pins blkAB/axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blkAB/blk_mem_gen_outblk/BRAM_PORTA]
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
startgroup
endgroup
startgroup
endgroup
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/blkAB/axi_bram_ctrl_0/s_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd 
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd'
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/blkAB/axi_bram_ctrl_0/s_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd 
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd'
[Wed Apr 30 15:33:10 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
[Wed Apr 30 15:33:11 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
reset_run synth_1
connect_bd_net -net [get_bd_nets blkAB/processing_system7_0_fclk_clk0] [get_bd_pins blkAB/s_axi_aclk] [get_bd_pins blkAB/axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net -net [get_bd_nets blkAB/proc_sys_reset_peripheral_aresetn] [get_bd_pins blkAB/s_axi_aresetn] [get_bd_pins blkAB/axi_bram_ctrl_0/s_axi_aresetn]
delete_bd_objs [get_bd_intf_nets blkAB/axi_interconnect_0_m00_axi]
connect_bd_intf_net [get_bd_intf_pins blkAB/S_AXI] [get_bd_intf_pins blkAB/axi_bram_ctrl_0/S_AXI]
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
launch_runs impl_1 -to_step write_bitstream
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_axi_bram_ctrl_0_1: value of PARAM_VALUE.MEM_DEPTH = 1024
ERROR: [IP_Flow 19-3461] Value '262144' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell '/blkA/bram_ctrl_in_blk' . Valid values are - 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072
INFO: [IP_Flow 19-3438] Customization errors found on '/blkA/bram_ctrl_in_blk'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_3.0::pre_propagate Line 27
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.MEM_DEPTH = 1024
ERROR: [IP_Flow 19-3461] Value '262144' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell '/blkB/bram_ctrl_in_blk' . Valid values are - 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072
INFO: [IP_Flow 19-3438] Customization errors found on '/blkB/bram_ctrl_in_blk'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_3.0::pre_propagate Line 27
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_axi_bram_ctrl_0_3: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
CRITICAL WARNING: [BD 41-678] Address block </blkAB/axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into any Master Address space. Please use Address Editor to map it.
CRITICAL WARNING: [BD 41-1265] </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> and </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> are of different types but mapped into related masters </axi_cdma_0/Data_SG> and </axi_cdma_0/Data> at the same offset
WARNING: [xilinx.com:ip:axi_bram_ctrl:3.0-1] /blkAB/bram_ctrl_outblk: PORT /blkAB/bram_ctrl_outblk/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /cdma_bram_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /cdma_bram_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(3) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(1) and /bmm_top_0/M_AXI_B1(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(3) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(1) and /bmm_top_0/M_AXI_B2(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(3) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(1) and /bmm_top_0/M_AXI_B3(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(3) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(256) and /cdma_bram_intercon/xbar/M01_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /cdma_bram_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkAB/axi_bram_ctrl_0/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkAB/axi_bram_ctrl_0/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkAB/axi_bram_ctrl_0/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkAB/axi_bram_ctrl_0/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkAB/axi_bram_ctrl_0/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkAB/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /blkAB/axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP2(6) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkB/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkB/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/fe_top_0/idle
/fe_top_0/done
/fe_top_0/s_axi_CONTROL_AWADDR
/fe_top_0/s_axi_CONTROL_AWVALID
/fe_top_0/s_axi_CONTROL_WDATA
/fe_top_0/s_axi_CONTROL_WSTRB
/fe_top_0/s_axi_CONTROL_WVALID
/fe_top_0/s_axi_CONTROL_BREADY
/fe_top_0/s_axi_CONTROL_ARADDR
/fe_top_0/s_axi_CONTROL_ARVALID
/fe_top_0/s_axi_CONTROL_RREADY

WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_bid'(1) to net 's02_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_rid'(1) to net 's02_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_bid'(1) to net 's03_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_rid'(1) to net 's03_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/addra'(12) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:bmm_top_0_ap_idle is not connected to a valid source.
WARNING: [BD 41-166] The net:bmm_top_0_ap_done is not connected to a valid source.
Verilog Output written to : dma3.v
Verilog Output written to : dma3_wrapper.v
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
Delivering 'Vivado Synthesis' files for IP 'dma3_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_proc_sys_reset_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_proc_sys_reset_1'.
Delivering 'Implementation' files for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_5'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_1_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_1_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
Delivering 'Verilog Synthesis' files for IP 'dma3_fe_top_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_bmm_top_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_1_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_1_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_blk_mem_gen_inblk_3' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma3_blk_mem_gen_inblk_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_3' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/axi_bram_ctrl_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_132'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_133'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_134'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma3
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
[Wed Apr 30 15:35:25 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
[Wed Apr 30 15:35:25 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 5763.324 ; gain = 21.523
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 5763.324 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 5763.324 ; gain = 0.000
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper_bd.bmm
Exporting to file /home/raghu/work/projects/dma3/dma3.sdk/SDK/SDK_Export/hw/dma3.xml
INFO: [BD 41-436] exporting bit file '/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 5763.324 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets blkAB/s_axi_1]
connect_bd_intf_net [get_bd_intf_pins blkAB/S_AXI] [get_bd_intf_pins blkAB/bram_ctrl_outblk/S_AXI]
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
set_property range 128K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem01}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
assign_bd_address [get_bd_addr_segs {blkAB/bram_ctrl_outblk/S_AXI/Mem0 }]
</blkAB/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC2000000[ 4K ]>
</blkAB/bram_ctrl_outblk/S_AXI/Mem0> is being mapped into </bmm_top_0/Data> at <0xC2000000[ 4K ]>
set_property range 128K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem0}]
save_bd_design
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_axi_bram_ctrl_0_1: value of PARAM_VALUE.MEM_DEPTH = 32768
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] dma3_bram_ctrl_in_blk_2: value of PARAM_VALUE.MEM_DEPTH = 32768
CRITICAL WARNING: [BD 41-1265] </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> and </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> are of different types but mapped into related masters </axi_cdma_0/Data_SG> and </axi_cdma_0/Data> at the same offset
WARNING: [xilinx.com:ip:axi_bram_ctrl:3.0-1] /blkAB/bram_ctrl_outblk: PORT /blkAB/bram_ctrl_outblk/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /cdma_bram_intercon/xbar/S00_AXI(1) and /axi_cdma_0/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /cdma_bram_intercon/xbar/S00_AXI(256) and /axi_cdma_0/M_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(3) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(1) and /bmm_top_0/M_AXI_B1(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S00_AXI(2) and /bmm_top_0/M_AXI_B1(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(3) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(1) and /bmm_top_0/M_AXI_B2(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S02_AXI(2) and /bmm_top_0/M_AXI_B2(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(3) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(1) and /bmm_top_0/M_AXI_B3(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /bmm_bram_cdma_intercon/xbar/S03_AXI(2) and /bmm_top_0/M_AXI_B3(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(3) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(1) and /cdma_bram_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /bmm_bram_cdma_intercon/xbar/S01_AXI(256) and /cdma_bram_intercon/xbar/M01_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /cdma_bram_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkAB/bram_ctrl_outblk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkA/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /blkB/bram_ctrl_in_blk/S_AXI(0) and /bmm_bram_cdma_intercon/xbar/M02_AXI(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkAB/blk_mem_gen_outblk/BRAM_PORTA(OTHERS) and /blkAB/axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0/S_AXI_HP2(8) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP2(6) and /cdma_sg_intercon/s00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkA/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkA/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blkB/blk_mem_gen_inblk/BRAM_PORTA(OTHERS) and /blkB/bram_ctrl_in_blk/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/fe_top_0/idle
/fe_top_0/done
/fe_top_0/s_axi_CONTROL_AWADDR
/fe_top_0/s_axi_CONTROL_AWVALID
/fe_top_0/s_axi_CONTROL_WDATA
/fe_top_0/s_axi_CONTROL_WSTRB
/fe_top_0/s_axi_CONTROL_WVALID
/fe_top_0/s_axi_CONTROL_BREADY
/fe_top_0/s_axi_CONTROL_ARADDR
/fe_top_0/s_axi_CONTROL_ARVALID
/fe_top_0/s_axi_CONTROL_RREADY

WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_bid'(1) to net 's02_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s02_couplers/M_AXI_rid'(1) to net 's02_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_bid'(1) to net 's03_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/s03_couplers/M_AXI_rid'(1) to net 's03_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkAB/blk_mem_gen_outblk/addra'(12) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkA/blk_mem_gen_inblk/addra'(12) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/wea'(1) to net 'axi_bram_ctrl_0_bram_porta_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blkB/blk_mem_gen_inblk/addra'(12) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(17) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S00_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S03_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_awlock'(1) to net 'bmm_top_0_m_axi_b2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/bmm_bram_cdma_intercon/S02_AXI_arlock'(1) to net 'bmm_top_0_m_axi_b2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:bmm_top_0_ap_idle is not connected to a valid source.
WARNING: [BD 41-166] The net:bmm_top_0_ap_done is not connected to a valid source.
Verilog Output written to : dma3.v
Verilog Output written to : dma3_wrapper.v
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_proc_sys_reset_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma3_xbar_5'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_1_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_fe_top_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_bmm_top_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_axi_bram_ctrl_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_axi_bram_ctrl_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_1_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma3_bram_ctrl_in_blk_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma3_bram_ctrl_in_blk_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_blk_mem_gen_inblk_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma3_axi_bram_ctrl_0_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/axi_bram_ctrl_0 .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_135'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_136'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma3_auto_pc_137'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma3
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma3_proc_sys_reset_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/bram_ctrl_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_bram_cdma_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/blk_mem_gen_outblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fe_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /bmm_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkA/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/bram_ctrl_in_blk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkB/blk_mem_gen_inblk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /blkAB/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ctrl_axilite_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_bram_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /cdma_sg_intercon/s00_couplers/auto_pc .
[Wed Apr 30 16:00:36 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
[Wed Apr 30 16:00:36 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 5763.324 ; gain = 0.000
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper_bd.bmm
Exporting to file /home/raghu/work/projects/dma3/dma3.sdk/SDK/SDK_Export/hw/dma3.xml
INFO: [BD 41-436] exporting bit file '/home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 5795.895 ; gain = 0.000
