Running: /pkg/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle pa -incremental -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip -o vin_spc_tb.exe --prj /home/saul/projects/digital/DIGIMP/VIN_SPC/FPGA/project_1/project_1.sim/sim_1/behav/vin_spc_tb.prj -top work.vin_spc_tb -top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/VIN_SPC/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/vin_spc.v" into library work
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/VIN_SPC/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/top.v" into library work
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/VIN_SPC/FPGA/project_1/project_1.srcs/sim_1/imports/FPGA/vin_spc_tb.v" into library work
Analyzing Verilog file "/pkg/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94708 KB
Fuse CPU Usage: 870 ms
Compiling module vin_spc
Compiling module top
Compiling module vin_spc_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable vin_spc_tb.exe
Fuse Memory Usage: 655032 KB
Fuse CPU Usage: 880 ms
GCC CPU Usage: 390 ms
