 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Wed Dec 11 11:19:29 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: data_in_1[29]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[29] (in)                                      0.01      0.00       0.28 r
  data_in_1[29] (net)                           1                   0.00       0.28 r
  U9332/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7171 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__29_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__29_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[28]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[28] (in)                                      0.01      0.00       0.28 r
  data_in_1[28] (net)                           1                   0.00       0.28 r
  U9330/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7169 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__28_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__28_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[27]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[27] (in)                                      0.01      0.00       0.28 r
  data_in_1[27] (net)                           1                   0.00       0.28 r
  U9328/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7167 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__27_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__27_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[26]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[26] (in)                                      0.01      0.00       0.28 r
  data_in_1[26] (net)                           1                   0.00       0.28 r
  U9326/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7165 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__26_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__26_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[25]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[25] (in)                                      0.01      0.00       0.28 r
  data_in_1[25] (net)                           1                   0.00       0.28 r
  U9324/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7163 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__25_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__25_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[24]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[24] (in)                                      0.01      0.00       0.28 r
  data_in_1[24] (net)                           1                   0.00       0.28 r
  U9322/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7161 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__24_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__24_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[23]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[23] (in)                                      0.01      0.00       0.28 r
  data_in_1[23] (net)                           1                   0.00       0.28 r
  U9320/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7159 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__23_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__23_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[22]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[22] (in)                                      0.01      0.00       0.28 r
  data_in_1[22] (net)                           1                   0.00       0.28 r
  U9318/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7157 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__22_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__22_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[21]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[21] (in)                                      0.01      0.00       0.28 r
  data_in_1[21] (net)                           1                   0.00       0.28 r
  U9316/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7155 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__21_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__21_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[20]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[20] (in)                                      0.01      0.00       0.28 r
  data_in_1[20] (net)                           1                   0.00       0.28 r
  U9314/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7153 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__20_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__20_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[19]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[19] (in)                                      0.01      0.00       0.28 r
  data_in_1[19] (net)                           1                   0.00       0.28 r
  U9312/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7151 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__19_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__19_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[18]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[18] (in)                                      0.01      0.00       0.28 r
  data_in_1[18] (net)                           1                   0.00       0.28 r
  U9310/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7149 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__18_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__18_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[17]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[17] (in)                                      0.01      0.00       0.28 r
  data_in_1[17] (net)                           1                   0.00       0.28 r
  U9308/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7147 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__17_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__17_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[16]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[16] (in)                                      0.01      0.00       0.28 r
  data_in_1[16] (net)                           1                   0.00       0.28 r
  U9306/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7145 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__16_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__16_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[15]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[15] (in)                                      0.01      0.00       0.28 r
  data_in_1[15] (net)                           1                   0.00       0.28 r
  U9304/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7143 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__15_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__15_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[14]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[14] (in)                                      0.01      0.00       0.28 r
  data_in_1[14] (net)                           1                   0.00       0.28 r
  U9302/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7141 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__14_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__14_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[13]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[13] (in)                                      0.01      0.00       0.28 r
  data_in_1[13] (net)                           1                   0.00       0.28 r
  U9300/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7139 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__13_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__13_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[12]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[12] (in)                                      0.01      0.00       0.28 r
  data_in_1[12] (net)                           1                   0.00       0.28 r
  U9298/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7137 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__12_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__12_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[11]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[11] (in)                                      0.01      0.00       0.28 r
  data_in_1[11] (net)                           1                   0.00       0.28 r
  U9296/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7135 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__11_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__11_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[10]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[10] (in)                                      0.01      0.00       0.28 r
  data_in_1[10] (net)                           1                   0.00       0.28 r
  U9294/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7133 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__10_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__10_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[9]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[9] (in)                                       0.01      0.00       0.28 r
  data_in_1[9] (net)                            1                   0.00       0.28 r
  U9292/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7131 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__9_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__9_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[8]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[8] (in)                                       0.01      0.00       0.28 r
  data_in_1[8] (net)                            1                   0.00       0.28 r
  U9290/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7129 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__8_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__8_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[7]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[7] (in)                                       0.01      0.00       0.28 r
  data_in_1[7] (net)                            1                   0.00       0.28 r
  U9288/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7127 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__7_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__7_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[6]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[6] (in)                                       0.01      0.00       0.28 r
  data_in_1[6] (net)                            1                   0.00       0.28 r
  U9286/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7125 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__6_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__6_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[5]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[5] (in)                                       0.01      0.00       0.28 r
  data_in_1[5] (net)                            1                   0.00       0.28 r
  U9284/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7123 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__5_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__5_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[4]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[4] (in)                                       0.01      0.00       0.28 r
  data_in_1[4] (net)                            1                   0.00       0.28 r
  U9282/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7121 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__4_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__4_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[3]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[3] (in)                                       0.01      0.00       0.28 r
  data_in_1[3] (net)                            1                   0.00       0.28 r
  U9280/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7119 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__3_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__3_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[2]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[2] (in)                                       0.01      0.00       0.28 r
  data_in_1[2] (net)                            1                   0.00       0.28 r
  U9278/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7117 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__2_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__2_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[1]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[1] (in)                                       0.01      0.00       0.28 r
  data_in_1[1] (net)                            1                   0.00       0.28 r
  U9276/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7115 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__1_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__1_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: data_in_1[0]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[0] (in)                                       0.01      0.00       0.28 r
  data_in_1[0] (net)                            1                   0.00       0.28 r
  U9274/Y (INVX0_RVT)                                     0.02      0.12       0.40 f
  n7113 (net)                                   1                   0.00       0.40 f
  interleaver_inst_delay_x1_delay_reg_reg_0__i__0_/SETB (DFFSSRX1_RVT)     0.02     0.47     0.88 f
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__0_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                -0.03       0.52
  data required time                                                           0.52
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.52
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: output_select_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_mode
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  output_select_reg/CLK (DFFX1_RVT)        0.08      0.00 #     0.10 r
  output_select_reg/Q (DFFX1_RVT)          0.01      0.09       0.19 r
  output_mode (net)              2                   0.00       0.19 r
  output_mode (out)                        0.01      0.02       0.22 r
  data arrival time                                             0.22

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.45       0.55
  output external delay                             -0.36       0.19
  data required time                                            0.19
  ------------------------------------------------------------------------------------------
  data required time                                            0.19
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.03


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__29_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__29_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7335 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__29_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__29_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__28_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__28_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7333 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__28_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__28_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__27_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__27_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7331 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__27_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__27_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__26_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__26_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7329 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__26_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__26_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__25_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__25_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7327 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__25_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__25_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__24_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__24_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7325 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__24_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__24_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__23_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__23_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7323 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__23_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__23_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__22_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__22_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7321 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__22_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__22_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__21_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__21_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7319 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__21_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__21_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__20_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__20_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7317 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__20_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__20_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__19_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__19_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7315 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__19_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__19_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__18_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__18_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7313 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__18_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__18_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__17_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__17_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7311 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__17_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__17_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__16_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__16_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7309 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__16_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__16_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__15_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__15_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7307 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__15_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__15_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__14_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__14_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7305 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__14_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__14_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__13_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__13_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7303 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__13_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__13_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__12_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__12_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7301 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__12_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__12_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__1_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__1_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n7299 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__1_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__1_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__11_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__11_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n2960 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__11_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__11_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__10_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__10_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n2959 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__10_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__10_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__9_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__9_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n3030 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__9_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__9_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__8_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__8_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n3031 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__8_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__8_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__7_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__7_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n3032 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__7_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__7_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__6_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__6_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n2958 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__6_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__6_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__5_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__5_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n3033 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__5_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__5_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__4_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__4_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n2957 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__4_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__4_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__3_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__3_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n3034 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__3_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__3_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__2_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__2_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n2956 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__2_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__2_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


  Startpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_1__i__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_delay_x1_delay_reg_reg_0__i__0_/CLK (DFFSSRX1_RVT)     0.08     0.00 #     0.10 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__0_/QN (DFFSSRX1_RVT)     0.01     0.08     0.18 r
  n3035 (net)                                   1                   0.00       0.18 r
  interleaver_inst_delay_x1_delay_reg_reg_1__i__0_/SETB (DFFSSRX1_RVT)     0.01     0.10     0.28 r
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_1__i__0_/CLK (DFFSSRX1_RVT)     0.00     0.55 r
  library hold time                                                 0.02       0.57
  data required time                                                           0.57
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.57
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.30


1
