 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fullchip
Version: Q-2019.12-SP5-3
Date   : Sat Mar 18 21:40:11 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: core_instance_psum_mem_instance_Q_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_sum_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_psum_mem_instance_Q_reg_67_/CP (EDFQD1)            0.000     0.000 #    0.000 r
  core_instance_psum_mem_instance_Q_reg_67_/Q (EDFQD1)             0.023     0.130      0.130 f
  out[67] (net)                                 2        0.002               0.000      0.130 f
  DP_OP_995J1_122_2271_U148/S (CMPE42D1)                           0.038     0.299      0.429 f
  DP_OP_995J1_122_2271_n165 (net)               1        0.002               0.000      0.429 f
  DP_OP_995J1_122_2271_U146/CO (CMPE42D1)                          0.033     0.307      0.736 f
  DP_OP_995J1_122_2271_n158 (net)               2        0.002               0.000      0.736 f
  U2958/ZN (NR2D0)                                                 0.132     0.087      0.823 r
  n8381 (net)                                   4        0.003               0.000      0.823 r
  U3379/ZN (NR2D0)                                                 0.048     0.049      0.872 f
  n7377 (net)                                   2        0.002               0.000      0.872 f
  U3092/ZN (AOI21D1)                                               0.056     0.040      0.912 r
  n7378 (net)                                   1        0.001               0.000      0.912 r
  U9961/ZN (OAI21D1)                                               0.077     0.068      0.979 f
  n8408 (net)                                   5        0.006               0.000      0.979 f
  U10920/ZN (AOI21D1)                                              0.062     0.051      1.030 r
  n8413 (net)                                   1        0.002               0.000      1.030 r
  U10922/Z (CKXOR2D1)                                              0.030     0.077      1.107 r
  n8414 (net)                                   1        0.001               0.000      1.107 r
  U10923/ZN (INR2D1)                                               0.045     0.058      1.165 r
  core_instance_N128 (net)                      1        0.001               0.000      1.165 r
  core_instance_sum_out_reg_12_/D (DFQD1)                          0.045     0.000      1.165 r
  data arrival time                                                                     1.165

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_sum_out_reg_12_/CP (DFQD1)                                   0.000      1.200 r
  library setup time                                                        -0.035      1.165
  data required time                                                                    1.165
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.165
  data arrival time                                                                    -1.165
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance_psum_mem_instance_Q_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_sum_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_psum_mem_instance_Q_reg_67_/CP (EDFQD1)            0.000     0.000 #    0.000 r
  core_instance_psum_mem_instance_Q_reg_67_/Q (EDFQD1)             0.023     0.130      0.130 f
  out[67] (net)                                 2        0.002               0.000      0.130 f
  DP_OP_995J1_122_2271_U148/S (CMPE42D1)                           0.038     0.299      0.429 f
  DP_OP_995J1_122_2271_n165 (net)               1        0.002               0.000      0.429 f
  DP_OP_995J1_122_2271_U146/CO (CMPE42D1)                          0.033     0.307      0.736 f
  DP_OP_995J1_122_2271_n158 (net)               2        0.002               0.000      0.736 f
  U2958/ZN (NR2D0)                                                 0.132     0.087      0.823 r
  n8381 (net)                                   4        0.003               0.000      0.823 r
  U3379/ZN (NR2D0)                                                 0.048     0.049      0.872 f
  n7377 (net)                                   2        0.002               0.000      0.872 f
  U3092/ZN (AOI21D1)                                               0.056     0.040      0.912 r
  n7378 (net)                                   1        0.001               0.000      0.912 r
  U9961/ZN (OAI21D1)                                               0.077     0.068      0.979 f
  n8408 (net)                                   5        0.006               0.000      0.979 f
  U10910/ZN (AOI21D1)                                              0.062     0.051      1.030 r
  n8395 (net)                                   1        0.002               0.000      1.030 r
  U10913/Z (CKXOR2D1)                                              0.030     0.077      1.107 r
  n8396 (net)                                   1        0.001               0.000      1.107 r
  U10914/ZN (INR2D1)                                               0.045     0.058      1.165 r
  core_instance_N129 (net)                      1        0.001               0.000      1.165 r
  core_instance_sum_out_reg_13_/D (DFQD1)                          0.045     0.000      1.165 r
  data arrival time                                                                     1.165

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_sum_out_reg_13_/CP (DFQD1)                                   0.000      1.200 r
  library setup time                                                        -0.035      1.165
  data required time                                                                    1.165
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.165
  data arrival time                                                                    -1.165
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance_psum_mem_instance_Q_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_sum_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_psum_mem_instance_Q_reg_67_/CP (EDFQD1)            0.000     0.000 #    0.000 r
  core_instance_psum_mem_instance_Q_reg_67_/Q (EDFQD1)             0.023     0.130      0.130 f
  out[67] (net)                                 2        0.002               0.000      0.130 f
  DP_OP_995J1_122_2271_U148/S (CMPE42D1)                           0.038     0.299      0.429 f
  DP_OP_995J1_122_2271_n165 (net)               1        0.002               0.000      0.429 f
  DP_OP_995J1_122_2271_U146/CO (CMPE42D1)                          0.033     0.307      0.736 f
  DP_OP_995J1_122_2271_n158 (net)               2        0.002               0.000      0.736 f
  U2958/ZN (NR2D0)                                                 0.132     0.087      0.823 r
  n8381 (net)                                   4        0.003               0.000      0.823 r
  U3379/ZN (NR2D0)                                                 0.048     0.049      0.872 f
  n7377 (net)                                   2        0.002               0.000      0.872 f
  U3092/ZN (AOI21D1)                                               0.056     0.040      0.912 r
  n7378 (net)                                   1        0.001               0.000      0.912 r
  U9961/ZN (OAI21D1)                                               0.077     0.068      0.979 f
  n8408 (net)                                   5        0.006               0.000      0.979 f
  U10916/ZN (AOI21D1)                                              0.062     0.051      1.030 r
  n8404 (net)                                   1        0.002               0.000      1.030 r
  U10918/Z (CKXOR2D1)                                              0.030     0.077      1.107 r
  n8405 (net)                                   1        0.001               0.000      1.107 r
  U10919/ZN (INR2D1)                                               0.045     0.058      1.164 r
  core_instance_N127 (net)                      1        0.001               0.000      1.164 r
  core_instance_sum_out_reg_11_/D (DFQD1)                          0.045     0.000      1.164 r
  data arrival time                                                                     1.164

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_sum_out_reg_11_/CP (DFQD1)                                   0.000      1.200 r
  library setup time                                                        -0.035      1.165
  data required time                                                                    1.165
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.165
  data arrival time                                                                    -1.164
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4922/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2021 (net)                                   1        0.002               0.000      0.977 r
  U4176/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[8] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q2_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4922/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2021 (net)                                   1        0.002               0.000      0.977 r
  U4176/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[8] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q6_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4922/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2021 (net)                                   1        0.002               0.000      0.977 r
  U4176/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[8] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q0_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4922/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2021 (net)                                   1        0.002               0.000      0.977 r
  U4176/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[8] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q4_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4922/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2021 (net)                                   1        0.002               0.000      0.977 r
  U4176/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[8] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4922/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2021 (net)                                   1        0.002               0.000      0.977 r
  U4176/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[8] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q7_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4922/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2021 (net)                                   1        0.002               0.000      0.977 r
  U4176/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[8] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q1_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4922/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2021 (net)                                   1        0.002               0.000      0.977 r
  U4176/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[8] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q5_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4942/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2086 (net)                                   1        0.002               0.000      0.977 r
  U4148/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[20] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q2_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4942/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2086 (net)                                   1        0.002               0.000      0.977 r
  U4148/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[20] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q6_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4942/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2086 (net)                                   1        0.002               0.000      0.977 r
  U4148/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[20] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q0_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4942/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2086 (net)                                   1        0.002               0.000      0.977 r
  U4148/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[20] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q4_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4942/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2086 (net)                                   1        0.002               0.000      0.977 r
  U4148/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[20] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q3_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4942/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2086 (net)                                   1        0.002               0.000      0.977 r
  U4148/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[20] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q7_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4942/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2086 (net)                                   1        0.002               0.000      0.977 r
  U4148/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[20] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q1_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4942/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2086 (net)                                   1        0.002               0.000      0.977 r
  U4148/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[20] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q5_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4965/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2151 (net)                                   1        0.002               0.000      0.977 r
  U4118/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[32] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q2_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4965/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2151 (net)                                   1        0.002               0.000      0.977 r
  U4118/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[32] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q6_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4965/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2151 (net)                                   1        0.002               0.000      0.977 r
  U4118/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[32] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q0_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4965/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2151 (net)                                   1        0.002               0.000      0.977 r
  U4118/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[32] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q4_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4965/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2151 (net)                                   1        0.002               0.000      0.977 r
  U4118/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[32] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q3_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4965/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2151 (net)                                   1        0.002               0.000      0.977 r
  U4118/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[32] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q7_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4965/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2151 (net)                                   1        0.002               0.000      0.977 r
  U4118/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[32] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q1_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4965/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2151 (net)                                   1        0.002               0.000      0.977 r
  U4118/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[32] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q5_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4988/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2216 (net)                                   1        0.002               0.000      0.977 r
  U4092/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[44] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q2_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4988/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2216 (net)                                   1        0.002               0.000      0.977 r
  U4092/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[44] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q6_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4988/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2216 (net)                                   1        0.002               0.000      0.977 r
  U4092/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[44] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q0_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4988/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2216 (net)                                   1        0.002               0.000      0.977 r
  U4092/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[44] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q4_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4988/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2216 (net)                                   1        0.002               0.000      0.977 r
  U4092/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[44] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q3_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4988/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2216 (net)                                   1        0.002               0.000      0.977 r
  U4092/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[44] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q7_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4988/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2216 (net)                                   1        0.002               0.000      0.977 r
  U4092/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[44] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q1_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4988/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2216 (net)                                   1        0.002               0.000      0.977 r
  U4092/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[44] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q5_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_4__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1000J1_127_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1000J1_127_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11942/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1000J1_127_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3489/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2262 (net)                                   2        0.002               0.000      0.776 r
  U3250/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2257 (net)                                   1        0.001               0.000      0.829 f
  U5001/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2278 (net)                                   2        0.002               0.000      0.895 r
  U5002/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2298 (net)                                   4        0.005               0.000      0.936 f
  U5009/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2281 (net)                                   1        0.002               0.000      0.977 r
  U4063/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[56] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q2_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_4__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1000J1_127_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1000J1_127_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11942/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1000J1_127_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3489/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2262 (net)                                   2        0.002               0.000      0.776 r
  U3250/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2257 (net)                                   1        0.001               0.000      0.829 f
  U5001/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2278 (net)                                   2        0.002               0.000      0.895 r
  U5002/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2298 (net)                                   4        0.005               0.000      0.936 f
  U5009/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2281 (net)                                   1        0.002               0.000      0.977 r
  U4063/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[56] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q6_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_4__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1000J1_127_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1000J1_127_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11942/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1000J1_127_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3489/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2262 (net)                                   2        0.002               0.000      0.776 r
  U3250/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2257 (net)                                   1        0.001               0.000      0.829 f
  U5001/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2278 (net)                                   2        0.002               0.000      0.895 r
  U5002/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2298 (net)                                   4        0.005               0.000      0.936 f
  U5009/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2281 (net)                                   1        0.002               0.000      0.977 r
  U4063/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[56] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q0_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_4__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1000J1_127_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1000J1_127_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11942/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1000J1_127_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3489/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2262 (net)                                   2        0.002               0.000      0.776 r
  U3250/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2257 (net)                                   1        0.001               0.000      0.829 f
  U5001/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2278 (net)                                   2        0.002               0.000      0.895 r
  U5002/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2298 (net)                                   4        0.005               0.000      0.936 f
  U5009/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2281 (net)                                   1        0.002               0.000      0.977 r
  U4063/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[56] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q4_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_4__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1000J1_127_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1000J1_127_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11942/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1000J1_127_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3489/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2262 (net)                                   2        0.002               0.000      0.776 r
  U3250/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2257 (net)                                   1        0.001               0.000      0.829 f
  U5001/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2278 (net)                                   2        0.002               0.000      0.895 r
  U5002/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2298 (net)                                   4        0.005               0.000      0.936 f
  U5009/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2281 (net)                                   1        0.002               0.000      0.977 r
  U4063/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[56] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q3_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_4__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1000J1_127_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1000J1_127_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11942/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1000J1_127_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3489/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2262 (net)                                   2        0.002               0.000      0.776 r
  U3250/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2257 (net)                                   1        0.001               0.000      0.829 f
  U5001/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2278 (net)                                   2        0.002               0.000      0.895 r
  U5002/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2298 (net)                                   4        0.005               0.000      0.936 f
  U5009/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2281 (net)                                   1        0.002               0.000      0.977 r
  U4063/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[56] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q7_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_4__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1000J1_127_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1000J1_127_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11942/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1000J1_127_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3489/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2262 (net)                                   2        0.002               0.000      0.776 r
  U3250/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2257 (net)                                   1        0.001               0.000      0.829 f
  U5001/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2278 (net)                                   2        0.002               0.000      0.895 r
  U5002/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2298 (net)                                   4        0.005               0.000      0.936 f
  U5009/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2281 (net)                                   1        0.002               0.000      0.977 r
  U4063/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[56] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q1_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_4__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1000J1_127_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1000J1_127_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11942/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1000J1_127_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3489/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2262 (net)                                   2        0.002               0.000      0.776 r
  U3250/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2257 (net)                                   1        0.001               0.000      0.829 f
  U5001/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2278 (net)                                   2        0.002               0.000      0.895 r
  U5002/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2298 (net)                                   4        0.005               0.000      0.936 f
  U5009/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2281 (net)                                   1        0.002               0.000      0.977 r
  U4063/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[56] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q5_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_5__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1001J1_128_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1001J1_128_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11945/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1001J1_128_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3478/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2327 (net)                                   2        0.002               0.000      0.776 r
  U3228/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2322 (net)                                   1        0.001               0.000      0.829 f
  U5022/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2343 (net)                                   2        0.002               0.000      0.895 r
  U5023/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2363 (net)                                   4        0.005               0.000      0.936 f
  U5030/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2346 (net)                                   1        0.002               0.000      0.977 r
  U4034/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[68] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q2_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_5__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1001J1_128_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1001J1_128_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11945/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1001J1_128_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3478/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2327 (net)                                   2        0.002               0.000      0.776 r
  U3228/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2322 (net)                                   1        0.001               0.000      0.829 f
  U5022/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2343 (net)                                   2        0.002               0.000      0.895 r
  U5023/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2363 (net)                                   4        0.005               0.000      0.936 f
  U5030/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2346 (net)                                   1        0.002               0.000      0.977 r
  U4034/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[68] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q6_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_5__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1001J1_128_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1001J1_128_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11945/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1001J1_128_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3478/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2327 (net)                                   2        0.002               0.000      0.776 r
  U3228/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2322 (net)                                   1        0.001               0.000      0.829 f
  U5022/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2343 (net)                                   2        0.002               0.000      0.895 r
  U5023/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2363 (net)                                   4        0.005               0.000      0.936 f
  U5030/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2346 (net)                                   1        0.002               0.000      0.977 r
  U4034/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[68] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q0_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_5__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1001J1_128_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1001J1_128_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11945/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1001J1_128_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3478/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2327 (net)                                   2        0.002               0.000      0.776 r
  U3228/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2322 (net)                                   1        0.001               0.000      0.829 f
  U5022/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2343 (net)                                   2        0.002               0.000      0.895 r
  U5023/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2363 (net)                                   4        0.005               0.000      0.936 f
  U5030/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2346 (net)                                   1        0.002               0.000      0.977 r
  U4034/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[68] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q4_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_5__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1001J1_128_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1001J1_128_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11945/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1001J1_128_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3478/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2327 (net)                                   2        0.002               0.000      0.776 r
  U3228/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2322 (net)                                   1        0.001               0.000      0.829 f
  U5022/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2343 (net)                                   2        0.002               0.000      0.895 r
  U5023/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2363 (net)                                   4        0.005               0.000      0.936 f
  U5030/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2346 (net)                                   1        0.002               0.000      0.977 r
  U4034/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[68] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q3_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_5__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1001J1_128_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1001J1_128_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11945/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1001J1_128_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3478/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2327 (net)                                   2        0.002               0.000      0.776 r
  U3228/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2322 (net)                                   1        0.001               0.000      0.829 f
  U5022/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2343 (net)                                   2        0.002               0.000      0.895 r
  U5023/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2363 (net)                                   4        0.005               0.000      0.936 f
  U5030/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2346 (net)                                   1        0.002               0.000      0.977 r
  U4034/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[68] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q7_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_5__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1001J1_128_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1001J1_128_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11945/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1001J1_128_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3478/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2327 (net)                                   2        0.002               0.000      0.776 r
  U3228/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2322 (net)                                   1        0.001               0.000      0.829 f
  U5022/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2343 (net)                                   2        0.002               0.000      0.895 r
  U5023/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2363 (net)                                   4        0.005               0.000      0.936 f
  U5030/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2346 (net)                                   1        0.002               0.000      0.977 r
  U4034/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[68] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q1_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_5__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1001J1_128_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1001J1_128_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11945/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1001J1_128_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3478/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2327 (net)                                   2        0.002               0.000      0.776 r
  U3228/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2322 (net)                                   1        0.001               0.000      0.829 f
  U5022/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2343 (net)                                   2        0.002               0.000      0.895 r
  U5023/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2363 (net)                                   4        0.005               0.000      0.936 f
  U5030/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2346 (net)                                   1        0.002               0.000      0.977 r
  U4034/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[68] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q5_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_5__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_6__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1002J1_129_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1002J1_129_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11948/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1002J1_129_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3470/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2392 (net)                                   2        0.002               0.000      0.776 r
  U3202/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2387 (net)                                   1        0.001               0.000      0.829 f
  U5042/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2408 (net)                                   2        0.002               0.000      0.895 r
  U5043/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2428 (net)                                   4        0.005               0.000      0.936 f
  U5050/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2411 (net)                                   1        0.002               0.000      0.977 r
  U4008/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[80] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q2_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_6__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1002J1_129_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1002J1_129_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11948/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1002J1_129_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3470/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2392 (net)                                   2        0.002               0.000      0.776 r
  U3202/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2387 (net)                                   1        0.001               0.000      0.829 f
  U5042/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2408 (net)                                   2        0.002               0.000      0.895 r
  U5043/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2428 (net)                                   4        0.005               0.000      0.936 f
  U5050/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2411 (net)                                   1        0.002               0.000      0.977 r
  U4008/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[80] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q6_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_6__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1002J1_129_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1002J1_129_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11948/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1002J1_129_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3470/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2392 (net)                                   2        0.002               0.000      0.776 r
  U3202/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2387 (net)                                   1        0.001               0.000      0.829 f
  U5042/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2408 (net)                                   2        0.002               0.000      0.895 r
  U5043/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2428 (net)                                   4        0.005               0.000      0.936 f
  U5050/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2411 (net)                                   1        0.002               0.000      0.977 r
  U4008/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[80] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q0_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_6__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1002J1_129_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1002J1_129_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11948/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1002J1_129_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3470/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2392 (net)                                   2        0.002               0.000      0.776 r
  U3202/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2387 (net)                                   1        0.001               0.000      0.829 f
  U5042/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2408 (net)                                   2        0.002               0.000      0.895 r
  U5043/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2428 (net)                                   4        0.005               0.000      0.936 f
  U5050/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2411 (net)                                   1        0.002               0.000      0.977 r
  U4008/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[80] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q4_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_6__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1002J1_129_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1002J1_129_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11948/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1002J1_129_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3470/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2392 (net)                                   2        0.002               0.000      0.776 r
  U3202/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2387 (net)                                   1        0.001               0.000      0.829 f
  U5042/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2408 (net)                                   2        0.002               0.000      0.895 r
  U5043/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2428 (net)                                   4        0.005               0.000      0.936 f
  U5050/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2411 (net)                                   1        0.002               0.000      0.977 r
  U4008/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[80] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q3_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_6__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1002J1_129_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1002J1_129_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11948/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1002J1_129_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3470/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2392 (net)                                   2        0.002               0.000      0.776 r
  U3202/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2387 (net)                                   1        0.001               0.000      0.829 f
  U5042/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2408 (net)                                   2        0.002               0.000      0.895 r
  U5043/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2428 (net)                                   4        0.005               0.000      0.936 f
  U5050/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2411 (net)                                   1        0.002               0.000      0.977 r
  U4008/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[80] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q7_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_6__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1002J1_129_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1002J1_129_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11948/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1002J1_129_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3470/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2392 (net)                                   2        0.002               0.000      0.776 r
  U3202/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2387 (net)                                   1        0.001               0.000      0.829 f
  U5042/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2408 (net)                                   2        0.002               0.000      0.895 r
  U5043/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2428 (net)                                   4        0.005               0.000      0.936 f
  U5050/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2411 (net)                                   1        0.002               0.000      0.977 r
  U4008/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[80] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q1_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_6__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1002J1_129_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1002J1_129_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11948/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1002J1_129_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3470/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2392 (net)                                   2        0.002               0.000      0.776 r
  U3202/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2387 (net)                                   1        0.001               0.000      0.829 f
  U5042/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2408 (net)                                   2        0.002               0.000      0.895 r
  U5043/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2428 (net)                                   4        0.005               0.000      0.936 f
  U5050/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2411 (net)                                   1        0.002               0.000      0.977 r
  U4008/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[80] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q5_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_6__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_7__fifo_instance_q2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1003J1_130_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1003J1_130_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11952/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1003J1_130_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3459/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2457 (net)                                   2        0.002               0.000      0.776 r
  U3181/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2452 (net)                                   1        0.001               0.000      0.829 f
  U5065/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2473 (net)                                   2        0.002               0.000      0.895 r
  U5066/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2493 (net)                                   4        0.005               0.000      0.936 f
  U5074/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2476 (net)                                   1        0.002               0.000      0.977 r
  U3976/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[92] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q2_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q2_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_7__fifo_instance_q6_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1003J1_130_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1003J1_130_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11952/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1003J1_130_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3459/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2457 (net)                                   2        0.002               0.000      0.776 r
  U3181/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2452 (net)                                   1        0.001               0.000      0.829 f
  U5065/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2473 (net)                                   2        0.002               0.000      0.895 r
  U5066/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2493 (net)                                   4        0.005               0.000      0.936 f
  U5074/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2476 (net)                                   1        0.002               0.000      0.977 r
  U3976/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[92] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q6_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q6_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_7__fifo_instance_q0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1003J1_130_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1003J1_130_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11952/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1003J1_130_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3459/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2457 (net)                                   2        0.002               0.000      0.776 r
  U3181/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2452 (net)                                   1        0.001               0.000      0.829 f
  U5065/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2473 (net)                                   2        0.002               0.000      0.895 r
  U5066/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2493 (net)                                   4        0.005               0.000      0.936 f
  U5074/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2476 (net)                                   1        0.002               0.000      0.977 r
  U3976/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[92] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q0_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q0_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_7__fifo_instance_q4_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1003J1_130_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1003J1_130_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11952/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1003J1_130_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3459/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2457 (net)                                   2        0.002               0.000      0.776 r
  U3181/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2452 (net)                                   1        0.001               0.000      0.829 f
  U5065/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2473 (net)                                   2        0.002               0.000      0.895 r
  U5066/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2493 (net)                                   4        0.005               0.000      0.936 f
  U5074/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2476 (net)                                   1        0.002               0.000      0.977 r
  U3976/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[92] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q4_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q4_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_7__fifo_instance_q3_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1003J1_130_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1003J1_130_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11952/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1003J1_130_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3459/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2457 (net)                                   2        0.002               0.000      0.776 r
  U3181/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2452 (net)                                   1        0.001               0.000      0.829 f
  U5065/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2473 (net)                                   2        0.002               0.000      0.895 r
  U5066/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2493 (net)                                   4        0.005               0.000      0.936 f
  U5074/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2476 (net)                                   1        0.002               0.000      0.977 r
  U3976/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[92] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q3_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q3_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_7__fifo_instance_q7_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1003J1_130_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1003J1_130_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11952/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1003J1_130_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3459/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2457 (net)                                   2        0.002               0.000      0.776 r
  U3181/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2452 (net)                                   1        0.001               0.000      0.829 f
  U5065/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2473 (net)                                   2        0.002               0.000      0.895 r
  U5066/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2493 (net)                                   4        0.005               0.000      0.936 f
  U5074/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2476 (net)                                   1        0.002               0.000      0.977 r
  U3976/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[92] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q7_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q7_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_7__fifo_instance_q1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1003J1_130_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1003J1_130_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11952/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1003J1_130_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3459/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2457 (net)                                   2        0.002               0.000      0.776 r
  U3181/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2452 (net)                                   1        0.001               0.000      0.829 f
  U5065/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2473 (net)                                   2        0.002               0.000      0.895 r
  U5066/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2493 (net)                                   4        0.005               0.000      0.936 f
  U5074/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2476 (net)                                   1        0.002               0.000      0.977 r
  U3976/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[92] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q1_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q1_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1003J1_130_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1003J1_130_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11952/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1003J1_130_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3459/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2457 (net)                                   2        0.002               0.000      0.776 r
  U3181/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2452 (net)                                   1        0.001               0.000      0.829 f
  U5065/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2473 (net)                                   2        0.002               0.000      0.895 r
  U5066/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2493 (net)                                   4        0.005               0.000      0.936 f
  U5074/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2476 (net)                                   1        0.002               0.000      0.977 r
  U3976/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[92] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_8_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_8_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q2_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4925/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2043 (net)                                   1        0.002               0.000      0.977 r
  U4173/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[9] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q2_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q2_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q6_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4925/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2043 (net)                                   1        0.002               0.000      0.977 r
  U4173/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[9] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q6_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q6_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4925/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2043 (net)                                   1        0.002               0.000      0.977 r
  U4173/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[9] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q0_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q0_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q4_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4925/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2043 (net)                                   1        0.002               0.000      0.977 r
  U4173/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[9] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q4_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q4_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4925/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2043 (net)                                   1        0.002               0.000      0.977 r
  U4173/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[9] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q7_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4925/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2043 (net)                                   1        0.002               0.000      0.977 r
  U4173/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[9] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q7_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q7_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4925/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2043 (net)                                   1        0.002               0.000      0.977 r
  U4173/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[9] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q1_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q1_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_0__fifo_instance_q5_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_996J1_123_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_996J1_123_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11929/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_996J1_123_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3533/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2002 (net)                                   2        0.002               0.000      0.776 r
  U3348/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n1997 (net)                                   1        0.001               0.000      0.829 f
  U4913/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2018 (net)                                   2        0.002               0.000      0.895 r
  U4914/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2038 (net)                                   4        0.005               0.000      0.936 f
  U4925/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2043 (net)                                   1        0.002               0.000      0.977 r
  U4173/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[9] (net)              8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q5_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_0__fifo_instance_q5_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q2_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4947/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2108 (net)                                   1        0.002               0.000      0.977 r
  U4145/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[21] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q2_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q2_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q6_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4947/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2108 (net)                                   1        0.002               0.000      0.977 r
  U4145/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[21] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q6_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q6_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4947/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2108 (net)                                   1        0.002               0.000      0.977 r
  U4145/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[21] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q0_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q0_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q4_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4947/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2108 (net)                                   1        0.002               0.000      0.977 r
  U4145/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[21] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q4_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q4_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q3_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4947/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2108 (net)                                   1        0.002               0.000      0.977 r
  U4145/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[21] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q3_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q3_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q7_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4947/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2108 (net)                                   1        0.002               0.000      0.977 r
  U4145/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[21] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q7_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q7_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4947/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2108 (net)                                   1        0.002               0.000      0.977 r
  U4145/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[21] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q1_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q1_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_1__fifo_instance_q5_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_997J1_124_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_997J1_124_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11932/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_997J1_124_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3522/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2067 (net)                                   2        0.002               0.000      0.776 r
  U3324/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2062 (net)                                   1        0.001               0.000      0.829 f
  U4934/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2083 (net)                                   2        0.002               0.000      0.895 r
  U4935/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2103 (net)                                   4        0.005               0.000      0.936 f
  U4947/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2108 (net)                                   1        0.002               0.000      0.977 r
  U4145/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[21] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q5_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_1__fifo_instance_q5_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q2_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4968/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2173 (net)                                   1        0.002               0.000      0.977 r
  U4115/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[33] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q2_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q2_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q6_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4968/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2173 (net)                                   1        0.002               0.000      0.977 r
  U4115/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[33] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q6_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q6_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4968/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2173 (net)                                   1        0.002               0.000      0.977 r
  U4115/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[33] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q0_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q0_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q4_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4968/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2173 (net)                                   1        0.002               0.000      0.977 r
  U4115/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[33] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q4_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q4_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q3_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4968/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2173 (net)                                   1        0.002               0.000      0.977 r
  U4115/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[33] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q3_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q3_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q7_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4968/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2173 (net)                                   1        0.002               0.000      0.977 r
  U4115/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[33] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q7_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q7_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4968/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2173 (net)                                   1        0.002               0.000      0.977 r
  U4115/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[33] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q1_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q1_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_2__fifo_instance_q5_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_998J1_125_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_998J1_125_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11935/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_998J1_125_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3510/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2132 (net)                                   2        0.002               0.000      0.776 r
  U3299/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2127 (net)                                   1        0.001               0.000      0.829 f
  U4956/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2148 (net)                                   2        0.002               0.000      0.895 r
  U4957/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2168 (net)                                   4        0.005               0.000      0.936 f
  U4968/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2173 (net)                                   1        0.002               0.000      0.977 r
  U4115/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[33] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q5_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_2__fifo_instance_q5_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q2_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4992/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2238 (net)                                   1        0.002               0.000      0.977 r
  U4089/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[45] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q2_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q2_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q6_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4992/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2238 (net)                                   1        0.002               0.000      0.977 r
  U4089/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[45] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q6_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q6_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4992/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2238 (net)                                   1        0.002               0.000      0.977 r
  U4089/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[45] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q0_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q0_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q4_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4992/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2238 (net)                                   1        0.002               0.000      0.977 r
  U4089/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[45] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q4_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q4_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q3_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4992/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2238 (net)                                   1        0.002               0.000      0.977 r
  U4089/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[45] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q3_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q3_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q7_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4992/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2238 (net)                                   1        0.002               0.000      0.977 r
  U4089/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[45] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q7_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q7_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4992/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2238 (net)                                   1        0.002               0.000      0.977 r
  U4089/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[45] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q1_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q1_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_3__fifo_instance_q5_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_999J1_126_4583_U102/S (CMPE42D1)                           0.038     0.298      0.424 f
  DP_OP_999J1_126_4583_n116 (net)               1        0.002               0.000      0.424 f
  U11939/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_999J1_126_4583_n109 (net)               2        0.002               0.000      0.733 f
  U3286/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2197 (net)                                   2        0.002               0.000      0.776 r
  U3274/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2192 (net)                                   1        0.001               0.000      0.829 f
  U4978/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2213 (net)                                   2        0.002               0.000      0.895 r
  U4979/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2233 (net)                                   4        0.005               0.000      0.936 f
  U4992/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2238 (net)                                   1        0.002               0.000      0.977 r
  U4089/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[45] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q5_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_3__fifo_instance_q5_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance_ofifo_inst_col_idx_4__fifo_instance_q0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP (DFQD1)    0.000    0.000 #    0.000 r
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/Q (DFQD1)    0.022    0.126    0.126 f
  core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg[4] (net)     1    0.002    0.000    0.126 f
  DP_OP_1000J1_127_4583_U102/S (CMPE42D1)                          0.038     0.298      0.424 f
  DP_OP_1000J1_127_4583_n116 (net)              1        0.002               0.000      0.424 f
  U11942/CO (CMPE42D1)                                             0.036     0.309      0.733 f
  DP_OP_1000J1_127_4583_n109 (net)              2        0.002               0.000      0.733 f
  U3489/ZN (CKND2D0)                                               0.056     0.042      0.776 r
  n2262 (net)                                   2        0.002               0.000      0.776 r
  U3250/ZN (OAI21D0)                                               0.048     0.054      0.829 f
  n2257 (net)                                   1        0.001               0.000      0.829 f
  U5001/ZN (AOI21D1)                                               0.074     0.066      0.895 r
  n2278 (net)                                   2        0.002               0.000      0.895 r
  U5002/ZN (INVD1)                                                 0.038     0.040      0.936 f
  n2298 (net)                                   4        0.005               0.000      0.936 f
  U5013/ZN (AOI21D1)                                               0.062     0.042      0.977 r
  n2303 (net)                                   1        0.002               0.000      0.977 r
  U4060/Z (CKXOR2D1)                                               0.065     0.117      1.094 f
  core_instance_array_out[57] (net)             8        0.007               0.000      1.094 f
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q0_reg_9_/D (EDFQD1)    0.065    0.000    1.094 f
  data arrival time                                                                     1.094

  clock clk (rise edge)                                                      1.200      1.200
  clock network delay (ideal)                                                0.000      1.200
  core_instance_ofifo_inst_col_idx_4__fifo_instance_q0_reg_9_/CP (EDFQD1)    0.000      1.200 r
  library setup time                                                        -0.105      1.095
  data required time                                                                    1.095
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.095
  data arrival time                                                                    -1.094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


1
