{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583845766329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583845766337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 16:09:25 2020 " "Processing started: Tue Mar 10 16:09:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583845766337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583845766337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_test -c PWM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_test -c PWM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583845766337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583845767494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583845767494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/PWM_test/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583845780454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583845780454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui.v 1 1 " "Found 1 design units, including 1 entities, in source file ui.v" { { "Info" "ISGN_ENTITY_NAME" "1 UI " "Found entity 1: UI" {  } { { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/PWM_test/UI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583845780459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583845780459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_geneator.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_geneator.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Geneator " "Found entity 1: PWM_Geneator" {  } { { "PWM_Geneator.v" "" { Text "C:/intelFPGA_lite/17.1/PWM_test/PWM_Geneator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583845780463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583845780463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pwm_0 DE10_LITE_Golden_Top.v(159) " "Verilog HDL Implicit Net warning at DE10_LITE_Golden_Top.v(159): created implicit net for \"Pwm_0\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/PWM_test/DE10_LITE_Golden_Top.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583845780466 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rst_n PWM_Geneator.v(10) " "Verilog HDL error at PWM_Geneator.v(10): object \"Rst_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PWM_Geneator.v" "" { Text "C:/intelFPGA_lite/17.1/PWM_test/PWM_Geneator.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1583845780467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rst_n PWM_Geneator.v(12) " "Verilog HDL error at PWM_Geneator.v(12): object \"Rst_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PWM_Geneator.v" "" { Text "C:/intelFPGA_lite/17.1/PWM_test/PWM_Geneator.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1583845780467 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rst_n PWM_Geneator.v(24) " "Verilog HDL error at PWM_Geneator.v(24): object \"Rst_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PWM_Geneator.v" "" { Text "C:/intelFPGA_lite/17.1/PWM_test/PWM_Geneator.v" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1583845780468 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rst_n PWM_Geneator.v(26) " "Verilog HDL error at PWM_Geneator.v(26): object \"Rst_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PWM_Geneator.v" "" { Text "C:/intelFPGA_lite/17.1/PWM_test/PWM_Geneator.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1583845780468 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583845780582 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 10 16:09:40 2020 " "Processing ended: Tue Mar 10 16:09:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583845780582 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583845780582 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583845780582 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583845780582 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583845781219 ""}
