// led_pwm.v

// This file was auto-generated as a prototype implementation of a module
// created in component editor.  It ties off all outputs to ground and
// ignores all inputs.  It needs to be edited to make it do something
// useful.
// 
// This file will not be automatically regenerated.  You should check it in
// to your version control system if you want to keep it.

`timescale 1 ps / 1 ps
module led_pwm (
		input  wire        clk,                    //          clk.clk
		input  wire        rst,                    //          rst.reset
		input  wire        avalon_slave_address,   // avalon_slave.address
		input  wire [31:0] avalon_slave_writedata, //             .writedata
		input  wire        avalon_slave_write,     //             .write
		input  wire [25:0] leds                    //         leds.new_signal
	);

	// TODO: Auto-generated HDL template

endmodule
