/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  reg [12:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_39z;
  reg [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_0z[1] & celloutsig_0_14z);
  assign celloutsig_0_11z = ~(celloutsig_0_2z & celloutsig_0_8z);
  assign celloutsig_0_12z = ~(celloutsig_0_9z[0] & celloutsig_0_4z);
  assign celloutsig_0_16z = ~(celloutsig_0_1z | celloutsig_0_7z);
  assign celloutsig_1_18z = ~celloutsig_1_17z;
  assign celloutsig_1_19z = ~celloutsig_1_0z;
  assign celloutsig_1_0z = in_data[145] | ~(in_data[171]);
  assign celloutsig_0_13z = celloutsig_0_1z | ~(celloutsig_0_12z);
  assign celloutsig_0_14z = celloutsig_0_5z[6] ^ celloutsig_0_5z[8];
  assign celloutsig_0_4z = ~(celloutsig_0_2z ^ celloutsig_0_0z[3]);
  assign celloutsig_0_6z = ~(in_data[87] ^ celloutsig_0_0z[2]);
  assign celloutsig_1_10z = ~(celloutsig_1_6z ^ celloutsig_1_4z[13]);
  assign celloutsig_0_15z = ~(in_data[46] ^ celloutsig_0_11z);
  assign celloutsig_0_21z = ~(celloutsig_0_9z[1] ^ celloutsig_0_2z);
  assign celloutsig_0_25z = ~(celloutsig_0_13z ^ celloutsig_0_16z);
  assign celloutsig_0_0z = in_data[14:11] / { 1'h1, in_data[10:8] };
  assign celloutsig_0_10z = { celloutsig_0_5z[10], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z } || { celloutsig_0_9z[2], celloutsig_0_5z };
  assign celloutsig_1_9z = celloutsig_1_4z[4] & ~(celloutsig_1_0z);
  assign celloutsig_0_8z = celloutsig_0_2z & ~(celloutsig_0_3z[0]);
  assign celloutsig_1_4z = { in_data[133:127], 1'h1, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, 1'h1, celloutsig_1_2z, celloutsig_1_2z } * { in_data[183:173], 1'h1, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_1z = celloutsig_0_0z[3] & celloutsig_0_0z[2];
  assign celloutsig_1_2z = ~^ in_data[177:167];
  assign celloutsig_0_7z = ~^ { celloutsig_0_5z[10:5], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_17z = ~^ { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_2z = ~^ in_data[89:75];
  assign celloutsig_1_6z = ^ { celloutsig_1_4z[12:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = ^ { celloutsig_0_5z[7:5], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_5z = { in_data[26:25], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } - { in_data[51], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z } - { celloutsig_0_5z[4], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_6z } ~^ { celloutsig_0_5z[7:6], celloutsig_0_2z, celloutsig_0_17z };
  always_latch
    if (celloutsig_1_17z) celloutsig_0_55z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_55z = { celloutsig_0_25z, celloutsig_0_9z };
  always_latch
    if (!celloutsig_1_17z) celloutsig_0_27z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_27z = { celloutsig_0_5z[6:5], celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_21z };
  always_latch
    if (!celloutsig_1_17z) celloutsig_0_3z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_3z = { in_data[88:83], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_56z = ~((celloutsig_0_39z & celloutsig_0_10z) | (celloutsig_0_17z & celloutsig_0_27z[2]));
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
