library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity tb1mealy is
  port (u     : out std_logic;
        q, qp : out STD_LOGIC_VeCTOR(1 downto 0)
        ); 
end tb1mealy;

architecture test of tb1mealy is
  component mealy
    port (clk, reset : in  std_logic;
          x          : in  std_logic_vector(1 downto 0);
          u          : out std_logic;
          q, qp      : out std_logic_vector(1 downto 0));
  end component;

  signal clk   : std_logic := '0';
  signal reset : std_logic;
  signal x     : std_logic_vector(1 downto 0);
begin
  u1 : mealy port map(clk, reset, x, u, q, qp);
  clk   <= not clk  after 50 ns;
  reset <= '1', '0' after 125 ns;

  x <= "00", "01" after 150 ns, "11" after 300 ns, "10" after 450 ns;
end architecture;
