#--  Synopsys, Inc.
#--  Version M-2017.03L-SP1-1
#--  Project file C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\run_options.txt
#--  Written on Mon Apr  2 11:54:25 2018


#project files
add_file -verilog "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/efb_define_def.v"
add_file -verilog "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/UFM_WB.v"
add_file -verilog "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/signal_gen_x16.v"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/pwm.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/fifo_1kx8.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flash.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flashram.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll_shifted_clocks.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trbnet/trb_net_std.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/padiwa_GSI/pulser/lcd_config.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/ffarray.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/spi_slave.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trbnet/trb_net_components.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trbnet/trb_net_onewire.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/padiwalcd.vhd"
add_file -vhdl -lib work "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/lcd.vhd"



#implementation: "padiwalcd"
impl -add padiwalcd -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project}

#device options
set_option -technology MACHXO2
set_option -part LCMXO2_4000HC
set_option -package FTG256C
set_option -speed_grade -6
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "panda_dirc_wasa"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 1
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./padiwalcd_padiwalcd.edi"

#set log file 
set_option log_file "C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwalcd/padiwalcd_padiwalcd.srf" 
impl -active "padiwalcd"
