#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu May 30 14:25:03 2019
# Process ID: 2708
# Current directory: C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1
# Command line: vivado.exe -log Final_Optional_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Final_Optional_wrapper.tcl
# Log file: C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/Final_Optional_wrapper.vds
# Journal file: C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Final_Optional_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ibai.ros/Final_Optional/IPs/control_ball'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ibai.ros/Final_Optional/IPs/memory_bar'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ibai.ros/Final_Optional/IPs/mem_control_unit'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ibai.ros/Final_Optional/IPs/mux_control'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ibai.ros/Final_Optional/IPs/memory_ball'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ibai.ros/Final_Optional/IPs/control_bar'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ibai.ros/Final_Optional/IPs/add_generator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ibai.ros/Final_Optional/IPs/VGA_SYNC'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
Command: synth_design -top Final_Optional_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 374.270 ; gain = 82.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Final_Optional_wrapper' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'Final_Optional' declared at 'C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:14' bound to instance 'Final_Optional_i' of component 'Final_Optional' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Final_Optional' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:31]
INFO: [Synth 8-3491] module 'Final_Optional_VGA_SYNC_0_0' declared at 'C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_VGA_SYNC_0_0_stub.vhdl:5' bound to instance 'VGA_SYNC_0' of component 'Final_Optional_VGA_SYNC_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Final_Optional_VGA_SYNC_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_VGA_SYNC_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Final_Optional_add_generator_0_0' declared at 'C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_add_generator_0_0_stub.vhdl:5' bound to instance 'add_generator_0' of component 'Final_Optional_add_generator_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Final_Optional_add_generator_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_add_generator_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Final_Optional_blk_mem_gen_0_0' declared at 'C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'Final_Optional_blk_mem_gen_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:223]
INFO: [Synth 8-638] synthesizing module 'Final_Optional_blk_mem_gen_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_blk_mem_gen_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'Final_Optional_clk_wiz_0_0' declared at 'C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'Final_Optional_clk_wiz_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:233]
INFO: [Synth 8-638] synthesizing module 'Final_Optional_clk_wiz_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_clk_wiz_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Final_Optional_control_ball_0_1' declared at 'C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_control_ball_0_1_stub.vhdl:5' bound to instance 'control_ball_0' of component 'Final_Optional_control_ball_0_1' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:239]
INFO: [Synth 8-638] synthesizing module 'Final_Optional_control_ball_0_1' [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_control_ball_0_1_stub.vhdl:25]
INFO: [Synth 8-3491] module 'Final_Optional_control_bar_0_0' declared at 'C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_control_bar_0_0_stub.vhdl:5' bound to instance 'control_bar_0' of component 'Final_Optional_control_bar_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:256]
INFO: [Synth 8-638] synthesizing module 'Final_Optional_control_bar_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_control_bar_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'Final_Optional_mem_control_unit_0_2' declared at 'C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_mem_control_unit_0_2_stub.vhdl:5' bound to instance 'mem_control_unit_0' of component 'Final_Optional_mem_control_unit_0_2' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:270]
INFO: [Synth 8-638] synthesizing module 'Final_Optional_mem_control_unit_0_2' [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_mem_control_unit_0_2_stub.vhdl:19]
INFO: [Synth 8-3491] module 'Final_Optional_memory_ball_0_0' declared at 'C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_memory_ball_0_0_stub.vhdl:5' bound to instance 'memory_ball_0' of component 'Final_Optional_memory_ball_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:281]
INFO: [Synth 8-638] synthesizing module 'Final_Optional_memory_ball_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_memory_ball_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Final_Optional_memory_bar_0_0' declared at 'C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_memory_bar_0_0_stub.vhdl:5' bound to instance 'memory_bar_0' of component 'Final_Optional_memory_bar_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:293]
INFO: [Synth 8-638] synthesizing module 'Final_Optional_memory_bar_0_0' [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_memory_bar_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Final_Optional_mux_control_0_2' declared at 'C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_mux_control_0_2_stub.vhdl:5' bound to instance 'mux_control_0' of component 'Final_Optional_mux_control_0_2' [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:305]
INFO: [Synth 8-638] synthesizing module 'Final_Optional_mux_control_0_2' [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/realtime/Final_Optional_mux_control_0_2_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Final_Optional' (1#1) [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Final_Optional_wrapper' (2#1) [C:/Users/ibai.ros/Final_Optional/Final_Optional.srcs/sources_1/bd/Final_Optional/hdl/Final_Optional_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 424.563 ; gain = 132.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 424.563 ; gain = 132.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp21/Final_Optional_VGA_SYNC_0_0_in_context.xdc] for cell 'Final_Optional_i/VGA_SYNC_0'
Finished Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp21/Final_Optional_VGA_SYNC_0_0_in_context.xdc] for cell 'Final_Optional_i/VGA_SYNC_0'
Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp23/Final_Optional_clk_wiz_0_0_in_context.xdc] for cell 'Final_Optional_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp23/Final_Optional_clk_wiz_0_0_in_context.xdc] for cell 'Final_Optional_i/clk_wiz_0'
Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp25/Final_Optional_add_generator_0_0_in_context.xdc] for cell 'Final_Optional_i/add_generator_0'
Finished Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp25/Final_Optional_add_generator_0_0_in_context.xdc] for cell 'Final_Optional_i/add_generator_0'
Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp27/Final_Optional_control_bar_0_0_in_context.xdc] for cell 'Final_Optional_i/control_bar_0'
Finished Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp27/Final_Optional_control_bar_0_0_in_context.xdc] for cell 'Final_Optional_i/control_bar_0'
Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp29/Final_Optional_memory_ball_0_0_in_context.xdc] for cell 'Final_Optional_i/memory_ball_0'
Finished Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp29/Final_Optional_memory_ball_0_0_in_context.xdc] for cell 'Final_Optional_i/memory_ball_0'
Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp31/Final_Optional_memory_bar_0_0_in_context.xdc] for cell 'Final_Optional_i/memory_bar_0'
Finished Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp31/Final_Optional_memory_bar_0_0_in_context.xdc] for cell 'Final_Optional_i/memory_bar_0'
Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp33/Final_Optional_blk_mem_gen_0_0_in_context.xdc] for cell 'Final_Optional_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp33/Final_Optional_blk_mem_gen_0_0_in_context.xdc] for cell 'Final_Optional_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp35/Final_Optional_mem_control_unit_0_2_in_context.xdc] for cell 'Final_Optional_i/mem_control_unit_0'
Finished Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp35/Final_Optional_mem_control_unit_0_2_in_context.xdc] for cell 'Final_Optional_i/mem_control_unit_0'
Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp37/Final_Optional_mux_control_0_2_in_context.xdc] for cell 'Final_Optional_i/mux_control_0'
Finished Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp37/Final_Optional_mux_control_0_2_in_context.xdc] for cell 'Final_Optional_i/mux_control_0'
Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp39/Final_Optional_control_ball_0_1_in_context.xdc] for cell 'Final_Optional_i/control_ball_0'
Finished Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp39/Final_Optional_control_ball_0_1_in_context.xdc] for cell 'Final_Optional_i/control_ball_0'
Parsing XDC File [C:/Users/ibai.ros/Final_Optional/zyboVGA_HW.xdc]
Finished Parsing XDC File [C:/Users/ibai.ros/Final_Optional/zyboVGA_HW.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ibai.ros/Final_Optional/zyboVGA_HW.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Final_Optional_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Final_Optional_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 711.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 711.266 ; gain = 419.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 711.266 ; gain = 419.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp23/Final_Optional_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/.Xil/Vivado-2708-c4d1/dcp23/Final_Optional_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for Final_Optional_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Final_Optional_i/VGA_SYNC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Final_Optional_i/add_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Final_Optional_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Final_Optional_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Final_Optional_i/control_ball_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Final_Optional_i/control_bar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Final_Optional_i/mem_control_unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Final_Optional_i/memory_ball_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Final_Optional_i/memory_bar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Final_Optional_i/mux_control_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 711.266 ; gain = 419.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 711.266 ; gain = 419.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 711.266 ; gain = 419.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Final_Optional_i/clk_wiz_0/clk_out1' to pin 'Final_Optional_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Final_Optional_i/clk_wiz_0/clk_out2' to pin 'Final_Optional_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 723.359 ; gain = 431.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 723.359 ; gain = 431.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 733.395 ; gain = 441.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 733.395 ; gain = 441.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 733.395 ; gain = 441.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 733.395 ; gain = 441.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 733.395 ; gain = 441.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 733.395 ; gain = 441.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 733.395 ; gain = 441.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |Final_Optional_VGA_SYNC_0_0         |         1|
|2     |Final_Optional_add_generator_0_0    |         1|
|3     |Final_Optional_blk_mem_gen_0_0      |         1|
|4     |Final_Optional_clk_wiz_0_0          |         1|
|5     |Final_Optional_control_ball_0_1     |         1|
|6     |Final_Optional_control_bar_0_0      |         1|
|7     |Final_Optional_mem_control_unit_0_2 |         1|
|8     |Final_Optional_memory_ball_0_0      |         1|
|9     |Final_Optional_memory_bar_0_0       |         1|
|10    |Final_Optional_mux_control_0_2      |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |Final_Optional_VGA_SYNC_0_0_bbox         |     1|
|2     |Final_Optional_add_generator_0_0_bbox    |     1|
|3     |Final_Optional_blk_mem_gen_0_0_bbox      |     1|
|4     |Final_Optional_clk_wiz_0_0_bbox          |     1|
|5     |Final_Optional_control_ball_0_1_bbox     |     1|
|6     |Final_Optional_control_bar_0_0_bbox      |     1|
|7     |Final_Optional_mem_control_unit_0_2_bbox |     1|
|8     |Final_Optional_memory_ball_0_0_bbox      |     1|
|9     |Final_Optional_memory_bar_0_0_bbox       |     1|
|10    |Final_Optional_mux_control_0_2_bbox      |     1|
|11    |IBUF                                     |     8|
|12    |OBUF                                     |    18|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |   202|
|2     |  Final_Optional_i |Final_Optional |   176|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 733.395 ; gain = 441.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 733.395 ; gain = 154.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 733.395 ; gain = 441.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 741.469 ; gain = 456.340
INFO: [Common 17-1381] The checkpoint 'C:/Users/ibai.ros/Final_Optional/Final_Optional.runs/synth_1/Final_Optional_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 741.746 ; gain = 0.016
INFO: [Common 17-206] Exiting Vivado at Thu May 30 14:25:32 2019...
