{"schemaVersion":{"minor":3,"patch":0,"major":0},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlgenerator\/vhdlparsing\/entity\/init(generatorfor:)"]}],"metadata":{"extendedModule":"VHDLParsing","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"generatorFor"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"role":"symbol","externalID":"s:11VHDLParsing6EntityV13VHDLGeneratorE12generatorForACx_tc12VHDLMachines24MachineVHDLRepresentableRzlufc","modules":[{"name":"VHDLGenerator","relatedModules":["VHDLParsing"]}],"roleHeading":"Initializer","symbolKind":"init","title":"init(generatorFor:)"},"sections":[],"kind":"symbol","identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/Entity\/init(generatorFor:)"},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"init","kind":"keyword"},{"text":"<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"generatorFor","kind":"externalParam"},{"text":" ","kind":"text"},{"text":"representation","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":") ","kind":"text"},{"text":"where","kind":"keyword"},{"text":" ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":" : ","kind":"text"},{"text":"MachineVHDLRepresentable","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"}],"platforms":["Linux"],"languages":["swift"]}]}],"hierarchy":{"paths":[["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/Entity"]]},"references":{"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/Entity":{"type":"topic","title":"Entity","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/Entity","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Entity","preciseIdentifier":"s:11VHDLParsing6EntityV","kind":"identifier"}],"navigatorTitle":[{"text":"Entity","kind":"identifier"}],"url":"\/documentation\/vhdlgenerator\/vhdlparsing\/entity","kind":"symbol","role":"symbol","abstract":[]},"doc://VHDLGenerator/documentation/VHDLGenerator":{"title":"VHDLGenerator","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing":{"title":"VHDLParsing","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator\/vhdlparsing"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/Entity/init(generatorFor:)":{"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"generatorFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"role":"symbol","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/Entity\/init(generatorFor:)","abstract":[],"kind":"symbol","type":"topic","title":"init(generatorFor:)","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/entity\/init(generatorfor:)"}}}