{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730583614442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730583614442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 18:40:14 2024 " "Processing started: Sat Nov 02 18:40:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730583614442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583614442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583614442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730583614620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730583614620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730583620478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583620478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_FlipFlop " "Found entity 1: T_FlipFlop" {  } { { "T_FlipFlop.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/T_FlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730583620479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583620479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider5.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider5 " "Found entity 1: ClockDivider5" {  } { { "ClockDivider5.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/ClockDivider5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730583620480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583620480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter3Bits " "Found entity 1: Counter3Bits" {  } { { "Counter3Bits.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Counter3Bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730583620480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583620480 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "segs Display1.v(7) " "Verilog HDL Module Declaration error at Display1.v(7): port \"segs\" is declared more than once" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 7 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1730583620481 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Display1 Display1.v(1) " "Ignored design unit \"Display1\" at Display1.v(1) due to previous errors" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1730583620481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display1.v 0 0 " "Found 0 design units, including 0 entities, in source file display1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583620481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider10.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider10 " "Found entity 1: ClockDivider10" {  } { { "ClockDivider10.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/ClockDivider10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730583620482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583620482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider20.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider20 " "Found entity 1: ClockDivider20" {  } { { "ClockDivider20.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/ClockDivider20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730583620483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583620483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 Button " "Found entity 1: Button" {  } { { "Button.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730583620484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583620484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display1bkp.v 1 1 " "Found 1 design units, including 1 entities, in source file display1bkp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display1Bkp " "Found entity 1: Display1Bkp" {  } { { "Display1Bkp.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1Bkp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730583620485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583620485 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730583620509 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 02 18:40:20 2024 " "Processing ended: Sat Nov 02 18:40:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730583620509 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730583620509 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730583620509 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583620509 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730583621108 ""}
