# Generated by Yosys 0.57 (git sha1 3aca86049, clang++ 18.1.8 -fPIC -O3)
autoidx 3
attribute \top 1
attribute \src "examples/patterns/security/access_control/grant_access/verilog/grant_access.v:1.1-8.10"
module \grant_access
  attribute \src "examples/patterns/security/access_control/grant_access/verilog/grant_access.v:6.17-6.37"
  wire $eq$examples/patterns/security/access_control/grant_access/verilog/grant_access.v:6$1_Y
  attribute \src "examples/patterns/security/access_control/grant_access/verilog/grant_access.v:4.12-4.22"
  wire input 2 \correct_id
  attribute \src "examples/patterns/security/access_control/grant_access/verilog/grant_access.v:2.13-2.18"
  wire output 3 \grant
  attribute \src "examples/patterns/security/access_control/grant_access/verilog/grant_access.v:3.12-3.18"
  wire input 1 \usr_id
  attribute \src "examples/patterns/security/access_control/grant_access/verilog/grant_access.v:6.17-6.37"
  cell $eq $eq$examples/patterns/security/access_control/grant_access/verilog/grant_access.v:6$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \usr_id
    connect \B \correct_id
    connect \Y $eq$examples/patterns/security/access_control/grant_access/verilog/grant_access.v:6$1_Y
  end
  attribute \src "examples/patterns/security/access_control/grant_access/verilog/grant_access.v:6.16-6.52"
  cell $mux $ternary$examples/patterns/security/access_control/grant_access/verilog/grant_access.v:6$2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$examples/patterns/security/access_control/grant_access/verilog/grant_access.v:6$1_Y
    connect \Y \grant
  end
end
