INFO-FLOW: Workspace D:/Repo/hls/labA/Shift_Register/solution1 opened at Thu Apr 08 07:04:15 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.126 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.527 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.664 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.883 sec.
Execute   set_part xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.141 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'Shift_Register/shift_reg.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Shift_Register/shift_reg.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Shift_Register/shift_reg.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Shift_Register/shift_reg.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Shift_Register/shift_reg.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp
Command       clang done; 1.081 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.502 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp"  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc
Command       clang done; 1.328 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.484 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.478 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg.pp.0.cpp.diag.yml D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg.pp.0.cpp.err.log 
Command       ap_eval done; 0.459 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg.pp.0.cpp.err.log 
Command         ap_eval done; 0.944 sec.
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg.pp.0.cpp.err.log 
Command         ap_eval done; 0.306 sec.
Command       tidy_31 done; 1.271 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.96 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.bc
Command       clang done; 1.332 sec.
INFO: [HLS 200-10] Analyzing design file 'Shift_Register/shift_reg_basic.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Shift_Register/shift_reg_basic.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Shift_Register/shift_reg_basic.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Shift_Register/shift_reg_basic.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Shift_Register/shift_reg_basic.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp
Command       clang done; 1.067 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.494 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp"  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc
Command       clang done; 1.324 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.47 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.468 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_basic.pp.0.cpp.diag.yml D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_basic.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_basic.pp.0.cpp.err.log 
Command       ap_eval done; 0.441 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_basic.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_basic.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_basic.pp.0.cpp.err.log 
Command         ap_eval done; 0.929 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_basic.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_basic.pp.0.cpp.err.log 
Command         ap_eval done; 0.299 sec.
Command       tidy_31 done; 1.234 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.528 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.bc
Command       clang done; 1.342 sec.
INFO: [HLS 200-10] Analyzing design file 'Shift_Register/shift_reg_class.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Shift_Register/shift_reg_class.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Shift_Register/shift_reg_class.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Shift_Register/shift_reg_class.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Shift_Register/shift_reg_class.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp
Command       clang done; 1.067 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.494 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp"  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc
Command       clang done; 1.322 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.469 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.464 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_class.pp.0.cpp.diag.yml D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_class.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_class.pp.0.cpp.err.log 
Command       ap_eval done; 0.451 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_class.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_class.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_class.pp.0.cpp.err.log 
Command         ap_eval done; 0.991 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_class.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_class.pp.0.cpp.err.log 
Command         ap_eval done; 0.303 sec.
Command       tidy_31 done; 1.305 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.94 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.bc
Command       clang done; 1.331 sec.
INFO: [HLS 200-10] Analyzing design file 'Shift_Register/shift_reg_en.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Shift_Register/shift_reg_en.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Shift_Register/shift_reg_en.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Shift_Register/shift_reg_en.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Shift_Register/shift_reg_en.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp
Command       clang done; 1.066 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.489 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp"  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc
Command       clang done; 1.316 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.465 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.462 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_en.pp.0.cpp.diag.yml D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_en.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_en.pp.0.cpp.err.log 
Command       ap_eval done; 0.441 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_en.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_en.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_en.pp.0.cpp.err.log 
Command         ap_eval done; 0.923 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_en.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_en.pp.0.cpp.err.log 
Command         ap_eval done; 0.289 sec.
Command       tidy_31 done; 1.219 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.528 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.bc
Command       clang done; 1.337 sec.
INFO: [HLS 200-10] Analyzing design file 'Shift_Register/shift_reg_ip.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Shift_Register/shift_reg_ip.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Shift_Register/shift_reg_ip.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Shift_Register/shift_reg_ip.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Shift_Register/shift_reg_ip.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp
Command       clang done; 1.07 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.487 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp"  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc
Command       clang done; 1.323 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.471 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.461 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_ip.pp.0.cpp.diag.yml D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_ip.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_ip.pp.0.cpp.err.log 
Command       ap_eval done; 0.446 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_ip.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_ip.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_ip.pp.0.cpp.err.log 
Command         ap_eval done; 0.926 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_ip.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_ip.pp.0.cpp.err.log 
Command         ap_eval done; 0.292 sec.
Command       tidy_31 done; 1.225 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.535 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.bc
Command       clang done; 1.329 sec.
INFO: [HLS 200-10] Analyzing design file 'Shift_Register/shift_reg_load.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Shift_Register/shift_reg_load.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Shift_Register/shift_reg_load.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Shift_Register/shift_reg_load.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Shift_Register/shift_reg_load.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp
Command       clang done; 1.072 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.487 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp"  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc
Command       clang done; 1.319 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.468 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.462 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_load.pp.0.cpp.diag.yml D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_load.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_load.pp.0.cpp.err.log 
Command       ap_eval done; 0.442 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_load.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_load.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_load.pp.0.cpp.err.log 
Command         ap_eval done; 0.923 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_load.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_load.pp.0.cpp.err.log 
Command         ap_eval done; 0.289 sec.
Command       tidy_31 done; 1.222 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.529 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.bc
Command       clang done; 1.332 sec.
INFO: [HLS 200-10] Analyzing design file 'Shift_Register/shift_reg_sreset.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Shift_Register/shift_reg_sreset.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Shift_Register/shift_reg_sreset.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Shift_Register/shift_reg_sreset.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Shift_Register/shift_reg_sreset.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp
Command       clang done; 1.074 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.482 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp"  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc
Command       clang done; 1.329 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.469 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.467 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_sreset.pp.0.cpp.diag.yml D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_sreset.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_sreset.pp.0.cpp.err.log 
Command       ap_eval done; 0.437 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_sreset.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_sreset.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_sreset.pp.0.cpp.err.log 
Command         ap_eval done; 0.925 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_sreset.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_sreset.pp.0.cpp.err.log 
Command         ap_eval done; 0.291 sec.
Command       tidy_31 done; 1.223 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.525 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.bc
Command       clang done; 1.339 sec.
INFO: [HLS 200-10] Analyzing design file 'Shift_Register/shift_reg_template.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Shift_Register/shift_reg_template.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted Shift_Register/shift_reg_template.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Shift_Register/shift_reg_template.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Shift_Register/shift_reg_template.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp
Command       clang done; 1.074 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.494 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp"  -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/useless.bc
Command       clang done; 1.323 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.474 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp std=gnu++98 -directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.461 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_template.pp.0.cpp.diag.yml D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_template.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-dataflow-lawyer.shift_reg_template.pp.0.cpp.err.log 
Command       ap_eval done; 0.443 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_template.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_template.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/tidy-3.1.shift_reg_template.pp.0.cpp.err.log 
Command         ap_eval done; 0.929 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_template.pp.0.cpp.out.log 2> D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/xilinx-legacy-rewriter.shift_reg_template.pp.0.cpp.err.log 
Command         ap_eval done; 0.293 sec.
Command       tidy_31 done; 1.232 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.534 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.bc
Command       clang done; 1.346 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.g.bc D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.g.bc D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.g.bc D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.g.bc D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.g.bc D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.g.bc D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.g.bc D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.g.bc -hls-opt -except-internalize shift_reg -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.88 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 177.152 ; gain = 86.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 177.152 ; gain = 86.652
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.pp.bc -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.533 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top shift_reg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.g.0.bc -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'shift_class<signed char, 8>::set_enable' into 'shift_reg_class' (Shift_Register/shift_reg_class.cpp:25).
INFO: [XFORM 203-603] Inlining function 'shift_class<signed char, 8>::set_sync_rst' into 'shift_reg_class' (Shift_Register/shift_reg_class.cpp:26).
INFO: [XFORM 203-603] Inlining function 'shift_class<signed char, 8>::load' into 'shift_reg_class' (Shift_Register/shift_reg_class.cpp:27).
INFO: [XFORM 203-603] Inlining function 'shift_class<signed char, 4>::set_enable' into 'shift_reg_class' (Shift_Register/shift_reg_class.cpp:34).
INFO: [XFORM 203-603] Inlining function 'shift_class<signed char, 8>::operator[]' into 'shift_reg_class' (Shift_Register/shift_reg_class.cpp:40).
INFO: [XFORM 203-603] Inlining function 'shift_class<signed char, 8>::operator[]' into 'shift_reg_class' (Shift_Register/shift_reg_class.cpp:48).
INFO: [XFORM 203-603] Inlining function 'shift_class<signed char, 4>::shift' into 'shift_reg_class' (Shift_Register/shift_reg_class.cpp:40).
INFO: [XFORM 203-603] Inlining function 'shift_class<signed char, 8>::shift' into 'shift_reg_class' (Shift_Register/shift_reg_class.cpp:41).
INFO: [XFORM 203-603] Inlining function 'shift_class<signed char, 4>::operator[]' into 'shift_reg_class' (Shift_Register/shift_reg_class.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:04 . Memory (MB): peak = 177.152 ; gain = 86.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.g.1.bc -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.122 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:04 . Memory (MB): peak = 177.152 ; gain = 86.652
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.g.1.bc to D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.o.1.bc -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'SHIFT' (Shift_Register/shift_reg_tmpl.h:10) in function 'shift_reg<2, int, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'WRITE' (Shift_Register/shift_reg_tmpl.h:19) in function 'shift_reg<2, int, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SHIFT' (Shift_Register/shift_reg_tmpl.h:10) in function 'shift_reg<1, signed char, 8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'WRITE' (Shift_Register/shift_reg_tmpl.h:19) in function 'shift_reg<1, signed char, 8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'WRITE' (Shift_Register/shift_reg_ip.cpp:25) in function 'shift_reg_ip' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'SHIFT' (Shift_Register/shift_reg_sreset.cpp:10) in function 'shift_reg_sreset' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'WRITE' (Shift_Register/shift_reg_sreset.cpp:23) in function 'shift_reg_sreset' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'SHIFT' (Shift_Register/shift_reg_load.cpp:13) in function 'shift_reg_load' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'WRITE' (Shift_Register/shift_reg_load.cpp:26) in function 'shift_reg_load' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'SHIFT' (Shift_Register/shift_reg_en.cpp:10) in function 'shift_reg_en' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'WRITE' (Shift_Register/shift_reg_en.cpp:21) in function 'shift_reg_en' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'SHIFT' (Shift_Register/shift_reg_basic.cpp:10) in function 'shift_reg_basic' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'WRITE' (Shift_Register/shift_reg_basic.cpp:19) in function 'shift_reg_basic' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'SHIFT' (Shift_Register/shift_class.h:47) in function 'shift_reg_class' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'WRITE0' (Shift_Register/shift_reg_class.cpp:48) in function 'shift_reg_class' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'WRITE1' (Shift_Register/shift_reg_class.cpp:53) in function 'shift_reg_class' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'regs.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'regs.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'regs.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'regs.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'regs.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'regs' automatically.
INFO: [XFORM 203-101] Partitioning array 'dout1' (Shift_Register/shift_reg.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dout0' (Shift_Register/shift_reg.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'load_data' (Shift_Register/shift_reg.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg0.regs'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg1.regs'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'shift_reg<1, signed char, 8>' into 'shift_reg_template' (Shift_Register/shift_reg_template.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'shift_reg<2, int, 4>' into 'shift_reg_template' (Shift_Register/shift_reg_template.cpp:11) automatically.
Command         transform done; 0.507 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Shift_Register/shift_class.h:57:21) to (Shift_Register/shift_class.h:58:13) in function 'shift_reg_class'... converting 15 basic blocks.
Command         transform done; 0.184 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 177.152 ; gain = 86.652
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.o.2.bc -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.642 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 218.641 ; gain = 128.141
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.119 sec.
Command     elaborate done; 63.819 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'shift_reg' ...
Execute       ap_set_top_model shift_reg 
Execute       get_model_list shift_reg -filter all-wo-channel -topdown 
Execute       preproc_iomode -model shift_reg 
Execute       preproc_iomode -model shift_reg_template 
Execute       preproc_iomode -model shift_reg_basic 
Execute       preproc_iomode -model shift_reg_en 
Execute       preproc_iomode -model shift_reg_load 
Execute       preproc_iomode -model shift_reg_sreset 
Execute       preproc_iomode -model shift_reg_class 
Execute       preproc_iomode -model shift_reg_ip 
Execute       get_model_list shift_reg -filter all-wo-channel 
INFO-FLOW: Model list for configure: shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg
INFO-FLOW: Configuring Module : shift_reg_ip ...
Execute       set_default_model shift_reg_ip 
Execute       apply_spec_resource_limit shift_reg_ip 
INFO-FLOW: Configuring Module : shift_reg_class ...
Execute       set_default_model shift_reg_class 
Execute       apply_spec_resource_limit shift_reg_class 
INFO-FLOW: Configuring Module : shift_reg_sreset ...
Execute       set_default_model shift_reg_sreset 
Execute       apply_spec_resource_limit shift_reg_sreset 
INFO-FLOW: Configuring Module : shift_reg_load ...
Execute       set_default_model shift_reg_load 
Execute       apply_spec_resource_limit shift_reg_load 
INFO-FLOW: Configuring Module : shift_reg_en ...
Execute       set_default_model shift_reg_en 
Execute       apply_spec_resource_limit shift_reg_en 
INFO-FLOW: Configuring Module : shift_reg_basic ...
Execute       set_default_model shift_reg_basic 
Execute       apply_spec_resource_limit shift_reg_basic 
INFO-FLOW: Configuring Module : shift_reg_template ...
Execute       set_default_model shift_reg_template 
Execute       apply_spec_resource_limit shift_reg_template 
INFO-FLOW: Configuring Module : shift_reg ...
Execute       set_default_model shift_reg 
Execute       apply_spec_resource_limit shift_reg 
INFO-FLOW: Model list for preprocess: shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg
INFO-FLOW: Preprocessing Module: shift_reg_ip ...
Execute       set_default_model shift_reg_ip 
Execute       cdfg_preprocess -model shift_reg_ip 
Execute       rtl_gen_preprocess shift_reg_ip 
INFO-FLOW: Preprocessing Module: shift_reg_class ...
Execute       set_default_model shift_reg_class 
Execute       cdfg_preprocess -model shift_reg_class 
Execute       rtl_gen_preprocess shift_reg_class 
INFO-FLOW: Preprocessing Module: shift_reg_sreset ...
Execute       set_default_model shift_reg_sreset 
Execute       cdfg_preprocess -model shift_reg_sreset 
Execute       rtl_gen_preprocess shift_reg_sreset 
INFO-FLOW: Preprocessing Module: shift_reg_load ...
Execute       set_default_model shift_reg_load 
Execute       cdfg_preprocess -model shift_reg_load 
Execute       rtl_gen_preprocess shift_reg_load 
INFO-FLOW: Preprocessing Module: shift_reg_en ...
Execute       set_default_model shift_reg_en 
Execute       cdfg_preprocess -model shift_reg_en 
Execute       rtl_gen_preprocess shift_reg_en 
INFO-FLOW: Preprocessing Module: shift_reg_basic ...
Execute       set_default_model shift_reg_basic 
Execute       cdfg_preprocess -model shift_reg_basic 
Execute       rtl_gen_preprocess shift_reg_basic 
INFO-FLOW: Preprocessing Module: shift_reg_template ...
Execute       set_default_model shift_reg_template 
Execute       cdfg_preprocess -model shift_reg_template 
Execute       rtl_gen_preprocess shift_reg_template 
INFO-FLOW: Preprocessing Module: shift_reg ...
Execute       set_default_model shift_reg 
Execute       cdfg_preprocess -model shift_reg 
Execute       rtl_gen_preprocess shift_reg 
INFO-FLOW: Model list for synthesis: shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_reg_ip 
Execute       schedule -model shift_reg_ip 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.429 seconds; current allocated memory: 167.531 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.verbose.sched.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.sched.adb -f 
INFO-FLOW: Finish scheduling shift_reg_ip.
Execute       set_default_model shift_reg_ip 
Execute       bind -model shift_reg_ip 
BIND OPTION: model=shift_reg_ip
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 167.689 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.verbose.bind.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.bind.adb -f 
INFO-FLOW: Finish binding shift_reg_ip.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_class' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_reg_class 
Execute       schedule -model shift_reg_class 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 167.880 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.verbose.sched.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.sched.adb -f 
INFO-FLOW: Finish scheduling shift_reg_class.
Execute       set_default_model shift_reg_class 
Execute       bind -model shift_reg_class 
BIND OPTION: model=shift_reg_class
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 168.156 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.verbose.bind.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.bind.adb -f 
INFO-FLOW: Finish binding shift_reg_class.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_sreset' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_reg_sreset 
Execute       schedule -model shift_reg_sreset 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 168.292 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.verbose.sched.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.sched.adb -f 
INFO-FLOW: Finish scheduling shift_reg_sreset.
Execute       set_default_model shift_reg_sreset 
Execute       bind -model shift_reg_sreset 
BIND OPTION: model=shift_reg_sreset
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 168.482 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.verbose.bind.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.bind.adb -f 
INFO-FLOW: Finish binding shift_reg_sreset.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_reg_load 
Execute       schedule -model shift_reg_load 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 168.628 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.verbose.sched.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.sched.adb -f 
INFO-FLOW: Finish scheduling shift_reg_load.
Execute       set_default_model shift_reg_load 
Execute       bind -model shift_reg_load 
BIND OPTION: model=shift_reg_load
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 168.819 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.verbose.bind.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.bind.adb -f 
INFO-FLOW: Finish binding shift_reg_load.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_en' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_reg_en 
Execute       schedule -model shift_reg_en 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 168.925 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.verbose.sched.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.sched.adb -f 
INFO-FLOW: Finish scheduling shift_reg_en.
Execute       set_default_model shift_reg_en 
Execute       bind -model shift_reg_en 
BIND OPTION: model=shift_reg_en
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 169.108 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.verbose.bind.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.bind.adb -f 
INFO-FLOW: Finish binding shift_reg_en.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_basic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_reg_basic 
Execute       schedule -model shift_reg_basic 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 169.182 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.verbose.sched.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.sched.adb -f 
INFO-FLOW: Finish scheduling shift_reg_basic.
Execute       set_default_model shift_reg_basic 
Execute       bind -model shift_reg_basic 
BIND OPTION: model=shift_reg_basic
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 169.288 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.verbose.bind.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.bind.adb -f 
INFO-FLOW: Finish binding shift_reg_basic.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_template' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_reg_template 
Execute       schedule -model shift_reg_template 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 169.381 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.verbose.sched.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.sched.adb -f 
INFO-FLOW: Finish scheduling shift_reg_template.
Execute       set_default_model shift_reg_template 
Execute       bind -model shift_reg_template 
BIND OPTION: model=shift_reg_template
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 169.486 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.verbose.bind.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.bind.adb -f 
INFO-FLOW: Finish binding shift_reg_template.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_reg 
Execute       schedule -model shift_reg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 169.928 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.verbose.sched.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.sched.adb -f 
INFO-FLOW: Finish scheduling shift_reg.
Execute       set_default_model shift_reg 
Execute       bind -model shift_reg 
BIND OPTION: model=shift_reg
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 170.700 MB.
Execute       syn_report -verbosereport -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.verbose.bind.rpt 
Execute       db_write -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.bind.adb -f 
INFO-FLOW: Finish binding shift_reg.
Execute       get_model_list shift_reg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess shift_reg_ip 
Execute       rtl_gen_preprocess shift_reg_class 
Execute       rtl_gen_preprocess shift_reg_sreset 
Execute       rtl_gen_preprocess shift_reg_load 
Execute       rtl_gen_preprocess shift_reg_en 
Execute       rtl_gen_preprocess shift_reg_basic 
Execute       rtl_gen_preprocess shift_reg_template 
Execute       rtl_gen_preprocess shift_reg 
INFO-FLOW: Model list for RTL generation: shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_reg_ip -vendor xilinx -mg_file D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_reg_ip_Sreg_Array' to 'shift_reg_ip_Sregbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 171.482 MB.
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_reg_ip -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Repo/hls/labA/Shift_Register/solution1/syn/systemc/shift_reg_ip -synmodules shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg 
Execute       gen_rtl shift_reg_ip -style xilinx -f -lang vhdl -o D:/Repo/hls/labA/Shift_Register/solution1/syn/vhdl/shift_reg_ip 
Execute       gen_rtl shift_reg_ip -style xilinx -f -lang vlog -o D:/Repo/hls/labA/Shift_Register/solution1/syn/verilog/shift_reg_ip 
Execute       syn_report -csynth -model shift_reg_ip -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_ip_csynth.rpt 
Execute       syn_report -rtlxml -model shift_reg_ip -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_ip_csynth.xml 
Execute       syn_report -verbosereport -model shift_reg_ip -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.verbose.rpt 
Command       syn_report done; 0.34 sec.
Execute       db_write -model shift_reg_ip -f -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.adb 
Execute       gen_tb_info shift_reg_ip -p D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_class' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_reg_class -vendor xilinx -mg_file D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'shift_reg0_regs_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg1_regs_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg1_regs_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg1_regs_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg0_regs_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg0_regs_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg0_regs_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg0_regs_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg0_regs_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg0_regs_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg0_regs_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg1_regs_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_class'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 172.327 MB.
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_reg_class -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Repo/hls/labA/Shift_Register/solution1/syn/systemc/shift_reg_class -synmodules shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg 
Execute       gen_rtl shift_reg_class -style xilinx -f -lang vhdl -o D:/Repo/hls/labA/Shift_Register/solution1/syn/vhdl/shift_reg_class 
Execute       gen_rtl shift_reg_class -style xilinx -f -lang vlog -o D:/Repo/hls/labA/Shift_Register/solution1/syn/verilog/shift_reg_class 
Execute       syn_report -csynth -model shift_reg_class -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_class_csynth.rpt 
Execute       syn_report -rtlxml -model shift_reg_class -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_class_csynth.xml 
Execute       syn_report -verbosereport -model shift_reg_class -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.verbose.rpt 
Execute       db_write -model shift_reg_class -f -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.adb 
Execute       gen_tb_info shift_reg_class -p D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_sreset' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_reg_sreset -vendor xilinx -mg_file D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'regs_8_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_8_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_8_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_8_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_8_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_8_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_8_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_8_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_sreset'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 173.090 MB.
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_reg_sreset -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Repo/hls/labA/Shift_Register/solution1/syn/systemc/shift_reg_sreset -synmodules shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg 
Execute       gen_rtl shift_reg_sreset -style xilinx -f -lang vhdl -o D:/Repo/hls/labA/Shift_Register/solution1/syn/vhdl/shift_reg_sreset 
Execute       gen_rtl shift_reg_sreset -style xilinx -f -lang vlog -o D:/Repo/hls/labA/Shift_Register/solution1/syn/verilog/shift_reg_sreset 
Execute       syn_report -csynth -model shift_reg_sreset -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_sreset_csynth.rpt 
Execute       syn_report -rtlxml -model shift_reg_sreset -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_sreset_csynth.xml 
Execute       syn_report -verbosereport -model shift_reg_sreset -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.verbose.rpt 
Execute       db_write -model shift_reg_sreset -f -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.adb 
Execute       gen_tb_info shift_reg_sreset -p D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_reg_load -vendor xilinx -mg_file D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'regs_7_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_7_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_7_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_7_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_7_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_7_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_7_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_load'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 173.801 MB.
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_reg_load -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Repo/hls/labA/Shift_Register/solution1/syn/systemc/shift_reg_load -synmodules shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg 
Execute       gen_rtl shift_reg_load -style xilinx -f -lang vhdl -o D:/Repo/hls/labA/Shift_Register/solution1/syn/vhdl/shift_reg_load 
Execute       gen_rtl shift_reg_load -style xilinx -f -lang vlog -o D:/Repo/hls/labA/Shift_Register/solution1/syn/verilog/shift_reg_load 
Execute       syn_report -csynth -model shift_reg_load -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_load_csynth.rpt 
Execute       syn_report -rtlxml -model shift_reg_load -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_load_csynth.xml 
Execute       syn_report -verbosereport -model shift_reg_load -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.verbose.rpt 
Execute       db_write -model shift_reg_load -f -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.adb 
Execute       gen_tb_info shift_reg_load -p D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_en' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_reg_en -vendor xilinx -mg_file D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'regs_6_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_6_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_6_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_6_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_6_11' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_en'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 174.545 MB.
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_reg_en -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Repo/hls/labA/Shift_Register/solution1/syn/systemc/shift_reg_en -synmodules shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg 
Execute       gen_rtl shift_reg_en -style xilinx -f -lang vhdl -o D:/Repo/hls/labA/Shift_Register/solution1/syn/vhdl/shift_reg_en 
Execute       gen_rtl shift_reg_en -style xilinx -f -lang vlog -o D:/Repo/hls/labA/Shift_Register/solution1/syn/verilog/shift_reg_en 
Execute       syn_report -csynth -model shift_reg_en -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_en_csynth.rpt 
Execute       syn_report -rtlxml -model shift_reg_en -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_en_csynth.xml 
Execute       syn_report -verbosereport -model shift_reg_en -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.verbose.rpt 
Execute       db_write -model shift_reg_en -f -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.adb 
Execute       gen_tb_info shift_reg_en -p D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_basic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_reg_basic -vendor xilinx -mg_file D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'regs_5_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_5_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_5_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_5_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_5_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_basic'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 175.136 MB.
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_reg_basic -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Repo/hls/labA/Shift_Register/solution1/syn/systemc/shift_reg_basic -synmodules shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg 
Execute       gen_rtl shift_reg_basic -style xilinx -f -lang vhdl -o D:/Repo/hls/labA/Shift_Register/solution1/syn/vhdl/shift_reg_basic 
Execute       gen_rtl shift_reg_basic -style xilinx -f -lang vlog -o D:/Repo/hls/labA/Shift_Register/solution1/syn/verilog/shift_reg_basic 
Execute       syn_report -csynth -model shift_reg_basic -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_basic_csynth.rpt 
Execute       syn_report -rtlxml -model shift_reg_basic -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_basic_csynth.xml 
Execute       syn_report -verbosereport -model shift_reg_basic -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.verbose.rpt 
Execute       db_write -model shift_reg_basic -f -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.adb 
Execute       gen_tb_info shift_reg_basic -p D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_template' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_reg_template -vendor xilinx -mg_file D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'regs_9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'regs_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_template'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 175.714 MB.
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_reg_template -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Repo/hls/labA/Shift_Register/solution1/syn/systemc/shift_reg_template -synmodules shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg 
Execute       gen_rtl shift_reg_template -style xilinx -f -lang vhdl -o D:/Repo/hls/labA/Shift_Register/solution1/syn/vhdl/shift_reg_template 
Execute       gen_rtl shift_reg_template -style xilinx -f -lang vlog -o D:/Repo/hls/labA/Shift_Register/solution1/syn/verilog/shift_reg_template 
Execute       syn_report -csynth -model shift_reg_template -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_template_csynth.rpt 
Execute       syn_report -rtlxml -model shift_reg_template -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_template_csynth.xml 
Execute       syn_report -verbosereport -model shift_reg_template -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.verbose.rpt 
Execute       db_write -model shift_reg_template -f -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.adb 
Execute       gen_tb_info shift_reg_template -p D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_reg -vendor xilinx -mg_file D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/din0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/din1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load_data_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load_data_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load_data_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load_data_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load_data_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load_data_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load_data_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load_data_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load_data_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load_data_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load_data_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load_data_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout1_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout1_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/srst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/load' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/en' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/select_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'shift_reg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 178.139 MB.
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_reg -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Repo/hls/labA/Shift_Register/solution1/syn/systemc/shift_reg -synmodules shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg 
Execute       gen_rtl shift_reg -istop -style xilinx -f -lang vhdl -o D:/Repo/hls/labA/Shift_Register/solution1/syn/vhdl/shift_reg 
Execute       gen_rtl shift_reg -istop -style xilinx -f -lang vlog -o D:/Repo/hls/labA/Shift_Register/solution1/syn/verilog/shift_reg 
Execute       syn_report -csynth -model shift_reg -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_csynth.rpt 
Execute       syn_report -rtlxml -model shift_reg -o D:/Repo/hls/labA/Shift_Register/solution1/syn/report/shift_reg_csynth.xml 
Execute       syn_report -verbosereport -model shift_reg -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.verbose.rpt 
Execute       db_write -model shift_reg -f -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.adb 
Execute       gen_tb_info shift_reg -p D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg 
Execute       export_constraint_db -f -tool general -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.constraint.tcl 
Execute       syn_report -designview -model shift_reg -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model shift_reg -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model shift_reg -o D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks shift_reg 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain shift_reg 
INFO-FLOW: Model list for RTL component generation: shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg
INFO-FLOW: Handling components in module [shift_reg_ip] ... 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.compgen.tcl 
INFO-FLOW: Found component shift_reg_ip_Sregbkb.
INFO-FLOW: Append model shift_reg_ip_Sregbkb
INFO-FLOW: Handling components in module [shift_reg_class] ... 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.compgen.tcl 
INFO-FLOW: Handling components in module [shift_reg_sreset] ... 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.compgen.tcl 
INFO-FLOW: Handling components in module [shift_reg_load] ... 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.compgen.tcl 
INFO-FLOW: Handling components in module [shift_reg_en] ... 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.compgen.tcl 
INFO-FLOW: Handling components in module [shift_reg_basic] ... 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.compgen.tcl 
INFO-FLOW: Handling components in module [shift_reg_template] ... 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.compgen.tcl 
INFO-FLOW: Handling components in module [shift_reg] ... 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.compgen.tcl 
INFO-FLOW: Append model shift_reg_ip
INFO-FLOW: Append model shift_reg_class
INFO-FLOW: Append model shift_reg_sreset
INFO-FLOW: Append model shift_reg_load
INFO-FLOW: Append model shift_reg_en
INFO-FLOW: Append model shift_reg_basic
INFO-FLOW: Append model shift_reg_template
INFO-FLOW: Append model shift_reg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: shift_reg_ip_Sregbkb shift_reg_ip shift_reg_class shift_reg_sreset shift_reg_load shift_reg_en shift_reg_basic shift_reg_template shift_reg
INFO-FLOW: To file: write model shift_reg_ip_Sregbkb
INFO-FLOW: To file: write model shift_reg_ip
INFO-FLOW: To file: write model shift_reg_class
INFO-FLOW: To file: write model shift_reg_sreset
INFO-FLOW: To file: write model shift_reg_load
INFO-FLOW: To file: write model shift_reg_en
INFO-FLOW: To file: write model shift_reg_basic
INFO-FLOW: To file: write model shift_reg_template
INFO-FLOW: To file: write model shift_reg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model shift_reg -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 331.46 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/Repo/hls/labA/Shift_Register/solution1
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.119 sec.
Command       ap_source done; 0.119 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/Repo/hls/labA/Shift_Register/solution1
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.119 sec.
Command       ap_source done; 0.12 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=shift_reg xml_exists=0
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.467 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.compgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.constraint.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=70
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=34
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=9 #gSsdmPorts=70
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.compgen.dataonly.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.constraint.tcl 
Execute       sc_get_clocks shift_reg 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.tbgen.tcl 
Execute       source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:10 . Memory (MB): peak = 249.371 ; gain = 158.871
INFO: [VHDL 208-304] Generating VHDL RTL for shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for shift_reg.
Command     autosyn done; 4.838 sec.
Command   csynth_design done; 68.666 sec.
Command ap_source done; 69.737 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Repo/hls/labA/Shift_Register/solution1 opened at Thu Apr 08 07:14:46 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 0.511 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.644 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Command   open_solution done; 0.845 sec.
Execute   cosim_design -trace_level all 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.118 sec.
Command     ap_source done; 0.118 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     is_encrypted D:/Repo/hls/labA/Shift_Register/shift_reg_tb.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Shift_Register/shift_reg_tmpl.h 
Execute     is_encrypted D:/Repo/hls/labA/Shift_Register/shift_reg_template.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Shift_Register/shift_reg_sreset.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Shift_Register/shift_reg_load.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Shift_Register/shift_reg_ip.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Shift_Register/shift_reg_en.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Shift_Register/shift_reg_class.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Shift_Register/shift_reg_basic.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Shift_Register/shift_reg.h 
Execute     is_encrypted D:/Repo/hls/labA/Shift_Register/shift_reg.cpp 
Execute     is_encrypted D:/Repo/hls/labA/Shift_Register/shift_class.h 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Shift_Register/shift_reg_tb.cpp D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_tb.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_tb.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_tb.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.038 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.424 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Shift_Register/shift_reg_template.cpp D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_template.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_template.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_template.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.967 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_template.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_template.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.074 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Shift_Register/shift_reg_sreset.cpp D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_sreset.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_sreset.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_sreset.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.984 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_sreset.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_sreset.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.973 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Shift_Register/shift_reg_load.cpp D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_load.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_load.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_load.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.976 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_load.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_load.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.988 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Shift_Register/shift_reg_ip.cpp D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_ip.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_ip.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_ip.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.994 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_ip.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_ip.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.991 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Shift_Register/shift_reg_en.cpp D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_en.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_en.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_en.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.966 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_en.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_en.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.974 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Shift_Register/shift_reg_class.cpp D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_class.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_class.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_class.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.971 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_class.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_class.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.003 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Shift_Register/shift_reg_basic.cpp D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_basic.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_basic.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_basic.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.99 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_basic.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg_basic.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.994 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: D:/Repo/hls/labA/Shift_Register/shift_reg.cpp D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.998 sec.
Execute     tidy_31 xilinx-tb31-process D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/Repo/hls/labA/Shift_Register/solution1/./sim/autowrap/testbench/shift_reg.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.984 sec.
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.652 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 12.414 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 54.799 sec.
Command ap_source done; 55.647 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Repo/hls/labA/Shift_Register/solution1 opened at Thu Apr 08 07:17:16 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.127 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.53 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.888 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.121 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=shift_reg xml_exists=1
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.416 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_ip.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_class.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_sreset.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_load.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_en.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_basic.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg_template.compgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.constraint.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=70
INFO-FLOW: DBG:CMD:       copying IP vlog from D:/Repo/hls/labA/Shift_Register/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from D:/Repo/hls/labA/Shift_Register/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=70
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=shift_reg
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=shift_reg
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.rtl_wrap.cfg.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.constraint.tcl 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/shift_reg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files D:/Repo/hls/labA/Shift_Register/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Repo/hls/labA/Shift_Register/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.124 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec D:/Repo/hls/labA/Shift_Register/solution1/impl/ip/pack.bat
Command   export_design done; 9.507 sec.
Command ap_source done; 10.398 sec.
Execute cleanup_all 
