#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 22 16:25:58 2025
# Process ID: 14016
# Current directory: D:/FPGA_proj/PROJECT/ElevatorSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1184 D:\FPGA_proj\PROJECT\ElevatorSystem\ElevatorSystem.xpr
# Log file: D:/FPGA_proj/PROJECT/ElevatorSystem/vivado.log
# Journal file: D:/FPGA_proj/PROJECT/ElevatorSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/impl_1/elevator_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/impl_1/elevator_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices -disable_eos_check [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
refresh_design
open_project D:/FPGA_proj/elevator_test/elevator_test.xpr
update_compile_order -fileset sources_1
close [ open D:/FPGA_proj/elevator_test/elevator_test.srcs/sources_1/new/RequestHandler.vhd w ]
add_files D:/FPGA_proj/elevator_test/elevator_test.srcs/sources_1/new/RequestHandler.vhd
update_compile_order -fileset sources_1
close [ open D:/FPGA_proj/elevator_test/elevator_test.srcs/sources_1/new/top_elevator.vhd w ]
add_files D:/FPGA_proj/elevator_test/elevator_test.srcs/sources_1/new/top_elevator.vhd
update_compile_order -fileset sources_1
close [ open D:/FPGA_proj/elevator_test/elevator_test.srcs/sources_1/new/ButtonDebounce.vhd w ]
add_files D:/FPGA_proj/elevator_test/elevator_test.srcs/sources_1/new/ButtonDebounce.vhd
update_compile_order -fileset sources_1
current_project ElevatorSystem
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
refresh_design
current_design synth_1
refresh_design
current_design rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
current_design synth_1
refresh_design
close_project
update_compile_order -fileset sources_1
