<stg><name>merge_sort.1</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="20" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %j_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_01"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %store_ln7 = store i32 0, i32 %j_01

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %store_ln7 = store i32 0, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:6 %store_ln7 = store i20 0, i20 %i

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln7 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
for.body:0 %i_5 = load i20 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %k_3 = load i32 %k

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %j_5 = load i32 %j_01

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body:3 %icmp_ln7 = icmp_eq  i20 %i_5, i20 1000000

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000000, i64 1000000, i64 1000000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body:5 %add_ln7 = add i20 %i_5, i20 1

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln7 = br i1 %icmp_ln7, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:3 %zext_ln8 = zext i32 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:4 %input1_addr = getelementptr i32 %input1, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="input1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="19">
<![CDATA[
for.body.split:5 %input1_load = load i19 %input1_addr

]]></Node>
<StgValue><ssdm name="input1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:6 %zext_ln8_1 = zext i32 %k_3

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:7 %input2_addr = getelementptr i32 %input2, i64 0, i64 %zext_ln8_1

]]></Node>
<StgValue><ssdm name="input2_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="19">
<![CDATA[
for.body.split:8 %input2_load = load i19 %input2_addr

]]></Node>
<StgValue><ssdm name="input2_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:9 %icmp_ln10 = icmp_slt  i32 %j_5, i32 500000

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:10 %icmp_ln10_1 = icmp_slt  i32 %k_3, i32 500000

]]></Node>
<StgValue><ssdm name="icmp_ln10_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:11 %and_ln10 = and i1 %icmp_ln10, i1 %icmp_ln10_1

]]></Node>
<StgValue><ssdm name="and_ln10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:13 %br_ln10 = br i1 %and_ln10, void %if.else26, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
<literal name="and_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else26:0 %icmp_ln23 = icmp_eq  i32 %j_5, i32 500000

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
<literal name="and_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else26:1 %and_ln23 = and i1 %icmp_ln23, i1 %icmp_ln10_1

]]></Node>
<StgValue><ssdm name="and_ln23"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
<literal name="and_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else26:2 %br_ln23 = br i1 %and_ln23, void %if.else36, void %if.then30

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
<literal name="and_ln10" val="0"/>
<literal name="and_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else36:1 %j_6 = add i32 %j_5, i32 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
<literal name="and_ln10" val="0"/>
<literal name="and_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else36:2 %store_ln29 = store i32 %j_6, i32 %j_01

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
<literal name="and_ln10" val="0"/>
<literal name="and_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then30:1 %k_5 = add i32 %k_3, i32 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
<literal name="and_ln10" val="0"/>
<literal name="and_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then30:2 %store_ln26 = store i32 500000, i32 %j_01

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
<literal name="and_ln10" val="0"/>
<literal name="and_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then30:3 %store_ln26 = store i32 %k_5, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln7 = store i20 %add_ln7, i20 %i

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln7 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
for.end:0 %ret_ln32 = ret

]]></Node>
<StgValue><ssdm name="ret_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="20">
<![CDATA[
for.body.split:0 %zext_ln7 = zext i20 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:1 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="19">
<![CDATA[
for.body.split:5 %input1_load = load i19 %input1_addr

]]></Node>
<StgValue><ssdm name="input1_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="19">
<![CDATA[
for.body.split:8 %input2_load = load i19 %input2_addr

]]></Node>
<StgValue><ssdm name="input2_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:12 %output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="0"/>
<literal name="and_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
if.else36:0 %store_ln28 = store i32 %input1_load, i20 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="0"/>
<literal name="and_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
if.else36:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="0"/>
<literal name="and_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
if.then30:0 %store_ln24 = store i32 %input2_load, i20 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="0"/>
<literal name="and_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
if.then30:4 %br_ln26 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %icmp_ln11 = icmp_slt  i32 %input1_load, i32 %input2_load

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:1 %br_ln11 = br i1 %icmp_ln11, void %if.else, void %if.then10

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="1"/>
<literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
if.else:0 %store_ln17 = store i32 %input2_load, i20 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="1"/>
<literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:1 %k_4 = add i32 %k_3, i32 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="1"/>
<literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:2 %store_ln18 = store i32 %k_4, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="1"/>
<literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
if.else:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="1"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
if.then10:0 %store_ln12 = store i32 %input1_load, i20 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="1"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10:1 %j = add i32 %j_5, i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="1"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then10:2 %store_ln15 = store i32 %j, i32 %j_01

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln10" val="1"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.then10:3 %br_ln15 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="input1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="input2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="StgValue_76" to="i" fromId="76" toId="5">
</dataflow>
<dataflow id="78" from="StgValue_76" to="k" fromId="76" toId="6">
</dataflow>
<dataflow id="79" from="StgValue_76" to="j_01" fromId="76" toId="7">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="82" from="output_r" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="84" from="empty_2" to="specinterface_ln0" fromId="83" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="8">
</dataflow>
<dataflow id="92" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="96" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="97" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="98" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="99" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="102" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="8">
</dataflow>
<dataflow id="103" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="104" from="StgValue_85" to="store_ln7" fromId="85" toId="9">
</dataflow>
<dataflow id="105" from="j_01" to="store_ln7" fromId="7" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_85" to="store_ln7" fromId="85" toId="10">
</dataflow>
<dataflow id="107" from="k" to="store_ln7" fromId="6" toId="10">
</dataflow>
<dataflow id="109" from="StgValue_108" to="store_ln7" fromId="108" toId="11">
</dataflow>
<dataflow id="110" from="i" to="store_ln7" fromId="5" toId="11">
</dataflow>
<dataflow id="111" from="i" to="i_5" fromId="5" toId="13">
</dataflow>
<dataflow id="112" from="k" to="k_3" fromId="6" toId="14">
</dataflow>
<dataflow id="113" from="j_01" to="j_5" fromId="7" toId="15">
</dataflow>
<dataflow id="114" from="i_5" to="icmp_ln7" fromId="13" toId="16">
</dataflow>
<dataflow id="116" from="StgValue_115" to="icmp_ln7" fromId="115" toId="16">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="117" toId="17">
</dataflow>
<dataflow id="120" from="StgValue_119" to="empty" fromId="119" toId="17">
</dataflow>
<dataflow id="121" from="StgValue_119" to="empty" fromId="119" toId="17">
</dataflow>
<dataflow id="122" from="StgValue_119" to="empty" fromId="119" toId="17">
</dataflow>
<dataflow id="123" from="i_5" to="add_ln7" fromId="13" toId="18">
</dataflow>
<dataflow id="125" from="StgValue_124" to="add_ln7" fromId="124" toId="18">
</dataflow>
<dataflow id="126" from="icmp_ln7" to="br_ln7" fromId="16" toId="19">
</dataflow>
<dataflow id="127" from="j_5" to="zext_ln8" fromId="15" toId="20">
</dataflow>
<dataflow id="128" from="input1" to="input1_addr" fromId="73" toId="21">
</dataflow>
<dataflow id="130" from="StgValue_129" to="input1_addr" fromId="129" toId="21">
</dataflow>
<dataflow id="131" from="zext_ln8" to="input1_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="132" from="input1_addr" to="input1_load" fromId="21" toId="22">
</dataflow>
<dataflow id="133" from="k_3" to="zext_ln8_1" fromId="14" toId="23">
</dataflow>
<dataflow id="134" from="input2" to="input2_addr" fromId="74" toId="24">
</dataflow>
<dataflow id="135" from="StgValue_129" to="input2_addr" fromId="129" toId="24">
</dataflow>
<dataflow id="136" from="zext_ln8_1" to="input2_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="137" from="input2_addr" to="input2_load" fromId="24" toId="25">
</dataflow>
<dataflow id="138" from="j_5" to="icmp_ln10" fromId="15" toId="26">
</dataflow>
<dataflow id="140" from="StgValue_139" to="icmp_ln10" fromId="139" toId="26">
</dataflow>
<dataflow id="141" from="k_3" to="icmp_ln10_1" fromId="14" toId="27">
</dataflow>
<dataflow id="142" from="StgValue_139" to="icmp_ln10_1" fromId="139" toId="27">
</dataflow>
<dataflow id="143" from="icmp_ln10" to="and_ln10" fromId="26" toId="28">
</dataflow>
<dataflow id="144" from="icmp_ln10_1" to="and_ln10" fromId="27" toId="28">
</dataflow>
<dataflow id="145" from="and_ln10" to="br_ln10" fromId="28" toId="29">
</dataflow>
<dataflow id="146" from="j_5" to="icmp_ln23" fromId="15" toId="30">
</dataflow>
<dataflow id="147" from="StgValue_139" to="icmp_ln23" fromId="139" toId="30">
</dataflow>
<dataflow id="148" from="icmp_ln23" to="and_ln23" fromId="30" toId="31">
</dataflow>
<dataflow id="149" from="icmp_ln10_1" to="and_ln23" fromId="27" toId="31">
</dataflow>
<dataflow id="150" from="and_ln23" to="br_ln23" fromId="31" toId="32">
</dataflow>
<dataflow id="151" from="j_5" to="j_6" fromId="15" toId="33">
</dataflow>
<dataflow id="152" from="StgValue_76" to="j_6" fromId="76" toId="33">
</dataflow>
<dataflow id="153" from="j_6" to="store_ln29" fromId="33" toId="34">
</dataflow>
<dataflow id="154" from="j_01" to="store_ln29" fromId="7" toId="34">
</dataflow>
<dataflow id="155" from="k_3" to="k_5" fromId="14" toId="35">
</dataflow>
<dataflow id="156" from="StgValue_76" to="k_5" fromId="76" toId="35">
</dataflow>
<dataflow id="157" from="StgValue_139" to="store_ln26" fromId="139" toId="36">
</dataflow>
<dataflow id="158" from="j_01" to="store_ln26" fromId="7" toId="36">
</dataflow>
<dataflow id="159" from="k_5" to="store_ln26" fromId="35" toId="37">
</dataflow>
<dataflow id="160" from="k" to="store_ln26" fromId="6" toId="37">
</dataflow>
<dataflow id="161" from="add_ln7" to="store_ln7" fromId="18" toId="38">
</dataflow>
<dataflow id="162" from="i" to="store_ln7" fromId="5" toId="38">
</dataflow>
<dataflow id="163" from="i_5" to="zext_ln7" fromId="13" toId="40">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecPipeline" to="specpipeline_ln9" fromId="164" toId="41">
</dataflow>
<dataflow id="166" from="StgValue_90" to="specpipeline_ln9" fromId="90" toId="41">
</dataflow>
<dataflow id="167" from="StgValue_85" to="specpipeline_ln9" fromId="85" toId="41">
</dataflow>
<dataflow id="168" from="StgValue_85" to="specpipeline_ln9" fromId="85" toId="41">
</dataflow>
<dataflow id="169" from="StgValue_85" to="specpipeline_ln9" fromId="85" toId="41">
</dataflow>
<dataflow id="170" from="empty_0" to="specpipeline_ln9" fromId="88" toId="41">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="171" toId="42">
</dataflow>
<dataflow id="174" from="empty_9" to="specloopname_ln5" fromId="173" toId="42">
</dataflow>
<dataflow id="175" from="input1_addr" to="input1_load" fromId="21" toId="43">
</dataflow>
<dataflow id="176" from="input2_addr" to="input2_load" fromId="24" toId="44">
</dataflow>
<dataflow id="177" from="output_r" to="output_r_addr" fromId="75" toId="45">
</dataflow>
<dataflow id="178" from="StgValue_129" to="output_r_addr" fromId="129" toId="45">
</dataflow>
<dataflow id="179" from="zext_ln7" to="output_r_addr" fromId="40" toId="45">
</dataflow>
<dataflow id="180" from="input1_load" to="store_ln28" fromId="43" toId="46">
</dataflow>
<dataflow id="181" from="output_r_addr" to="store_ln28" fromId="45" toId="46">
</dataflow>
<dataflow id="182" from="input2_load" to="store_ln24" fromId="44" toId="48">
</dataflow>
<dataflow id="183" from="output_r_addr" to="store_ln24" fromId="45" toId="48">
</dataflow>
<dataflow id="184" from="input1_load" to="icmp_ln11" fromId="43" toId="50">
</dataflow>
<dataflow id="185" from="input2_load" to="icmp_ln11" fromId="44" toId="50">
</dataflow>
<dataflow id="186" from="icmp_ln11" to="br_ln11" fromId="50" toId="51">
</dataflow>
<dataflow id="187" from="input2_load" to="store_ln17" fromId="44" toId="52">
</dataflow>
<dataflow id="188" from="output_r_addr" to="store_ln17" fromId="45" toId="52">
</dataflow>
<dataflow id="189" from="k_3" to="k_4" fromId="14" toId="53">
</dataflow>
<dataflow id="190" from="StgValue_76" to="k_4" fromId="76" toId="53">
</dataflow>
<dataflow id="191" from="k_4" to="store_ln18" fromId="53" toId="54">
</dataflow>
<dataflow id="192" from="k" to="store_ln18" fromId="6" toId="54">
</dataflow>
<dataflow id="193" from="input1_load" to="store_ln12" fromId="43" toId="56">
</dataflow>
<dataflow id="194" from="output_r_addr" to="store_ln12" fromId="45" toId="56">
</dataflow>
<dataflow id="195" from="j_5" to="j" fromId="15" toId="57">
</dataflow>
<dataflow id="196" from="StgValue_76" to="j" fromId="76" toId="57">
</dataflow>
<dataflow id="197" from="j" to="store_ln15" fromId="57" toId="58">
</dataflow>
<dataflow id="198" from="j_01" to="store_ln15" fromId="7" toId="58">
</dataflow>
<dataflow id="199" from="icmp_ln7" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="200" from="and_ln10" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="201" from="and_ln23" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="202" from="and_ln10" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="203" from="and_ln23" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="204" from="icmp_ln11" to="StgValue_3" fromId="50" toId="3">
</dataflow>
</dataflows>


</stg>
