###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       117755   # Number of WRITE/WRITEP commands
num_reads_done                 =       685663   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       525052   # Number of read row buffer hits
num_read_cmds                  =       685658   # Number of READ/READP commands
num_writes_done                =       117761   # Number of read requests issued
num_write_row_hits             =        78002   # Number of write row buffer hits
num_act_cmds                   =       201337   # Number of ACT commands
num_pre_cmds                   =       201306   # Number of PRE commands
num_ondemand_pres              =       178731   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9389669   # Cyles of rank active rank.0
rank_active_cycles.1           =      9154133   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       610331   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       845867   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       753416   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10384   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7325   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5741   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          862   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          720   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1133   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1226   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          761   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1054   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20802   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           90   # Write cmd latency (cycles)
write_latency[40-59]           =          130   # Write cmd latency (cycles)
write_latency[60-79]           =          242   # Write cmd latency (cycles)
write_latency[80-99]           =          543   # Write cmd latency (cycles)
write_latency[100-119]         =         1041   # Write cmd latency (cycles)
write_latency[120-139]         =         1913   # Write cmd latency (cycles)
write_latency[140-159]         =         2868   # Write cmd latency (cycles)
write_latency[160-179]         =         3843   # Write cmd latency (cycles)
write_latency[180-199]         =         4481   # Write cmd latency (cycles)
write_latency[200-]            =       102603   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       260098   # Read request latency (cycles)
read_latency[40-59]            =        81268   # Read request latency (cycles)
read_latency[60-79]            =        95930   # Read request latency (cycles)
read_latency[80-99]            =        44452   # Read request latency (cycles)
read_latency[100-119]          =        32996   # Read request latency (cycles)
read_latency[120-139]          =        25800   # Read request latency (cycles)
read_latency[140-159]          =        17149   # Read request latency (cycles)
read_latency[160-179]          =        13152   # Read request latency (cycles)
read_latency[180-199]          =        10562   # Read request latency (cycles)
read_latency[200-]             =       104251   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.87833e+08   # Write energy
read_energy                    =  2.76457e+09   # Read energy
act_energy                     =  5.50858e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.92959e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.06016e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85915e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71218e+09   # Active standby energy rank.1
average_read_latency           =      126.566   # Average read request latency (cycles)
average_interarrival           =      12.4459   # Average request interarrival latency (cycles)
total_energy                   =  1.68782e+10   # Total energy (pJ)
average_power                  =      1687.82   # Average power (mW)
average_bandwidth              =      6.85588   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       119605   # Number of WRITE/WRITEP commands
num_reads_done                 =       743902   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       577807   # Number of read row buffer hits
num_read_cmds                  =       743901   # Number of READ/READP commands
num_writes_done                =       119610   # Number of read requests issued
num_write_row_hits             =        77099   # Number of write row buffer hits
num_act_cmds                   =       209539   # Number of ACT commands
num_pre_cmds                   =       209507   # Number of PRE commands
num_ondemand_pres              =       184905   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9252180   # Cyles of rank active rank.0
rank_active_cycles.1           =      9263204   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       747820   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       736796   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       813796   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10263   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7697   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5165   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          828   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          725   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1157   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1260   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          794   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1113   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20714   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           94   # Write cmd latency (cycles)
write_latency[40-59]           =          103   # Write cmd latency (cycles)
write_latency[60-79]           =          209   # Write cmd latency (cycles)
write_latency[80-99]           =          525   # Write cmd latency (cycles)
write_latency[100-119]         =          950   # Write cmd latency (cycles)
write_latency[120-139]         =         1736   # Write cmd latency (cycles)
write_latency[140-159]         =         2473   # Write cmd latency (cycles)
write_latency[160-179]         =         3457   # Write cmd latency (cycles)
write_latency[180-199]         =         4241   # Write cmd latency (cycles)
write_latency[200-]            =       105814   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       270642   # Read request latency (cycles)
read_latency[40-59]            =        93122   # Read request latency (cycles)
read_latency[60-79]            =       102411   # Read request latency (cycles)
read_latency[80-99]            =        51162   # Read request latency (cycles)
read_latency[100-119]          =        37425   # Read request latency (cycles)
read_latency[120-139]          =        29371   # Read request latency (cycles)
read_latency[140-159]          =        19604   # Read request latency (cycles)
read_latency[160-179]          =        15115   # Read request latency (cycles)
read_latency[180-199]          =        12244   # Read request latency (cycles)
read_latency[200-]             =       112805   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.97068e+08   # Write energy
read_energy                    =  2.99941e+09   # Read energy
act_energy                     =  5.73299e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.58954e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.53662e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77336e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78024e+09   # Active standby energy rank.1
average_read_latency           =      125.204   # Average read request latency (cycles)
average_interarrival           =      11.5798   # Average request interarrival latency (cycles)
total_energy                   =  1.71406e+10   # Total energy (pJ)
average_power                  =      1714.06   # Average power (mW)
average_bandwidth              =      7.36864   # Average bandwidth
