
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001957                       # Number of seconds simulated
sim_ticks                                  1957026876                       # Number of ticks simulated
final_tick                                 1957026876                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 250992                       # Simulator instruction rate (inst/s)
host_op_rate                                   297497                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              259121878                       # Simulator tick rate (ticks/s)
host_mem_usage                                1203192                       # Number of bytes of host memory used
host_seconds                                     7.55                       # Real time elapsed on the host
sim_insts                                     1895619                       # Number of instructions simulated
sim_ops                                       2246854                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           66432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           33344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             104768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        66432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66432                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1637                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           33945369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           17038090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       2550808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              53534267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      33945369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33945369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          33945369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17038090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      2550808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             53534267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1637                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3274                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 104768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  104768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1951084254                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  3274                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.279070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.969307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   135.895897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             1      0.15%      0.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          378     54.94%     55.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          102     14.83%     69.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           70     10.17%     80.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           34      4.94%     85.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           24      3.49%     88.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           17      2.47%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           10      1.45%     92.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           52      7.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          688                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    169629266                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               235109266                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16370000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     51811.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71811.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        53.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     53.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2586                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1191865.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1228080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             647270.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3850224                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             12065820                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         5143462.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1166635.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    10562130.450000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    2056567.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     5311692.825000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           42031882.875000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             21.477417                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1803702857                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     21436662                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      66002500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    562279416                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    571268237                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      64131397                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    671908664                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  363031                       # Number of BP lookups
system.cpu.branchPred.condPredicted            210157                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4657                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               204567                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  202147                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.817013                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   52846                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1016                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            1248                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                953                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              295                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          131                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   160                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2349373                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             153199                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1947056                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      363031                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             255946                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2070383                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    9658                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           315                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          823                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1951728                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1393                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2229637                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.035813                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.440070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   177402      7.96%      7.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1794983     80.51%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   257252     11.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2229637                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.154523                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.828756                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   262110                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                370982                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1443442                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                148815                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   4288                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               200722                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   567                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                2275871                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 12035                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   4288                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   374361                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   26096                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          17663                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1479134                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                328095                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2265178                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  4760                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  2329                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    213                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 304038                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  17867                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             2337710                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10360485                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2611732                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2320040                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    17660                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                821                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            828                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    158687                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               447070                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              351018                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               167                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              146                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2258402                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1476                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2256865                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1850                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           13014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        23276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2229637                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.012212                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.827217                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              749408     33.61%     33.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              703593     31.56%     65.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              776636     34.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2229637                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  49876     86.73%     86.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7625     13.26%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1455743     64.50%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5018      0.22%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               446855     19.80%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349225     15.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2256865                       # Type of FU issued
system.cpu.iq.rate                           0.960624                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       57506                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025480                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6802684                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2272881                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2251365                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  37                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2314342                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      21                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              194                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1330                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2378                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   4288                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1828                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 21064                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2259878                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                447070                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               351018                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                821                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 20869                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2882                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1260                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 4142                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2251748                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                446142                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5115                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       795027                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   353660                       # Number of branches executed
system.cpu.iew.exec_stores                     348885                       # Number of stores executed
system.cpu.iew.exec_rate                     0.958446                       # Inst execution rate
system.cpu.iew.wb_sent                        2251624                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2251381                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    983415                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1395486                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.958290                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.704711                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            8562                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1466                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              4122                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2223990                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.010281                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.887309                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       864178     38.86%     38.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       472770     21.26%     60.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       887042     39.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2223990                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1895619                       # Number of instructions committed
system.cpu.commit.committedOps                2246854                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         794377                       # Number of memory references committed
system.cpu.commit.loads                        445740                       # Number of loads committed
system.cpu.commit.membars                         655                       # Number of memory barriers committed
system.cpu.commit.branches                     353027                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1994476                       # Number of committed integer instructions.
system.cpu.commit.function_calls                49793                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1447611     64.43%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4866      0.22%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          445740     19.84%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         348621     15.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2246854                       # Class of committed instruction
system.cpu.commit.bw_lim_events                887042                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3590284                       # The number of ROB reads
system.cpu.rob.rob_writes                     4516489                       # The number of ROB writes
system.cpu.timesIdled                            1968                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          119736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1895619                       # Number of Instructions Simulated
system.cpu.committedOps                       2246854                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.239370                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.239370                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.806862                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.806862                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2583925                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1353769                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   8094262                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   922282                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  801397                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2605                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              4205                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.994205                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              788424                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4221                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            186.786070                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            199920                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.994205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999638                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999638                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3180201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3180201                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       440808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          440808                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       346323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         346323                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          642                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          642                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          651                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          651                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        787131                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           787131                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       787131                       # number of overall hits
system.cpu.dcache.overall_hits::total          787131                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4003                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4003                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1559                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         5562                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5562                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         5562                       # number of overall misses
system.cpu.dcache.overall_misses::total          5562                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    115747849                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    115747849                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     48613880                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     48613880                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       281554                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       281554                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    164361729                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    164361729                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    164361729                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    164361729                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       444811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       444811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       347882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       347882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          651                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          651                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       792693                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       792693                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       792693                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       792693                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008999                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004481                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004481                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.013825                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.013825                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007017                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28915.275793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28915.275793                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31182.732521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31182.732521                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 31283.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 31283.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 29550.832255                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29550.832255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 29550.832255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29550.832255                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         4205                       # number of writebacks
system.cpu.dcache.writebacks::total              4205                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          681                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          681                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          660                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          660                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1341                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1341                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3322                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          899                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          899                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4221                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     85250053                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     85250053                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     22513491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22513491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    107763544                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    107763544                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    107763544                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    107763544                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007468                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007468                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005325                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005325                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005325                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005325                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25662.267610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25662.267610                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 25042.815350                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25042.815350                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25530.334992                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25530.334992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25530.334992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25530.334992                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              8692                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.992362                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1942827                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8708                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            223.108291                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.992362                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3912164                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3912164                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1942827                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1942827                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1942827                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1942827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1942827                       # number of overall hits
system.cpu.icache.overall_hits::total         1942827                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         8901                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8901                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         8901                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8901                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         8901                       # number of overall misses
system.cpu.icache.overall_misses::total          8901                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    259162099                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    259162099                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    259162099                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    259162099                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    259162099                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    259162099                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1951728                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1951728                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1951728                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1951728                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1951728                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1951728                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004561                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004561                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004561                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004561                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004561                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004561                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 29116.065498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29116.065498                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 29116.065498                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29116.065498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 29116.065498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29116.065498                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        19614                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               882                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.238095                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    10.666667                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         8692                       # number of writebacks
system.cpu.icache.writebacks::total              8692                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          193                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          193                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          193                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8708                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8708                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         8708                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8708                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         8708                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8708                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    243492538                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    243492538                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    243492538                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    243492538                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    243492538                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    243492538                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004462                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004462                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004462                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004462                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004462                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004462                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 27961.935921                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27961.935921                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 27961.935921                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27961.935921                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27961.935921                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27961.935921                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              511                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 511                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    97                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1060.121887                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1121                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   1041250                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1034.338472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    25.783415                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.031566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.032352                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          980                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000763                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.033447                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    214957                       # Number of tag accesses
system.l2.tags.data_accesses                   214957                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         1904                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1904                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        10479                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10479                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                794                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   794                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            7662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7662                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2884                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  7662                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3678                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11340                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 7662                       # number of overall hits
system.l2.overall_hits::cpu.data                 3678                       # number of overall hits
system.l2.overall_hits::total                   11340                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              106                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 106                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1046                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             437                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1046                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 543                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1589                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1046                       # number of overall misses
system.l2.overall_misses::cpu.data                543                       # number of overall misses
system.l2.overall_misses::total                  1589                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     11502897                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11502897                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    144564651                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    144564651                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     45134439                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     45134439                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     144564651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      56637336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        201201987                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    144564651                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     56637336                       # number of overall miss cycles
system.l2.overall_miss_latency::total       201201987                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         1904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        10479                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10479                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         8708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              8708                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4221                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12929                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             8708                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4221                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12929                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.117778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.117778                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.120119                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.120119                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.131587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131587                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.120119                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.128643                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.122902                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.120119                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.128643                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.122902                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 108517.896226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108517.896226                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 138207.123327                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 138207.123327                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 103282.469108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103282.469108                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 138207.123327                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 104304.486188                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126621.766520                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 138207.123327                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 104304.486188                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126621.766520                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             8                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           22                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           22                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  30                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 30                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          121                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            121                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            106                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1038                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1038                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          415                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1680                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      7423723                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      7423723                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     10395505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10395505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    133200864                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133200864                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     38934719                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     38934719                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    133200864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     49330224                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    182531088                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    133200864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     49330224                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      7423723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    189954811                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.117778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.117778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.119201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.119201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.124962                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.124962                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.119201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.123430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.120582                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.119201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.123430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.129940                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 61353.082645                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61353.082645                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 98070.801887                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98070.801887                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 128324.531792                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 128324.531792                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93818.600000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93818.600000                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 128324.531792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 94683.731286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117082.160359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 128324.531792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 94683.731286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 61353.082645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113068.339881                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1637                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1531                       # Transaction distribution
system.membus.trans_dist::ReadExReq               106                       # Transaction distribution
system.membus.trans_dist::ReadExResp              106                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1531                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       104768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  104768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1637                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1637    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1637                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2399317                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8891367                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        25826                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        12898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          514                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             43                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           43                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1957026876                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10993                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             900                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8708                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3321                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        26108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 38755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1113600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       539264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1652864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             174                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13103                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042586                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.201929                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12545     95.74%     95.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    558      4.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13103                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           42999460                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21774604                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10568247                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
