INFO: [VRFC 10-2263] Analyzing Verilog file "C:/nichyjt/2_NUS/EE2026_Lab/Project/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk_20khz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_20khz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/nichyjt/2_NUS/EE2026_Lab/Project/SoundDisplay/SoundDisplay.srcs/sim_1/new/clock20khz_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock20khz_sim
