"""
Auto-generated heuristic for kernels: scale_mm_cute, scale_mm_cute_skinny_m, scale_mm_cute_swap_ab
Backend: explicit per-shape table (exact (M, K, N) -> tuned config)

RowWise-scaled FP8 GEMM pretuned on NVIDIA B200 (sm100) for the Helion CuTe
(tcgen05) backend. Configs were autotuned under CUDA-graph benchmarking (how
these decode / small-batch GEMMs are actually invoked); each shape keeps its
own best config (best of the wall-clock and cudagraph autotune sweeps, chosen
by a per-shape cudagraph microbenchmark). Benchmarks clear the L2 cache before
every replay (cold L2), matching pretuned_kernels/_bench.py.

The 512x2048x4096 shape uses a four-CTA bm=256/cluster-(2,2) specialization
with c_stages=2. NCU showed that the previous bm=128/cluster-(2,1) path issued
18,432 global-load instructions for the broadcast scales, versus 1,024 after
per-warp row-vector staging and tile-lifetime column-vector scalar reuse. The
four-CTA tile plus one-shot schedule reduced cold-L2 CUDA-graph latency from
8.79 to 8.08 us (1.088x) on B200 and reached 1.007x versus the local CUTLASS
baseline. The other M512 shape retains its existing generic schedule.

The twelve M=64 shapes (vLLM Qwen3 FP8 (K, N) sweep) use cluster_m=1 bm=64 tiles.
ncu showed the main loop dominates the gap to cutlass and was barrier-bound (5 of
6 warps idle at the post-K-loop sync while 1 MMA warp runs, feeding DRAM at ~47%
vs cutlass ~62%). PERSISTENT scheduling (pid_type=persistent_blocked +
static_persistent) keeps each CTA streaming across output tiles: barrier stalls
collapse (~620 -> ~35 pcsamp), the kernel goes cleanly DRAM-bound (47% -> 57%),
and a deep A/B pipeline keeps the TMA ahead of the MMA -- lifting the slow shapes
from 0.69-0.85x to 0.86-0.97x vs cutlass with no codegen change. See the per-shape
block below for which (bn, bk, ab) each shape uses.

Each tuned (M, K, N) maps to its own config; an unseen shape falls back to the
nearest tuned (M, K, N) (smallest sum of absolute log-ratios over M, K, N).

Provides, for each kernel <k>:
- key_<k>(*args): config index (also the runtime cache key)
- autotune_<k>(*args): config dict for the given arguments
"""

import math
from typing import Any

import torch


def _mkn(args):
    """(M, K, N) from raw kernel args: x[M, K], y[K, N]."""
    x, y = args[0], args[1]
    return int(x.shape[0]), int(x.shape[1]), int(y.shape[1])


def _select(keys, mkn):
    """Exact (M, K, N) match if tuned, else the nearest tuned shape."""
    for i, k in enumerate(keys):
        if tuple(k) == mkn:
            return i
    best_i, best_d = 0, float('inf')
    for i, k in enumerate(keys):
        d = sum(abs(math.log(max(a, 1)) - math.log(max(b, 1))) for a, b in zip(k, mkn))
        if d < best_d:
            best_i, best_d = i, d
    return best_i


# === Kernel: scale_mm_cute_skinny_m ===
# Tuned (M, K, N) shapes, parallel to _CONFIGS_scale_mm_cute_skinny_m.
_KEYS_scale_mm_cute_skinny_m = [
    (1, 4096, 4096),
    (1, 4096, 256),
]

_CONFIGS_scale_mm_cute_skinny_m = [
    # (M, K, N) = (1, 4096, 4096)
    {'block_sizes': [1, 512], 'num_threads': [0, 32], 'cute_vector_widths': [1, 8]},
    # (M, K, N) = (1, 4096, 256)
    {'block_sizes': [1, 256], 'num_threads': [0, 32], 'cute_vector_widths': [8, 8]},
]


def key_scale_mm_cute_skinny_m(*args) -> int:
    """Config index for the given args (also the cache key)."""
    return _select(_KEYS_scale_mm_cute_skinny_m, _mkn(args))


def autotune_scale_mm_cute_skinny_m(*args) -> dict:
    """Config dict for the given args."""
    return _CONFIGS_scale_mm_cute_skinny_m[key_scale_mm_cute_skinny_m(*args)]


# === Kernel: scale_mm_cute_swap_ab ===
_SMALL_M_SWAP_KEYS = [
    (m, k, n)
    for m in (2, 8, 16, 32)
    for k, n in (
        (4096, 4096),
        (4096, 256),
        (2048, 4096),
        (4096, 6144),
        (2048, 12288),
        (5120, 5120),
        (6144, 2048),
    )
]


def _small_m_swap_config(m: int, k: int, n: int) -> dict[str, Any]:
    if m == 32 and (k, n) in {
        (2048, 12288),
        (5120, 5120),
        (6144, 2048),
    }:
        block_sizes = [64, 32, 256]
        ab_stages = 7
        acc_stages = 1
    elif m == 32:
        block_sizes = [64, 32, 128]
        ab_stages = 12
        acc_stages = 1
    else:
        block_sizes = [64, 16, 256]
        ab_stages = 7 if k == 2048 else 9
        acc_stages = 1
    pid_type = (
        "persistent_interleaved"
        if (m, k, n) == (2, 4096, 256)
        else "persistent_blocked"
    )
    config = {
        "block_sizes": block_sizes,
        "l2_groupings": [1],
        "indexing": ["tensor_descriptor"] * 5,
        "pid_type": pid_type,
        "tcgen05_cluster_m": 1,
        "tcgen05_cluster_n": 1,
        "tcgen05_ab_stages": ab_stages,
        "tcgen05_acc_stages": acc_stages,
        "tcgen05_c_stages": 2,
        "tcgen05_num_epi_warps": 4,
        "tcgen05_l2_swizzle_size": 1,
        "tcgen05_persistence_model": "static_persistent",
    }
    if m in (16, 32):
        config["tcgen05_aux_load_placement"] = "pre_acc_wait"
    return config


_M64_SWAP_CONFIGS = {
    (64, 4096, 24576): {
        "block_sizes": [128, 64, 256],
        "l2_groupings": [1],
        "indexing": ["tensor_descriptor"] * 5,
        "pid_type": "persistent_interleaved",
        "tcgen05_cluster_m": 2,
        "tcgen05_cluster_n": 1,
        "tcgen05_ab_stages": 8,
        "tcgen05_acc_stages": 2,
        "tcgen05_c_stages": 2,
        "tcgen05_num_epi_warps": 4,
        "tcgen05_l2_swizzle_size": 2,
        "tcgen05_persistence_model": "static_persistent",
    },
    (64, 5120, 51200): {
        "block_sizes": [128, 64, 256],
        "l2_groupings": [1],
        "indexing": ["tensor_descriptor"] * 5,
        "pid_type": "persistent_blocked",
        "tcgen05_cluster_m": 2,
        "tcgen05_cluster_n": 1,
        "tcgen05_ab_stages": 8,
        "tcgen05_acc_stages": 2,
        "tcgen05_c_stages": 4,
        "tcgen05_num_epi_warps": 4,
        "tcgen05_l2_swizzle_size": 8,
        "tcgen05_persistence_model": "static_persistent",
    },
    (64, 25600, 5120): {
        "block_sizes": [128, 64, 256],
        "l2_groupings": [1],
        "indexing": ["tensor_descriptor"] * 5,
        "pid_type": "persistent_interleaved",
        "tcgen05_cluster_m": 2,
        "tcgen05_cluster_n": 1,
        "tcgen05_ab_stages": 8,
        "tcgen05_acc_stages": 2,
        "tcgen05_c_stages": 2,
        "tcgen05_num_epi_warps": 4,
        "tcgen05_l2_swizzle_size": 1,
        "tcgen05_persistence_model": "static_persistent",
    },
}

_KEYS_scale_mm_cute_swap_ab = [*_SMALL_M_SWAP_KEYS, *_M64_SWAP_CONFIGS]

_CONFIGS_scale_mm_cute_swap_ab = [
    _small_m_swap_config(*key) for key in _SMALL_M_SWAP_KEYS
] + list(_M64_SWAP_CONFIGS.values())


def key_scale_mm_cute_swap_ab(*args) -> int:
    return _select(_KEYS_scale_mm_cute_swap_ab, _mkn(args))


def autotune_scale_mm_cute_swap_ab(*args) -> dict:
    return _CONFIGS_scale_mm_cute_swap_ab[key_scale_mm_cute_swap_ab(*args)]


# === Kernel: scale_mm_cute ===
# Tuned (M, K, N) shapes, parallel to _CONFIGS_scale_mm_cute.
_KEYS_scale_mm_cute = [
    (4096, 4096, 4096),
    (512, 2048, 4096),
    (512, 2048, 2048),
    (64, 2048, 4096),
    (64, 2048, 2048),
    (64, 2048, 12288),
    (64, 6144, 2048),
    (64, 4096, 6144),
    (64, 4096, 4096),
    (64, 4096, 24576),
    (64, 12288, 4096),
    (64, 5120, 10240),
    (64, 5120, 5120),
    (64, 5120, 51200),
    (64, 25600, 5120),
]

_CONFIGS_scale_mm_cute = [
    # (M, K, N) = (4096, 4096, 4096)
    {'block_sizes': [256, 256, 128], 'l2_groupings': [4], 'indexing': ['pointer', 'pointer', 'pointer', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_interleaved', 'tcgen05_cluster_m': 2, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 6, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 8, 'tcgen05_strategy': 'role_local_monolithic', 'tcgen05_layout_strategy': 'default', 'tcgen05_warp_spec_mma_warps': 1, 'tcgen05_warp_spec_ab_load_warps': 1, 'tcgen05_warp_spec_epi_load_warps': 0, 'tcgen05_warp_spec_scheduler_warps': 0, 'tcgen05_warp_spec_c_input_warps': 0, 'tcgen05_warp_spec_store_warps': 0, 'tcgen05_warp_spec_register_decrease': 120, 'tcgen05_warp_spec_register_increase': 256, 'cute_vector_widths': [1, 1, 1], 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_layout_overrides_epi_tile_m': None, 'tcgen05_layout_overrides_epi_tile_n': None, 'tcgen05_layout_overrides_smem_swizzle_a': None, 'tcgen05_layout_overrides_smem_swizzle_b': None, 'tcgen05_layout_overrides_d_store_box_n': None},
    # (M, K, N) = (512, 2048, 4096) -- four-CTA specialization with broadcast
    # scale reuse and a grouped scale product overlapped with the MMA tail.
    {'block_sizes': [256, 128, 128], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 2, 'tcgen05_cluster_n': 2, 'tcgen05_ab_stages': 8, 'tcgen05_acc_stages': 1, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait'},
    # (M, K, N) = (512, 2048, 2048)
    # Same fp8 small-grid 2-CTA cluster as (512, 2048, 4096): device-filling
    # cluster_m=2 + A-multicast + deep ab=12 beats the old cluster_m=1 bn=64 tile.
    # Cold-L2 cudagraph vs best baseline (torch): 0.86x -> 0.91x on B200.
    {'block_sizes': [128, 128, 128], 'l2_groupings': [1], 'num_warps': 8, 'num_stages': 4, 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_interleaved', 'tcgen05_cluster_m': 2, 'tcgen05_cluster_n': 1, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_ab_stages': 12, 'tcgen05_num_epi_warps': 4, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait'},
    # M=64 decode / small-batch shapes (vLLM Qwen3 FP8 (K, N) weight sweep). With
    # M=64 there is only one M-tile, so the N-tile count == the grid; the cluster_m=2
    # 512-M configs (bm>=128) waste most of the tile (nearest-neighbor fallback
    # 0.24-0.41x). A cluster_m=1 bm=64 tile with a small N tile fixes that.
    #
    # KEY LEVER -- PERSISTENT scheduling. ncu on the non-persistent (flat) configs
    # showed the main loop (~89% of the gap to cutlass) barrier-bound: 5 of the 6
    # warps (4 epilogue + 1 TMA) idle at the post-K-loop sync while the single MMA
    # warp grinds all K tiles, so DRAM was fed at only ~47% of peak (cutlass ~62%).
    # ``pid_type=persistent_blocked`` + ``static_persistent`` keeps each CTA resident
    # and streaming across output tiles: barrier stalls collapse (~620 -> ~35 pcsamp
    # samples), the kernel becomes cleanly DRAM-bound like cutlass (DRAM 47% -> 57%),
    # and a DEEP A/B pipeline (ab=12 at bn=64, or ab=8 at bn=32/bk=256) keeps the TMA
    # ahead of the MMA. This lifted the slow shapes 0.69-0.85x -> 0.86-0.97x with no
    # codegen change. Per shape: bn=32/bk=256 for medium K/N (more device fill),
    # bn=64/bk=128/ab=12 for large-K or very-wide-N (deepest prefetch that fits SMEM).
    # (M, K, N) = (64, 2048, 4096) -- persistent bn=32 bk=256; 0.97x vs cutlass.
    {'block_sizes': [64, 32, 256], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 1, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 8, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait'},
    # (M, K, N) = (64, 2048, 2048) -- persistent bn=32 bk=256 with an
    # explicit 64x32 epilogue; 1.061x faster than the prior flat bn=16 config.
    {'block_sizes': [64, 32, 256], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 1, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 8, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait', 'tcgen05_layout_strategy': 'explicit_epi_tile', 'tcgen05_layout_overrides_epi_tile_m': 64, 'tcgen05_layout_overrides_epi_tile_n': 32, 'tcgen05_layout_overrides_d_store_box_n': 32},
    # (M, K, N) = (64, 2048, 12288) -- persistent bn=32 bk=256; 0.92x vs cutlass (was 0.82).
    {'block_sizes': [64, 32, 256], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 1, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 8, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait'},
    # (M, K, N) = (64, 6144, 2048) -- persistent bn=32 bk=256; 1.00x vs cutlass (was 0.96).
    {'block_sizes': [64, 32, 256], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 1, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 8, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait'},
    # (M, K, N) = (64, 4096, 6144) -- persistent bn=64 bk=128 ab=12; explicit
    # 64x64 epilogue is 1.048x faster than the default 64x32 tile on B200.
    {'block_sizes': [64, 64, 128], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 1, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 12, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait', 'tcgen05_layout_strategy': 'explicit_epi_tile', 'tcgen05_layout_overrides_epi_tile_m': 64, 'tcgen05_layout_overrides_epi_tile_n': 64, 'tcgen05_layout_overrides_d_store_box_n': 64},
    # (M, K, N) = (64, 4096, 4096) -- persistent bn=32 bk=256; 0.94x vs cutlass (was 0.91).
    {'block_sizes': [64, 32, 256], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 1, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 8, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait'},
    # (M, K, N) = (64, 4096, 24576) -- persistent bn=64 bk=128 ab=12; 0.89x vs cutlass (was 0.75).
    {'block_sizes': [64, 64, 128], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 1, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 12, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait'},
    # (M, K, N) = (64, 12288, 4096) -- persistent bn=32 bk=256; 1.02x vs cutlass (was 0.99).
    {'block_sizes': [64, 32, 256], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 1, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 8, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait'},
    # (M, K, N) = (64, 5120, 10240) -- persistent bn=128 bk=128 ab=8; explicit
    # 64x64 epilogue is 1.065x faster than the default 64x32 tile on B200.
    {'block_sizes': [64, 128, 128], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 1, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 8, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait', 'tcgen05_layout_strategy': 'explicit_epi_tile', 'tcgen05_layout_overrides_epi_tile_m': 64, 'tcgen05_layout_overrides_epi_tile_n': 64, 'tcgen05_layout_overrides_d_store_box_n': 64},
    # (M, K, N) = (64, 5120, 5120) -- persistent bn=64 bk=128 ab=12; explicit
    # 64x64 epilogue is 1.043x faster than the default 64x32 tile on B200.
    {'block_sizes': [64, 64, 128], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 1, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 12, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait', 'tcgen05_layout_strategy': 'explicit_epi_tile', 'tcgen05_layout_overrides_epi_tile_m': 64, 'tcgen05_layout_overrides_epi_tile_n': 64, 'tcgen05_layout_overrides_d_store_box_n': 64},
    # (M, K, N) = (64, 5120, 51200) -- persistent bn=64 bk=128 ab=12; 0.97x vs cutlass (was 0.85).
    {'block_sizes': [64, 64, 128], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 1, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 12, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait'},
    # (M, K, N) = (64, 25600, 5120) -- persistent bn=64 bk=128 ab=12; 0.91x vs cutlass (was 0.82).
    {'block_sizes': [64, 64, 128], 'l2_groupings': [1], 'indexing': ['tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor', 'tensor_descriptor'], 'pid_type': 'persistent_blocked', 'tcgen05_cluster_m': 1, 'tcgen05_cluster_n': 1, 'tcgen05_ab_stages': 12, 'tcgen05_acc_stages': 2, 'tcgen05_c_stages': 2, 'tcgen05_num_epi_warps': 4, 'tcgen05_l2_swizzle_size': 1, 'tcgen05_persistence_model': 'static_persistent', 'tcgen05_aux_load_placement': 'pre_acc_wait'},
]

def key_scale_mm_cute(*args) -> int:
    """Config index for the given args (also the cache key)."""
    return _select(_KEYS_scale_mm_cute, _mkn(args))


def autotune_scale_mm_cute(*args) -> dict:
    """Config dict for the given args."""
    return _CONFIGS_scale_mm_cute[key_scale_mm_cute(*args)]
