--Jesús Emiliano García Jiménez
--A01751766
--Data Path del Procesador


library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity memoria is 
	port( clk, rst, wr : in std_logic;
			address      : in std_logic_vector (6 downto 0);
		   data_in      : in std_logic_vector(7 downto 0);
			data_out     : out std_logic_vector(7 downto 0)
			p_out_00, p_out_01, p_out_02, p_out_03 : out std_logic_vector(7 downto 0);
			p_out_04, p_out_05, p_out_06, p_out_07 : out std_logic_vector(7 downto 0);
			p_out_08, p_out_09, p_out_10, p_out_11 : out std_logic_vector(7 downto 0);
			p_out_12, p_out_13, p_out_14, p_out_15 : out std_logic_vector(7 downto 0)));
end entity;

architecture RTL of memoria is
	
	component mem_datos is 
	port( clk, wr : in std_logic;
			address  : in std_logic_vector (6 downto 0);
		   data_in : in std_logic_vector(7 downto 0);
			data_out: out std_logic_vector(7 downto 0));
	end component;
	
	component mem_prog is 
	port( clk : in std_logic;
			address  : in std_logic_vector (6 downto 0);
			data_out: out std_logic_vector(7 downto 0));
	end component;
	
	component puertos_salida is 
	port( clk, rst, wr : in std_logic;
			address      : in std_logic_vector (3 downto 0);
		   data_in      : in std_logic_vector(7 downto 0);
			p_out_00, p_out_01, p_out_02, p_out_03 : out std_logic_vector(7 downto 0);
			p_out_04, p_out_05, p_out_06, p_out_07 : out std_logic_vector(7 downto 0);
			p_out_08, p_out_09, p_out_10, p_out_11 : out std_logic_vector(7 downto 0);
			p_out_12, p_out_13, p_out_14, p_out_15 : out std_logic_vector(7 downto 0));
	end component;
	
	-- declaramos las señales necesarias

	
	begin

end architecture;