// Seed: 2358823789
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2
);
  logic id_3;
  logic id_4;
  logic id_5, id_6, id_7;
  assign id_4 = 1 - 1;
endmodule
`timescale 1ps / 1ps
