Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date              : Tue Jan 24 17:55:19 2017
| Host              : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -rpx zed_wrapper_timing_summary_routed.rpx
| Design            : zed_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.122        0.000                      0                61652        0.051        0.000                      0                61652        3.750        0.000                       0                 25838  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 5.000}        10.000          100.000         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_2          0.122        0.000                      0                60890        0.051        0.000                      0                60890        3.750        0.000                       0                 25838  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_2         clk_fpga_2               2.176        0.000                      0                  762        0.166        0.000                      0                  762  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 2.186ns (24.654%)  route 6.681ns (75.346%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.733     3.027    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X31Y21                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/Q
                         net (fo=71, routed)          0.704     4.187    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/I7
    SLICE_X30Y21         LUT3 (Prop_lut3_I2_O)        0.124     4.311 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.814     5.125    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     5.249 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.524     5.773    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/D[1]
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.897 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_33/O
                         net (fo=1, routed)           0.519     6.416    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_33
    SLICE_X29Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.942 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.942    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.056    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.170    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.896     8.180    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.304 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          0.531     8.835    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__3/O
                         net (fo=2, routed)           1.113    10.072    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/I2
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.196 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         0.837    11.033    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.118    11.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.743    11.894    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X46Y33         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.487    12.667    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X46Y33                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/C
                         clock pessimism              0.229    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.726    12.016    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 2.186ns (24.654%)  route 6.681ns (75.346%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.733     3.027    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X31Y21                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/Q
                         net (fo=71, routed)          0.704     4.187    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/I7
    SLICE_X30Y21         LUT3 (Prop_lut3_I2_O)        0.124     4.311 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.814     5.125    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     5.249 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.524     5.773    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/D[1]
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.897 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_33/O
                         net (fo=1, routed)           0.519     6.416    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_33
    SLICE_X29Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.942 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.942    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.056    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.170    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.896     8.180    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.304 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          0.531     8.835    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__3/O
                         net (fo=2, routed)           1.113    10.072    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/I2
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.196 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         0.837    11.033    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.118    11.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.743    11.894    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X46Y33         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.487    12.667    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X46Y33                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
                         clock pessimism              0.229    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.726    12.016    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 2.186ns (24.654%)  route 6.681ns (75.346%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.733     3.027    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X31Y21                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/Q
                         net (fo=71, routed)          0.704     4.187    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/I7
    SLICE_X30Y21         LUT3 (Prop_lut3_I2_O)        0.124     4.311 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.814     5.125    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     5.249 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.524     5.773    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/D[1]
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.897 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_33/O
                         net (fo=1, routed)           0.519     6.416    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_33
    SLICE_X29Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.942 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.942    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.056    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.170    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.896     8.180    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.304 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          0.531     8.835    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__3/O
                         net (fo=2, routed)           1.113    10.072    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/I2
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.196 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         0.837    11.033    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.118    11.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.743    11.894    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X46Y33         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.487    12.667    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X46Y33                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
                         clock pessimism              0.229    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.726    12.016    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 2.186ns (24.654%)  route 6.681ns (75.346%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.733     3.027    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X31Y21                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/Q
                         net (fo=71, routed)          0.704     4.187    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/I7
    SLICE_X30Y21         LUT3 (Prop_lut3_I2_O)        0.124     4.311 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.814     5.125    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     5.249 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.524     5.773    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/D[1]
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.897 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_33/O
                         net (fo=1, routed)           0.519     6.416    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_33
    SLICE_X29Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.942 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.942    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.056    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.170    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.896     8.180    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.304 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          0.531     8.835    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__3/O
                         net (fo=2, routed)           1.113    10.072    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/I2
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.196 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         0.837    11.033    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.118    11.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.743    11.894    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X46Y33         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.487    12.667    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X46Y33                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/C
                         clock pessimism              0.229    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.726    12.016    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 2.186ns (24.798%)  route 6.629ns (75.202%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.733     3.027    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X31Y21                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/Q
                         net (fo=71, routed)          0.704     4.187    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/I7
    SLICE_X30Y21         LUT3 (Prop_lut3_I2_O)        0.124     4.311 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.814     5.125    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     5.249 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.524     5.773    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/D[1]
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.897 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_33/O
                         net (fo=1, routed)           0.519     6.416    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_33
    SLICE_X29Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.942 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.942    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.056    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.170    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.896     8.180    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.304 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          0.531     8.835    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__3/O
                         net (fo=2, routed)           1.113    10.072    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/I2
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.196 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         0.837    11.033    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.118    11.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.692    11.842    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X42Y33         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.488    12.667    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X42Y33                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                         clock pessimism              0.229    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X42Y33         FDRE (Setup_fdre_C_R)       -0.726    12.017    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 2.186ns (24.798%)  route 6.629ns (75.202%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.733     3.027    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X31Y21                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/Q
                         net (fo=71, routed)          0.704     4.187    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/I7
    SLICE_X30Y21         LUT3 (Prop_lut3_I2_O)        0.124     4.311 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.814     5.125    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     5.249 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.524     5.773    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/D[1]
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.897 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_33/O
                         net (fo=1, routed)           0.519     6.416    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_33
    SLICE_X29Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.942 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.942    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.056    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.170    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.896     8.180    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.304 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          0.531     8.835    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__3/O
                         net (fo=2, routed)           1.113    10.072    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/I2
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.196 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         0.837    11.033    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.118    11.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.692    11.842    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X42Y33         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.488    12.667    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X42Y33                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
                         clock pessimism              0.229    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X42Y33         FDRE (Setup_fdre_C_R)       -0.726    12.017    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 2.186ns (24.798%)  route 6.629ns (75.202%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.733     3.027    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X31Y21                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/Q
                         net (fo=71, routed)          0.704     4.187    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/I7
    SLICE_X30Y21         LUT3 (Prop_lut3_I2_O)        0.124     4.311 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.814     5.125    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     5.249 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.524     5.773    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/D[1]
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.897 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_33/O
                         net (fo=1, routed)           0.519     6.416    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_33
    SLICE_X29Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.942 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.942    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.056    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.170    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.896     8.180    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.304 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          0.531     8.835    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__3/O
                         net (fo=2, routed)           1.113    10.072    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/I2
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.196 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         0.837    11.033    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.118    11.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.692    11.842    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X42Y33         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.488    12.667    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X42Y33                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/C
                         clock pessimism              0.229    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X42Y33         FDRE (Setup_fdre_C_R)       -0.726    12.017    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 2.186ns (24.798%)  route 6.629ns (75.202%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.733     3.027    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X31Y21                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/Q
                         net (fo=71, routed)          0.704     4.187    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/I7
    SLICE_X30Y21         LUT3 (Prop_lut3_I2_O)        0.124     4.311 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.814     5.125    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     5.249 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.524     5.773    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/D[1]
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.897 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_33/O
                         net (fo=1, routed)           0.519     6.416    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_33
    SLICE_X29Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.942 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.942    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.056    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.170    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.896     8.180    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.304 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          0.531     8.835    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__3/O
                         net (fo=2, routed)           1.113    10.072    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/I2
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.196 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         0.837    11.033    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.118    11.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.692    11.842    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X42Y33         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.488    12.667    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X42Y33                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
                         clock pessimism              0.229    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X42Y33         FDRE (Setup_fdre_C_R)       -0.726    12.017    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 2.186ns (24.654%)  route 6.681ns (75.346%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.733     3.027    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X31Y21                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/Q
                         net (fo=71, routed)          0.704     4.187    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/I7
    SLICE_X30Y21         LUT3 (Prop_lut3_I2_O)        0.124     4.311 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.814     5.125    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     5.249 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.524     5.773    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/D[1]
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.897 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_33/O
                         net (fo=1, routed)           0.519     6.416    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_33
    SLICE_X29Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.942 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.942    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.056    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.170    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.896     8.180    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.304 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          0.531     8.835    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__3/O
                         net (fo=2, routed)           1.113    10.072    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/I2
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.196 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         0.837    11.033    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.118    11.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.743    11.894    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X47Y33         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.487    12.667    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X47Y33                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
                         clock pessimism              0.229    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X47Y33         FDRE (Setup_fdre_C_R)       -0.631    12.111    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 2.186ns (24.654%)  route 6.681ns (75.346%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.733     3.027    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X31Y21                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_reg_ppiten_pp2_it1_reg/Q
                         net (fo=71, routed)          0.704     4.187    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/I7
    SLICE_X30Y21         LUT3 (Prop_lut3_I2_O)        0.124     4.311 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.814     5.125    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     5.249 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.524     5.773    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/D[1]
    SLICE_X29Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.897 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_33/O
                         net (fo=1, routed)           0.519     6.416    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_33
    SLICE_X29Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.942 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.942    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.056    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.170    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.896     8.180    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.304 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          0.531     8.835    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__3/O
                         net (fo=2, routed)           1.113    10.072    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/I2
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.196 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         0.837    11.033    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.118    11.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.743    11.894    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X47Y33         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.487    12.667    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X47Y33                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                         clock pessimism              0.229    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X47Y33         FDRE (Setup_fdre_C_R)       -0.631    12.111    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/w_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.258%)  route 0.237ns (62.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.552     0.888    zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/w_pipe/aclk
    SLICE_X47Y86                                                      r  zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/w_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/w_pipe/m_payload_i_reg[13]/Q
                         net (fo=5, routed)           0.237     1.266    zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[13]
    SLICE_X51Y88         FDRE                                         r  zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.818     1.184    zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X51Y88                                                      r  zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[13]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.066     1.215    zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zed_i/axis_dwc_datamover_0_txd_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axis_dwc_datamover_0_txd_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.237%)  route 0.202ns (57.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.578     0.914    zed_i/axis_dwc_datamover_0_txd_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X58Y50                                                      r  zed_i/axis_dwc_datamover_0_txd_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.148     1.062 r  zed_i/axis_dwc_datamover_0_txd_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[60]/Q
                         net (fo=1, routed)           0.202     1.264    zed_i/axis_dwc_datamover_0_txd_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data[60]
    SLICE_X58Y49         FDRE                                         r  zed_i/axis_dwc_datamover_0_txd_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.853     1.219    zed_i/axis_dwc_datamover_0_txd_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X58Y49                                                      r  zed_i/axis_dwc_datamover_0_txd_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[28]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.022     1.211    zed_i/axis_dwc_datamover_0_txd_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.195%)  route 0.249ns (63.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.590     0.925    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/ap_clk
    SLICE_X81Y47                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din0_buf1_reg[6]/Q
                         net (fo=4, routed)           0.249     1.315    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[6]
    SLICE_X84Y51         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.853     1.219    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X84Y51                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X84Y51         FDRE (Hold_fdre_C_D)         0.072     1.261    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/tmp_13_reg_446_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/ap_reg_ppstg_tmp_13_reg_446_pp0_it21_reg[28]_srl20/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.559     0.895    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/ap_clk
    SLICE_X47Y12                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/tmp_13_reg_446_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/tmp_13_reg_446_reg[28]/Q
                         net (fo=1, routed)           0.110     1.146    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/tmp_13_reg_446[28]
    SLICE_X46Y12         SRLC32E                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/ap_reg_ppstg_tmp_13_reg_446_pp0_it21_reg[28]_srl20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.825     1.191    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/ap_clk
    SLICE_X46Y12                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/ap_reg_ppstg_tmp_13_reg_446_pp0_it21_reg[28]_srl20/CLK
                         clock pessimism             -0.283     0.908    
    SLICE_X46Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/ap_reg_ppstg_tmp_13_reg_446_pp0_it21_reg[28]_srl20
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din0_buf1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.265%)  route 0.248ns (63.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.590     0.925    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/ap_clk
    SLICE_X84Y49                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din0_buf1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din0_buf1_reg[19]/Q
                         net (fo=4, routed)           0.248     1.314    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[19]
    SLICE_X88Y53         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.853     1.219    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X88Y53                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X88Y53         FDRE (Hold_fdre_C_D)         0.070     1.259    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.132%)  route 0.123ns (42.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.596     0.931    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_regslice/inst/r_pipe/aclk
    SLICE_X20Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.123     1.219    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_rdata[38]
    RAMB36_X1Y9          RAMB36E1                                     r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.905     1.271    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y9                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.264     1.008    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     1.163    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.356ns (85.778%)  route 0.059ns (14.222%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.591     0.926    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X29Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]/Q
                         net (fo=1, routed)           0.058     1.126    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_6_first_step_q_reg[6]
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.171 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[7]_i_3/O
                         net (fo=1, routed)           0.000     1.171    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_6_next_mi_addr[7]_i_3
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.286 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.287    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_6_next_mi_addr_reg[7]_i_1
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.342 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.342    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_13_next_mi_addr_reg[11]_i_1
    SLICE_X28Y50         FDRE                                         r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.845     1.211    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X28Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[8]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.286    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din1_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.041%)  route 0.250ns (63.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.591     0.926    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/ap_clk
    SLICE_X89Y49                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din1_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din1_buf1_reg[13]/Q
                         net (fo=4, routed)           0.250     1.318    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[13]
    SLICE_X88Y52         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.854     1.220    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X88Y52                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X88Y52         FDRE (Hold_fdre_C_D)         0.072     1.262    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/correlation_accel_v3_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.126%)  route 0.195ns (43.874%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.577     0.913    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X29Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[7]/Q
                         net (fo=1, routed)           0.195     1.248    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_6_addr_step_q_reg[7]
    SLICE_X28Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.293 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.293    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_6_next_mi_addr[7]_i_2
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.356 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.356    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_10_next_mi_addr_reg[7]_i_1
    SLICE_X28Y49         FDRE                                         r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.859     1.225    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X28Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.105     1.300    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.252ns (59.845%)  route 0.169ns (40.155%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.549     0.885    zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X49Y67                                                      r  zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[10]/Q
                         net (fo=3, routed)           0.169     1.195    zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_6_sig_addr_cntr_lsh_im0_reg[10]
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.306 r  zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.306    zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[10]
    SLICE_X51Y66         FDRE                                         r  zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.813     1.179    zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X51Y66                                                      r  zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[10]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.105     1.249    zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { zed_i/ps7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                                                                                              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y9   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y9   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y26  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y26  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y14  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y14  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y9   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y9   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y28  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y28  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y72  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                                                                                     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y72  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                                                                                  
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y72  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK                                                                                                                                                     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y72  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK                                                                                                                                                  
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y72  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK                                                                                                                                                     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y72  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK                                                                                                                                                  
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y72  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK                                                                                                                                                     
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y72  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK                                                                                                                                                  
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X46Y65  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMA/CLK                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X46Y65  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMA_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y48   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y48   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y48   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK                                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y48   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y48   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK                                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y48   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y48   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK                                                                                                               
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y48   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y55  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y55  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK                                                                                                                                                 



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        2.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.580ns (8.139%)  route 6.546ns (91.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.842     3.136    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y107                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          2.965     6.557    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X26Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.681 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          3.581    10.262    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X5Y42          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.657    12.837    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X5Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X5Y42          FDPE (Recov_fdpe_C_PRE)     -0.359    12.438    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 0.580ns (8.246%)  route 6.454ns (91.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.842     3.136    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y107                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          2.965     6.557    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X26Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.681 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          3.489    10.170    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X6Y40          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.656    12.835    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X6Y40                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X6Y40          FDPE (Recov_fdpe_C_PRE)     -0.319    12.477    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 0.580ns (8.625%)  route 6.145ns (91.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.842     3.136    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y107                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          4.093     7.685    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X18Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.809 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=335, routed)         2.052     9.861    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y42          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.658    12.837    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X1Y42          FDPE (Recov_fdpe_C_PRE)     -0.359    12.439    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.580ns (8.634%)  route 6.138ns (91.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.842     3.136    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y107                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          4.093     7.685    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X18Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.809 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=335, routed)         2.044     9.854    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y41          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.658    12.837    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y41                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X0Y41          FDPE (Recov_fdpe_C_PRE)     -0.319    12.479    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_wr_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.580ns (9.021%)  route 5.849ns (90.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.842     3.136    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y107                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          5.176     8.768    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_axi_aresetn
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.892 f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/next_wr_cnt[4]_i_2/O
                         net (fo=16, routed)          0.673     9.565    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/I1[0]
    SLICE_X44Y53         FDCE                                         f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_wr_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.478    12.657    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/s_axi_aclk
    SLICE_X44Y53                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_wr_cnt_reg[0]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X44Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_wr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_wr_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.580ns (9.021%)  route 5.849ns (90.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.842     3.136    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y107                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          5.176     8.768    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_axi_aresetn
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.892 f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/next_wr_cnt[4]_i_2/O
                         net (fo=16, routed)          0.673     9.565    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/I1[0]
    SLICE_X44Y53         FDCE                                         f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_wr_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.478    12.657    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/s_axi_aclk
    SLICE_X44Y53                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_wr_cnt_reg[1]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X44Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_wr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.580ns (9.021%)  route 5.849ns (90.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.842     3.136    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y107                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          5.176     8.768    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_axi_aresetn
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.892 f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/next_wr_cnt[4]_i_2/O
                         net (fo=16, routed)          0.673     9.565    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/I1[0]
    SLICE_X44Y53         FDCE                                         f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.478    12.657    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/s_axi_aclk
    SLICE_X44Y53                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[1]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X44Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.580ns (9.021%)  route 5.849ns (90.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.842     3.136    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y107                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          5.176     8.768    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_axi_aresetn
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.892 f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/next_wr_cnt[4]_i_2/O
                         net (fo=16, routed)          0.673     9.565    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/I1[0]
    SLICE_X44Y53         FDCE                                         f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.478    12.657    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/s_axi_aclk
    SLICE_X44Y53                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[2]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X44Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.580ns (9.021%)  route 5.849ns (90.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.842     3.136    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y107                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          5.176     8.768    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_axi_aresetn
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.892 f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/next_wr_cnt[4]_i_2/O
                         net (fo=16, routed)          0.673     9.565    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/I1[0]
    SLICE_X44Y53         FDCE                                         f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.478    12.657    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/s_axi_aclk
    SLICE_X44Y53                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[3]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X44Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.580ns (9.021%)  route 5.849ns (90.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.842     3.136    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y107                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          5.176     8.768    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_axi_aresetn
    SLICE_X46Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.892 f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/next_wr_cnt[4]_i_2/O
                         net (fo=16, routed)          0.673     9.565    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/I1[0]
    SLICE_X44Y53         FDCE                                         f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       1.478    12.657    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/s_axi_aclk
    SLICE_X44Y53                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[4]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X44Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  2.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.904%)  route 0.231ns (62.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.557     0.893    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X41Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.231     1.265    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X38Y49         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.830     1.196    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X38Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.904%)  route 0.231ns (62.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.557     0.893    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X41Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.231     1.265    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X38Y49         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.830     1.196    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X38Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.095    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.758%)  route 0.282ns (63.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.557     0.893    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.282     1.339    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y45         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.829     1.195    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X37Y45                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X37Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.758%)  route 0.282ns (63.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.557     0.893    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.282     1.339    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y45         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.829     1.195    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X37Y45                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X37Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.758%)  route 0.282ns (63.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.557     0.893    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.282     1.339    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y45         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.829     1.195    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X37Y45                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X37Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.758%)  route 0.282ns (63.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.557     0.893    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.282     1.339    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y45         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.829     1.195    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X37Y45                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X37Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.718%)  route 0.322ns (66.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.557     0.893    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.322     1.379    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y45         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.829     1.195    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y45                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.718%)  route 0.322ns (66.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.557     0.893    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.322     1.379    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y45         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.829     1.195    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y45                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.718%)  route 0.322ns (66.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.557     0.893    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.322     1.379    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y45         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.829     1.195    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y45                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.718%)  route 0.322ns (66.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.557     0.893    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.322     1.379    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y45         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=25886, routed)       0.829     1.195    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y45                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.281    





