# Parallel Adder and Accumulator
I made this design along with a statement of work and a final presentation in HDL at Texas State.  
The design will be fixed up, maybe upgraded from the original statement of work, and implemented on my Pynq-Z1 board.
