INFO-FLOW: Workspace /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN opened at Wed Jul 16 18:22:14 PDT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/tools/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/tools/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.46 sec.
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.55 sec.
Execute     set_top FFT_DIT_RN 
INFO: [HLS 200-1510] Running: set_top FFT_DIT_RN 
Execute     config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     source ../../common.tcl 
INFO: [HLS 200-1510] Running: source ../../common.tcl
Execute       create_clock -period 4.0 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 
Execute         ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.949 MB.
Execute         set_directive_top FFT_DIT_RN -name=FFT_DIT_RN 
Execute         source /opt/xilinx/tools/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/tools/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/tools/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'FFT.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FFT.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang FFT.cpp -foptimization-record-file=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.cpp.clang.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/clang.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/clang.err.log
WARNING: [HLS 207-5577] Unroll pragma is ignored, because 'factor' is not positive integer  (FFT.cpp:382:27)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<3>' requested here (FFT.cpp:584:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<4>' requested here (FFT.cpp:585:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<5>' requested here (FFT.cpp:586:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<6>' requested here (FFT.cpp:587:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<7>' requested here (FFT.cpp:588:5)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp std=gnu++14 -target fpga  -directive=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/.systemc_flag -fix-errors /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.45 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp std=gnu++14 -target fpga  -directive=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/all.directive.json -fix-errors /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.78 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp.clang-tidy.loop-label.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/xilinx/tools/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.5 sec.
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:234:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:236:27)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:245:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:494:9)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:556:24)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:557:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:558:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:559:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:560:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:561:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:605:24)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:606:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:607:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:608:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:609:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:610:27)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:644:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:669:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (FFT.cpp:669:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 19 FFT.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 19 issue(s) in file FFT.cpp
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.bc -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp.clang.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'data_type' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:113:72)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:137:61)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:150:63)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:327:66)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:340:61)
WARNING: [HLS 207-5292] unused parameter 'in' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2027:45)
WARNING: [HLS 207-5292] unused parameter 'out' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2028:45)
WARNING: [HLS 207-1017] unknown pragma ignored (FFT.cpp:87:9)
WARNING: [HLS 207-1017] unknown pragma ignored (FFT.cpp:127:9)
WARNING: [HLS 207-1017] unknown pragma ignored (FFT.cpp:215:9)
WARNING: [HLS 207-5292] unused parameter 'dataIn' (FFT.cpp:596:53)
INFO: [HLS 200-10] Analyzing design file 'testbench.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling testbench.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang testbench.cpp -foptimization-record-file=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.cpp.clang.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/clang.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp std=gnu++14 -target fpga  -directive=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/.systemc_flag -fix-errors /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp std=gnu++14 -target fpga  -directive=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/all.directive.json -fix-errors /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp.clang-tidy.loop-label.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.33 sec.
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.bc -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp.clang.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'data_type' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:113:72)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:137:61)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:150:63)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:327:66)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:340:61)
WARNING: [HLS 207-5292] unused parameter 'in' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2027:45)
WARNING: [HLS 207-5292] unused parameter 'out' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2028:45)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.24 seconds. CPU system time: 1.54 seconds. Elapsed time: 8.9 seconds; current allocated memory: 649.828 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.0.bc -args  "/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.g.bc" "/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.g.bc"  
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT.g.bc /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/testbench.g.bc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.0.bc > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.1.lower.bc -args /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.1.lower.bc > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.2.m1.bc -args /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/tools/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/tools/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/tools/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/tools/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.2.m1.bc > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.12 sec.
Execute         run_link_or_opt -opt -out /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.3.fpc.bc -args /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FFT_DIT_RN -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FFT_DIT_RN -reflow-float-conversion -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.3.fpc.bc > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.52 sec.
Execute         run_link_or_opt -out /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.4.m2.bc -args /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/tools/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/tools/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.4.m2.bc > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.5.gdce.bc -args /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FFT_DIT_RN 
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FFT_DIT_RN -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.5.gdce.bc > /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FFT_DIT_RN -mllvm -hls-db-dir -mllvm /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -enable-fp-thr=true -mllvm -reflow-float-signed-zero=false -mllvm -reflow-float-subnormal=false -mllvm -reflow-float-inf=false -mllvm -reflow-float-nan=false -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.08 -x ir /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.5.gdce.bc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 26,725 Compile/Link /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,725 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,830 Unroll/Inline (step 1) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,830 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,169 Unroll/Inline (step 2) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,169 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,580 Unroll/Inline (step 3) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,580 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,352 Unroll/Inline (step 4) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,352 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,508 Array/Struct (step 1) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,508 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,324 Array/Struct (step 2) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,324 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,332 Array/Struct (step 3) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,332 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,708 Array/Struct (step 4) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,708 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,705 Array/Struct (step 5) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,705 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,713 Performance (step 1) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,713 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,713 Performance (step 2) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,713 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,777 Performance (step 3) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,777 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,729 Performance (step 4) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,729 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,704 HW Transforms (step 1) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,704 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,906 HW Transforms (step 2) /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,906 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'ap_uint<7> bit_reverse<7>(ap_uint<7>)' into 'reverse_input_stream_UF2(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:271:27)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_onlycompute(std::complex<float>, std::complex<float>, std::complex<float>&, std::complex<float>&, bool, bool, std::complex<float>)' into 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:507:13)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_onlycompute(std::complex<float>, std::complex<float>, std::complex<float>&, std::complex<float>&, bool, bool, std::complex<float>)' into 'FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, std::complex<float>*)' (FFT.cpp:537:13)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<3>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:426:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<4>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:426:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<5>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:426:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<6>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:426:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<7>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:408:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:60:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_527_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:527:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_503_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:503:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_361_6' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:361:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_3' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:284:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:289:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_291_4' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:291:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:295:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_343_5' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:343:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_265_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:265:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_270_2' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:270:20)
INFO: [HLS 214-291] Loop 'Loop_Reverse' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:71:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (FFT.cpp:60:26) in function 'output_result_array_to_stream' completely with a factor of 4 (FFT.cpp:54:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop_bflySize_equal_FFT_NUM' (FFT.cpp:398:13) in function 'FFT_stage_spatial_unroll<7>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<6>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<5>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<4>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<3>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_527_1' (FFT.cpp:527:27) in function 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' completely with a factor of 1 (FFT.cpp:520:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_1' (FFT.cpp:503:27) in function 'FFT_Stage1_vectorstream_parameterize' completely with a factor of 2 (FFT.cpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_361_6' (FFT.cpp:361:27) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_3' (FFT.cpp:284:20) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (FFT.cpp:289:17) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_291_4' (FFT.cpp:291:20) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (FFT.cpp:295:24) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_343_5' (FFT.cpp:343:27) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_265_1' (FFT.cpp:265:20) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_270_2' (FFT.cpp:270:20) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'Loop_Reverse' (FFT.cpp:71:19) in function 'reverse_input_stream_UF2' completely with a factor of 7 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<float>, 4ul>::array' completely with a factor of 4 (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:485:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:484:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:506:39)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:506:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:48:19)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:47:19)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:536:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:536:39)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:536:50)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:536:61)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<float>, 4ul>::_S_ref(std::complex<float> const (&) [4], unsigned long)' into 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::array()' into 'hls::vector<std::complex<float>, 4ul>::vector()' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_vector.h:109:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::array() (.34.40.46)' into 'hls::vector<std::complex<float>, 4ul>::vector() (.21.31.37)' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_vector.h:109:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' into 'reverse_input_stream_UF2(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:232:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector()' into 'reverse_input_stream_UF2(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:232:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector() (.21.31.37)' into 'reverse_input_stream_UF2(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:232:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' into 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:493:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector()' into 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:493:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' into 'FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, std::complex<float>*)' (FFT.cpp:520:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector()' into 'FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, std::complex<float>*)' (FFT.cpp:520:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' into 'output_result_array_to_stream(std::complex<float>*, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector()' into 'output_result_array_to_stream(std::complex<float>*, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<std::complex<float>&>::type&& std::move<std::complex<float>&>(std::complex<float>&)' into 'std::enable_if<__and_<std::__not_<std::__is_tuple_like<std::complex<float> > >, std::is_move_constructible<std::complex<float> >, std::is_move_assignable<std::complex<float> > >::value, void>::type std::swap<std::complex<float> >(std::complex<float>&, std::complex<float>&)' (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:189:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::__not_<std::__is_tuple_like<std::complex<float> > >, std::is_move_constructible<std::complex<float> >, std::is_move_assignable<std::complex<float> > >::value, void>::type std::swap<std::complex<float> >(std::complex<float>&, std::complex<float>&)' into 'bit_reverse_array()' (FFT.cpp:733:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector() (.21.31.37)' into 'FFT_DIT_RN(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:748:0)
INFO: [HLS 214-178] Inlining function 'bit_reverse_array()' into 'FFT_DIT_RN(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:748:0)
INFO: [HLS 214-248] Applying array_partition to 'twiddles.1': Complete partitioning on dimension 1. (FFT.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'twiddles.0': Complete partitioning on dimension 1. (FFT.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ24reverse_input_stream_UF2RN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E14data_in_cyclic.1': Complete partitioning on dimension 1. (FFT.cpp:234:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ24reverse_input_stream_UF2RN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E14data_in_cyclic.0': Complete partitioning on dimension 1. (FFT.cpp:234:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ24reverse_input_stream_UF2RN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E15data_rev_stream.1': Complete partitioning on dimension 1. (FFT.cpp:236:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ24reverse_input_stream_UF2RN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E15data_rev_stream.0': Complete partitioning on dimension 1. (FFT.cpp:236:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_0.1': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:556:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_0.0': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:556:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_1.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:557:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_1.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:557:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_2.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:558:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_2.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:558:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_3.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:559:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_3.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:559:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_4.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:560:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_4.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:560:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_5.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:561:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_5.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:561:0)
INFO: [HLS 214-248] Applying array_partition to 'cyclic_offset': Complete partitioning on dimension 1. (FFT.cpp:287:13)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'mid' with compact=bit mode in 256-bits (FFT.cpp:750:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'data_s1_stream_vector' with compact=bit mode in 256-bits (FFT.cpp:579:51)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'reverse_in_stream_vector' with compact=bit mode in 256-bits (FFT.cpp:578:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out' with compact=bit mode in 256-bits (FFT.cpp:748:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in' with compact=bit mode in 256-bits (FFT.cpp:748:0)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'FFT_Stage2' (FFT.cpp:523:13) in function 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' due to performance pragma (FFT.cpp:524:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'FFT_Stage1' (FFT.cpp:496:14) in function 'FFT_Stage1_vectorstream_parameterize' due to performance pragma (FFT.cpp:497:9)
WARNING: [HLS 214-346] Cannot apply performance pragma for function 'reverse_input_stream_UF2(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:232)because dataflow pragma takes precedence (FFT.cpp:246:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'PostP_Fwd_loop' (FFT.cpp:56:18) in function 'output_result_array_to_stream' due to performance pragma (FFT.cpp:57:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop_bflySize_equal_FFT_NUM' (FFT.cpp:398:13) in function 'FFT_stage_spatial_unroll<7>' due to performance pragma (FFT.cpp:401:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<6>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<6>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<5>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<5>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<4>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<4>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<3>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<3>' due to performance pragma (FFT.cpp:414:9)
WARNING: [HLS 214-346] Cannot apply performance pragma for function 'FFT_DIT_spatial_unroll_CY_stream_vector(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:551)because dataflow pragma takes precedence (FFT.cpp:554:9)
INFO: [HLS 214-376] automatically set the pipeline for Loop< LOOP_REVIDTAB> at FFT.cpp:650:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_757_1> at FFT.cpp:757:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_734_1> at FFT.cpp:734:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_764_2> at FFT.cpp:764:21 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_653_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:653:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_653_1' (FFT.cpp:653:27) in function 'FFT_pipeline_DIT' completely with a factor of 7 (FFT.cpp:642:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.0' dimension 2 completely based on constant index. (FFT.cpp:756:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.1' dimension 2 completely based on constant index. (FFT.cpp:756:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'FFT_DIT_RN(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)::buffer (.0)' due to pipeline pragma (FFT.cpp:756:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'FFT_DIT_RN(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)::buffer (.1)' due to pipeline pragma (FFT.cpp:756:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.1': Complete partitioning on dimension 2. (FFT.cpp:756:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.0': Complete partitioning on dimension 2. (FFT.cpp:756:0)
INFO: [HLS 214-455] Changing loop 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc' (FFT.cpp:258:24) to a process function for dataflow in function 'reverse_input_stream_UF2' (FFT.cpp:258:24)
INFO: [HLS 214-455] Changing loop 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc' (FFT.cpp:279:27) to a process function for dataflow in function 'reverse_input_stream_UF2' (FFT.cpp:279:27)
INFO: [HLS 214-455] Changing loop 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc' (FFT.cpp:357:25) to a process function for dataflow in function 'reverse_input_stream_UF2' (FFT.cpp:357:25)
INFO: [HLS 214-455] Changing loop 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' (FFT.cpp:496:14) to a process function for dataflow in function 'FFT_Stage1_vectorstream_parameterize' (FFT.cpp:496:14)
INFO: [HLS 214-455] Changing loop 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc' (FFT.cpp:650:20) to a process function for dataflow in function 'FFT_pipeline_DIT' (FFT.cpp:650:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.68 seconds. CPU system time: 1.13 seconds. Elapsed time: 8.3 seconds; current allocated memory: 661.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 661.715 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FFT_DIT_RN -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.0.bc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 665.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.1.bc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.2.prechk.bc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 670.812 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.g.1.bc to /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.o.1.bc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'reverse_in_stream_vector' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'data_s1_stream_vector' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'reverse_input_stream_UF2' (FFT.cpp:242:1), detected/extracted 3 process function(s): 
	 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc'
	 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc'
	 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT_Stage1_vectorstream_parameterize' (FFT.cpp:494:1), detected/extracted 1 process function(s): 
	 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT_DIT_spatial_unroll_CY_stream_vector' (FFT.cpp:553:1), detected/extracted 9 process function(s): 
	 'reverse_input_stream_UF2'
	 'FFT_Stage1_vectorstream_parameterize'
	 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'
	 'FFT_stage_spatial_unroll<3>'
	 'FFT_stage_spatial_unroll<4>'
	 'FFT_stage_spatial_unroll<5>'
	 'FFT_stage_spatial_unroll<6>'
	 'FFT_stage_spatial_unroll<7>'
	 'output_result_array_to_stream'.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT_pipeline_DIT' (FFT.cpp:644:1), detected/extracted 2 process function(s): 
	 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc'
	 'FFT_DIT_spatial_unroll_CY_stream_vector'.
Command           transform done; 0.25 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.o.1.tmp.bc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 695.684 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.o.2.bc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'R_Pair_loop'(FFT.cpp:413:9) and 'R_Group_loop'(FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<3>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'R_Pair_loop' (FFT.cpp:413:9) in function 'FFT_stage_spatial_unroll<6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'R_Pair_loop' (FFT.cpp:413:9) in function 'FFT_stage_spatial_unroll<5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'R_Pair_loop' (FFT.cpp:413:9) in function 'FFT_stage_spatial_unroll<4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'R_Pair_loop' (FFT.cpp:413:9) in function 'FFT_stage_spatial_unroll<3>'.
Execute             auto_get_db
Command           transform done; 0.22 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.o.3.bc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.34 seconds; current allocated memory: 873.062 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.92 sec.
Command       elaborate done; 18.12 sec.
Execute       ap_eval exec zip -j /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FFT_DIT_RN' ...
Execute         ap_set_top_model FFT_DIT_RN 
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<3>' to 'FFT_stage_spatial_unroll_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<4>' to 'FFT_stage_spatial_unroll_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<5>' to 'FFT_stage_spatial_unroll_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<6>' to 'FFT_stage_spatial_unroll_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<7>' to 'FFT_stage_spatial_unroll_7_s'.
Execute         get_model_list FFT_DIT_RN -filter all-wo-channel -topdown 
Execute         preproc_iomode -model FFT_DIT_RN 
Execute         preproc_iomode -model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
Execute         preproc_iomode -model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
Execute         preproc_iomode -model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
Execute         preproc_iomode -model FFT_pipeline_DIT 
Execute         preproc_iomode -model FFT_DIT_spatial_unroll_CY_stream_vector 
Execute         preproc_iomode -model output_result_array_to_stream 
Execute         preproc_iomode -model FFT_stage_spatial_unroll<7> 
Execute         preproc_iomode -model FFT_stage_spatial_unroll<6> 
Execute         preproc_iomode -model FFT_stage_spatial_unroll<5> 
Execute         preproc_iomode -model FFT_stage_spatial_unroll<4> 
Execute         preproc_iomode -model FFT_stage_spatial_unroll<3> 
Execute         preproc_iomode -model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute         preproc_iomode -model FFT_Stage1_vectorstream_parameterize 
Execute         preproc_iomode -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute         preproc_iomode -model reverse_input_stream_UF2 
Execute         preproc_iomode -model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
Execute         preproc_iomode -model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
Execute         preproc_iomode -model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
Execute         preproc_iomode -model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
Execute         get_model_list FFT_DIT_RN -filter all-wo-channel 
INFO-FLOW: Model list for configure: FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc reverse_input_stream_UF2 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll<3> FFT_stage_spatial_unroll<4> FFT_stage_spatial_unroll<5> FFT_stage_spatial_unroll<6> FFT_stage_spatial_unroll<7> output_result_array_to_stream FFT_DIT_spatial_unroll_CY_stream_vector FFT_pipeline_DIT FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 FFT_DIT_RN
INFO-FLOW: Configuring Module : FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc ...
Execute         set_default_model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
Execute         apply_spec_resource_limit FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
INFO-FLOW: Configuring Module : reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc ...
Execute         set_default_model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
Execute         apply_spec_resource_limit reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
INFO-FLOW: Configuring Module : reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc ...
Execute         set_default_model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
Execute         apply_spec_resource_limit reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
INFO-FLOW: Configuring Module : reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc ...
Execute         set_default_model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
Execute         apply_spec_resource_limit reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
INFO-FLOW: Configuring Module : reverse_input_stream_UF2 ...
Execute         set_default_model reverse_input_stream_UF2 
Execute         apply_spec_resource_limit reverse_input_stream_UF2 
INFO-FLOW: Configuring Module : FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc ...
Execute         set_default_model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute         apply_spec_resource_limit FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
INFO-FLOW: Configuring Module : FFT_Stage1_vectorstream_parameterize ...
Execute         set_default_model FFT_Stage1_vectorstream_parameterize 
Execute         apply_spec_resource_limit FFT_Stage1_vectorstream_parameterize 
INFO-FLOW: Configuring Module : FFT_Stage2_vectorstreamIn_arrayOut_parametize ...
Execute         set_default_model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute         apply_spec_resource_limit FFT_Stage2_vectorstreamIn_arrayOut_parametize 
INFO-FLOW: Configuring Module : FFT_stage_spatial_unroll<3> ...
Execute         set_default_model FFT_stage_spatial_unroll<3> 
Execute         apply_spec_resource_limit FFT_stage_spatial_unroll<3> 
INFO-FLOW: Configuring Module : FFT_stage_spatial_unroll<4> ...
Execute         set_default_model FFT_stage_spatial_unroll<4> 
Execute         apply_spec_resource_limit FFT_stage_spatial_unroll<4> 
INFO-FLOW: Configuring Module : FFT_stage_spatial_unroll<5> ...
Execute         set_default_model FFT_stage_spatial_unroll<5> 
Execute         apply_spec_resource_limit FFT_stage_spatial_unroll<5> 
INFO-FLOW: Configuring Module : FFT_stage_spatial_unroll<6> ...
Execute         set_default_model FFT_stage_spatial_unroll<6> 
Execute         apply_spec_resource_limit FFT_stage_spatial_unroll<6> 
INFO-FLOW: Configuring Module : FFT_stage_spatial_unroll<7> ...
Execute         set_default_model FFT_stage_spatial_unroll<7> 
Execute         apply_spec_resource_limit FFT_stage_spatial_unroll<7> 
INFO-FLOW: Configuring Module : output_result_array_to_stream ...
Execute         set_default_model output_result_array_to_stream 
Execute         apply_spec_resource_limit output_result_array_to_stream 
INFO-FLOW: Configuring Module : FFT_DIT_spatial_unroll_CY_stream_vector ...
Execute         set_default_model FFT_DIT_spatial_unroll_CY_stream_vector 
Execute         apply_spec_resource_limit FFT_DIT_spatial_unroll_CY_stream_vector 
INFO-FLOW: Configuring Module : FFT_pipeline_DIT ...
Execute         set_default_model FFT_pipeline_DIT 
Execute         apply_spec_resource_limit FFT_pipeline_DIT 
INFO-FLOW: Configuring Module : FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 ...
Execute         set_default_model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
Execute         apply_spec_resource_limit FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
INFO-FLOW: Configuring Module : FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 ...
Execute         set_default_model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
Execute         apply_spec_resource_limit FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
INFO-FLOW: Configuring Module : FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 ...
Execute         set_default_model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
Execute         apply_spec_resource_limit FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
INFO-FLOW: Configuring Module : FFT_DIT_RN ...
Execute         set_default_model FFT_DIT_RN 
Execute         apply_spec_resource_limit FFT_DIT_RN 
INFO-FLOW: Model list for preprocess: FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc reverse_input_stream_UF2 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll<3> FFT_stage_spatial_unroll<4> FFT_stage_spatial_unroll<5> FFT_stage_spatial_unroll<6> FFT_stage_spatial_unroll<7> output_result_array_to_stream FFT_DIT_spatial_unroll_CY_stream_vector FFT_pipeline_DIT FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 FFT_DIT_RN
INFO-FLOW: Preprocessing Module: FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc ...
Execute         set_default_model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
Execute         cdfg_preprocess -model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
Execute         rtl_gen_preprocess FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
INFO-FLOW: Preprocessing Module: reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc ...
Execute         set_default_model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
Execute         cdfg_preprocess -model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
Execute         rtl_gen_preprocess reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
INFO-FLOW: Preprocessing Module: reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc ...
Execute         set_default_model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
Execute         cdfg_preprocess -model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
Execute         rtl_gen_preprocess reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
INFO-FLOW: Preprocessing Module: reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc ...
Execute         set_default_model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
Execute         cdfg_preprocess -model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
Execute         rtl_gen_preprocess reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
INFO-FLOW: Preprocessing Module: reverse_input_stream_UF2 ...
Execute         set_default_model reverse_input_stream_UF2 
Execute         cdfg_preprocess -model reverse_input_stream_UF2 
Execute         rtl_gen_preprocess reverse_input_stream_UF2 
INFO-FLOW: Preprocessing Module: FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc ...
Execute         set_default_model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute         cdfg_preprocess -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute         rtl_gen_preprocess FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
INFO-FLOW: Preprocessing Module: FFT_Stage1_vectorstream_parameterize ...
Execute         set_default_model FFT_Stage1_vectorstream_parameterize 
Execute         cdfg_preprocess -model FFT_Stage1_vectorstream_parameterize 
Execute         rtl_gen_preprocess FFT_Stage1_vectorstream_parameterize 
INFO-FLOW: Preprocessing Module: FFT_Stage2_vectorstreamIn_arrayOut_parametize ...
Execute         set_default_model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute         cdfg_preprocess -model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3' does not exist or is optimized away.
Execute         rtl_gen_preprocess FFT_Stage2_vectorstreamIn_arrayOut_parametize 
INFO-FLOW: Preprocessing Module: FFT_stage_spatial_unroll<3> ...
Execute         set_default_model FFT_stage_spatial_unroll<3> 
Execute         cdfg_preprocess -model FFT_stage_spatial_unroll<3> 
Execute         rtl_gen_preprocess FFT_stage_spatial_unroll<3> 
INFO-FLOW: Preprocessing Module: FFT_stage_spatial_unroll<4> ...
Execute         set_default_model FFT_stage_spatial_unroll<4> 
Execute         cdfg_preprocess -model FFT_stage_spatial_unroll<4> 
Execute         rtl_gen_preprocess FFT_stage_spatial_unroll<4> 
INFO-FLOW: Preprocessing Module: FFT_stage_spatial_unroll<5> ...
Execute         set_default_model FFT_stage_spatial_unroll<5> 
Execute         cdfg_preprocess -model FFT_stage_spatial_unroll<5> 
Execute         rtl_gen_preprocess FFT_stage_spatial_unroll<5> 
INFO-FLOW: Preprocessing Module: FFT_stage_spatial_unroll<6> ...
Execute         set_default_model FFT_stage_spatial_unroll<6> 
Execute         cdfg_preprocess -model FFT_stage_spatial_unroll<6> 
Execute         rtl_gen_preprocess FFT_stage_spatial_unroll<6> 
INFO-FLOW: Preprocessing Module: FFT_stage_spatial_unroll<7> ...
Execute         set_default_model FFT_stage_spatial_unroll<7> 
Execute         cdfg_preprocess -model FFT_stage_spatial_unroll<7> 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (FFT.cpp:404) on 'load' operation 7 bit ('k93_load', FFT.cpp:398) on local variable 'k93' due to incompatible operation sets.
Execute         rtl_gen_preprocess FFT_stage_spatial_unroll<7> 
INFO-FLOW: Preprocessing Module: output_result_array_to_stream ...
Execute         set_default_model output_result_array_to_stream 
Execute         cdfg_preprocess -model output_result_array_to_stream 
Execute         rtl_gen_preprocess output_result_array_to_stream 
INFO-FLOW: Preprocessing Module: FFT_DIT_spatial_unroll_CY_stream_vector ...
Execute         set_default_model FFT_DIT_spatial_unroll_CY_stream_vector 
Execute         cdfg_preprocess -model FFT_DIT_spatial_unroll_CY_stream_vector 
Execute         rtl_gen_preprocess FFT_DIT_spatial_unroll_CY_stream_vector 
INFO-FLOW: Preprocessing Module: FFT_pipeline_DIT ...
Execute         set_default_model FFT_pipeline_DIT 
Execute         cdfg_preprocess -model FFT_pipeline_DIT 
Execute         rtl_gen_preprocess FFT_pipeline_DIT 
INFO-FLOW: Preprocessing Module: FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 ...
Execute         set_default_model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
Execute         cdfg_preprocess -model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
Execute         rtl_gen_preprocess FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
INFO-FLOW: Preprocessing Module: FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 ...
Execute         set_default_model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
Execute         cdfg_preprocess -model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
Execute         rtl_gen_preprocess FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
INFO-FLOW: Preprocessing Module: FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 ...
Execute         set_default_model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
Execute         cdfg_preprocess -model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
Execute         rtl_gen_preprocess FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
INFO-FLOW: Preprocessing Module: FFT_DIT_RN ...
Execute         set_default_model FFT_DIT_RN 
Execute         cdfg_preprocess -model FFT_DIT_RN 
Execute         rtl_gen_preprocess FFT_DIT_RN 
INFO-FLOW: Model list for synthesis: FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc reverse_input_stream_UF2 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll<3> FFT_stage_spatial_unroll<4> FFT_stage_spatial_unroll<5> FFT_stage_spatial_unroll<6> FFT_stage_spatial_unroll<7> output_result_array_to_stream FFT_DIT_spatial_unroll_CY_stream_vector FFT_pipeline_DIT FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 FFT_DIT_RN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
Execute         schedule -model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_REVIDTAB'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln650', FFT.cpp:650)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc' (loop 'LOOP_REVIDTAB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('number3_write_ln650', FFT.cpp:650) of variable 'number', FFT.cpp:650 on local variable 'number3' and 'add' operation 7 bit ('number', FFT.cpp:650).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'LOOP_REVIDTAB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 875.305 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.
Execute         set_default_model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
Execute         bind -model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 875.305 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.bind.adb -f 
INFO-FLOW: Finish binding FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
Execute         schedule -model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_STREAM_INPUT'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'READ_STREAM_INPUT'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc' consists of the following:
	'store' operation 0 bit ('i45_write_ln0') of constant 0 on local variable 'i45' [13]  (1.588 ns)
	'load' operation 5 bit ('i45_load', FFT.cpp:258) on local variable 'i45' [16]  (0.000 ns)
	'add' operation 5 bit ('i', FFT.cpp:258) [65]  (1.780 ns)
	'store' operation 0 bit ('i45_write_ln258', FFT.cpp:258) of variable 'i', FFT.cpp:258 on local variable 'i45' [67]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 875.488 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.sched.adb -f 
INFO-FLOW: Finish scheduling reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.
Execute         set_default_model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
Execute         bind -model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 875.488 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.bind.adb -f 
INFO-FLOW: Finish binding reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
Execute         schedule -model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FROM_BLOCK_TO_CYCLIC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'FROM_BLOCK_TO_CYCLIC'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc' consists of the following:
	'store' operation 0 bit ('i93_write_ln0') of constant 0 on local variable 'i93' [19]  (1.588 ns)
	'load' operation 5 bit ('i93_load', FFT.cpp:285) on local variable 'i93' [22]  (0.000 ns)
	'add' operation 5 bit ('i', FFT.cpp:285) [28]  (1.780 ns)
	'store' operation 0 bit ('i93_write_ln285', FFT.cpp:285) of variable 'i', FFT.cpp:285 on local variable 'i93' [119]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 876.965 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.sched.adb -f 
INFO-FLOW: Finish scheduling reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.
Execute         set_default_model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
Execute         bind -model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 876.965 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.bind.adb -f 
INFO-FLOW: Finish binding reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
Execute         schedule -model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_REVERSE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'STREAM_OUT_REVERSE'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc' consists of the following:
	'store' operation 0 bit ('i45_write_ln0') of constant 0 on local variable 'i45' [13]  (1.588 ns)
	'load' operation 5 bit ('i45_load', FFT.cpp:357) on local variable 'i45' [16]  (0.000 ns)
	'add' operation 5 bit ('i', FFT.cpp:357) [47]  (1.780 ns)
	'store' operation 0 bit ('i45_write_ln357', FFT.cpp:357) of variable 'i', FFT.cpp:357 on local variable 'i45' [49]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 877.129 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.sched.adb -f 
INFO-FLOW: Finish scheduling reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.
Execute         set_default_model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
Execute         bind -model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 877.129 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.bind.adb -f 
INFO-FLOW: Finish binding reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_input_stream_UF2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reverse_input_stream_UF2 
Execute         schedule -model reverse_input_stream_UF2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'reverse_input_stream_UF2' consists of the following:
	'call' operation 0 bit ('_ln258', FFT.cpp:258) to 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc' [23]  (4.956 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 877.129 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2.sched.adb -f 
INFO-FLOW: Finish scheduling reverse_input_stream_UF2.
Execute         set_default_model reverse_input_stream_UF2 
Execute         bind -model reverse_input_stream_UF2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 877.129 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2.bind.adb -f 
INFO-FLOW: Finish binding reverse_input_stream_UF2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute         schedule -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_Stage1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'FFT_Stage1'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' consists of the following:
	'store' operation 0 bit ('m1_write_ln0') of constant 0 on local variable 'm1' [6]  (1.588 ns)
	'load' operation 5 bit ('m1_load', FFT.cpp:496) on local variable 'm1' [9]  (0.000 ns)
	'add' operation 5 bit ('m', FFT.cpp:496) [73]  (1.780 ns)
	'store' operation 0 bit ('m1_write_ln496', FFT.cpp:496) of variable 'm', FFT.cpp:496 on local variable 'm1' [75]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 877.945 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.
Execute         set_default_model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute         bind -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 877.945 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.bind.adb -f 
INFO-FLOW: Finish binding FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Stage1_vectorstream_parameterize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_Stage1_vectorstream_parameterize 
Execute         schedule -model FFT_Stage1_vectorstream_parameterize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 877.945 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_Stage1_vectorstream_parameterize.
Execute         set_default_model FFT_Stage1_vectorstream_parameterize 
Execute         bind -model FFT_Stage1_vectorstream_parameterize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 877.945 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize.bind.adb -f 
INFO-FLOW: Finish binding FFT_Stage1_vectorstream_parameterize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute         schedule -model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_Stage2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'FFT_Stage2'
WARNING: [HLS 200-871] Estimated clock period (5.091 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' consists of the following:
	'store' operation 0 bit ('m45_write_ln0') of constant 0 on local variable 'm45' [29]  (1.588 ns)
	'load' operation 8 bit ('m45_load', FFT.cpp:523) on local variable 'm45' [32]  (0.000 ns)
	'add' operation 8 bit ('m', FFT.cpp:523) [104]  (1.915 ns)
	'store' operation 0 bit ('m45_write_ln523', FFT.cpp:523) of variable 'm', FFT.cpp:523 on local variable 'm45' [106]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 878.969 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_Stage2_vectorstreamIn_arrayOut_parametize.
Execute         set_default_model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute         bind -model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 878.969 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.bind.adb -f 
INFO-FLOW: Finish binding FFT_Stage2_vectorstreamIn_arrayOut_parametize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_stage_spatial_unroll<3> 
Execute         schedule -model FFT_stage_spatial_unroll<3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 42, loop 'R_Pair_loop_R_Group_loop'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'FFT_stage_spatial_unroll_3_s' consists of the following:
	'store' operation 0 bit ('indvar_flatten142_write_ln0') of constant 0 on local variable 'indvar_flatten142' [36]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten142_load', FFT.cpp:413) on local variable 'indvar_flatten142' [40]  (0.000 ns)
	'add' operation 5 bit ('add_ln413_4', FFT.cpp:413) [85]  (1.780 ns)
	'store' operation 0 bit ('indvar_flatten142_write_ln413', FFT.cpp:413) of variable 'add_ln413_4', FFT.cpp:413 on local variable 'indvar_flatten142' [203]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 881.316 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_3_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_3_s.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_stage_spatial_unroll<3>.
Execute         set_default_model FFT_stage_spatial_unroll<3> 
Execute         bind -model FFT_stage_spatial_unroll<3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 881.316 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_3_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_3_s.bind.adb -f 
INFO-FLOW: Finish binding FFT_stage_spatial_unroll<3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_stage_spatial_unroll<4> 
Execute         schedule -model FFT_stage_spatial_unroll<4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 42, loop 'R_Pair_loop_R_Group_loop'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'FFT_stage_spatial_unroll_4_s' consists of the following:
	'store' operation 0 bit ('indvar_flatten94_write_ln0') of constant 0 on local variable 'indvar_flatten94' [16]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten94_load', FFT.cpp:413) on local variable 'indvar_flatten94' [20]  (0.000 ns)
	'add' operation 5 bit ('add_ln413_3', FFT.cpp:413) [48]  (1.780 ns)
	'store' operation 0 bit ('indvar_flatten94_write_ln413', FFT.cpp:413) of variable 'add_ln413_3', FFT.cpp:413 on local variable 'indvar_flatten94' [153]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 883.090 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_4_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_stage_spatial_unroll<4>.
Execute         set_default_model FFT_stage_spatial_unroll<4> 
Execute         bind -model FFT_stage_spatial_unroll<4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 883.090 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_4_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_4_s.bind.adb -f 
INFO-FLOW: Finish binding FFT_stage_spatial_unroll<4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_stage_spatial_unroll<5> 
Execute         schedule -model FFT_stage_spatial_unroll<5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 42, loop 'R_Pair_loop_R_Group_loop'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'FFT_stage_spatial_unroll_5_s' consists of the following:
	'store' operation 0 bit ('indvar_flatten94_write_ln0') of constant 0 on local variable 'indvar_flatten94' [16]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten94_load', FFT.cpp:413) on local variable 'indvar_flatten94' [20]  (0.000 ns)
	'add' operation 5 bit ('add_ln413_2', FFT.cpp:413) [48]  (1.780 ns)
	'store' operation 0 bit ('indvar_flatten94_write_ln413', FFT.cpp:413) of variable 'add_ln413_2', FFT.cpp:413 on local variable 'indvar_flatten94' [153]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 884.949 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_5_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_5_s.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_stage_spatial_unroll<5>.
Execute         set_default_model FFT_stage_spatial_unroll<5> 
Execute         bind -model FFT_stage_spatial_unroll<5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 884.949 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_5_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_5_s.bind.adb -f 
INFO-FLOW: Finish binding FFT_stage_spatial_unroll<5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_stage_spatial_unroll<6> 
Execute         schedule -model FFT_stage_spatial_unroll<6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 42, loop 'R_Pair_loop_R_Group_loop'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'FFT_stage_spatial_unroll_6_s' consists of the following:
	'store' operation 0 bit ('indvar_flatten94_write_ln0') of constant 0 on local variable 'indvar_flatten94' [16]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten94_load', FFT.cpp:413) on local variable 'indvar_flatten94' [20]  (0.000 ns)
	'add' operation 5 bit ('add_ln413_1', FFT.cpp:413) [48]  (1.780 ns)
	'store' operation 0 bit ('indvar_flatten94_write_ln413', FFT.cpp:413) of variable 'add_ln413_1', FFT.cpp:413 on local variable 'indvar_flatten94' [153]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 886.777 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_6_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_6_s.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_stage_spatial_unroll<6>.
Execute         set_default_model FFT_stage_spatial_unroll<6> 
Execute         bind -model FFT_stage_spatial_unroll<6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 886.902 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_6_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_6_s.bind.adb -f 
INFO-FLOW: Finish binding FFT_stage_spatial_unroll<6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_stage_spatial_unroll<7> 
Execute         schedule -model FFT_stage_spatial_unroll<7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Group_loop_bflySize_equal_FFT_NUM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 40, loop 'R_Group_loop_bflySize_equal_FFT_NUM'
WARNING: [HLS 200-871] Estimated clock period (5.046 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'FFT_stage_spatial_unroll_7_s' consists of the following:
	'store' operation 0 bit ('k93_write_ln0') of constant 0 on local variable 'k93' [10]  (1.588 ns)
	'load' operation 7 bit ('k93_load', FFT.cpp:398) on local variable 'k93' [13]  (0.000 ns)
	'add' operation 7 bit ('k', FFT.cpp:398) [132]  (1.870 ns)
	'store' operation 0 bit ('k93_write_ln398', FFT.cpp:398) of variable 'k', FFT.cpp:398 on local variable 'k93' [134]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 888.336 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_7_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_7_s.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_stage_spatial_unroll<7>.
Execute         set_default_model FFT_stage_spatial_unroll<7> 
Execute         bind -model FFT_stage_spatial_unroll<7> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 888.965 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_7_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_7_s.bind.adb -f 
INFO-FLOW: Finish binding FFT_stage_spatial_unroll<7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_array_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model output_result_array_to_stream 
Execute         schedule -model output_result_array_to_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PostP_Fwd_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'PostP_Fwd_loop'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'output_result_array_to_stream' consists of the following:
	'store' operation 0 bit ('i45_write_ln0') of constant 0 on local variable 'i45' [9]  (1.588 ns)
	'load' operation 5 bit ('i45_load', FFT.cpp:56) on local variable 'i45' [12]  (0.000 ns)
	'add' operation 5 bit ('i', FFT.cpp:56) [47]  (1.780 ns)
	'store' operation 0 bit ('i45_write_ln56', FFT.cpp:56) of variable 'i', FFT.cpp:56 on local variable 'i45' [49]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 890.008 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/output_result_array_to_stream.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/output_result_array_to_stream.sched.adb -f 
INFO-FLOW: Finish scheduling output_result_array_to_stream.
Execute         set_default_model output_result_array_to_stream 
Execute         bind -model output_result_array_to_stream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 890.008 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/output_result_array_to_stream.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/output_result_array_to_stream.bind.adb -f 
INFO-FLOW: Finish binding output_result_array_to_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_DIT_spatial_unroll_CY_stream_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_DIT_spatial_unroll_CY_stream_vector 
Execute         schedule -model FFT_DIT_spatial_unroll_CY_stream_vector 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 890.430 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_DIT_spatial_unroll_CY_stream_vector.
Execute         set_default_model FFT_DIT_spatial_unroll_CY_stream_vector 
Execute         bind -model FFT_DIT_spatial_unroll_CY_stream_vector 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 890.430 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.bind.adb -f 
INFO-FLOW: Finish binding FFT_DIT_spatial_unroll_CY_stream_vector.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_pipeline_DIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_pipeline_DIT 
Execute         schedule -model FFT_pipeline_DIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 890.430 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_pipeline_DIT.
Execute         set_default_model FFT_pipeline_DIT 
Execute         bind -model FFT_pipeline_DIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 890.453 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT.bind.adb -f 
INFO-FLOW: Finish binding FFT_pipeline_DIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
Execute         schedule -model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_757_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln757', FFT.cpp:757)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_757_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 891.305 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.
Execute         set_default_model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
Execute         bind -model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 891.305 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.bind.adb -f 
INFO-FLOW: Finish binding FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
Execute         schedule -model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_734_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln734', FFT.cpp:734->FFT.cpp:761)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1' (loop 'VITIS_LOOP_734_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('p_buf_addr_1_write_ln195', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->FFT.cpp:736->FFT.cpp:761) of variable 'p_buf_load', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761 on array 'p_buf' and 'load' operation 32 bit ('p_buf_load_1', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761) on array 'p_buf'.
WARNING: [HLS 200-880] The II Violation in module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1' (loop 'VITIS_LOOP_734_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('p_buf_addr_1_write_ln195', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->FFT.cpp:736->FFT.cpp:761) of variable 'p_buf_load', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761 on array 'p_buf' and 'load' operation 32 bit ('p_buf_load_1', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761) on array 'p_buf'.
WARNING: [HLS 200-880] The II Violation in module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1' (loop 'VITIS_LOOP_734_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('p_buf_addr_1_write_ln195', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->FFT.cpp:736->FFT.cpp:761) of variable 'p_buf_load', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761 on array 'p_buf' and 'load' operation 32 bit ('p_buf_load_1', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761) on array 'p_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop 'VITIS_LOOP_734_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 891.988 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.
Execute         set_default_model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
Execute         bind -model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 891.988 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.bind.adb -f 
INFO-FLOW: Finish binding FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
Execute         schedule -model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_764_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln764', FFT.cpp:764)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_764_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 892.477 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.
Execute         set_default_model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
Execute         bind -model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 892.477 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.bind.adb -f 
INFO-FLOW: Finish binding FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_DIT_RN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFT_DIT_RN 
Execute         schedule -model FFT_DIT_RN 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.458 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'FFT_DIT_RN' consists of the following:
	'call' operation 0 bit ('_ln0') to 'FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1' [67]  (3.458 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 892.477 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_DIT_RN.
Execute         set_default_model FFT_DIT_RN 
Execute         bind -model FFT_DIT_RN 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 892.477 MB.
Execute         syn_report -verbosereport -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.bind.adb -f 
INFO-FLOW: Finish binding FFT_DIT_RN.
Execute         get_model_list FFT_DIT_RN -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
Execute         rtl_gen_preprocess reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
Execute         rtl_gen_preprocess reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
Execute         rtl_gen_preprocess reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
Execute         rtl_gen_preprocess reverse_input_stream_UF2 
Execute         rtl_gen_preprocess FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute         rtl_gen_preprocess FFT_Stage1_vectorstream_parameterize 
Execute         rtl_gen_preprocess FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute         rtl_gen_preprocess FFT_stage_spatial_unroll<3> 
Execute         rtl_gen_preprocess FFT_stage_spatial_unroll<4> 
Execute         rtl_gen_preprocess FFT_stage_spatial_unroll<5> 
Execute         rtl_gen_preprocess FFT_stage_spatial_unroll<6> 
Execute         rtl_gen_preprocess FFT_stage_spatial_unroll<7> 
Execute         rtl_gen_preprocess output_result_array_to_stream 
Execute         rtl_gen_preprocess FFT_DIT_spatial_unroll_CY_stream_vector 
Execute         rtl_gen_preprocess FFT_pipeline_DIT 
Execute         rtl_gen_preprocess FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
Execute         rtl_gen_preprocess FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
Execute         rtl_gen_preprocess FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
Execute         rtl_gen_preprocess FFT_DIT_RN 
INFO-FLOW: Model list for RTL generation: FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc reverse_input_stream_UF2 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll<3> FFT_stage_spatial_unroll<4> FFT_stage_spatial_unroll<5> FFT_stage_spatial_unroll<6> FFT_stage_spatial_unroll<7> output_result_array_to_stream FFT_DIT_spatial_unroll_CY_stream_vector FFT_pipeline_DIT FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 FFT_DIT_RN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc' pipeline 'LOOP_REVIDTAB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 892.707 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
Execute         gen_rtl FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
Execute         syn_report -csynth -model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.adb 
Execute         db_write -model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 893.785 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
Execute         gen_rtl reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
Execute         syn_report -csynth -model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.adb 
Execute         db_write -model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc' pipeline 'FROM_BLOCK_TO_CYCLIC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_5_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 896.145 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
Execute         gen_rtl reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
Execute         syn_report -csynth -model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.adb 
Execute         db_write -model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc' pipeline 'STREAM_OUT_REVERSE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 898.691 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
Execute         gen_rtl reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
Execute         syn_report -csynth -model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.adb 
Execute         db_write -model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_input_stream_UF2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reverse_input_stream_UF2 -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2.compgen.tcl 
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datacud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datadEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_dataeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datafYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datag8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datahbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_dataibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datajbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datakbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datalbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datamb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datancg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_dataocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datapcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_dataqcK' due to the length limit 80
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [RTGEN 206-101] Setting dangling out port 'reverse_input_stream_UF2/reverse_in_stream_vector_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_input_stream_UF2'.
INFO: [HLS 200-741] Implementing PIPO FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 901.672 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl reverse_input_stream_UF2 -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_reverse_input_stream_UF2 
Execute         gen_rtl reverse_input_stream_UF2 -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_reverse_input_stream_UF2 
Execute         syn_report -csynth -model reverse_input_stream_UF2 -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/reverse_input_stream_UF2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model reverse_input_stream_UF2 -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/reverse_input_stream_UF2_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model reverse_input_stream_UF2 -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model reverse_input_stream_UF2 -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2.adb 
Execute         db_write -model reverse_input_stream_UF2 -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reverse_input_stream_UF2 -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' pipeline 'FFT_Stage1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 903.445 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute         gen_rtl FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute         syn_report -csynth -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.adb 
Execute         db_write -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Stage1_vectorstream_parameterize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_Stage1_vectorstream_parameterize -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize.compgen.tcl 
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFT_Stage1_vectorstream_parameterize/data_s1_stream_vector_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Stage1_vectorstream_parameterize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 904.176 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_Stage1_vectorstream_parameterize -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize 
Execute         gen_rtl FFT_Stage1_vectorstream_parameterize -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize 
Execute         syn_report -csynth -model FFT_Stage1_vectorstream_parameterize -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_Stage1_vectorstream_parameterize_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_Stage1_vectorstream_parameterize -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_Stage1_vectorstream_parameterize_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_Stage1_vectorstream_parameterize -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_Stage1_vectorstream_parameterize -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize.adb 
Execute         db_write -model FFT_Stage1_vectorstream_parameterize -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_Stage1_vectorstream_parameterize -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_Stage2_vectorstreamIn_arrayOut_parametize -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' pipeline 'FFT_Stage2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 905.578 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_Stage2_vectorstreamIn_arrayOut_parametize -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute         gen_rtl FFT_Stage2_vectorstreamIn_arrayOut_parametize -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute         syn_report -csynth -model FFT_Stage2_vectorstreamIn_arrayOut_parametize -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_Stage2_vectorstreamIn_arrayOut_parametize_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_Stage2_vectorstreamIn_arrayOut_parametize -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_Stage2_vectorstreamIn_arrayOut_parametize_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_Stage2_vectorstreamIn_arrayOut_parametize -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_Stage2_vectorstreamIn_arrayOut_parametize -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.adb 
Execute         db_write -model FFT_Stage2_vectorstreamIn_arrayOut_parametize -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_Stage2_vectorstreamIn_arrayOut_parametize -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_stage_spatial_unroll<3> -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_3_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_3_s' pipeline 'R_Pair_loop_R_Group_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FFT_stage_spatial_unroll_3_s' is 5772 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 911.367 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_stage_spatial_unroll<3> -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_stage_spatial_unroll_3_s 
Execute         gen_rtl FFT_stage_spatial_unroll<3> -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_stage_spatial_unroll_3_s 
Execute         syn_report -csynth -model FFT_stage_spatial_unroll<3> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_stage_spatial_unroll_3_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_stage_spatial_unroll<3> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_stage_spatial_unroll_3_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_stage_spatial_unroll<3> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_3_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_stage_spatial_unroll<3> -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_3_s.adb 
Execute         db_write -model FFT_stage_spatial_unroll<3> -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_stage_spatial_unroll<3> -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_stage_spatial_unroll<4> -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_4_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_4_s' pipeline 'R_Pair_loop_R_Group_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FFT_stage_spatial_unroll_4_s' is 10112 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 916.938 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_stage_spatial_unroll<4> -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_stage_spatial_unroll_4_s 
Execute         gen_rtl FFT_stage_spatial_unroll<4> -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_stage_spatial_unroll_4_s 
Execute         syn_report -csynth -model FFT_stage_spatial_unroll<4> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_stage_spatial_unroll_4_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_stage_spatial_unroll<4> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_stage_spatial_unroll_4_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_stage_spatial_unroll<4> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_4_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_stage_spatial_unroll<4> -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_4_s.adb 
Execute         db_write -model FFT_stage_spatial_unroll<4> -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_stage_spatial_unroll<4> -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_stage_spatial_unroll<5> -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_5_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_5_s' pipeline 'R_Pair_loop_R_Group_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FFT_stage_spatial_unroll_5_s' is 10135 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 922.953 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_stage_spatial_unroll<5> -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_stage_spatial_unroll_5_s 
Execute         gen_rtl FFT_stage_spatial_unroll<5> -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_stage_spatial_unroll_5_s 
Execute         syn_report -csynth -model FFT_stage_spatial_unroll<5> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_stage_spatial_unroll_5_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_stage_spatial_unroll<5> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_stage_spatial_unroll_5_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_stage_spatial_unroll<5> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_5_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_stage_spatial_unroll<5> -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_5_s.adb 
Execute         db_write -model FFT_stage_spatial_unroll<5> -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_stage_spatial_unroll<5> -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_stage_spatial_unroll<6> -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_6_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_6_s' pipeline 'R_Pair_loop_R_Group_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FFT_stage_spatial_unroll_6_s' is 10156 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 929.258 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_stage_spatial_unroll<6> -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_stage_spatial_unroll_6_s 
Execute         gen_rtl FFT_stage_spatial_unroll<6> -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_stage_spatial_unroll_6_s 
Execute         syn_report -csynth -model FFT_stage_spatial_unroll<6> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_stage_spatial_unroll_6_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_stage_spatial_unroll<6> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_stage_spatial_unroll_6_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_stage_spatial_unroll<6> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_6_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_stage_spatial_unroll<6> -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_6_s.adb 
Execute         db_write -model FFT_stage_spatial_unroll<6> -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_stage_spatial_unroll<6> -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_stage_spatial_unroll<7> -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_7_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_7_s' pipeline 'R_Group_loop_bflySize_equal_FFT_NUM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FFT_stage_spatial_unroll_7_s' is 9786 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 936.070 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_stage_spatial_unroll<7> -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_stage_spatial_unroll_7_s 
Execute         gen_rtl FFT_stage_spatial_unroll<7> -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_stage_spatial_unroll_7_s 
Execute         syn_report -csynth -model FFT_stage_spatial_unroll<7> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_stage_spatial_unroll_7_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_stage_spatial_unroll<7> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_stage_spatial_unroll_7_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_stage_spatial_unroll<7> -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_7_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_stage_spatial_unroll<7> -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_7_s.adb 
Execute         db_write -model FFT_stage_spatial_unroll<7> -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_stage_spatial_unroll<7> -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_array_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model output_result_array_to_stream -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/output_result_array_to_stream.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'output_result_array_to_stream' pipeline 'PostP_Fwd_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_array_to_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 939.398 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl output_result_array_to_stream -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_output_result_array_to_stream 
Execute         gen_rtl output_result_array_to_stream -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_output_result_array_to_stream 
Execute         syn_report -csynth -model output_result_array_to_stream -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/output_result_array_to_stream_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model output_result_array_to_stream -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/output_result_array_to_stream_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model output_result_array_to_stream -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/output_result_array_to_stream.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model output_result_array_to_stream -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/output_result_array_to_stream.adb 
Execute         db_write -model output_result_array_to_stream -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info output_result_array_to_stream -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/output_result_array_to_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_DIT_spatial_unroll_CY_stream_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_DIT_spatial_unroll_CY_stream_vector -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.compgen.tcl 
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_Stage2_vectorstreamIn_arrayOut_parametize is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vecttde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectShg' due to the length limit 80
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_DIT_spatial_unroll_CY_stream_vector'.
INFO: [HLS 200-740] Implementing PIPO FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore' using distributed RAMs.
INFO: [HLS 200-740] Implementing PIPO FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reverse_in_stream_vector_U(FFT_DIT_RN_fifo_w256_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_s1_stream_vector_U(FFT_DIT_RN_fifo_w256_d2_S)' using Shift Registers.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 945.688 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_DIT_spatial_unroll_CY_stream_vector -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector 
Execute         gen_rtl FFT_DIT_spatial_unroll_CY_stream_vector -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector 
Execute         syn_report -csynth -model FFT_DIT_spatial_unroll_CY_stream_vector -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_DIT_spatial_unroll_CY_stream_vector_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_DIT_spatial_unroll_CY_stream_vector -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_DIT_spatial_unroll_CY_stream_vector_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_DIT_spatial_unroll_CY_stream_vector -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_DIT_spatial_unroll_CY_stream_vector -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.adb 
Execute         db_write -model FFT_DIT_spatial_unroll_CY_stream_vector -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_DIT_spatial_unroll_CY_stream_vector -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_pipeline_DIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_pipeline_DIT -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT.compgen.tcl 
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_pipeline_DIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 946.895 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_pipeline_DIT -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_pipeline_DIT 
Execute         gen_rtl FFT_pipeline_DIT -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_pipeline_DIT 
Execute         syn_report -csynth -model FFT_pipeline_DIT -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_pipeline_DIT_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_pipeline_DIT -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_pipeline_DIT_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_pipeline_DIT -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_pipeline_DIT -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT.adb 
Execute         db_write -model FFT_pipeline_DIT -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_pipeline_DIT -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1' pipeline 'VITIS_LOOP_757_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 947.973 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
Execute         gen_rtl FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
Execute         syn_report -csynth -model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.adb 
Execute         db_write -model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1' pipeline 'VITIS_LOOP_734_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1'.
INFO: [RTMG 210-278] Implementing memory 'FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 949.410 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
Execute         gen_rtl FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
Execute         syn_report -csynth -model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.adb 
Execute         db_write -model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 -top_prefix FFT_DIT_RN_ -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2' pipeline 'VITIS_LOOP_764_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 950.777 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
Execute         gen_rtl FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
Execute         syn_report -csynth -model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.adb 
Execute         db_write -model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_DIT_RN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFT_DIT_RN -top_prefix  -sub_prefix FFT_DIT_RN_ -mg_file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT_DIT_RN/in_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT_DIT_RN/out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT_DIT_RN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_DIT_RN'.
INFO: [RTMG 210-278] Implementing memory 'FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mid_U(FFT_DIT_RN_fifo_w256_d8_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 952.629 MB.
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFT_DIT_RN -istop -style xilinx -f -lang vhdl -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/vhdl/FFT_DIT_RN 
Execute         gen_rtl FFT_DIT_RN -istop -style xilinx -f -lang vlog -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/verilog/FFT_DIT_RN 
Execute         syn_report -csynth -model FFT_DIT_RN -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_DIT_RN_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model FFT_DIT_RN -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/FFT_DIT_RN_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model FFT_DIT_RN -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model FFT_DIT_RN -f -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.adb 
Execute         db_write -model FFT_DIT_RN -bindview -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFT_DIT_RN -p /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN 
Execute         export_constraint_db -f -tool general -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.constraint.tcl 
Execute         syn_report -designview -model FFT_DIT_RN -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.design.xml 
Execute         syn_report -csynthDesign -model FFT_DIT_RN -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth.rpt -MHOut /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
INFO: [HLS 200-1958] Successfully applied performance pragma with Target TI='32' on function 'FFT_DIT_spatial_unroll_CY_stream_vector'.
INFO: [HLS 200-1958] Successfully applied performance pragma with Target TI='32' on function 'reverse_input_stream_UF2'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'FFT_Stage1'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'FFT_Stage2'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Group_loop_bflySize_equal_FFT_NUM'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'output_result_array_to_stream'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'PostP_Fwd_loop'.
Execute         syn_report -wcfg -model FFT_DIT_RN -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model FFT_DIT_RN -o /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.protoinst 
Execute         sc_get_clocks FFT_DIT_RN 
Execute         sc_get_portdomain FFT_DIT_RN 
INFO-FLOW: Model list for RTL component generation: FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc reverse_input_stream_UF2 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll<3> FFT_stage_spatial_unroll<4> FFT_stage_spatial_unroll<5> FFT_stage_spatial_unroll<6> FFT_stage_spatial_unroll<7> output_result_array_to_stream FFT_DIT_spatial_unroll_CY_stream_vector FFT_pipeline_DIT FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 FFT_DIT_RN
INFO-FLOW: Handling components in module [FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_pipe.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_pipe
INFO-FLOW: Handling components in module [reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_sparsemux_7_2_5_1_1.
INFO-FLOW: Append model FFT_DIT_RN_sparsemux_7_2_5_1_1
INFO-FLOW: Found component FFT_DIT_RN_sparsemux_7_2_5_1_1.
INFO-FLOW: Append model FFT_DIT_RN_sparsemux_7_2_5_1_1
INFO-FLOW: Found component FFT_DIT_RN_sparsemux_7_2_5_1_1.
INFO-FLOW: Append model FFT_DIT_RN_sparsemux_7_2_5_1_1
INFO-FLOW: Found component FFT_DIT_RN_sparsemux_7_2_5_1_1.
INFO-FLOW: Append model FFT_DIT_RN_sparsemux_7_2_5_1_1
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [reverse_input_stream_UF2] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore.
INFO-FLOW: Append model FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore
INFO-FLOW: Found component FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb.
INFO-FLOW: Append model FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb
INFO-FLOW: Handling components in module [FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1.
INFO-FLOW: Append model FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
INFO-FLOW: Found component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1.
INFO-FLOW: Append model FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_pipe.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_pipe
INFO-FLOW: Handling components in module [FFT_Stage1_vectorstream_parameterize] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize.compgen.tcl 
INFO-FLOW: Handling components in module [FFT_Stage2_vectorstreamIn_arrayOut_parametize] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_pipe.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_pipe
INFO-FLOW: Handling components in module [FFT_stage_spatial_unroll_3_s] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_3_s.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1.
INFO-FLOW: Append model FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [FFT_stage_spatial_unroll_4_s] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_4_s.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_sparsemux_9_3_32_1_1.
INFO-FLOW: Append model FFT_DIT_RN_sparsemux_9_3_32_1_1
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [FFT_stage_spatial_unroll_5_s] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_5_s.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_sparsemux_17_4_32_1_1.
INFO-FLOW: Append model FFT_DIT_RN_sparsemux_17_4_32_1_1
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [FFT_stage_spatial_unroll_6_s] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_6_s.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_sparsemux_33_5_32_1_1.
INFO-FLOW: Append model FFT_DIT_RN_sparsemux_33_5_32_1_1
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [FFT_stage_spatial_unroll_7_s] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_7_s.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_sparsemux_65_6_32_1_1.
INFO-FLOW: Append model FFT_DIT_RN_sparsemux_65_6_32_1_1
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [output_result_array_to_stream] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/output_result_array_to_stream.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [FFT_DIT_spatial_unroll_CY_stream_vector] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore.
INFO-FLOW: Append model FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore
INFO-FLOW: Found component FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU.
INFO-FLOW: Append model FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU
INFO-FLOW: Found component FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore.
INFO-FLOW: Append model FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore
INFO-FLOW: Found component FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec.
INFO-FLOW: Append model FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec
INFO-FLOW: Found component FFT_DIT_RN_fifo_w256_d2_S.
INFO-FLOW: Append model FFT_DIT_RN_fifo_w256_d2_S
INFO-FLOW: Found component FFT_DIT_RN_fifo_w256_d2_S.
INFO-FLOW: Append model FFT_DIT_RN_fifo_w256_d2_S
INFO-FLOW: Handling components in module [FFT_pipeline_DIT] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT.compgen.tcl 
INFO-FLOW: Handling components in module [FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W.
INFO-FLOW: Append model FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFT_DIT_RN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FFT_DIT_RN] ... 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.compgen.tcl 
INFO-FLOW: Found component FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W.
INFO-FLOW: Append model FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W
INFO-FLOW: Found component FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W.
INFO-FLOW: Append model FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W
INFO-FLOW: Found component FFT_DIT_RN_fifo_w256_d8_A.
INFO-FLOW: Append model FFT_DIT_RN_fifo_w256_d8_A
INFO-FLOW: Append model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc
INFO-FLOW: Append model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc
INFO-FLOW: Append model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc
INFO-FLOW: Append model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc
INFO-FLOW: Append model reverse_input_stream_UF2
INFO-FLOW: Append model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc
INFO-FLOW: Append model FFT_Stage1_vectorstream_parameterize
INFO-FLOW: Append model FFT_Stage2_vectorstreamIn_arrayOut_parametize
INFO-FLOW: Append model FFT_stage_spatial_unroll_3_s
INFO-FLOW: Append model FFT_stage_spatial_unroll_4_s
INFO-FLOW: Append model FFT_stage_spatial_unroll_5_s
INFO-FLOW: Append model FFT_stage_spatial_unroll_6_s
INFO-FLOW: Append model FFT_stage_spatial_unroll_7_s
INFO-FLOW: Append model output_result_array_to_stream
INFO-FLOW: Append model FFT_DIT_spatial_unroll_CY_stream_vector
INFO-FLOW: Append model FFT_pipeline_DIT
INFO-FLOW: Append model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1
INFO-FLOW: Append model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1
INFO-FLOW: Append model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2
INFO-FLOW: Append model FFT_DIT_RN
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FFT_DIT_RN_flow_control_loop_delay_pipe FFT_DIT_RN_flow_control_loop_pipe FFT_DIT_RN_sparsemux_7_2_5_1_1 FFT_DIT_RN_sparsemux_7_2_5_1_1 FFT_DIT_RN_sparsemux_7_2_5_1_1 FFT_DIT_RN_sparsemux_7_2_5_1_1 FFT_DIT_RN_flow_control_loop_delay_pipe FFT_DIT_RN_flow_control_loop_delay_pipe FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 FFT_DIT_RN_flow_control_loop_pipe FFT_DIT_RN_flow_control_loop_pipe FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 FFT_DIT_RN_flow_control_loop_delay_pipe FFT_DIT_RN_sparsemux_9_3_32_1_1 FFT_DIT_RN_flow_control_loop_delay_pipe FFT_DIT_RN_sparsemux_17_4_32_1_1 FFT_DIT_RN_flow_control_loop_delay_pipe FFT_DIT_RN_sparsemux_33_5_32_1_1 FFT_DIT_RN_flow_control_loop_delay_pipe FFT_DIT_RN_sparsemux_65_6_32_1_1 FFT_DIT_RN_flow_control_loop_delay_pipe FFT_DIT_RN_flow_control_loop_delay_pipe FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec FFT_DIT_RN_fifo_w256_d2_S FFT_DIT_RN_fifo_w256_d2_S FFT_DIT_RN_flow_control_loop_pipe_sequential_init FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W FFT_DIT_RN_flow_control_loop_pipe_sequential_init FFT_DIT_RN_flow_control_loop_pipe_sequential_init FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W FFT_DIT_RN_fifo_w256_d8_A FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc reverse_input_stream_UF2 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll_3_s FFT_stage_spatial_unroll_4_s FFT_stage_spatial_unroll_5_s FFT_stage_spatial_unroll_6_s FFT_stage_spatial_unroll_7_s output_result_array_to_stream FFT_DIT_spatial_unroll_CY_stream_vector FFT_pipeline_DIT FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 FFT_DIT_RN
INFO-FLOW: Generating /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_pipe
INFO-FLOW: To file: write model FFT_DIT_RN_sparsemux_7_2_5_1_1
INFO-FLOW: To file: write model FFT_DIT_RN_sparsemux_7_2_5_1_1
INFO-FLOW: To file: write model FFT_DIT_RN_sparsemux_7_2_5_1_1
INFO-FLOW: To file: write model FFT_DIT_RN_sparsemux_7_2_5_1_1
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore
INFO-FLOW: To file: write model FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb
INFO-FLOW: To file: write model FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
INFO-FLOW: To file: write model FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_pipe
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_pipe
INFO-FLOW: To file: write model FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_DIT_RN_sparsemux_9_3_32_1_1
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_DIT_RN_sparsemux_17_4_32_1_1
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_DIT_RN_sparsemux_33_5_32_1_1
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_DIT_RN_sparsemux_65_6_32_1_1
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore
INFO-FLOW: To file: write model FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU
INFO-FLOW: To file: write model FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore
INFO-FLOW: To file: write model FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec
INFO-FLOW: To file: write model FFT_DIT_RN_fifo_w256_d2_S
INFO-FLOW: To file: write model FFT_DIT_RN_fifo_w256_d2_S
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFT_DIT_RN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W
INFO-FLOW: To file: write model FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W
INFO-FLOW: To file: write model FFT_DIT_RN_fifo_w256_d8_A
INFO-FLOW: To file: write model FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc
INFO-FLOW: To file: write model reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc
INFO-FLOW: To file: write model reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc
INFO-FLOW: To file: write model reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc
INFO-FLOW: To file: write model reverse_input_stream_UF2
INFO-FLOW: To file: write model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc
INFO-FLOW: To file: write model FFT_Stage1_vectorstream_parameterize
INFO-FLOW: To file: write model FFT_Stage2_vectorstreamIn_arrayOut_parametize
INFO-FLOW: To file: write model FFT_stage_spatial_unroll_3_s
INFO-FLOW: To file: write model FFT_stage_spatial_unroll_4_s
INFO-FLOW: To file: write model FFT_stage_spatial_unroll_5_s
INFO-FLOW: To file: write model FFT_stage_spatial_unroll_6_s
INFO-FLOW: To file: write model FFT_stage_spatial_unroll_7_s
INFO-FLOW: To file: write model output_result_array_to_stream
INFO-FLOW: To file: write model FFT_DIT_spatial_unroll_CY_stream_vector
INFO-FLOW: To file: write model FFT_pipeline_DIT
INFO-FLOW: To file: write model FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1
INFO-FLOW: To file: write model FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1
INFO-FLOW: To file: write model FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2
INFO-FLOW: To file: write model FFT_DIT_RN
INFO-FLOW: Generating /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/vhdl' dstVlogDir='/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/vlog' tclDir='/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db' modelList='FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_flow_control_loop_pipe
FFT_DIT_RN_sparsemux_7_2_5_1_1
FFT_DIT_RN_sparsemux_7_2_5_1_1
FFT_DIT_RN_sparsemux_7_2_5_1_1
FFT_DIT_RN_sparsemux_7_2_5_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore
FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb
FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
FFT_DIT_RN_flow_control_loop_pipe
FFT_DIT_RN_flow_control_loop_pipe
FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_sparsemux_9_3_32_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_sparsemux_17_4_32_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_sparsemux_33_5_32_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_sparsemux_65_6_32_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore
FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU
FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore
FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec
FFT_DIT_RN_fifo_w256_d2_S
FFT_DIT_RN_fifo_w256_d2_S
FFT_DIT_RN_flow_control_loop_pipe_sequential_init
FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W
FFT_DIT_RN_flow_control_loop_pipe_sequential_init
FFT_DIT_RN_flow_control_loop_pipe_sequential_init
FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W
FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W
FFT_DIT_RN_fifo_w256_d8_A
FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc
reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc
reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc
reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc
reverse_input_stream_UF2
FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc
FFT_Stage1_vectorstream_parameterize
FFT_Stage2_vectorstreamIn_arrayOut_parametize
FFT_stage_spatial_unroll_3_s
FFT_stage_spatial_unroll_4_s
FFT_stage_spatial_unroll_5_s
FFT_stage_spatial_unroll_6_s
FFT_stage_spatial_unroll_7_s
output_result_array_to_stream
FFT_DIT_spatial_unroll_CY_stream_vector
FFT_pipeline_DIT
FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1
FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1
FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2
FFT_DIT_RN
' expOnly='0'
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_3_s.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_4_s.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_5_s.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_6_s.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_7_s.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/output_result_array_to_stream.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.compgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 954.605 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='FFT_DIT_RN_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name FFT_Stage1_vectorstream_parameterize
INFO-FLOW: No bind nodes found for module_name FFT_pipeline_DIT
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_flow_control_loop_pipe
FFT_DIT_RN_sparsemux_7_2_5_1_1
FFT_DIT_RN_sparsemux_7_2_5_1_1
FFT_DIT_RN_sparsemux_7_2_5_1_1
FFT_DIT_RN_sparsemux_7_2_5_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore
FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb
FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
FFT_DIT_RN_flow_control_loop_pipe
FFT_DIT_RN_flow_control_loop_pipe
FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_sparsemux_9_3_32_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_sparsemux_17_4_32_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_sparsemux_33_5_32_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_sparsemux_65_6_32_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore
FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU
FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore
FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec
FFT_DIT_RN_fifo_w256_d2_S
FFT_DIT_RN_fifo_w256_d2_S
FFT_DIT_RN_flow_control_loop_pipe_sequential_init
FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W
FFT_DIT_RN_flow_control_loop_pipe_sequential_init
FFT_DIT_RN_flow_control_loop_pipe_sequential_init
FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W
FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W
FFT_DIT_RN_fifo_w256_d8_A
FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc
reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc
reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc
reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc
reverse_input_stream_UF2
FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc
FFT_Stage1_vectorstream_parameterize
FFT_Stage2_vectorstreamIn_arrayOut_parametize
FFT_stage_spatial_unroll_3_s
FFT_stage_spatial_unroll_4_s
FFT_stage_spatial_unroll_5_s
FFT_stage_spatial_unroll_6_s
FFT_stage_spatial_unroll_7_s
output_result_array_to_stream
FFT_DIT_spatial_unroll_CY_stream_vector
FFT_pipeline_DIT
FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1
FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1
FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2
FFT_DIT_RN
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/top-io-be.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.compgen.dataonly.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_3_s.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_4_s.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_5_s.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_6_s.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_7_s.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/output_result_array_to_stream.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.tbgen.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.constraint.tcl 
Execute         sc_get_clocks FFT_DIT_RN 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/misc/FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/misc/FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl 
Execute         source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/misc/FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST FFT_DIT_RN MODULE2INSTS {FFT_DIT_RN FFT_DIT_RN FFT_pipeline_DIT grp_FFT_pipeline_DIT_fu_154 FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0 FFT_DIT_spatial_unroll_CY_stream_vector FFT_DIT_spatial_unroll_CY_stream_vector_U0 reverse_input_stream_UF2 reverse_input_stream_UF2_U0 reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0 reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0 reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0 FFT_Stage1_vectorstream_parameterize FFT_Stage1_vectorstream_parameterize_U0 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0 FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_Stage2_vectorstreamIn_arrayOut_parametize_U0 FFT_stage_spatial_unroll_3_s FFT_stage_spatial_unroll_3_U0 FFT_stage_spatial_unroll_4_s FFT_stage_spatial_unroll_4_U0 FFT_stage_spatial_unroll_5_s FFT_stage_spatial_unroll_5_U0 FFT_stage_spatial_unroll_6_s FFT_stage_spatial_unroll_6_U0 FFT_stage_spatial_unroll_7_s FFT_stage_spatial_unroll_7_U0 output_result_array_to_stream output_result_array_to_stream_U0 FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_fu_251 FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_fu_272 FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_fu_282} INST2MODULE {FFT_DIT_RN FFT_DIT_RN grp_FFT_pipeline_DIT_fu_154 FFT_pipeline_DIT FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0 FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc FFT_DIT_spatial_unroll_CY_stream_vector_U0 FFT_DIT_spatial_unroll_CY_stream_vector reverse_input_stream_UF2_U0 reverse_input_stream_UF2 reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0 reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0 reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0 reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc FFT_Stage1_vectorstream_parameterize_U0 FFT_Stage1_vectorstream_parameterize FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage2_vectorstreamIn_arrayOut_parametize_U0 FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll_3_U0 FFT_stage_spatial_unroll_3_s FFT_stage_spatial_unroll_4_U0 FFT_stage_spatial_unroll_4_s FFT_stage_spatial_unroll_5_U0 FFT_stage_spatial_unroll_5_s FFT_stage_spatial_unroll_6_U0 FFT_stage_spatial_unroll_6_s FFT_stage_spatial_unroll_7_U0 FFT_stage_spatial_unroll_7_s output_result_array_to_stream_U0 output_result_array_to_stream grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_fu_251 FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_fu_272 FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_fu_282 FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2} INSTDATA {FFT_DIT_RN {DEPTH 1 CHILDREN {grp_FFT_pipeline_DIT_fu_154 grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_fu_251 grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_fu_272 grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_fu_282}} grp_FFT_pipeline_DIT_fu_154 {DEPTH 2 CHILDREN {FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0 FFT_DIT_spatial_unroll_CY_stream_vector_U0}} FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0 {DEPTH 3 CHILDREN {}} FFT_DIT_spatial_unroll_CY_stream_vector_U0 {DEPTH 3 CHILDREN {reverse_input_stream_UF2_U0 FFT_Stage1_vectorstream_parameterize_U0 FFT_Stage2_vectorstreamIn_arrayOut_parametize_U0 FFT_stage_spatial_unroll_3_U0 FFT_stage_spatial_unroll_4_U0 FFT_stage_spatial_unroll_5_U0 FFT_stage_spatial_unroll_6_U0 FFT_stage_spatial_unroll_7_U0 output_result_array_to_stream_U0}} reverse_input_stream_UF2_U0 {DEPTH 4 CHILDREN {reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0 reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0 reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0}} reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0 {DEPTH 5 CHILDREN {}} reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0 {DEPTH 5 CHILDREN {}} reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0 {DEPTH 5 CHILDREN {}} FFT_Stage1_vectorstream_parameterize_U0 {DEPTH 4 CHILDREN FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0} FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0 {DEPTH 5 CHILDREN {}} FFT_Stage2_vectorstreamIn_arrayOut_parametize_U0 {DEPTH 4 CHILDREN {}} FFT_stage_spatial_unroll_3_U0 {DEPTH 4 CHILDREN {}} FFT_stage_spatial_unroll_4_U0 {DEPTH 4 CHILDREN {}} FFT_stage_spatial_unroll_5_U0 {DEPTH 4 CHILDREN {}} FFT_stage_spatial_unroll_6_U0 {DEPTH 4 CHILDREN {}} FFT_stage_spatial_unroll_7_U0 {DEPTH 4 CHILDREN {}} output_result_array_to_stream_U0 {DEPTH 4 CHILDREN {}} grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1_fu_251 {DEPTH 2 CHILDREN {}} grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_fu_272 {DEPTH 2 CHILDREN {}} grp_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2_fu_282 {DEPTH 2 CHILDREN {}}} MODULEDATA {FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME number_fu_67_p2 SOURCE FFT.cpp:650 VARIABLE number LOOP LOOP_REVIDTAB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln650_fu_73_p2 SOURCE FFT.cpp:650 VARIABLE icmp_ln650 LOOP LOOP_REVIDTAB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_430_p2 SOURCE FFT.cpp:258 VARIABLE i LOOP READ_STREAM_INPUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln258_fu_436_p2 SOURCE FFT.cpp:258 VARIABLE icmp_ln258 LOOP READ_STREAM_INPUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_312_p2 SOURCE FFT.cpp:285 VARIABLE i LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_1_fu_349_p2 SOURCE FFT.cpp:285 VARIABLE add_ln285_1 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_2_fu_354_p2 SOURCE FFT.cpp:285 VARIABLE add_ln285_2 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln298_fu_432_p2 SOURCE FFT.cpp:298 VARIABLE icmp_ln298 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_fu_437_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln298_1_fu_444_p2 SOURCE FFT.cpp:298 VARIABLE icmp_ln298_1 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_1_fu_595_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_1 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln298_2_fu_449_p2 SOURCE FFT.cpp:298 VARIABLE icmp_ln298_2 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_0_079_i_fu_600_p3 SOURCE FFT.cpp:298 VARIABLE p_0_079_i LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_2_fu_454_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_2 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_3_fu_607_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_3 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_0_180_i_fu_612_p3 SOURCE FFT.cpp:298 VARIABLE p_0_180_i LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_4_fu_461_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_4 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_5_fu_619_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_5 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_0_079_1_i_fu_624_p3 SOURCE FFT.cpp:298 VARIABLE p_0_079_1_i LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_6_fu_469_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_6 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_7_fu_631_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_7 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_0_180_1_i_fu_636_p3 SOURCE FFT.cpp:298 VARIABLE p_0_180_1_i LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_8_fu_477_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_8 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_9_fu_643_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_9 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_0_079_2_i_fu_648_p3 SOURCE FFT.cpp:298 VARIABLE p_0_079_2_i LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_10_fu_485_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_10 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_11_fu_655_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_11 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_0_180_2_i_fu_660_p3 SOURCE FFT.cpp:298 VARIABLE p_0_180_2_i LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_12_fu_493_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_12 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_13_fu_667_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_13 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_0_079_3_i_fu_672_p3 SOURCE FFT.cpp:298 VARIABLE p_0_079_3_i LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_14_fu_500_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_14 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln298_15_fu_679_p3 SOURCE FFT.cpp:298 VARIABLE select_ln298_15 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_0_180_3_i_fu_684_p3 SOURCE FFT.cpp:298 VARIABLE p_0_180_3_i LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_5_1_1_U11 SOURCE FFT.cpp:344 VARIABLE cyclic_offset_3 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_5_1_1_U12 SOURCE FFT.cpp:344 VARIABLE cyclic_offset_4 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_5_1_1_U13 SOURCE FFT.cpp:344 VARIABLE cyclic_offset_5 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_5_1_1_U14 SOURCE FFT.cpp:344 VARIABLE cyclic_offset_6 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln279_fu_338_p2 SOURCE FFT.cpp:279 VARIABLE icmp_ln279 LOOP FROM_BLOCK_TO_CYCLIC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_189_p2 SOURCE FFT.cpp:357 VARIABLE i LOOP STREAM_OUT_REVERSE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln357_fu_195_p2 SOURCE FFT.cpp:357 VARIABLE icmp_ln357 LOOP STREAM_OUT_REVERSE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} reverse_input_stream_UF2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_U SOURCE {} VARIABLE reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 16 URAM 0}} FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U47 SOURCE FFT.cpp:477 VARIABLE d2_real LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U48 SOURCE FFT.cpp:478 VARIABLE d2_imag LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U49 SOURCE FFT.cpp:479 VARIABLE d3_real LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U50 SOURCE FFT.cpp:480 VARIABLE d3_imag LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U51 SOURCE FFT.cpp:477 VARIABLE d2_real_7 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U52 SOURCE FFT.cpp:478 VARIABLE d2_imag_7 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U53 SOURCE FFT.cpp:479 VARIABLE d3_real_7 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U54 SOURCE FFT.cpp:480 VARIABLE d3_imag_7 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_fu_281_p2 SOURCE FFT.cpp:496 VARIABLE m LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln496_fu_287_p2 SOURCE FFT.cpp:496 VARIABLE icmp_ln496 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} FFT_Stage2_vectorstreamIn_arrayOut_parametize {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U61 SOURCE FFT.cpp:477 VARIABLE d2_real LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U62 SOURCE FFT.cpp:478 VARIABLE d2_imag LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U63 SOURCE FFT.cpp:479 VARIABLE d3_real LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U64 SOURCE FFT.cpp:480 VARIABLE d3_imag LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U65 SOURCE FFT.cpp:477 VARIABLE d2_real_6 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U66 SOURCE FFT.cpp:478 VARIABLE d2_imag_6 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U67 SOURCE FFT.cpp:479 VARIABLE d3_real_6 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U68 SOURCE FFT.cpp:480 VARIABLE d3_imag_6 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_fu_460_p2 SOURCE FFT.cpp:523 VARIABLE m LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} FFT_stage_spatial_unroll_3_s {BINDINFO {{BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln413_fu_634_p3 SOURCE FFT.cpp:413 VARIABLE select_ln413 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fu_642_p3 SOURCE FFT.cpp:413 VARIABLE m LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_650_p2 SOURCE FFT.cpp:413 VARIABLE empty LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_fu_761_p3 SOURCE FFT.cpp:413 VARIABLE c LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_fu_768_p3 SOURCE FFT.cpp:413 VARIABLE d LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln11_fu_775_p2 SOURCE FFT.cpp:11 VARIABLE icmp_ln11 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d0_real_fu_780_p3 SOURCE FFT.cpp:11 VARIABLE d0_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d0_imag_fu_785_p3 SOURCE FFT.cpp:11 VARIABLE d0_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME a_fu_790_p3 SOURCE FFT.cpp:12 VARIABLE a LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d1_real_13_fu_797_p3 SOURCE FFT.cpp:12 VARIABLE d1_real_13 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_4_fu_608_p2 SOURCE FFT.cpp:413 VARIABLE add_ln413_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln17_fu_859_p2 SOURCE FFT.cpp:17 VARIABLE xor_ln17 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U90 SOURCE FFT.cpp:25 VARIABLE ac LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U91 SOURCE FFT.cpp:26 VARIABLE bd LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U92 SOURCE FFT.cpp:27 VARIABLE ad LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U93 SOURCE FFT.cpp:28 VARIABLE bc LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U78 SOURCE FFT.cpp:29 VARIABLE d1_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U79 SOURCE FFT.cpp:30 VARIABLE d1_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U82 SOURCE FFT.cpp:43 VARIABLE d2_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U83 SOURCE FFT.cpp:44 VARIABLE d2_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U84 SOURCE FFT.cpp:45 VARIABLE d3_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U85 SOURCE FFT.cpp:46 VARIABLE d3_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tw_fu_804_p3 SOURCE FFT.cpp:413 VARIABLE tw LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln11_1_fu_818_p2 SOURCE FFT.cpp:11 VARIABLE icmp_ln11_1 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln11_fu_824_p3 SOURCE FFT.cpp:11 VARIABLE select_ln11 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d1_fu_830_p3 SOURCE FFT.cpp:12 VARIABLE d1 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln11_2_fu_836_p3 SOURCE FFT.cpp:11 VARIABLE select_ln11_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d1_22_fu_842_p3 SOURCE FFT.cpp:12 VARIABLE d1_22 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U94 SOURCE FFT.cpp:25 VARIABLE ac_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U95 SOURCE FFT.cpp:26 VARIABLE bd_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U96 SOURCE FFT.cpp:27 VARIABLE ad_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U97 SOURCE FFT.cpp:28 VARIABLE bc_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U80 SOURCE FFT.cpp:29 VARIABLE d1_real_15 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U81 SOURCE FFT.cpp:30 VARIABLE d1_imag_15 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U86 SOURCE FFT.cpp:43 VARIABLE d2_real_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U87 SOURCE FFT.cpp:44 VARIABLE d2_imag_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U88 SOURCE FFT.cpp:45 VARIABLE d3_real_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U89 SOURCE FFT.cpp:46 VARIABLE d3_imag_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_720_p2 SOURCE FFT.cpp:416 VARIABLE k LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln416_fu_734_p2 SOURCE FFT.cpp:416 VARIABLE xor_ln416 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_fu_740_p2 SOURCE FFT.cpp:413 VARIABLE add_ln413 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln413_fu_614_p2 SOURCE FFT.cpp:413 VARIABLE icmp_ln413 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 24 BRAM 0 URAM 0}} FFT_stage_spatial_unroll_4_s {BINDINFO {{BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln413_fu_536_p3 SOURCE FFT.cpp:413 VARIABLE select_ln413 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fu_544_p3 SOURCE FFT.cpp:413 VARIABLE m LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U131 SOURCE FFT.cpp:416 VARIABLE c LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U132 SOURCE FFT.cpp:416 VARIABLE d LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_3_fu_510_p2 SOURCE FFT.cpp:413 VARIABLE add_ln413_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln17_fu_764_p2 SOURCE FFT.cpp:17 VARIABLE xor_ln17 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U123 SOURCE FFT.cpp:25 VARIABLE ac LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U124 SOURCE FFT.cpp:26 VARIABLE bd LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U125 SOURCE FFT.cpp:27 VARIABLE ad LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U126 SOURCE FFT.cpp:28 VARIABLE bc LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U111 SOURCE FFT.cpp:29 VARIABLE d1_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U112 SOURCE FFT.cpp:30 VARIABLE d1_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U115 SOURCE FFT.cpp:43 VARIABLE d2_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U116 SOURCE FFT.cpp:44 VARIABLE d2_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U117 SOURCE FFT.cpp:45 VARIABLE d3_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U118 SOURCE FFT.cpp:46 VARIABLE d3_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U133 SOURCE FFT.cpp:416 VARIABLE tw LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U134 SOURCE FFT.cpp:416 VARIABLE tw_18 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U127 SOURCE FFT.cpp:25 VARIABLE ac_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U128 SOURCE FFT.cpp:26 VARIABLE bd_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U129 SOURCE FFT.cpp:27 VARIABLE ad_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U130 SOURCE FFT.cpp:28 VARIABLE bc_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U113 SOURCE FFT.cpp:29 VARIABLE d1_real_12 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U114 SOURCE FFT.cpp:30 VARIABLE d1_imag_12 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U119 SOURCE FFT.cpp:43 VARIABLE d2_real_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U120 SOURCE FFT.cpp:44 VARIABLE d2_imag_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U121 SOURCE FFT.cpp:45 VARIABLE d3_real_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U122 SOURCE FFT.cpp:46 VARIABLE d3_imag_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_620_p2 SOURCE FFT.cpp:416 VARIABLE k LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln416_fu_634_p2 SOURCE FFT.cpp:416 VARIABLE xor_ln416 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_fu_640_p2 SOURCE FFT.cpp:413 VARIABLE add_ln413 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln413_fu_516_p2 SOURCE FFT.cpp:413 VARIABLE icmp_ln413 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 24 BRAM 0 URAM 0}} FFT_stage_spatial_unroll_5_s {BINDINFO {{BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln413_fu_558_p3 SOURCE FFT.cpp:413 VARIABLE select_ln413 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fu_566_p3 SOURCE FFT.cpp:413 VARIABLE m LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_32_1_1_U164 SOURCE FFT.cpp:416 VARIABLE c LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_32_1_1_U165 SOURCE FFT.cpp:416 VARIABLE d LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_2_fu_532_p2 SOURCE FFT.cpp:413 VARIABLE add_ln413_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln17_fu_850_p2 SOURCE FFT.cpp:17 VARIABLE xor_ln17 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U156 SOURCE FFT.cpp:25 VARIABLE ac LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U157 SOURCE FFT.cpp:26 VARIABLE bd LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U158 SOURCE FFT.cpp:27 VARIABLE ad LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U159 SOURCE FFT.cpp:28 VARIABLE bc LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U144 SOURCE FFT.cpp:29 VARIABLE d1_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U145 SOURCE FFT.cpp:30 VARIABLE d1_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U148 SOURCE FFT.cpp:43 VARIABLE d2_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U149 SOURCE FFT.cpp:44 VARIABLE d2_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U150 SOURCE FFT.cpp:45 VARIABLE d3_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U151 SOURCE FFT.cpp:46 VARIABLE d3_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_32_1_1_U166 SOURCE FFT.cpp:416 VARIABLE tw LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_32_1_1_U167 SOURCE FFT.cpp:416 VARIABLE tw_14 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U160 SOURCE FFT.cpp:25 VARIABLE ac_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U161 SOURCE FFT.cpp:26 VARIABLE bd_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U162 SOURCE FFT.cpp:27 VARIABLE ad_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U163 SOURCE FFT.cpp:28 VARIABLE bc_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U146 SOURCE FFT.cpp:29 VARIABLE d1_real_9 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U147 SOURCE FFT.cpp:30 VARIABLE d1_imag_9 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U152 SOURCE FFT.cpp:43 VARIABLE d2_real_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U153 SOURCE FFT.cpp:44 VARIABLE d2_imag_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U154 SOURCE FFT.cpp:45 VARIABLE d3_real_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U155 SOURCE FFT.cpp:46 VARIABLE d3_imag_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_642_p2 SOURCE FFT.cpp:416 VARIABLE k LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln416_fu_656_p2 SOURCE FFT.cpp:416 VARIABLE xor_ln416 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_fu_662_p2 SOURCE FFT.cpp:413 VARIABLE add_ln413 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln413_fu_538_p2 SOURCE FFT.cpp:413 VARIABLE icmp_ln413 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 24 BRAM 0 URAM 0}} FFT_stage_spatial_unroll_6_s {BINDINFO {{BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln413_fu_604_p3 SOURCE FFT.cpp:413 VARIABLE select_ln413 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fu_612_p3 SOURCE FFT.cpp:413 VARIABLE m LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_5_32_1_1_U197 SOURCE FFT.cpp:416 VARIABLE c LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_5_32_1_1_U198 SOURCE FFT.cpp:416 VARIABLE d LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_1_fu_578_p2 SOURCE FFT.cpp:413 VARIABLE add_ln413_1 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln17_fu_1022_p2 SOURCE FFT.cpp:17 VARIABLE xor_ln17 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U189 SOURCE FFT.cpp:25 VARIABLE ac LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U190 SOURCE FFT.cpp:26 VARIABLE bd LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U191 SOURCE FFT.cpp:27 VARIABLE ad LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U192 SOURCE FFT.cpp:28 VARIABLE bc LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U177 SOURCE FFT.cpp:29 VARIABLE d1_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U178 SOURCE FFT.cpp:30 VARIABLE d1_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U181 SOURCE FFT.cpp:43 VARIABLE d2_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U182 SOURCE FFT.cpp:44 VARIABLE d2_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U183 SOURCE FFT.cpp:45 VARIABLE d3_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U184 SOURCE FFT.cpp:46 VARIABLE d3_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_5_32_1_1_U199 SOURCE FFT.cpp:416 VARIABLE tw LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_5_32_1_1_U200 SOURCE FFT.cpp:416 VARIABLE tw_9 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U193 SOURCE FFT.cpp:25 VARIABLE ac_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U194 SOURCE FFT.cpp:26 VARIABLE bd_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U195 SOURCE FFT.cpp:27 VARIABLE ad_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U196 SOURCE FFT.cpp:28 VARIABLE bc_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U179 SOURCE FFT.cpp:29 VARIABLE d1_real_6 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U180 SOURCE FFT.cpp:30 VARIABLE d1_imag_6 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U185 SOURCE FFT.cpp:43 VARIABLE d2_real_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U186 SOURCE FFT.cpp:44 VARIABLE d2_imag_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U187 SOURCE FFT.cpp:45 VARIABLE d3_real_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U188 SOURCE FFT.cpp:46 VARIABLE d3_imag_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_686_p2 SOURCE FFT.cpp:416 VARIABLE k LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln416_fu_700_p2 SOURCE FFT.cpp:416 VARIABLE xor_ln416 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_fu_706_p2 SOURCE FFT.cpp:413 VARIABLE add_ln413 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln413_fu_584_p2 SOURCE FFT.cpp:413 VARIABLE icmp_ln413 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 24 BRAM 0 URAM 0}} FFT_stage_spatial_unroll_7_s {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_6_32_1_1_U230 SOURCE FFT.cpp:398 VARIABLE tw LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_6_32_1_1_U231 SOURCE FFT.cpp:398 VARIABLE tw_3 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln17_fu_1232_p2 SOURCE FFT.cpp:17 VARIABLE xor_ln17 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U222 SOURCE FFT.cpp:25 VARIABLE ac LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U223 SOURCE FFT.cpp:26 VARIABLE bd LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U224 SOURCE FFT.cpp:27 VARIABLE ad LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U225 SOURCE FFT.cpp:28 VARIABLE bc LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U210 SOURCE FFT.cpp:29 VARIABLE d1_real LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U211 SOURCE FFT.cpp:30 VARIABLE d1_imag LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U214 SOURCE FFT.cpp:43 VARIABLE d2_real LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U215 SOURCE FFT.cpp:44 VARIABLE d2_imag LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U216 SOURCE FFT.cpp:45 VARIABLE d3_real LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U217 SOURCE FFT.cpp:46 VARIABLE d3_imag LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_6_32_1_1_U232 SOURCE FFT.cpp:398 VARIABLE tw_4 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_6_32_1_1_U233 SOURCE FFT.cpp:398 VARIABLE tw_5 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U226 SOURCE FFT.cpp:25 VARIABLE ac_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U227 SOURCE FFT.cpp:26 VARIABLE bd_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U228 SOURCE FFT.cpp:27 VARIABLE ad_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_8_max_dsp_1_U229 SOURCE FFT.cpp:28 VARIABLE bc_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U212 SOURCE FFT.cpp:29 VARIABLE d1_real_3 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U213 SOURCE FFT.cpp:30 VARIABLE d1_imag_3 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U218 SOURCE FFT.cpp:43 VARIABLE d2_real_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_14_no_dsp_1_U219 SOURCE FFT.cpp:44 VARIABLE d2_imag_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U220 SOURCE FFT.cpp:45 VARIABLE d3_real_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 13 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_14_no_dsp_1_U221 SOURCE FFT.cpp:46 VARIABLE d3_imag_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_662_p2 SOURCE FFT.cpp:398 VARIABLE k LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 24 BRAM 0 URAM 0}} output_result_array_to_stream {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_203_p2 SOURCE FFT.cpp:56 VARIABLE i LOOP PostP_Fwd_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_209_p2 SOURCE FFT.cpp:56 VARIABLE icmp_ln56 LOOP PostP_Fwd_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} FFT_DIT_spatial_unroll_CY_stream_vector {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME reverse_in_stream_vector_U SOURCE :0 VARIABLE reverse_in_stream_vector LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_s1_stream_vector_U SOURCE :0 VARIABLE data_s1_stream_vector LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 120 BRAM 96 URAM 0}} FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln757_fu_202_p2 SOURCE FFT.cpp:757 VARIABLE icmp_ln757 LOOP VITIS_LOOP_757_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_fu_208_p2 SOURCE FFT.cpp:757 VARIABLE add_ln757 LOOP VITIS_LOOP_757_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln734_fu_107_p2 SOURCE FFT.cpp:734 VARIABLE icmp_ln734 LOOP VITIS_LOOP_734_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln734_fu_113_p2 SOURCE FFT.cpp:734 VARIABLE add_ln734 LOOP VITIS_LOOP_734_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln736_fu_136_p2 SOURCE FFT.cpp:736 VARIABLE icmp_ln736 LOOP VITIS_LOOP_734_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_2p PRAGMA {} RTLNAME p_buf_1_U SOURCE {} VARIABLE p_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_2p PRAGMA {} RTLNAME p_buf_U SOURCE {} VARIABLE p_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 0 BRAM 4 URAM 0}} FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln764_fu_175_p2 SOURCE FFT.cpp:764 VARIABLE icmp_ln764 LOOP VITIS_LOOP_764_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln764_fu_181_p2 SOURCE FFT.cpp:764 VARIABLE add_ln764 LOOP VITIS_LOOP_764_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} FFT_DIT_RN {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mid_fifo_U SOURCE {} VARIABLE mid LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE {} STORAGESIZE {256 8 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME revIdxTab_U SOURCE {} VARIABLE revIdxTab LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {7 128 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_U SOURCE {} VARIABLE FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_U SOURCE {} VARIABLE FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_U SOURCE {} VARIABLE FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_U SOURCE {} VARIABLE FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_U SOURCE {} VARIABLE FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_U SOURCE {} VARIABLE FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_U SOURCE {} VARIABLE FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 2 OPTYPE ram_1p PRAGMA {} RTLNAME FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_U SOURCE {} VARIABLE FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 120 BRAM 123 URAM 0}} FFT_Stage1_vectorstream_parameterize {AREA {DSP 0 BRAM 0 URAM 0}} FFT_pipeline_DIT {AREA {DSP 120 BRAM 96 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (1):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:756:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:756:0 msg_body {array_partition dim=2 type=complete  variable=_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.1 1 FFT_DIT_RN FFT.cpp:756:0 FFT_DIT_RN(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)::buffer (.1)}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 965.320 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FFT_DIT_RN.
INFO: [VLOG 209-307] Generating Verilog RTL for FFT_DIT_RN.
Execute         syn_report -model FFT_DIT_RN -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 196.43 MHz
Command       autosyn done; 4.42 sec.
Command     csynth_design done; 22.64 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:22; Allocated memory: 326.203 MB.
Execute     export_design -flow syn -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
Execute       config_export -flow=syn -rtl=verilog 
Execute       ::AP::init_summary_file vivado-syn 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl verilog
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=FFT_DIT_RN xml_exists=0
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to FFT_DIT_RN
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=58 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_flow_control_loop_pipe
FFT_DIT_RN_sparsemux_7_2_5_1_1
FFT_DIT_RN_sparsemux_7_2_5_1_1
FFT_DIT_RN_sparsemux_7_2_5_1_1
FFT_DIT_RN_sparsemux_7_2_5_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore
FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb
FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
FFT_DIT_RN_flow_control_loop_pipe
FFT_DIT_RN_flow_control_loop_pipe
FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_sparsemux_9_3_32_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_sparsemux_17_4_32_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_sparsemux_33_5_32_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_sparsemux_65_6_32_1_1
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_flow_control_loop_delay_pipe
FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore
FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU
FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore
FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec
FFT_DIT_RN_fifo_w256_d2_S
FFT_DIT_RN_fifo_w256_d2_S
FFT_DIT_RN_flow_control_loop_pipe_sequential_init
FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W
FFT_DIT_RN_flow_control_loop_pipe_sequential_init
FFT_DIT_RN_flow_control_loop_pipe_sequential_init
FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W
FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W
FFT_DIT_RN_fifo_w256_d8_A
FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc
reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc
reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc
reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc
reverse_input_stream_UF2
FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc
FFT_Stage1_vectorstream_parameterize
FFT_Stage2_vectorstreamIn_arrayOut_parametize
FFT_stage_spatial_unroll_3_s
FFT_stage_spatial_unroll_4_s
FFT_stage_spatial_unroll_5_s
FFT_stage_spatial_unroll_6_s
FFT_stage_spatial_unroll_7_s
output_result_array_to_stream
FFT_DIT_spatial_unroll_CY_stream_vector
FFT_pipeline_DIT
FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1
FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1
FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2
FFT_DIT_RN
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/top-io-be.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.rtl_wrap.cfg.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.compgen.dataonly.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/reverse_input_stream_UF2.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage1_vectorstream_parameterize.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_3_s.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_4_s.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_5_s.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_6_s.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_stage_spatial_unroll_7_s.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/output_result_array_to_stream.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_pipeline_DIT.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.tbgen.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.constraint.tcl 
Execute       sc_get_clocks FFT_DIT_RN 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/misc/FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/misc/FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/misc/FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.constraint.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.constraint.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/FFT_DIT_RN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/implsyn.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix FFT_DIT_RN_ TopModuleNoPrefix FFT_DIT_RN TopModuleWithPrefix FFT_DIT_RN' export_design_flow='syn' impl_dir='/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f3c55c1f778' export_design_flow='syn' export_rpt='/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s FFT_DIT_RN/FFT_DIT_RN/impl/export.zip 
INFO: [HLS 200-802] Generated output file FFT_DIT_RN/FFT_DIT_RN/impl/export.zip
Command     export_design done; 2499.96 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:41:39; Allocated memory: 10.793 MB.
Execute     close_solution 
INFO: [HLS 200-1510] Running: close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
