#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 01:55:14 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 01:55:19 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               162           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     275.634 MHz       1000.000          3.628        996.372
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.372       0.000              0            471
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.212       0.000              0            471
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.641       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.436       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            162
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           997.016       0.000              0            471
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.266       0.000              0            471
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.427       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.347       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            162
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[19]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.261       4.622 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.428       5.050         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.384       5.434 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.450       5.884         _N860            
 CLMA_58_188/Y2                    td                    0.284       6.168 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.261       6.429         _N804            
 CLMA_58_189/Y0                    td                    0.164       6.593 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       6.853         _N886            
 CLMA_58_189/Y1                    td                    0.276       7.129 r       N56_mux19_7/gateop_perm/Z
                                   net (fanout=20)       0.650       7.779         _N963            
 CLMA_58_212/B4                                                            r       counter_p[19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.779         Logic Levels: 4  
                                                                                   Logic: 1.369ns(40.053%), Route: 2.049ns(59.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.544    1003.736         ntclkbufg_0      
 CLMA_58_212/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.334                          
 clock uncertainty                                      -0.050    1004.284                          

 Setup time                                             -0.133    1004.151                          

 Data required time                                               1004.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.151                          
 Data arrival time                                                  -7.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.372                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[16]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.721
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.261       4.622 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.428       5.050         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.384       5.434 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.450       5.884         _N860            
 CLMA_58_188/Y2                    td                    0.284       6.168 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.261       6.429         _N804            
 CLMA_58_189/Y0                    td                    0.164       6.593 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       6.853         _N886            
 CLMA_58_189/Y1                    td                    0.276       7.129 r       N56_mux19_7/gateop_perm/Z
                                   net (fanout=20)       0.616       7.745         _N963            
 CLMA_58_201/A4                                                            r       counter_p[16]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.745         Logic Levels: 4  
                                                                                   Logic: 1.369ns(40.455%), Route: 2.015ns(59.545%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.529    1003.721         ntclkbufg_0      
 CLMA_58_201/CLK                                                           r       counter_p[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.319                          
 clock uncertainty                                      -0.050    1004.269                          

 Setup time                                             -0.130    1004.139                          

 Data required time                                               1004.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.139                          
 Data arrival time                                                  -7.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.394                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[1]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.703
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.261       4.622 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.428       5.050         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.384       5.434 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.450       5.884         _N860            
 CLMA_58_188/Y2                    td                    0.284       6.168 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.261       6.429         _N804            
 CLMA_58_189/Y0                    td                    0.164       6.593 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       6.853         _N886            
 CLMA_58_189/Y1                    td                    0.276       7.129 r       N56_mux19_7/gateop_perm/Z
                                   net (fanout=20)       0.444       7.573         _N963            
 CLMA_54_188/C1                                                            r       counter_p[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.573         Logic Levels: 4  
                                                                                   Logic: 1.369ns(42.621%), Route: 1.843ns(57.379%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.511    1003.703         ntclkbufg_0      
 CLMA_54_188/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.301                          
 clock uncertainty                                      -0.050    1004.251                          

 Setup time                                             -0.251    1004.000                          

 Data required time                                               1004.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.000                          
 Data arrival time                                                  -7.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.427                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[1]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.591       3.783         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_249/Q1                    tco                   0.223       4.006 f       counter_e_b[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235       4.241         counter_e_b[1]   
 CLMA_38_244/M1                                                            f       dis_reg_b[1]/opit_0_inv/D

 Data arrival time                                                   4.241         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[1]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[1]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  3.768
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.576       3.768         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMA_30_241/Q1                    tco                   0.223       3.991 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.252       4.243         curr_state_b[0]  
 CLMS_38_249/B0                                                            f       counter_e_b[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.243         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.947%), Route: 0.252ns(53.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.872       4.436         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.064                          
 clock uncertainty                                       0.000       4.064                          

 Hold time                                              -0.127       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                  -4.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[0]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.540       3.732         ntclkbufg_0      
 CLMS_38_217/CLK                                                           r       counter_e_a[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_217/Q0                    tco                   0.224       3.956 r       counter_e_a[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.139       4.095         counter_e_a[0]   
 CLMA_38_216/M1                                                            r       dis_reg_a[0]/opit_0_inv/D

 Data arrival time                                                   4.095         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.818       4.382         ntclkbufg_0      
 CLMA_38_216/CLK                                                           r       dis_reg_a[0]/opit_0_inv/CLK
 clock pessimism                                        -0.617       3.765                          
 clock uncertainty                                       0.000       3.765                          

 Hold time                                              -0.012       3.753                          

 Data required time                                                  3.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.753                          
 Data arrival time                                                  -4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.261       4.622 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.428       5.050         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.384       5.434 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.650       6.084         _N860            
 CLMA_66_176/Y0                    td                    0.282       6.366 r       N106_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.331       6.697         _N937            
 CLMA_66_180/Y0                    td                    0.383       7.080 r       N106_mux14/gateop_perm/Z
                                   net (fanout=2)        0.263       7.343         _N981            
 CLMS_66_181/Y0                    td                    0.387       7.730 r       N278/gateop_perm/Z
                                   net (fanout=2)        0.622       8.352         N278             
 CLMA_66_172/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.352         Logic Levels: 4  
                                                                                   Logic: 1.697ns(42.521%), Route: 2.294ns(57.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.530    1003.722         ntclkbufg_0      
 CLMA_66_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.320                          
 clock uncertainty                                      -0.050    1004.270                          

 Recovery time                                          -0.277    1003.993                          

 Data required time                                               1003.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.993                          
 Data arrival time                                                  -8.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.641                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.372
  Launch Clock Delay      :  3.711
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.519       3.711         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q3                    tco                   0.223       3.934 f       counter_p[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.390       4.324         counter_p[15]    
 CLMS_66_181/Y0                    td                    0.234       4.558 f       N278/gateop_perm/Z
                                   net (fanout=2)        0.441       4.999         N278             
 CLMA_66_172/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.999         Logic Levels: 1  
                                                                                   Logic: 0.457ns(35.481%), Route: 0.831ns(64.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.808       4.372         ntclkbufg_0      
 CLMA_66_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.774                          
 clock uncertainty                                       0.000       3.774                          

 Removal time                                           -0.211       3.563                          

 Data required time                                                  3.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.563                          
 Data arrival time                                                  -4.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.436                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q1                    tco                   0.261       4.622 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.858       5.480         counter_p[5]     
 CLMS_66_177/Y0                    td                    0.383       5.863 r       N74_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.669       6.532         _N1557           
 CLMS_66_197/Y0                    td                    0.387       6.919 r       N74_mux8/gateop_perm/Z
                                   net (fanout=1)        0.261       7.180         _N954            
 CLMS_66_197/Y2                    td                    0.384       7.564 r       N74_mux12/gateop_perm/Z
                                   net (fanout=1)        0.414       7.978         _N973            
 CLMS_66_201/Y1                    td                    0.377       8.355 r       N87_muxf6_perm/Y1
                                   net (fanout=1)        0.418       8.773         _N894            
 CLMA_70_197/Y0                    td                    0.351       9.124 f       N79/gateop_perm/Z
                                   net (fanout=1)        2.175      11.299         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.421 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.421         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      14.209 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.306         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.306         Logic Levels: 7  
                                                                                   Logic: 5.053ns(50.809%), Route: 4.892ns(49.191%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q1                    tco                   0.261       4.622 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.621       5.243         counter_p[5]     
 CLMS_66_189/Y2                    td                    0.284       5.527 r       N64_mux3/gateop_perm/Z
                                   net (fanout=2)        0.262       5.789         _N861            
 CLMS_66_189/Y0                    td                    0.383       6.172 r       N85_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.638       6.810         _N898            
 CLMS_66_197/Y1                    td                    0.377       7.187 r       N85_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.415       7.602         _N1567           
 CLMS_66_201/Y0                    td                    0.164       7.766 r       N87_muxf6_perm/Y0
                                   net (fanout=1)        0.436       8.202         _N897            
 CLMA_70_193/Y1                    td                    0.230       8.432 f       N100_6/gateop_perm/Z
                                   net (fanout=1)        2.583      11.015         _N1068           
 IOL_7_349/DO                      td                    0.122      11.137 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.137         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      13.925 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.017         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.017         Logic Levels: 7  
                                                                                   Logic: 4.609ns(47.732%), Route: 5.047ns(52.268%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q1                    tco                   0.261       4.622 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.858       5.480         counter_p[5]     
 CLMS_66_177/Y0                    td                    0.383       5.863 r       N74_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.669       6.532         _N1557           
 CLMS_66_197/Y0                    td                    0.387       6.919 r       N74_mux8/gateop_perm/Z
                                   net (fanout=1)        0.261       7.180         _N954            
 CLMS_66_197/Y2                    td                    0.384       7.564 r       N74_mux12/gateop_perm/Z
                                   net (fanout=1)        0.414       7.978         _N973            
 CLMS_66_201/Y6AB                  td                    0.332       8.310 f       N87_muxf6_perm/Z 
                                   net (fanout=1)        2.362      10.672         nt_pwm3          
 IOL_7_330/DO                      td                    0.122      10.794 f       pwm3_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.794         pwm3_obuf/ntO    
 IOBD_0_330/PAD                    td                    2.788      13.582 f       pwm3_obuf/opit_0/O
                                   net (fanout=1)        0.095      13.677         pwm3             
 B7                                                                        f       pwm3 (port)      

 Data arrival time                                                  13.677         Logic Levels: 6  
                                                                                   Logic: 4.657ns(49.989%), Route: 4.659ns(50.011%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.822       1.906         nt_echo_a        
 CLMA_30_236/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.906         Logic Levels: 2  
                                                                                   Logic: 1.029ns(53.987%), Route: 0.877ns(46.013%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.212       2.277         nt_echo_b        
 CLMA_30_244/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.277         Logic Levels: 2  
                                                                                   Logic: 1.029ns(45.191%), Route: 1.248ns(54.809%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : dis_reg_a[17]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=90)       0.534       2.494         nt_sys_rst_n     
 CLMS_26_233/RS                                                            r       dis_reg_a[17]/opit_0_inv/RS

 Data arrival time                                                   2.494         Logic Levels: 2  
                                                                                   Logic: 1.918ns(76.905%), Route: 0.576ns(23.095%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[16]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.077
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.209       3.731 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.358       4.089         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.308       4.397 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.378       4.775         _N860            
 CLMA_58_188/Y2                    td                    0.227       5.002 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.240       5.242         _N804            
 CLMA_58_189/Y0                    td                    0.131       5.373 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.612         _N886            
 CLMA_58_189/Y1                    td                    0.221       5.833 r       N56_mux19_7/gateop_perm/Z
                                   net (fanout=20)       0.503       6.336         _N963            
 CLMA_58_201/A4                                                            r       counter_p[16]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.336         Logic Levels: 4  
                                                                                   Logic: 1.096ns(38.948%), Route: 1.718ns(61.052%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.268    1003.077         ntclkbufg_0      
 CLMA_58_201/CLK                                                           r       counter_p[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.473                          
 clock uncertainty                                      -0.050    1003.423                          

 Setup time                                             -0.071    1003.352                          

 Data required time                                               1003.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.352                          
 Data arrival time                                                  -6.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.016                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[19]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.209       3.731 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.358       4.089         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.308       4.397 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.378       4.775         _N860            
 CLMA_58_188/Y2                    td                    0.227       5.002 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.240       5.242         _N804            
 CLMA_58_189/Y0                    td                    0.131       5.373 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.612         _N886            
 CLMA_58_189/Y1                    td                    0.221       5.833 r       N56_mux19_7/gateop_perm/Z
                                   net (fanout=20)       0.501       6.334         _N963            
 CLMA_58_212/B4                                                            r       counter_p[19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.334         Logic Levels: 4  
                                                                                   Logic: 1.096ns(38.976%), Route: 1.716ns(61.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.282    1003.091         ntclkbufg_0      
 CLMA_58_212/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.487                          
 clock uncertainty                                      -0.050    1003.437                          

 Setup time                                             -0.073    1003.364                          

 Data required time                                               1003.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.364                          
 Data arrival time                                                  -6.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.030                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[1]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.060
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.209       3.731 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.358       4.089         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.308       4.397 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.378       4.775         _N860            
 CLMA_58_188/Y2                    td                    0.227       5.002 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.240       5.242         _N804            
 CLMA_58_189/Y0                    td                    0.131       5.373 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.612         _N886            
 CLMA_58_189/Y1                    td                    0.221       5.833 r       N56_mux19_7/gateop_perm/Z
                                   net (fanout=20)       0.380       6.213         _N963            
 CLMA_54_188/C1                                                            r       counter_p[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.213         Logic Levels: 4  
                                                                                   Logic: 1.096ns(40.728%), Route: 1.595ns(59.272%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.251    1003.060         ntclkbufg_0      
 CLMA_54_188/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.456                          
 clock uncertainty                                      -0.050    1003.406                          

 Setup time                                             -0.150    1003.256                          

 Data required time                                               1003.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.256                          
 Data arrival time                                                  -6.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.043                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[1]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.139
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.330       3.139         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_249/Q1                    tco                   0.198       3.337 r       counter_e_b[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.240       3.577         counter_e_b[1]   
 CLMA_38_244/M1                                                            r       dis_reg_b[1]/opit_0_inv/D

 Data arrival time                                                   3.577         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.205%), Route: 0.240ns(54.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.505       3.572         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[1]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                              -0.003       3.311                          

 Data required time                                                  3.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.311                          
 Data arrival time                                                  -3.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[18]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.590
  Launch Clock Delay      :  3.132
  Clock Pessimism Removal :  -0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.323       3.132         ntclkbufg_0      
 CLMA_30_261/CLK                                                           r       counter_e_b[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_261/Q2                    tco                   0.198       3.330 r       counter_e_b[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141       3.471         counter_e_b[18]  
 CLMA_30_260/M0                                                            r       dis_reg_b[18]/opit_0_inv/D

 Data arrival time                                                   3.471         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.523       3.590         ntclkbufg_0      
 CLMA_30_260/CLK                                                           r       dis_reg_b[18]/opit_0_inv/CLK
 clock pessimism                                        -0.409       3.181                          
 clock uncertainty                                       0.000       3.181                          

 Hold time                                              -0.003       3.178                          

 Data required time                                                  3.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.178                          
 Data arrival time                                                  -3.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[0]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.540
  Launch Clock Delay      :  3.085
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.276       3.085         ntclkbufg_0      
 CLMS_38_217/CLK                                                           r       counter_e_a[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_217/Q0                    tco                   0.198       3.283 r       counter_e_a[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.141       3.424         counter_e_a[0]   
 CLMA_38_216/M1                                                            r       dis_reg_a[0]/opit_0_inv/D

 Data arrival time                                                   3.424         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.473       3.540         ntclkbufg_0      
 CLMA_38_216/CLK                                                           r       dis_reg_a[0]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.134                          
 clock uncertainty                                       0.000       3.134                          

 Hold time                                              -0.003       3.131                          

 Data required time                                                  3.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.131                          
 Data arrival time                                                  -3.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.209       3.731 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.358       4.089         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.308       4.397 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.526       4.923         _N860            
 CLMA_66_176/Y0                    td                    0.226       5.149 r       N106_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.267       5.416         _N937            
 CLMA_66_180/Y0                    td                    0.308       5.724 r       N106_mux14/gateop_perm/Z
                                   net (fanout=2)        0.242       5.966         _N981            
 CLMS_66_181/Y0                    td                    0.310       6.276 r       N278/gateop_perm/Z
                                   net (fanout=2)        0.499       6.775         N278             
 CLMA_66_172/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   6.775         Logic Levels: 4  
                                                                                   Logic: 1.361ns(41.838%), Route: 1.892ns(58.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.270    1003.079         ntclkbufg_0      
 CLMA_66_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.475                          
 clock uncertainty                                      -0.050    1003.425                          

 Recovery time                                          -0.223    1003.202                          

 Data required time                                               1003.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.202                          
 Data arrival time                                                  -6.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.427                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.534
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.259       3.068         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q3                    tco                   0.197       3.265 f       counter_p[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.393       3.658         counter_p[15]    
 CLMS_66_181/Y0                    td                    0.200       3.858 r       N278/gateop_perm/Z
                                   net (fanout=2)        0.432       4.290         N278             
 CLMA_66_172/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.290         Logic Levels: 1  
                                                                                   Logic: 0.397ns(32.488%), Route: 0.825ns(67.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.467       3.534         ntclkbufg_0      
 CLMA_66_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Removal time                                           -0.195       2.943                          

 Data required time                                                  2.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.943                          
 Data arrival time                                                  -4.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.347                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q1                    tco                   0.209       3.731 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.655       4.386         counter_p[5]     
 CLMS_66_177/Y0                    td                    0.308       4.694 r       N74_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.512       5.206         _N1557           
 CLMS_66_197/Y0                    td                    0.310       5.516 r       N74_mux8/gateop_perm/Z
                                   net (fanout=1)        0.240       5.756         _N954            
 CLMS_66_197/Y2                    td                    0.308       6.064 r       N74_mux12/gateop_perm/Z
                                   net (fanout=1)        0.351       6.415         _N973            
 CLMS_66_201/Y1                    td                    0.302       6.717 r       N87_muxf6_perm/Y1
                                   net (fanout=1)        0.356       7.073         _N894            
 CLMA_70_197/Y0                    td                    0.281       7.354 f       N79/gateop_perm/Z
                                   net (fanout=1)        2.022       9.376         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.457 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.457         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.506 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.603         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.603         Logic Levels: 7  
                                                                                   Logic: 3.848ns(47.618%), Route: 4.233ns(52.382%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q1                    tco                   0.209       3.731 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.506       4.237         counter_p[5]     
 CLMS_66_189/Y2                    td                    0.227       4.464 r       N64_mux3/gateop_perm/Z
                                   net (fanout=2)        0.241       4.705         _N861            
 CLMS_66_189/Y0                    td                    0.308       5.013 r       N85_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.473       5.486         _N898            
 CLMS_66_197/Y1                    td                    0.302       5.788 r       N85_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.353       6.141         _N1567           
 CLMS_66_201/Y0                    td                    0.131       6.272 r       N87_muxf6_perm/Y0
                                   net (fanout=1)        0.345       6.617         _N897            
 CLMA_70_193/Y1                    td                    0.185       6.802 f       N100_6/gateop_perm/Z
                                   net (fanout=1)        2.379       9.181         _N1068           
 IOL_7_349/DO                      td                    0.081       9.262 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.262         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.311 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.403         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.403         Logic Levels: 7  
                                                                                   Logic: 3.492ns(44.309%), Route: 4.389ns(55.691%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q1                    tco                   0.209       3.731 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.655       4.386         counter_p[5]     
 CLMS_66_177/Y0                    td                    0.308       4.694 r       N74_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.512       5.206         _N1557           
 CLMS_66_197/Y0                    td                    0.310       5.516 r       N74_mux8/gateop_perm/Z
                                   net (fanout=1)        0.240       5.756         _N954            
 CLMS_66_197/Y2                    td                    0.308       6.064 r       N74_mux12/gateop_perm/Z
                                   net (fanout=1)        0.351       6.415         _N973            
 CLMS_66_201/Y6AB                  td                    0.266       6.681 f       N87_muxf6_perm/Z 
                                   net (fanout=1)        2.303       8.984         nt_pwm3          
 IOL_7_330/DO                      td                    0.081       9.065 f       pwm3_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.065         pwm3_obuf/ntO    
 IOBD_0_330/PAD                    td                    2.049      11.114 f       pwm3_obuf/opit_0/O
                                   net (fanout=1)        0.095      11.209         pwm3             
 B7                                                                        f       pwm3 (port)      

 Data arrival time                                                  11.209         Logic Levels: 6  
                                                                                   Logic: 3.531ns(45.935%), Route: 4.156ns(54.065%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.671       1.578         nt_echo_a        
 CLMA_30_236/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.578         Logic Levels: 2  
                                                                                   Logic: 0.852ns(53.992%), Route: 0.726ns(46.008%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.069       1.957         nt_echo_b        
 CLMA_30_244/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.957         Logic Levels: 2  
                                                                                   Logic: 0.852ns(43.536%), Route: 1.105ns(56.464%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a_led/opit_0_inv/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.781       0.869 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.071       0.940 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.118       2.058         nt_echo_en_n     
 CLMS_10_237/CE                                                            r       nr_a_led/opit_0_inv/CE

 Data arrival time                                                   2.058         Logic Levels: 2  
                                                                                   Logic: 0.852ns(41.399%), Route: 1.206ns(58.601%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.469 sec
Current time: Mon Jul 17 01:55:19 2023
Action report_timing: Peak memory pool usage is 323,436,544 bytes
Report timing is finished successfully.
