{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647733396583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647733396585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 08:43:16 2022 " "Processing started: Sun Mar 20 08:43:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647733396585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647733396585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mmRISC -c mmRISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off mmRISC -c mmRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647733396585 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1647733396943 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1647733396972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset_vector RESET_VECTOR chip_top.v(329) " "Verilog HDL Declaration information at chip_top.v(329): object \"reset_vector\" differs only in case from object \"RESET_VECTOR\" in the same scope" {  } { { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 329 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHIP_TOP " "Found entity 1: CHIP_TOP" {  } { { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DBG_STOP_TIMER dbg_stop_timer mmRISC.v(103) " "Verilog HDL Declaration information at mmRISC.v(103): object \"DBG_STOP_TIMER\" differs only in case from object \"dbg_stop_timer\" in the same scope" {  } { { "../verilog/mmRISC/mmRISC.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmRISC " "Found entity 1: mmRISC" {  } { { "../verilog/mmRISC/mmRISC.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/bus_m_ahb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/mmRISC/bus_m_ahb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_M_AHB " "Found entity 1: BUS_M_AHB" {  } { { "../verilog/mmRISC/bus_m_ahb.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/bus_m_ahb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MTIME mtime csr_mtime.v(88) " "Verilog HDL Declaration information at csr_mtime.v(88): object \"MTIME\" differs only in case from object \"mtime\" in the same scope" {  } { { "../verilog/mmRISC/csr_mtime.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MTIMEH mtimeh csr_mtime.v(89) " "Verilog HDL Declaration information at csr_mtime.v(89): object \"MTIMEH\" differs only in case from object \"mtimeh\" in the same scope" {  } { { "../verilog/mmRISC/csr_mtime.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSR_MTIME " "Found entity 1: CSR_MTIME" {  } { { "../verilog/mmRISC/csr_mtime.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/csr_mtime.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_TOP " "Found entity 1: CPU_TOP" {  } { { "../verilog/cpu/cpu_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_FETCH " "Found entity 1: CPU_FETCH" {  } { { "../verilog/cpu/cpu_fetch.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fetch.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FETCH_START fetch_start cpu_pipeline.v(88) " "Verilog HDL Declaration information at cpu_pipeline.v(88): object \"FETCH_START\" differs only in case from object \"fetch_start\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FETCH_STOP fetch_stop cpu_pipeline.v(89) " "Verilog HDL Declaration information at cpu_pipeline.v(89): object \"FETCH_STOP\" differs only in case from object \"fetch_stop\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DECODE_ACK decode_ack cpu_pipeline.v(93) " "Verilog HDL Declaration information at cpu_pipeline.v(93): object \"DECODE_ACK\" differs only in case from object \"decode_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_MACMD id_macmd cpu_pipeline.v(116) " "Verilog HDL Declaration information at cpu_pipeline.v(116): object \"ID_MACMD\" differs only in case from object \"id_macmd\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 116 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_MACMD ex_macmd cpu_pipeline.v(117) " "Verilog HDL Declaration information at cpu_pipeline.v(117): object \"EX_MACMD\" differs only in case from object \"ex_macmd\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 117 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_STSRC ex_stsrc cpu_pipeline.v(119) " "Verilog HDL Declaration information at cpu_pipeline.v(119): object \"EX_STSRC\" differs only in case from object \"ex_stsrc\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WB_MACMD wb_macmd cpu_pipeline.v(118) " "Verilog HDL Declaration information at cpu_pipeline.v(118): object \"WB_MACMD\" differs only in case from object \"wb_macmd\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_AMO_1STLD ex_amo_1stld cpu_pipeline.v(137) " "Verilog HDL Declaration information at cpu_pipeline.v(137): object \"EX_AMO_1STLD\" differs only in case from object \"ex_amo_1stld\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_AMO_2NDST ex_amo_2ndst cpu_pipeline.v(138) " "Verilog HDL Declaration information at cpu_pipeline.v(138): object \"EX_AMO_2NDST\" differs only in case from object \"ex_amo_2ndst\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_AMO_LRSVD ex_amo_lrsvd cpu_pipeline.v(139) " "Verilog HDL Declaration information at cpu_pipeline.v(139): object \"EX_AMO_LRSVD\" differs only in case from object \"ex_amo_lrsvd\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_AMO_SCOND ex_amo_scond cpu_pipeline.v(140) " "Verilog HDL Declaration information at cpu_pipeline.v(140): object \"EX_AMO_SCOND\" differs only in case from object \"ex_amo_scond\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIPE_ID_ENABLE pipe_id_enable cpu_pipeline.v(99) " "Verilog HDL Declaration information at cpu_pipeline.v(99): object \"PIPE_ID_ENABLE\" differs only in case from object \"pipe_id_enable\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIPE_EX_ENABLE pipe_ex_enable cpu_pipeline.v(100) " "Verilog HDL Declaration information at cpu_pipeline.v(100): object \"PIPE_EX_ENABLE\" differs only in case from object \"pipe_ex_enable\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIPE_MA_ENABLE pipe_ma_enable cpu_pipeline.v(101) " "Verilog HDL Declaration information at cpu_pipeline.v(101): object \"PIPE_MA_ENABLE\" differs only in case from object \"pipe_ma_enable\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIPE_WB_ENABLE pipe_wb_enable cpu_pipeline.v(102) " "Verilog HDL Declaration information at cpu_pipeline.v(102): object \"PIPE_WB_ENABLE\" differs only in case from object \"pipe_wb_enable\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_DEC_SRC1 id_dec_src1 cpu_pipeline.v(104) " "Verilog HDL Declaration information at cpu_pipeline.v(104): object \"ID_DEC_SRC1\" differs only in case from object \"id_dec_src1\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_DEC_SRC2 id_dec_src2 cpu_pipeline.v(105) " "Verilog HDL Declaration information at cpu_pipeline.v(105): object \"ID_DEC_SRC2\" differs only in case from object \"id_dec_src2\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_ALU_SRC2 id_alu_src2 cpu_pipeline.v(106) " "Verilog HDL Declaration information at cpu_pipeline.v(106): object \"ID_ALU_SRC2\" differs only in case from object \"id_alu_src2\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_SRC1 ex_alu_src1 cpu_pipeline.v(107) " "Verilog HDL Declaration information at cpu_pipeline.v(107): object \"EX_ALU_SRC1\" differs only in case from object \"ex_alu_src1\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_SRC2 ex_alu_src2 cpu_pipeline.v(108) " "Verilog HDL Declaration information at cpu_pipeline.v(108): object \"EX_ALU_SRC2\" differs only in case from object \"ex_alu_src2\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_SRC3 ex_alu_src3 cpu_pipeline.v(109) " "Verilog HDL Declaration information at cpu_pipeline.v(109): object \"EX_ALU_SRC3\" differs only in case from object \"ex_alu_src3\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_DST1 ex_alu_dst1 cpu_pipeline.v(111) " "Verilog HDL Declaration information at cpu_pipeline.v(111): object \"EX_ALU_DST1\" differs only in case from object \"ex_alu_dst1\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 111 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_DST2 ex_alu_dst2 cpu_pipeline.v(112) " "Verilog HDL Declaration information at cpu_pipeline.v(112): object \"EX_ALU_DST2\" differs only in case from object \"ex_alu_dst2\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WB_LOAD_DST wb_load_dst cpu_pipeline.v(120) " "Verilog HDL Declaration information at cpu_pipeline.v(120): object \"WB_LOAD_DST\" differs only in case from object \"wb_load_dst\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 120 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_FUNC ex_alu_func cpu_pipeline.v(113) " "Verilog HDL Declaration information at cpu_pipeline.v(113): object \"EX_ALU_FUNC\" differs only in case from object \"ex_alu_func\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 113 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_IMM ex_alu_imm cpu_pipeline.v(110) " "Verilog HDL Declaration information at cpu_pipeline.v(110): object \"EX_ALU_IMM\" differs only in case from object \"ex_alu_imm\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_ALU_SHAMT ex_alu_shamt cpu_pipeline.v(114) " "Verilog HDL Declaration information at cpu_pipeline.v(114): object \"EX_ALU_SHAMT\" differs only in case from object \"ex_alu_shamt\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_MUL_FUNC ex_mul_func cpu_pipeline.v(127) " "Verilog HDL Declaration information at cpu_pipeline.v(127): object \"EX_MUL_FUNC\" differs only in case from object \"ex_mul_func\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_DIV_FUNC id_div_func cpu_pipeline.v(128) " "Verilog HDL Declaration information at cpu_pipeline.v(128): object \"ID_DIV_FUNC\" differs only in case from object \"id_div_func\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_DIV_FUNC ex_div_func cpu_pipeline.v(129) " "Verilog HDL Declaration information at cpu_pipeline.v(129): object \"EX_DIV_FUNC\" differs only in case from object \"ex_div_func\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_DIV_EXEC id_div_exec cpu_pipeline.v(130) " "Verilog HDL Declaration information at cpu_pipeline.v(130): object \"ID_DIV_EXEC\" differs only in case from object \"id_div_exec\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_DIV_CHEK id_div_chek cpu_pipeline.v(133) " "Verilog HDL Declaration information at cpu_pipeline.v(133): object \"ID_DIV_CHEK\" differs only in case from object \"id_div_chek\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_CMP_FUNC id_cmp_func cpu_pipeline.v(125) " "Verilog HDL Declaration information at cpu_pipeline.v(125): object \"ID_CMP_FUNC\" differs only in case from object \"id_cmp_func\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DECODE_REQ decode_req cpu_pipeline.v(92) " "Verilog HDL Declaration information at cpu_pipeline.v(92): object \"DECODE_REQ\" differs only in case from object \"decode_req\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_FPU_SRC1 id_fpu_src1 cpu_pipeline.v(184) " "Verilog HDL Declaration information at cpu_pipeline.v(184): object \"ID_FPU_SRC1\" differs only in case from object \"id_fpu_src1\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_FPU_SRC2 id_fpu_src2 cpu_pipeline.v(185) " "Verilog HDL Declaration information at cpu_pipeline.v(185): object \"ID_FPU_SRC2\" differs only in case from object \"id_fpu_src2\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_FPU_SRC3 id_fpu_src3 cpu_pipeline.v(186) " "Verilog HDL Declaration information at cpu_pipeline.v(186): object \"ID_FPU_SRC3\" differs only in case from object \"id_fpu_src3\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_FPU_DST1 id_fpu_dst1 cpu_pipeline.v(187) " "Verilog HDL Declaration information at cpu_pipeline.v(187): object \"ID_FPU_DST1\" differs only in case from object \"id_fpu_dst1\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 187 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_FPU_CMD id_fpu_cmd cpu_pipeline.v(188) " "Verilog HDL Declaration information at cpu_pipeline.v(188): object \"ID_FPU_CMD\" differs only in case from object \"id_fpu_cmd\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_FPU_RMODE id_fpu_rmode cpu_pipeline.v(189) " "Verilog HDL Declaration information at cpu_pipeline.v(189): object \"ID_FPU_RMODE\" differs only in case from object \"id_fpu_rmode\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 189 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DBG_HALT_ACK dbg_halt_ack cpu_pipeline.v(173) " "Verilog HDL Declaration information at cpu_pipeline.v(173): object \"DBG_HALT_ACK\" differs only in case from object \"dbg_halt_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DBG_RESUME_ACK dbg_resume_ack cpu_pipeline.v(177) " "Verilog HDL Declaration information at cpu_pipeline.v(177): object \"DBG_RESUME_ACK\" differs only in case from object \"dbg_resume_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_ACK int_ack cpu_pipeline.v(156) " "Verilog HDL Declaration information at cpu_pipeline.v(156): object \"INT_ACK\" differs only in case from object \"int_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXP_ACK exp_ack cpu_pipeline.v(153) " "Verilog HDL Declaration information at cpu_pipeline.v(153): object \"EXP_ACK\" differs only in case from object \"exp_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MRET_ACK mret_ack cpu_pipeline.v(154) " "Verilog HDL Declaration information at cpu_pipeline.v(154): object \"MRET_ACK\" differs only in case from object \"mret_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WFI_WAITING wfi_waiting cpu_pipeline.v(158) " "Verilog HDL Declaration information at cpu_pipeline.v(158): object \"WFI_WAITING\" differs only in case from object \"wfi_waiting\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WFI_THRU_ACK wfi_thru_ack cpu_pipeline.v(160) " "Verilog HDL Declaration information at cpu_pipeline.v(160): object \"WFI_THRU_ACK\" differs only in case from object \"wfi_thru_ack\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 160 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRG_ACK_INST trg_ack_inst cpu_pipeline.v(164) " "Verilog HDL Declaration information at cpu_pipeline.v(164): object \"TRG_ACK_INST\" differs only in case from object \"trg_ack_inst\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRG_ACK_DATA trg_ack_data cpu_pipeline.v(165) " "Verilog HDL Declaration information at cpu_pipeline.v(165): object \"TRG_ACK_DATA\" differs only in case from object \"trg_ack_data\" in the same scope" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_PIPELINE " "Found entity 1: CPU_PIPELINE" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254482 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu_datapath.v(440) " "Verilog HDL information at cpu_datapath.v(440): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 440 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647736254484 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu_datapath.v(507) " "Verilog HDL information at cpu_datapath.v(507): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 507 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647736254484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_BUSA id_busA cpu_datapath.v(69) " "Verilog HDL Declaration information at cpu_datapath.v(69): object \"ID_BUSA\" differs only in case from object \"id_busA\" in the same scope" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID_BUSB id_busB cpu_datapath.v(70) " "Verilog HDL Declaration information at cpu_datapath.v(70): object \"ID_BUSB\" differs only in case from object \"id_busB\" in the same scope" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_CSR_RDATA ex_csr_rdata cpu_datapath.v(100) " "Verilog HDL Declaration information at cpu_datapath.v(100): object \"EX_CSR_RDATA\" differs only in case from object \"ex_csr_rdata\" in the same scope" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUSM_M_REQ busm_m_req cpu_datapath.v(23) " "Verilog HDL Declaration information at cpu_datapath.v(23): object \"BUSM_M_REQ\" differs only in case from object \"busm_m_req\" in the same scope" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EX_BUSERR_ADDR ex_buserr_addr cpu_datapath.v(93) " "Verilog HDL Declaration information at cpu_datapath.v(93): object \"EX_BUSERR_ADDR\" differs only in case from object \"ex_buserr_addr\" in the same scope" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_DATAPATH " "Found entity 1: CPU_DATAPATH" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254485 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu_fpu32.v(1969) " "Verilog HDL information at cpu_fpu32.v(1969): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 1969 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647736254491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v 22 22 " "Found 22 design units, including 22 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_FPU32 " "Found entity 1: CPU_FPU32" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "2 CHECK_FTYPE " "Found entity 2: CHECK_FTYPE" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "3 FADD_SPECIAL_NUMBER " "Found entity 3: FADD_SPECIAL_NUMBER" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "4 FMUL_SPECIAL_NUMBER " "Found entity 4: FMUL_SPECIAL_NUMBER" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "5 FMADD_SPECIAL_NUMBER " "Found entity 5: FMADD_SPECIAL_NUMBER" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "6 FDIV_SPECIAL_NUMBER " "Found entity 6: FDIV_SPECIAL_NUMBER" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "7 FSQRT_SPECIAL_NUMBER " "Found entity 7: FSQRT_SPECIAL_NUMBER" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "8 FIND_1ST_ONE_IN_FRAC27 " "Found entity 8: FIND_1ST_ONE_IN_FRAC27" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "9 FIND_1ST_ONE_IN_FRAC66 " "Found entity 9: FIND_1ST_ONE_IN_FRAC66" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2956 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "10 FIND_1ST_ONE_IN_FRAC70 " "Found entity 10: FIND_1ST_ONE_IN_FRAC70" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "11 SHIFT_RIGHT_FRAC27 " "Found entity 11: SHIFT_RIGHT_FRAC27" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3002 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "12 SHIFT_RIGHT_FRAC66 " "Found entity 12: SHIFT_RIGHT_FRAC66" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "13 SHIFT_RIGHT_FRAC70 " "Found entity 13: SHIFT_RIGHT_FRAC70" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3056 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "14 ROUND_JUDGMENT " "Found entity 14: ROUND_JUDGMENT" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3082 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "15 FRAC27_ROUND_FRAC66 " "Found entity 15: FRAC27_ROUND_FRAC66" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "16 FRAC70_ROUND_FRAC132 " "Found entity 16: FRAC70_ROUND_FRAC132" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "17 INNER79_FROM_FLOAT32 " "Found entity 17: INNER79_FROM_FLOAT32" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "18 FLOAT32_FROM_INNER79 " "Found entity 18: FLOAT32_FROM_INNER79" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "19 FADD_CORE " "Found entity 19: FADD_CORE" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "20 FMUL_CORE " "Found entity 20: FMUL_CORE" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3787 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "21 FCVT_F2I " "Found entity 21: FCVT_F2I" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""} { "Info" "ISGN_ENTITY_NAME" "22 FCVT_I2F " "Found entity 22: FCVT_I2F" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 4144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRG_REQ_INST trg_req_inst cpu_debug.v(79) " "Verilog HDL Declaration information at cpu_debug.v(79): object \"TRG_REQ_INST\" differs only in case from object \"trg_req_inst\" in the same scope" {  } { { "../verilog/cpu/cpu_debug.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRG_REQ_DATA trg_req_data cpu_debug.v(80) " "Verilog HDL Declaration information at cpu_debug.v(80): object \"TRG_REQ_DATA\" differs only in case from object \"trg_req_data\" in the same scope" {  } { { "../verilog/cpu/cpu_debug.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_DEBUG " "Found entity 1: CPU_DEBUG" {  } { { "../verilog/cpu/cpu_debug.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_debug.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WFI_THRU_REQ wfi_thru_req cpu_csr.v(240) " "Verilog HDL Declaration information at cpu_csr.v(240): object \"WFI_THRU_REQ\" differs only in case from object \"wfi_thru_req\" in the same scope" {  } { { "../verilog/cpu/cpu_csr.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_CSR " "Found entity 1: CPU_CSR" {  } { { "../verilog/cpu/cpu_csr.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254505 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu_csr_dbg.v(856) " "Verilog HDL information at cpu_csr_dbg.v(856): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/cpu/cpu_csr_dbg.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v" 856 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647736254507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_CSR_DBG " "Found entity 1: CPU_CSR_DBG" {  } { { "../verilog/cpu/cpu_csr_dbg.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTCTRL_REQ intctrl_req cpu_csr_int.v(67) " "Verilog HDL Declaration information at cpu_csr_int.v(67): object \"INTCTRL_REQ\" differs only in case from object \"intctrl_req\" in the same scope" {  } { { "../verilog/cpu/cpu_csr_int.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTCTRL_NUM intctrl_num cpu_csr_int.v(68) " "Verilog HDL Declaration information at cpu_csr_int.v(68): object \"INTCTRL_NUM\" differs only in case from object \"intctrl_num\" in the same scope" {  } { { "../verilog/cpu/cpu_csr_int.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_CSR_INT " "Found entity 1: CPU_CSR_INT" {  } { { "../verilog/cpu/cpu_csr_int.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HSEL m_hsel ahb_top.v(27) " "Verilog HDL Declaration information at ahb_top.v(27): object \"M_HSEL\" differs only in case from object \"m_hsel\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HTRANS m_htrans ahb_top.v(28) " "Verilog HDL Declaration information at ahb_top.v(28): object \"M_HTRANS\" differs only in case from object \"m_htrans\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HWRITE m_hwrite ahb_top.v(29) " "Verilog HDL Declaration information at ahb_top.v(29): object \"M_HWRITE\" differs only in case from object \"m_hwrite\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HMASTLOCK m_hmastlock ahb_top.v(30) " "Verilog HDL Declaration information at ahb_top.v(30): object \"M_HMASTLOCK\" differs only in case from object \"m_hmastlock\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HSIZE m_hsize ahb_top.v(31) " "Verilog HDL Declaration information at ahb_top.v(31): object \"M_HSIZE\" differs only in case from object \"m_hsize\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HBURST m_hburst ahb_top.v(32) " "Verilog HDL Declaration information at ahb_top.v(32): object \"M_HBURST\" differs only in case from object \"m_hburst\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HPROT m_hprot ahb_top.v(33) " "Verilog HDL Declaration information at ahb_top.v(33): object \"M_HPROT\" differs only in case from object \"m_hprot\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HADDR m_haddr ahb_top.v(34) " "Verilog HDL Declaration information at ahb_top.v(34): object \"M_HADDR\" differs only in case from object \"m_haddr\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HWDATA m_hwdata ahb_top.v(35) " "Verilog HDL Declaration information at ahb_top.v(35): object \"M_HWDATA\" differs only in case from object \"m_hwdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HRDATA m_hrdata ahb_top.v(38) " "Verilog HDL Declaration information at ahb_top.v(38): object \"M_HRDATA\" differs only in case from object \"m_hrdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HRESP m_hresp ahb_top.v(39) " "Verilog HDL Declaration information at ahb_top.v(39): object \"M_HRESP\" differs only in case from object \"m_hresp\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HSEL s_hsel ahb_top.v(51) " "Verilog HDL Declaration information at ahb_top.v(51): object \"S_HSEL\" differs only in case from object \"s_hsel\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HTRANS s_htrans ahb_top.v(52) " "Verilog HDL Declaration information at ahb_top.v(52): object \"S_HTRANS\" differs only in case from object \"s_htrans\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HWRITE s_hwrite ahb_top.v(53) " "Verilog HDL Declaration information at ahb_top.v(53): object \"S_HWRITE\" differs only in case from object \"s_hwrite\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HMASTLOCK s_hmastlock ahb_top.v(54) " "Verilog HDL Declaration information at ahb_top.v(54): object \"S_HMASTLOCK\" differs only in case from object \"s_hmastlock\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HSIZE s_hsize ahb_top.v(55) " "Verilog HDL Declaration information at ahb_top.v(55): object \"S_HSIZE\" differs only in case from object \"s_hsize\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HBURST s_hburst ahb_top.v(56) " "Verilog HDL Declaration information at ahb_top.v(56): object \"S_HBURST\" differs only in case from object \"s_hburst\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HPROT s_hprot ahb_top.v(57) " "Verilog HDL Declaration information at ahb_top.v(57): object \"S_HPROT\" differs only in case from object \"s_hprot\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HADDR s_haddr ahb_top.v(58) " "Verilog HDL Declaration information at ahb_top.v(58): object \"S_HADDR\" differs only in case from object \"s_haddr\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HWDATA s_hwdata ahb_top.v(59) " "Verilog HDL Declaration information at ahb_top.v(59): object \"S_HWDATA\" differs only in case from object \"s_hwdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HRDATA s_hrdata ahb_top.v(62) " "Verilog HDL Declaration information at ahb_top.v(62): object \"S_HRDATA\" differs only in case from object \"s_hrdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HRESP s_hresp ahb_top.v(63) " "Verilog HDL Declaration information at ahb_top.v(63): object \"S_HRESP\" differs only in case from object \"s_hresp\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_MATRIX " "Found entity 1: AHB_MATRIX" {  } { { "../verilog/ahb_matrix/ahb_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HSEL s_hsel ahb_slave_port.v(26) " "Verilog HDL Declaration information at ahb_slave_port.v(26): object \"S_HSEL\" differs only in case from object \"s_hsel\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HTRANS s_htrans ahb_slave_port.v(27) " "Verilog HDL Declaration information at ahb_slave_port.v(27): object \"S_HTRANS\" differs only in case from object \"s_htrans\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HWRITE s_hwrite ahb_slave_port.v(28) " "Verilog HDL Declaration information at ahb_slave_port.v(28): object \"S_HWRITE\" differs only in case from object \"s_hwrite\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HMASTLOCK s_hmastlock ahb_slave_port.v(29) " "Verilog HDL Declaration information at ahb_slave_port.v(29): object \"S_HMASTLOCK\" differs only in case from object \"s_hmastlock\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HSIZE s_hsize ahb_slave_port.v(30) " "Verilog HDL Declaration information at ahb_slave_port.v(30): object \"S_HSIZE\" differs only in case from object \"s_hsize\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HBURST s_hburst ahb_slave_port.v(31) " "Verilog HDL Declaration information at ahb_slave_port.v(31): object \"S_HBURST\" differs only in case from object \"s_hburst\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HPROT s_hprot ahb_slave_port.v(32) " "Verilog HDL Declaration information at ahb_slave_port.v(32): object \"S_HPROT\" differs only in case from object \"s_hprot\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HADDR s_haddr ahb_slave_port.v(33) " "Verilog HDL Declaration information at ahb_slave_port.v(33): object \"S_HADDR\" differs only in case from object \"s_haddr\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HWDATA s_hwdata ahb_slave_port.v(34) " "Verilog HDL Declaration information at ahb_slave_port.v(34): object \"S_HWDATA\" differs only in case from object \"s_hwdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HRDATA s_hrdata ahb_slave_port.v(37) " "Verilog HDL Declaration information at ahb_slave_port.v(37): object \"S_HRDATA\" differs only in case from object \"s_hrdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S_HRESP s_hresp ahb_slave_port.v(38) " "Verilog HDL Declaration information at ahb_slave_port.v(38): object \"S_HRESP\" differs only in case from object \"s_hresp\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_SLAVE_PORT " "Found entity 1: AHB_SLAVE_PORT" {  } { { "../verilog/ahb_matrix/ahb_slave_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HSEL m_hsel ahb_master_port.v(25) " "Verilog HDL Declaration information at ahb_master_port.v(25): object \"M_HSEL\" differs only in case from object \"m_hsel\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HTRANS m_htrans ahb_master_port.v(26) " "Verilog HDL Declaration information at ahb_master_port.v(26): object \"M_HTRANS\" differs only in case from object \"m_htrans\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HWRITE m_hwrite ahb_master_port.v(27) " "Verilog HDL Declaration information at ahb_master_port.v(27): object \"M_HWRITE\" differs only in case from object \"m_hwrite\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HMASTLOCK m_hmastlock ahb_master_port.v(28) " "Verilog HDL Declaration information at ahb_master_port.v(28): object \"M_HMASTLOCK\" differs only in case from object \"m_hmastlock\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HSIZE m_hsize ahb_master_port.v(29) " "Verilog HDL Declaration information at ahb_master_port.v(29): object \"M_HSIZE\" differs only in case from object \"m_hsize\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HBURST m_hburst ahb_master_port.v(30) " "Verilog HDL Declaration information at ahb_master_port.v(30): object \"M_HBURST\" differs only in case from object \"m_hburst\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HPROT m_hprot ahb_master_port.v(31) " "Verilog HDL Declaration information at ahb_master_port.v(31): object \"M_HPROT\" differs only in case from object \"m_hprot\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HADDR m_haddr ahb_master_port.v(32) " "Verilog HDL Declaration information at ahb_master_port.v(32): object \"M_HADDR\" differs only in case from object \"m_haddr\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HWDATA m_hwdata ahb_master_port.v(33) " "Verilog HDL Declaration information at ahb_master_port.v(33): object \"M_HWDATA\" differs only in case from object \"m_hwdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HRDATA m_hrdata ahb_master_port.v(36) " "Verilog HDL Declaration information at ahb_master_port.v(36): object \"M_HRDATA\" differs only in case from object \"m_hrdata\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M_HRESP m_hresp ahb_master_port.v(37) " "Verilog HDL Declaration information at ahb_master_port.v(37): object \"M_HRESP\" differs only in case from object \"m_hresp\" in the same scope" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_MASTER_PORT " "Found entity 1: AHB_MASTER_PORT" {  } { { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_INTERCONNECT " "Found entity 1: AHB_INTERCONNECT" {  } { { "../verilog/ahb_matrix/ahb_interconnect.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_ARB " "Found entity 1: AHB_ARB" {  } { { "../verilog/ahb_matrix/ahb_arb.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254543 ""} { "Info" "ISGN_ENTITY_NAME" "2 AHB_ARB_RB " "Found entity 2: AHB_ARB_RB" {  } { { "../verilog/ahb_matrix/ahb_arb.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG_TOP " "Found entity 1: DEBUG_TOP" {  } { { "../verilog/debug/debug_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG_DTM_JTAG " "Found entity 1: DEBUG_DTM_JTAG" {  } { { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG_DM " "Found entity 1: DEBUG_DM" {  } { { "../verilog/debug/debug_dm.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_cdc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/debug/debug_cdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBUG_CDC " "Found entity 1: DEBUG_CDC" {  } { { "../verilog/debug/debug_cdc.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_cdc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRQ_EXT irq_ext int_gen.v(54) " "Verilog HDL Declaration information at int_gen.v(54): object \"IRQ_EXT\" differs only in case from object \"irq_ext\" in the same scope" {  } { { "../verilog/int_gen/int_gen.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647736254557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 INT_GEN " "Found entity 1: INT_GEN" {  } { { "../verilog/int_gen/int_gen.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/int_gen/int_gen.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../verilog/uart/uart.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_top " "Found entity 1: sasc_top" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_fifo4 " "Found entity 1: sasc_fifo4" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_brg " "Found entity 1: sasc_brg" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "../verilog/i2c/i2c.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185)" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254571 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(199)" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ram/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ram/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../verilog/ram/ram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ram/ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FPGA " "Found entity 1: RAM_FPGA" {  } { { "../verilog/ram/ram_fpga.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_lite_sdram " "Found entity 1: ahb_lite_sdram" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/taka/RISCV/mmRISC-1/verilog/port/port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/taka/RISCV/mmRISC-1/verilog/port/port.v" { { "Info" "ISGN_ENTITY_NAME" "1 PORT " "Found entity 1: PORT" {  } { { "../verilog/port/port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/port/port.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM128KB_DP.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM128KB_DP.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM128KB_DP " "Found entity 1: RAM128KB_DP" {  } { { "RAM128KB_DP.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254584 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(100) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(100): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 100 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647736254684 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(117) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(117): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 117 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647736254685 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(120) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(120): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 120 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647736254685 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(252) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(252): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 252 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647736254686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(254) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(254): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 254 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647736254686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(255) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(255): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 255 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647736254686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(256) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(256): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 256 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647736254686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(258) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(258): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 258 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647736254686 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(259) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(259): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 259 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647736254687 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(261) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(261): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 261 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647736254687 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahb_lite_sdram ahb_lite_sdram.v(262) " "Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(262): Parameter Declaration in module \"ahb_lite_sdram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 262 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1647736254687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CHIP_TOP " "Elaborating entity \"CHIP_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647736254801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:U_PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:U_PLL\"" {  } { { "../verilog/chip/chip_top.v" "U_PLL" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736254821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:U_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:U_PLL\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "/home/taka/RISCV/mmRISC-1/fpga/PLL.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736254870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:U_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:U_PLL\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/PLL.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736254872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:U_PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:U_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25000000 " "Parameter \"clk1_divide_by\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8333333 " "Parameter \"clk1_multiply_by\" = \"8333333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736254873 ""}  } { { "PLL.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/PLL.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647736254873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736254922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736254922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736254924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmRISC mmRISC:U_MMRISC " "Elaborating entity \"mmRISC\" for hierarchy \"mmRISC:U_MMRISC\"" {  } { { "../verilog/chip/chip_top.v" "U_MMRISC" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736254927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBUG_TOP mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP " "Elaborating entity \"DEBUG_TOP\" for hierarchy \"mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\"" {  } { { "../verilog/mmRISC/mmRISC.v" "U_DEBUG_TOP" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736254937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBUG_DTM_JTAG mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG " "Elaborating entity \"DEBUG_DTM_JTAG\" for hierarchy \"mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\"" {  } { { "../verilog/debug/debug_top.v" "U_DEBUG_DTM_JTAG" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736254939 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug_dtm_jtag.v(157) " "Verilog HDL Case Statement information at debug_dtm_jtag.v(157): all case item expressions in this case statement are onehot" {  } { { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 157 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647736254943 "|CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug_dtm_jtag.v(179) " "Verilog HDL Case Statement information at debug_dtm_jtag.v(179): all case item expressions in this case statement are onehot" {  } { { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 179 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647736254943 "|CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug_dtm_jtag.v(222) " "Verilog HDL Case Statement information at debug_dtm_jtag.v(222): all case item expressions in this case statement are onehot" {  } { { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 222 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647736254943 "|CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBUG_CDC mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\|DEBUG_CDC:U_DEBUG_CDC_DMI_WR " "Elaborating entity \"DEBUG_CDC\" for hierarchy \"mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\|DEBUG_CDC:U_DEBUG_CDC_DMI_WR\"" {  } { { "../verilog/debug/debug_dtm_jtag.v" "U_DEBUG_CDC_DMI_WR" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736254944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBUG_DM mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DM:U_DEBUG_DM " "Elaborating entity \"DEBUG_DM\" for hierarchy \"mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DM:U_DEBUG_DM\"" {  } { { "../verilog/debug/debug_top.v" "U_DEBUG_DM" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736254951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_TOP mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP " "Elaborating entity \"CPU_TOP\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\"" {  } { { "../verilog/mmRISC/mmRISC.v" "U_CPU_TOP\[0\].U_CPU_TOP" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_FETCH mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FETCH:U_CPU_FETCH " "Elaborating entity \"CPU_FETCH\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FETCH:U_CPU_FETCH\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_FETCH" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_DATAPATH mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH " "Elaborating entity \"CPU_DATAPATH\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_DATAPATH" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_PIPELINE mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_PIPELINE:U_CPU_PIPELINE " "Elaborating entity \"CPU_PIPELINE\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_PIPELINE:U_CPU_PIPELINE\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_PIPELINE" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255440 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "cpu_pipeline.v(1252) " "Verilog HDL Case Statement warning at cpu_pipeline.v(1252): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 1252 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1647736255458 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_pipeline.v(1742) " "Verilog HDL Casex/Casez warning at cpu_pipeline.v(1742): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 1742 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255458 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_pipeline.v(1809) " "Verilog HDL Casex/Casez warning at cpu_pipeline.v(1809): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_pipeline.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_pipeline.v" 1809 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255458 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_CSR mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR:U_CPU_CSR " "Elaborating entity \"CPU_CSR\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR:U_CPU_CSR\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_CSR" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_CSR_INT mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_INT:U_CPU_CSR_INT " "Elaborating entity \"CPU_CSR_INT\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_INT:U_CPU_CSR_INT\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_CSR_INT" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cpu_csr_int.v(326) " "Verilog HDL assignment warning at cpu_csr_int.v(326): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/cpu/cpu_csr_int.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255488 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_CSR_DBG mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_DBG:U_CPU_CSR_DBG " "Elaborating entity \"CPU_CSR_DBG\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_DBG:U_CPU_CSR_DBG\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_CSR_DBG" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255489 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "cpu_csr_dbg.v(892) " "Verilog HDL Case Statement warning at cpu_csr_dbg.v(892): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../verilog/cpu/cpu_csr_dbg.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v" 892 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1647736255498 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_DEBUG mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DEBUG:U_CPU_DEBUG " "Elaborating entity \"CPU_DEBUG\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DEBUG:U_CPU_DEBUG\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_DEBUG" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_FPU32 mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32 " "Elaborating entity \"CPU_FPU32\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\"" {  } { { "../verilog/cpu/cpu_top.v" "U_CPU_FPU32" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_top.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255507 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "div_mflag_out cpu_fpu32.v(374) " "Verilog HDL or VHDL warning at cpu_fpu32.v(374): object \"div_mflag_out\" assigned a value but never read" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647736255584 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sqr_aflag_out cpu_fpu32.v(440) " "Verilog HDL or VHDL warning at cpu_fpu32.v(440): object \"sqr_aflag_out\" assigned a value but never read" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 440 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647736255584 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sqr_dy_inner cpu_fpu32.v(1958) " "Verilog HDL or VHDL warning at cpu_fpu32.v(1958): object \"sqr_dy_inner\" assigned a value but never read" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 1958 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647736255584 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMUL_SPECIAL_NUMBER mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER " "Elaborating entity \"FMUL_SPECIAL_NUMBER\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FMUL_SPECIAL_NUMBER" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255586 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2554) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2554): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2554 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255587 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2563) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2563): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2563 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255587 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2594) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2594): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2594 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255587 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2612) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2612): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2612 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255587 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHECK_FTYPE mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER\|CHECK_FTYPE:U_CHECK_FTYPE_1 " "Elaborating entity \"CHECK_FTYPE\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER\|CHECK_FTYPE:U_CHECK_FTYPE_1\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_CHECK_FTYPE_1" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FADD_SPECIAL_NUMBER mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER " "Elaborating entity \"FADD_SPECIAL_NUMBER\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FADD_SPECIAL_NUMBER" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255591 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2415) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2415): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2415 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255592 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2424) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2424): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2424 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255592 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2440) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2440): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2440 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255592 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2447) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2447): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2447 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255593 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2475) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2475): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2475 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255593 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2482) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2482): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2482 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255593 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMADD_SPECIAL_NUMBER mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER " "Elaborating entity \"FMADD_SPECIAL_NUMBER\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FMADD_SPECIAL_NUMBER" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDIV_SPECIAL_NUMBER mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER " "Elaborating entity \"FDIV_SPECIAL_NUMBER\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FDIV_SPECIAL_NUMBER" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255601 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2758) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2758): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2758 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255602 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2767) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2767): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2767 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255602 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2803) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2803): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2803 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255603 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2810) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2810): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2810 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255603 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2826) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2826): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2826 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255603 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu_fpu32.v(2833) " "Verilog HDL Casex/Casez warning at cpu_fpu32.v(2833): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2833 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1647736255603 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSQRT_SPECIAL_NUMBER mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FSQRT_SPECIAL_NUMBER:U_FSQRT_SPECIAL_NUMBER " "Elaborating entity \"FSQRT_SPECIAL_NUMBER\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FSQRT_SPECIAL_NUMBER:U_FSQRT_SPECIAL_NUMBER\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FSQRT_SPECIAL_NUMBER" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INNER79_FROM_FLOAT32 mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1 " "Elaborating entity \"INNER79_FROM_FLOAT32\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_INNER79_FROM_FLOAT32_1" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIND_1ST_ONE_IN_FRAC66 mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1\|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66 " "Elaborating entity \"FIND_1ST_ONE_IN_FRAC66\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1\|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FIND_1ST_ONE_IN_FRAC66" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cpu_fpu32.v(2966) " "Verilog HDL assignment warning at cpu_fpu32.v(2966): truncated value with size 32 to match size of target (12)" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255609 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMUL_CORE mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE " "Elaborating entity \"FMUL_CORE\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FMUL_CORE" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRAC70_ROUND_FRAC132 mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132 " "Elaborating entity \"FRAC70_ROUND_FRAC132\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FRAC70_ROUND_FRAC132" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROUND_JUDGMENT mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132\|ROUND_JUDGMENT:U_ROUND_JUDGMENT " "Elaborating entity \"ROUND_JUDGMENT\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132\|ROUND_JUDGMENT:U_ROUND_JUDGMENT\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_ROUND_JUDGMENT" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIND_1ST_ONE_IN_FRAC70 mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|FIND_1ST_ONE_IN_FRAC70:U_FIND_1ST_ONE_IN_FRAC70 " "Elaborating entity \"FIND_1ST_ONE_IN_FRAC70\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|FIND_1ST_ONE_IN_FRAC70:U_FIND_1ST_ONE_IN_FRAC70\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FIND_1ST_ONE_IN_FRAC70" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cpu_fpu32.v(2989) " "Verilog HDL assignment warning at cpu_fpu32.v(2989): truncated value with size 32 to match size of target (12)" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255644 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FIND_1ST_ONE_IN_FRAC70:U_FIND_1ST_ONE_IN_FRAC70"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_RIGHT_FRAC70 mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70 " "Elaborating entity \"SHIFT_RIGHT_FRAC70\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_SHIFT_RIGHT_FRAC70" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FADD_CORE mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FADD_CORE:U_FADD_CORE_ADD " "Elaborating entity \"FADD_CORE\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FADD_CORE:U_FADD_CORE_ADD\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FADD_CORE_ADD" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_RIGHT_FRAC66 mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FADD_CORE:U_FADD_CORE_ADD\|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO " "Elaborating entity \"SHIFT_RIGHT_FRAC66\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FADD_CORE:U_FADD_CORE_ADD\|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_SHIFT_RIGHT_FRAC66_MATCH_EXPO" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOAT32_FROM_INNER79 mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79 " "Elaborating entity \"FLOAT32_FROM_INNER79\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FLOAT32_FROM_INNER79" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRAC27_ROUND_FRAC66 mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79\|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_SUBNORMAL " "Elaborating entity \"FRAC27_ROUND_FRAC66\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79\|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_SUBNORMAL\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FRAC27_ROUND_FRAC66_SUBNORMAL" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIND_1ST_ONE_IN_FRAC27 mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79\|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_SUBNORMAL " "Elaborating entity \"FIND_1ST_ONE_IN_FRAC27\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79\|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_SUBNORMAL\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FIND_1ST_ONE_IN_FRAC27_SUBNORMAL" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cpu_fpu32.v(2943) " "Verilog HDL assignment warning at cpu_fpu32.v(2943): truncated value with size 32 to match size of target (12)" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 2943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255669 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_SUBNORMAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_RIGHT_FRAC27 mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79\|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL " "Elaborating entity \"SHIFT_RIGHT_FRAC27\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79\|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_SHIFT_RIGHT_FRAC27_SUBNORMAL" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FCVT_F2I mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FCVT_F2I:U_FCVT_F2I " "Elaborating entity \"FCVT_F2I\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FCVT_F2I:U_FCVT_F2I\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FCVT_F2I" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255675 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "judge_gen_s cpu_fpu32.v(3971) " "Verilog HDL or VHDL warning at cpu_fpu32.v(3971): object \"judge_gen_s\" assigned a value but never read" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3971 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647736255677 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "judge_gen_u cpu_fpu32.v(3972) " "Verilog HDL or VHDL warning at cpu_fpu32.v(3972): object \"judge_gen_u\" assigned a value but never read" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3972 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647736255678 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FCVT_I2F mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FCVT_I2F:U_FCVT_I2F " "Elaborating entity \"FCVT_I2F\" for hierarchy \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FCVT_I2F:U_FCVT_I2F\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "U_FCVT_I2F" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu_fpu32.v(4167) " "Verilog HDL assignment warning at cpu_fpu32.v(4167): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 4167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255682 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_fpu32.v(4191) " "Verilog HDL assignment warning at cpu_fpu32.v(4191): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 4191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255682 "|CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_M_AHB mmRISC:U_MMRISC\|BUS_M_AHB:U_BUS_M_AHB_CPUI\[0\].U_BUS_M_AHB_CPUI " "Elaborating entity \"BUS_M_AHB\" for hierarchy \"mmRISC:U_MMRISC\|BUS_M_AHB:U_BUS_M_AHB_CPUI\[0\].U_BUS_M_AHB_CPUI\"" {  } { { "../verilog/mmRISC/mmRISC.v" "U_BUS_M_AHB_CPUI\[0\].U_BUS_M_AHB_CPUI" { Text "/home/taka/RISCV/mmRISC-1/verilog/mmRISC/mmRISC.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_MATRIX AHB_MATRIX:U_AHB_MATRIX " "Elaborating entity \"AHB_MATRIX\" for hierarchy \"AHB_MATRIX:U_AHB_MATRIX\"" {  } { { "../verilog/chip/chip_top.v" "U_AHB_MATRIX" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_MASTER_PORT AHB_MATRIX:U_AHB_MATRIX\|AHB_MASTER_PORT:U_AHB_MASTER_PORT " "Elaborating entity \"AHB_MASTER_PORT\" for hierarchy \"AHB_MATRIX:U_AHB_MATRIX\|AHB_MASTER_PORT:U_AHB_MASTER_PORT\"" {  } { { "../verilog/ahb_matrix/ahb_top.v" "U_AHB_MASTER_PORT" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_INTERCONNECT AHB_MATRIX:U_AHB_MATRIX\|AHB_INTERCONNECT:U_AHB_INTERCONNECT " "Elaborating entity \"AHB_INTERCONNECT\" for hierarchy \"AHB_MATRIX:U_AHB_MATRIX\|AHB_INTERCONNECT:U_AHB_INTERCONNECT\"" {  } { { "../verilog/ahb_matrix/ahb_top.v" "U_AHB_INTERCONNECT" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_ARB AHB_MATRIX:U_AHB_MATRIX\|AHB_INTERCONNECT:U_AHB_INTERCONNECT\|AHB_ARB:AHB_ARB_SLAVE\[0\].U_AHB_ARB " "Elaborating entity \"AHB_ARB\" for hierarchy \"AHB_MATRIX:U_AHB_MATRIX\|AHB_INTERCONNECT:U_AHB_INTERCONNECT\|AHB_ARB:AHB_ARB_SLAVE\[0\].U_AHB_ARB\"" {  } { { "../verilog/ahb_matrix/ahb_interconnect.v" "AHB_ARB_SLAVE\[0\].U_AHB_ARB" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_ARB_RB AHB_MATRIX:U_AHB_MATRIX\|AHB_INTERCONNECT:U_AHB_INTERCONNECT\|AHB_ARB:AHB_ARB_SLAVE\[0\].U_AHB_ARB\|AHB_ARB_RB:U_AHB_ARB_RB\[0\].U_AHB_ARB_RB " "Elaborating entity \"AHB_ARB_RB\" for hierarchy \"AHB_MATRIX:U_AHB_MATRIX\|AHB_INTERCONNECT:U_AHB_INTERCONNECT\|AHB_ARB:AHB_ARB_SLAVE\[0\].U_AHB_ARB\|AHB_ARB_RB:U_AHB_ARB_RB\[0\].U_AHB_ARB_RB\"" {  } { { "../verilog/ahb_matrix/ahb_arb.v" "U_AHB_ARB_RB\[0\].U_AHB_ARB_RB" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_arb.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_SLAVE_PORT AHB_MATRIX:U_AHB_MATRIX\|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT " "Elaborating entity \"AHB_SLAVE_PORT\" for hierarchy \"AHB_MATRIX:U_AHB_MATRIX\|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT\"" {  } { { "../verilog/ahb_matrix/ahb_top.v" "U_AHB_SLAVE_PORT" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_top.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSR_MTIME CSR_MTIME:U_CSR_MTIME " "Elaborating entity \"CSR_MTIME\" for hierarchy \"CSR_MTIME:U_CSR_MTIME\"" {  } { { "../verilog/chip/chip_top.v" "U_CSR_MTIME" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_lite_sdram ahb_lite_sdram:U_AHB_SDRAM " "Elaborating entity \"ahb_lite_sdram\" for hierarchy \"ahb_lite_sdram:U_AHB_SDRAM\"" {  } { { "../verilog/chip/chip_top.v" "U_AHB_SDRAM" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HWRITE_old ahb_lite_sdram.v(109) " "Verilog HDL or VHDL warning at ahb_lite_sdram.v(109): object \"HWRITE_old\" assigned a value but never read" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HTRANS_old ahb_lite_sdram.v(110) " "Verilog HDL or VHDL warning at ahb_lite_sdram.v(110): object \"HTRANS_old\" assigned a value but never read" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(133) " "Verilog HDL assignment warning at ahb_lite_sdram.v(133): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(142) " "Verilog HDL assignment warning at ahb_lite_sdram.v(142): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(145) " "Verilog HDL assignment warning at ahb_lite_sdram.v(145): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(146) " "Verilog HDL assignment warning at ahb_lite_sdram.v(146): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(147) " "Verilog HDL assignment warning at ahb_lite_sdram.v(147): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(148) " "Verilog HDL assignment warning at ahb_lite_sdram.v(148): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(149) " "Verilog HDL assignment warning at ahb_lite_sdram.v(149): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(150) " "Verilog HDL assignment warning at ahb_lite_sdram.v(150): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(151) " "Verilog HDL assignment warning at ahb_lite_sdram.v(151): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(152) " "Verilog HDL assignment warning at ahb_lite_sdram.v(152): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(153) " "Verilog HDL assignment warning at ahb_lite_sdram.v(153): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(155) " "Verilog HDL assignment warning at ahb_lite_sdram.v(155): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(156) " "Verilog HDL assignment warning at ahb_lite_sdram.v(156): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(160) " "Verilog HDL assignment warning at ahb_lite_sdram.v(160): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(161) " "Verilog HDL assignment warning at ahb_lite_sdram.v(161): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(162) " "Verilog HDL assignment warning at ahb_lite_sdram.v(162): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(163) " "Verilog HDL assignment warning at ahb_lite_sdram.v(163): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(164) " "Verilog HDL assignment warning at ahb_lite_sdram.v(164): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(165) " "Verilog HDL assignment warning at ahb_lite_sdram.v(165): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(167) " "Verilog HDL assignment warning at ahb_lite_sdram.v(167): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255772 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(170) " "Verilog HDL assignment warning at ahb_lite_sdram.v(170): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(171) " "Verilog HDL assignment warning at ahb_lite_sdram.v(171): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(172) " "Verilog HDL assignment warning at ahb_lite_sdram.v(172): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(173) " "Verilog HDL assignment warning at ahb_lite_sdram.v(173): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(175) " "Verilog HDL assignment warning at ahb_lite_sdram.v(175): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(178) " "Verilog HDL assignment warning at ahb_lite_sdram.v(178): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(179) " "Verilog HDL assignment warning at ahb_lite_sdram.v(179): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ahb_lite_sdram.v(180) " "Verilog HDL assignment warning at ahb_lite_sdram.v(180): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(188) " "Verilog HDL assignment warning at ahb_lite_sdram.v(188): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ahb_lite_sdram.v(189) " "Verilog HDL assignment warning at ahb_lite_sdram.v(189): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(190) " "Verilog HDL assignment warning at ahb_lite_sdram.v(190): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ahb_lite_sdram.v(190) " "Verilog HDL assignment warning at ahb_lite_sdram.v(190): truncated value with size 32 to match size of target (4)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(191) " "Verilog HDL assignment warning at ahb_lite_sdram.v(191): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(192) " "Verilog HDL assignment warning at ahb_lite_sdram.v(192): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(193) " "Verilog HDL assignment warning at ahb_lite_sdram.v(193): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(194) " "Verilog HDL assignment warning at ahb_lite_sdram.v(194): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(195) " "Verilog HDL assignment warning at ahb_lite_sdram.v(195): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(196) " "Verilog HDL assignment warning at ahb_lite_sdram.v(196): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(197) " "Verilog HDL assignment warning at ahb_lite_sdram.v(197): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ahb_lite_sdram.v(198) " "Verilog HDL assignment warning at ahb_lite_sdram.v(198): truncated value with size 32 to match size of target (5)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ahb_lite_sdram.v(203) " "Verilog HDL assignment warning at ahb_lite_sdram.v(203): truncated value with size 32 to match size of target (25)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ahb_lite_sdram.v(204) " "Verilog HDL assignment warning at ahb_lite_sdram.v(204): truncated value with size 32 to match size of target (25)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ahb_lite_sdram.v(205) " "Verilog HDL assignment warning at ahb_lite_sdram.v(205): truncated value with size 32 to match size of target (25)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255773 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ahb_lite_sdram.v(206) " "Verilog HDL assignment warning at ahb_lite_sdram.v(206): truncated value with size 32 to match size of target (25)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255774 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ahb_lite_sdram.v(272) " "Verilog HDL assignment warning at ahb_lite_sdram.v(272): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255774 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ahb_lite_sdram.v(277) " "Verilog HDL assignment warning at ahb_lite_sdram.v(277): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255774 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ahb_lite_sdram.v(280) " "Verilog HDL assignment warning at ahb_lite_sdram.v(280): truncated value with size 32 to match size of target (13)" {  } { { "../verilog/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736255774 "|CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:U_RAMD " "Elaborating entity \"RAM\" for hierarchy \"RAM:U_RAMD\"" {  } { { "../verilog/chip/chip_top.v" "U_RAMD" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FPGA RAM_FPGA:U_RAMI " "Elaborating entity \"RAM_FPGA\" for hierarchy \"RAM_FPGA:U_RAMI\"" {  } { { "../verilog/chip/chip_top.v" "U_RAMI" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM128KB_DP RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP " "Elaborating entity \"RAM128KB_DP\" for hierarchy \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\"" {  } { { "../verilog/ram/ram_fpga.v" "U_RAM128KB_DP" { Text "/home/taka/RISCV/mmRISC-1/verilog/ram/ram_fpga.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\"" {  } { { "RAM128KB_DP.v" "altsyncram_component" { Text "/home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\"" {  } { { "RAM128KB_DP.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM128KB_DP.mif " "Parameter \"init_file\" = \"RAM128KB_DP.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736255809 ""}  } { { "RAM128KB_DP.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/RAM128KB_DP.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647736255809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7q2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7q2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7q2 " "Found entity 1: altsyncram_j7q2" {  } { { "db/altsyncram_j7q2.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736255896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736255896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7q2 RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\|altsyncram_j7q2:auto_generated " "Elaborating entity \"altsyncram_j7q2\" for hierarchy \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\|altsyncram_j7q2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736255949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736255949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\|altsyncram_j7q2:auto_generated\|decode_c7a:decode2 " "Elaborating entity \"decode_c7a\" for hierarchy \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\|altsyncram_j7q2:auto_generated\|decode_c7a:decode2\"" {  } { { "db/altsyncram_j7q2.tdf" "decode2" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736255985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736255985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\|altsyncram_j7q2:auto_generated\|mux_93b:mux4 " "Elaborating entity \"mux_93b\" for hierarchy \"RAM_FPGA:U_RAMI\|RAM128KB_DP:U_RAM128KB_DP\|altsyncram:altsyncram_component\|altsyncram_j7q2:auto_generated\|mux_93b:mux4\"" {  } { { "db/altsyncram_j7q2.tdf" "mux4" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_j7q2.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PORT PORT:U_PORT " "Elaborating entity \"PORT\" for hierarchy \"PORT:U_PORT\"" {  } { { "../verilog/chip/chip_top.v" "U_PORT" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:U_UART " "Elaborating entity \"UART\" for hierarchy \"UART:U_UART\"" {  } { { "../verilog/chip/chip_top.v" "U_UART" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736255999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sasc_top UART:U_UART\|sasc_top:TOP " "Elaborating entity \"sasc_top\" for hierarchy \"UART:U_UART\|sasc_top:TOP\"" {  } { { "../verilog/uart/uart.v" "TOP" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/uart.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736256000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_r sasc_top.v(108) " "Verilog HDL or VHDL warning at sasc_top.v(108): object \"load_r\" assigned a value but never read" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647736256001 "|CHIP_TOP|UART:U_UART|sasc_top:TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxd_r2 sasc_top.v(126) " "Verilog HDL or VHDL warning at sasc_top.v(126): object \"rxd_r2\" assigned a value but never read" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647736256001 "|CHIP_TOP|UART:U_UART|sasc_top:TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sasc_fifo4 UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo " "Elaborating entity \"sasc_fifo4\" for hierarchy \"UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo\"" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "tx_fifo" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736256001 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wp_p2 sasc_fifo4.v(80) " "Verilog HDL or VHDL warning at sasc_fifo4.v(80): object \"wp_p2\" assigned a value but never read" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647736256002 "|CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sasc_brg UART:U_UART\|sasc_brg:BRG " "Elaborating entity \"sasc_brg\" for hierarchy \"UART:U_UART\|sasc_brg:BRG\"" {  } { { "../verilog/uart/uart.v" "BRG" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/uart.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736256003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT_GEN INT_GEN:U_INT_GEN " "Elaborating entity \"INT_GEN\" for hierarchy \"INT_GEN:U_INT_GEN\"" {  } { { "../verilog/chip/chip_top.v" "U_INT_GEN" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736256004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:U_I2C " "Elaborating entity \"I2C\" for hierarchy \"I2C:U_I2C\"" {  } { { "../verilog/chip/chip_top.v" "U_I2C" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736256006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top I2C:U_I2C\|i2c_master_top:U_I2C_CORE " "Elaborating entity \"i2c_master_top\" for hierarchy \"I2C:U_I2C\|i2c_master_top:U_I2C_CORE\"" {  } { { "../verilog/i2c/i2c.v" "U_I2C_CORE" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736256007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl I2C:U_I2C\|i2c_master_top:U_I2C_CORE\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"I2C:U_I2C\|i2c_master_top:U_I2C_CORE\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" "byte_controller" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736256008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl I2C:U_I2C\|i2c_master_top:U_I2C_CORE\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"I2C:U_I2C\|i2c_master_top:U_I2C_CORE\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "bit_controller" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736256010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(257) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14)" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736256011 "|CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(258) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647736256011 "|CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1647736256011 "|CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647736256011 "|CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(406) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 406 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1647736256011 "|CHIP_TOP|I2C:U_I2C|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM:U_RAMD\|s_mem_1_rtl_0 " "Inferred dual-clock RAM node \"RAM:U_RAMD\|s_mem_1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647736290886 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM:U_RAMD\|s_mem_2_rtl_0 " "Inferred dual-clock RAM node \"RAM:U_RAMD\|s_mem_2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647736290886 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM:U_RAMD\|s_mem_3_rtl_0 " "Inferred dual-clock RAM node \"RAM:U_RAMD\|s_mem_3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647736290887 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM:U_RAMD\|s_mem_0_rtl_0 " "Inferred dual-clock RAM node \"RAM:U_RAMD\|s_mem_0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647736290887 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "UART:U_UART\|sasc_top:TOP\|sasc_fifo4:rx_fifo\|mem " "RAM logic \"UART:U_UART\|sasc_top:TOP\|sasc_fifo4:rx_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "mem" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 76 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1647736290887 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo\|mem " "RAM logic \"UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "mem" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 76 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1647736290887 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1647736290887 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:U_RAMD\|s_mem_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:U_RAMD\|s_mem_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12288 " "Parameter NUMWORDS_A set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 12288 " "Parameter NUMWORDS_B set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:U_RAMD\|s_mem_2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:U_RAMD\|s_mem_2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12288 " "Parameter NUMWORDS_A set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 12288 " "Parameter NUMWORDS_B set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:U_RAMD\|s_mem_3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:U_RAMD\|s_mem_3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12288 " "Parameter NUMWORDS_A set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 12288 " "Parameter NUMWORDS_B set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:U_RAMD\|s_mem_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:U_RAMD\|s_mem_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12288 " "Parameter NUMWORDS_A set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 12288 " "Parameter NUMWORDS_B set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER\|WideOr9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER\|WideOr9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE mmRISC.CHIP_TOP0.rtl.mif " "Parameter INIT_FILE set to mmRISC.CHIP_TOP0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647736379876 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647736379876 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647736379876 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\|Mult0\"" {  } { { "../verilog/cpu/cpu_datapath.v" "Mult0" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 309 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647736379881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|Mult0\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "Mult0" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3859 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647736379881 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647736379881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U_RAMD\|altsyncram:s_mem_1_rtl_0 " "Elaborated megafunction instantiation \"RAM:U_RAMD\|altsyncram:s_mem_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736379913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U_RAMD\|altsyncram:s_mem_1_rtl_0 " "Instantiated megafunction \"RAM:U_RAMD\|altsyncram:s_mem_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 12288 " "Parameter \"NUMWORDS_A\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 12288 " "Parameter \"NUMWORDS_B\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736379913 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647736379913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ed1 " "Found entity 1: altsyncram_0ed1" {  } { { "db/altsyncram_0ed1.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_0ed1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736379946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736379946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736379974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736379974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p1b " "Found entity 1: mux_p1b" {  } { { "db/mux_p1b.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/mux_p1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736380003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736380003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER\|altsyncram:WideOr9_rtl_0 " "Elaborated megafunction instantiation \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER\|altsyncram:WideOr9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736380024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER\|altsyncram:WideOr9_rtl_0 " "Instantiated megafunction \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER\|altsyncram:WideOr9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE mmRISC.CHIP_TOP0.rtl.mif " "Parameter \"INIT_FILE\" = \"mmRISC.CHIP_TOP0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380024 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647736380024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_auu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_auu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_auu " "Found entity 1: altsyncram_auu" {  } { { "db/altsyncram_auu.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/altsyncram_auu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736380054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736380054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\|lpm_mult:Mult0\"" {  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 309 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736380067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\|lpm_mult:Mult0 " "Instantiated megafunction \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_DATAPATH:U_CPU_DATAPATH\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380067 ""}  } { { "../verilog/cpu/cpu_datapath.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_datapath.v" 309 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647736380067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ugs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ugs " "Found entity 1: mult_ugs" {  } { { "db/mult_ugs.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/mult_ugs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736380095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736380095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|lpm_mult:Mult0\"" {  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3859 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736380100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|lpm_mult:Mult0 " "Instantiated megafunction \"mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_FPU32:U_CPU_FPU32\|FMUL_CORE:U_FMUL_CORE\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 66 " "Parameter \"LPM_WIDTHA\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 66 " "Parameter \"LPM_WIDTHB\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 132 " "Parameter \"LPM_WIDTHP\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 132 " "Parameter \"LPM_WIDTHR\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647736380100 ""}  } { { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 3859 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647736380100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nps.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_nps.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nps " "Found entity 1: mult_nps" {  } { { "db/mult_nps.tdf" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/mult_nps.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647736380135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736380135 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1548 " "Ignored 1548 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1548 " "Ignored 1548 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1647736393562 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1647736393562 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 37 -1 0 } } { "../verilog/ahb_matrix/ahb_master_port.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v" 98 -1 0 } } { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 124 -1 0 } } { "../verilog/cpu/cpu_csr_int.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" 367 -1 0 } } { "../verilog/cpu/cpu_csr_int.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_int.v" 390 -1 0 } } { "../verilog/cpu/cpu_csr.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr.v" 381 -1 0 } } { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 199 -1 0 } } { "../verilog/cpu/cpu_fpu32.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_fpu32.v" 189 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 161 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 165 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v" 184 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 178 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 174 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 175 -1 0 } } { "../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 267 -1 0 } } { "../verilog/debug/debug_dm.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dm.v" 1139 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1647736394138 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1647736394138 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_ENA VCC " "Pin \"I2C_ENA\" is stuck at VCC" {  } { { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647736509955 "|CHIP_TOP|I2C_ENA"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_ADR GND " "Pin \"I2C_ADR\" is stuck at GND" {  } { { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647736509955 "|CHIP_TOP|I2C_ADR"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CSn GND " "Pin \"SDRAM_CSn\" is stuck at GND" {  } { { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647736509955 "|CHIP_TOP|SDRAM_CSn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647736509955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647736511672 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647736555283 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "PLL.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/PLL.v" 108 0 0 } } { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 297 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1647736555954 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/taka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "PLL.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/PLL.v" 108 0 0 } } { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 297 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1647736555954 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736556122 ""}
{ "Info" "ISTA_SDC_FOUND" "mmRISC.sdc " "Reading SDC File: 'mmRISC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1647736558804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mmRISC.sdc 3 U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\] net " "Ignored filter at mmRISC.sdc(3): U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\] could not be matched with a net" {  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736558987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mmRISC.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at mmRISC.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK   -period  50.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\}\] " "create_clock -name CLK   -period  50.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\}\]" {  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1647736558987 ""}  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736558987 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Analysis & Synthesis" 0 -1 1647736558987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1647736558987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736559416 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK with period: 60.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: CLK with period: 60.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1647736559423 ""}  } {  } 0 332056 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736559423 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1647736559427 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647736559427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647736559427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  60.000          CLK " "  60.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647736559427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        CLK50 " "  20.000        CLK50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647736559427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000         LOCK " " 100.000         LOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647736559427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          TCK " " 100.000          TCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647736559427 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736559427 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736561362 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1647736564103 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736564125 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1647736570413 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:14 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:14" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736570476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/taka/RISCV/mmRISC-1/fpga/output_files/mmRISC.map.smsg " "Generated suppressed messages file /home/taka/RISCV/mmRISC-1/fpga/output_files/mmRISC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736571158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647736573039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647736573039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45001 " "Implemented 45001 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647736575395 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647736575395 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "114 " "Implemented 114 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1647736575395 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44614 " "Implemented 44614 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647736575395 ""} { "Info" "ICUT_CUT_TM_RAMS" "196 " "Implemented 196 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1647736575395 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1647736575395 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "40 " "Implemented 40 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1647736575395 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647736575395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "960 " "Peak virtual memory: 960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647736575480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 09:36:15 2022 " "Processing ended: Sun Mar 20 09:36:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647736575480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:52:59 " "Elapsed time: 00:52:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647736575480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:26 " "Total CPU time (on all processors): 00:05:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647736575480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647736575480 ""}
