Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.1.0.39.0

Wed Sep 17 01:08:58 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_cw_radiant_impl_1.twr lab3_cw_radiant_impl_1.udb -gui -msgset C:/Users/chris/OneDrive/Desktop/Wu-E155-Lab3/e155-lab3/lab3_cw_radiant/promote.xml

-----------------------------------------
Design:          lab3_cw
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 85.8124%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
timeMux/an2/Q                           |          No required time
timeMux/an1/Q                           |          No required time
digits/s1__i3/Q                         |          No required time
digits/s1__i2/Q                         |          No required time
digits/s1__i1/Q                         |          No required time
digits/s1__i0/Q                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{timeMux/counter_486__i0/SR   timeMux/counter_486__i1/SR}                           
                                        |           No arrival time
{timeMux/an2/SR   timeMux/an1/SR}       |           No arrival time
{timeMux/counter_486__i23/SR   timeMux/counter_486__i22/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i21/SR   timeMux/counter_486__i20/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i19/SR   timeMux/counter_486__i18/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i17/SR   timeMux/counter_486__i16/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i15/SR   timeMux/counter_486__i14/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i13/SR   timeMux/counter_486__i12/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i11/SR   timeMux/counter_486__i10/SR}                           
                                        |           No arrival time
{timeMux/counter_486__i9/SR   timeMux/counter_486__i8/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        34
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
col[0]                                  |                     input
col[1]                                  |                     input
col[2]                                  |                     input
col[3]                                  |                     input
resetInv                                |                     input
an2                                     |                    output
an1                                     |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{fsm/originalButton__i3/SP   fsm/originalButton__i2/SP}              
                                         |    1.113 ns 
{fsm/originalButton__i0/SP   fsm/originalButton__i1/SP}              
                                         |    1.113 ns 
{digits/s1__i1/SP   digits/s1__i0/SP}    |    1.417 ns 
{digits/s1__i3/SP   digits/s1__i2/SP}    |    1.417 ns 
fsm/originalButton__i3/D                 |    1.694 ns 
fsm/originalButton__i2/D                 |    1.694 ns 
fsm/originalButton__i0/D                 |    1.694 ns 
fsm/originalButton__i1/D                 |    1.694 ns 
{digits/s2__i3/SP   digits/s2__i2/SP}    |    2.012 ns 
{digits/s2__i0/SP   digits/s2__i1/SP}    |    2.012 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : fsm/counter__i4/Q  (SLICE_R17C18B)
Path End         : {fsm/originalButton__i3/SP   fsm/originalButton__i2/SP}  (SLICE_R15C16C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
fsm/clk                                                      NET DELAY           5.499                  5.499  48      
{fsm/counter__i5/CK   fsm/counter__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/counter__i4/CK->fsm/counter__i4/Q     SLICE_R17C18B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/counter[4]                                               NET DELAY           2.141                  9.028  2       
fsm/i1_4_lut/B->fsm/i1_4_lut/Z            SLICE_R18C17A      A0_TO_F0_DELAY      0.476                  9.504  1       
fsm/n4_c                                                     NET DELAY           0.304                  9.808  1       
fsm/i2_4_lut/D->fsm/i2_4_lut/Z            SLICE_R18C17A      C1_TO_F1_DELAY      0.449                 10.257  14      
fsm/n387                                                     NET DELAY           3.146                 13.403  14      
fsm/i672_4_lut_4_lut/B->fsm/i672_4_lut_4_lut/Z
                                          SLICE_R17C17C      A0_TO_F0_DELAY      0.449                 13.852  3       
fsm/n808                                                     NET DELAY           2.763                 16.615  3       
fsm/i2052_2_lut/A->fsm/i2052_2_lut/Z      SLICE_R17C15B      D0_TO_F0_DELAY      0.476                 17.091  1       
fsm/n2342                                                    NET DELAY           0.304                 17.395  1       
fsm/i2074_4_lut/C->fsm/i2074_4_lut/Z      SLICE_R17C15B      C1_TO_F1_DELAY      0.476                 17.871  1       
fsm/n2364                                                    NET DELAY           0.304                 18.175  1       
fsm/i3_4_lut_adj_19/C->fsm/i3_4_lut_adj_19/Z
                                          SLICE_R17C15C      C0_TO_F0_DELAY      0.449                 18.624  1       
fsm/n8                                                       NET DELAY           3.146                 21.770  1       
i2272_4_lut/D->i2272_4_lut/Z              SLICE_R16C17B      A1_TO_F1_DELAY      0.449                 22.219  2       
fsm/n1038                                                    NET DELAY           2.802                 25.021  2       
{fsm/originalButton__i3/SP   fsm/originalButton__i2/SP}
                                                             ENDPOINT            0.000                 25.021  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
fsm/clk                                                      NET DELAY           5.499                 26.332  48      
{fsm/originalButton__i3/CK   fsm/originalButton__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(25.020)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.113  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/counter__i4/Q  (SLICE_R17C18B)
Path End         : {fsm/originalButton__i0/SP   fsm/originalButton__i1/SP}  (SLICE_R15C16B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
fsm/clk                                                      NET DELAY           5.499                  5.499  48      
{fsm/counter__i5/CK   fsm/counter__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/counter__i4/CK->fsm/counter__i4/Q     SLICE_R17C18B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/counter[4]                                               NET DELAY           2.141                  9.028  2       
fsm/i1_4_lut/B->fsm/i1_4_lut/Z            SLICE_R18C17A      A0_TO_F0_DELAY      0.476                  9.504  1       
fsm/n4_c                                                     NET DELAY           0.304                  9.808  1       
fsm/i2_4_lut/D->fsm/i2_4_lut/Z            SLICE_R18C17A      C1_TO_F1_DELAY      0.449                 10.257  14      
fsm/n387                                                     NET DELAY           3.146                 13.403  14      
fsm/i672_4_lut_4_lut/B->fsm/i672_4_lut_4_lut/Z
                                          SLICE_R17C17C      A0_TO_F0_DELAY      0.449                 13.852  3       
fsm/n808                                                     NET DELAY           2.763                 16.615  3       
fsm/i2052_2_lut/A->fsm/i2052_2_lut/Z      SLICE_R17C15B      D0_TO_F0_DELAY      0.476                 17.091  1       
fsm/n2342                                                    NET DELAY           0.304                 17.395  1       
fsm/i2074_4_lut/C->fsm/i2074_4_lut/Z      SLICE_R17C15B      C1_TO_F1_DELAY      0.476                 17.871  1       
fsm/n2364                                                    NET DELAY           0.304                 18.175  1       
fsm/i3_4_lut_adj_19/C->fsm/i3_4_lut_adj_19/Z
                                          SLICE_R17C15C      C0_TO_F0_DELAY      0.449                 18.624  1       
fsm/n8                                                       NET DELAY           3.146                 21.770  1       
i2272_4_lut/D->i2272_4_lut/Z              SLICE_R16C17B      A1_TO_F1_DELAY      0.449                 22.219  2       
fsm/n1038                                                    NET DELAY           2.802                 25.021  2       
{fsm/originalButton__i0/SP   fsm/originalButton__i1/SP}
                                                             ENDPOINT            0.000                 25.021  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
fsm/clk                                                      NET DELAY           5.499                 26.332  48      
{fsm/originalButton__i0/CK   fsm/originalButton__i1/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(25.020)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.113  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/originalButton__i1/Q  (SLICE_R15C16B)
Path End         : {digits/s1__i1/SP   digits/s1__i0/SP}  (SLICE_R17C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 78.6% (route), 21.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.417 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
fsm/clk                                                      NET DELAY           5.499                  5.499  48      
{fsm/originalButton__i0/CK   fsm/originalButton__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/originalButton__i1/CK->fsm/originalButton__i1/Q
                                          SLICE_R15C16B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/originalButton[1]                                        NET DELAY           2.141                  9.028  2       
fsm/i3_4_lut/C->fsm/i3_4_lut/Z            SLICE_R15C16D      A0_TO_F0_DELAY      0.449                  9.477  1       
fsm/n2002                                                    NET DELAY           2.168                 11.645  1       
fsm/i4_4_lut/C->fsm/i4_4_lut/Z            SLICE_R16C16B      D0_TO_F0_DELAY      0.449                 12.094  8       
fsm/originalStillPressed                                     NET DELAY           2.168                 14.262  8       
fsm/i670_4_lut/C->fsm/i670_4_lut/Z        SLICE_R17C16A      D1_TO_F1_DELAY      0.449                 14.711  2       
fsm/n806                                                     NET DELAY           2.168                 16.879  2       
fsm/i1_4_lut_adj_13/D->fsm/i1_4_lut_adj_13/Z
                                          SLICE_R17C16B      D1_TO_F1_DELAY      0.449                 17.328  2       
fsm/n5_adj_121                                               NET DELAY           2.763                 20.091  2       
fsm/i2_4_lut_adj_14/A->fsm/i2_4_lut_adj_14/Z
                                          SLICE_R18C14B      D0_TO_F0_DELAY      0.476                 20.567  1       
fsm/en                                                       NET DELAY           0.304                 20.871  1       
i894_3_lut/B->i894_3_lut/Z                SLICE_R18C14B      C1_TO_F1_DELAY      0.449                 21.320  4       
digits/n1044                                                 NET DELAY           3.397                 24.717  4       
{digits/s1__i1/SP   digits/s1__i0/SP}                        ENDPOINT            0.000                 24.717  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
fsm/clk                                                      NET DELAY           5.499                 26.332  48      
{digits/s1__i1/CK   digits/s1__i0/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.716)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.417  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/originalButton__i1/Q  (SLICE_R15C16B)
Path End         : {digits/s1__i3/SP   digits/s1__i2/SP}  (SLICE_R17C7C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 78.6% (route), 21.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.417 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
fsm/clk                                                      NET DELAY           5.499                  5.499  48      
{fsm/originalButton__i0/CK   fsm/originalButton__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/originalButton__i1/CK->fsm/originalButton__i1/Q
                                          SLICE_R15C16B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/originalButton[1]                                        NET DELAY           2.141                  9.028  2       
fsm/i3_4_lut/C->fsm/i3_4_lut/Z            SLICE_R15C16D      A0_TO_F0_DELAY      0.449                  9.477  1       
fsm/n2002                                                    NET DELAY           2.168                 11.645  1       
fsm/i4_4_lut/C->fsm/i4_4_lut/Z            SLICE_R16C16B      D0_TO_F0_DELAY      0.449                 12.094  8       
fsm/originalStillPressed                                     NET DELAY           2.168                 14.262  8       
fsm/i670_4_lut/C->fsm/i670_4_lut/Z        SLICE_R17C16A      D1_TO_F1_DELAY      0.449                 14.711  2       
fsm/n806                                                     NET DELAY           2.168                 16.879  2       
fsm/i1_4_lut_adj_13/D->fsm/i1_4_lut_adj_13/Z
                                          SLICE_R17C16B      D1_TO_F1_DELAY      0.449                 17.328  2       
fsm/n5_adj_121                                               NET DELAY           2.763                 20.091  2       
fsm/i2_4_lut_adj_14/A->fsm/i2_4_lut_adj_14/Z
                                          SLICE_R18C14B      D0_TO_F0_DELAY      0.476                 20.567  1       
fsm/en                                                       NET DELAY           0.304                 20.871  1       
i894_3_lut/B->i894_3_lut/Z                SLICE_R18C14B      C1_TO_F1_DELAY      0.449                 21.320  4       
digits/n1044                                                 NET DELAY           3.397                 24.717  4       
{digits/s1__i3/SP   digits/s1__i2/SP}                        ENDPOINT            0.000                 24.717  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
fsm/clk                                                      NET DELAY           5.499                 26.332  48      
{digits/s1__i3/CK   digits/s1__i2/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.716)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.417  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync/out_i0/Q  (SLICE_R15C12A)
Path End         : fsm/originalButton__i3/D  (SLICE_R15C16C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.694 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
fsm/clk                                                      NET DELAY           5.499                  5.499  48      
{sync/out_i0/CK   sync/out_i1/CK}                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync/out_i0/CK->sync/out_i0/Q             SLICE_R15C12A      CLK_TO_Q0_DELAY     1.388                  6.887  11      
fsm/col_sync[0]                                              NET DELAY           3.212                 10.099  11      
fsm/i1_4_lut_4_lut_adj_26/D->fsm/i1_4_lut_4_lut_adj_26/Z
                                          SLICE_R17C15A      C0_TO_F0_DELAY      0.449                 10.548  12      
fsm/oneButtonPressed                                         NET DELAY           3.278                 13.826  12      
fsm/i668_4_lut_4_lut/A->fsm/i668_4_lut_4_lut/Z
                                          SLICE_R18C17B      D0_TO_F0_DELAY      0.476                 14.302  3       
fsm/n804                                                     NET DELAY           0.304                 14.606  3       
fsm/mux_91_i9_3_lut/B->fsm/mux_91_i9_3_lut/Z
                                          SLICE_R18C17B      C1_TO_F1_DELAY      0.449                 15.055  1       
fsm/n148[8]                                                  NET DELAY           3.080                 18.135  1       
fsm/i3_4_lut_adj_18/C->fsm/i3_4_lut_adj_18/Z
                                          SLICE_R16C17C      B1_TO_F1_DELAY      0.449                 18.584  1       
fsm/n1996                                                    NET DELAY           2.763                 21.347  1       
fsm/i472_4_lut/A->fsm/i472_4_lut/Z        SLICE_R16C16D      D1_TO_F1_DELAY      0.449                 21.796  4       
fsm/n590                                                     NET DELAY           2.168                 23.964  4       
fsm/i1325_2_lut/B->fsm/i1325_2_lut/Z      SLICE_R15C16C      D0_TO_F0_DELAY      0.476                 24.440  1       
fsm/n129[3]                                                  NET DELAY           0.000                 24.440  1       
fsm/originalButton__i3/D                                     ENDPOINT            0.000                 24.440  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
fsm/clk                                                      NET DELAY           5.499                 26.332  48      
{fsm/originalButton__i3/CK   fsm/originalButton__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.439)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.694  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync/out_i0/Q  (SLICE_R15C12A)
Path End         : fsm/originalButton__i2/D  (SLICE_R15C16C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.694 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
fsm/clk                                                      NET DELAY           5.499                  5.499  48      
{sync/out_i0/CK   sync/out_i1/CK}                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync/out_i0/CK->sync/out_i0/Q             SLICE_R15C12A      CLK_TO_Q0_DELAY     1.388                  6.887  11      
fsm/col_sync[0]                                              NET DELAY           3.212                 10.099  11      
fsm/i1_4_lut_4_lut_adj_26/D->fsm/i1_4_lut_4_lut_adj_26/Z
                                          SLICE_R17C15A      C0_TO_F0_DELAY      0.449                 10.548  12      
fsm/oneButtonPressed                                         NET DELAY           3.278                 13.826  12      
fsm/i668_4_lut_4_lut/A->fsm/i668_4_lut_4_lut/Z
                                          SLICE_R18C17B      D0_TO_F0_DELAY      0.476                 14.302  3       
fsm/n804                                                     NET DELAY           0.304                 14.606  3       
fsm/mux_91_i9_3_lut/B->fsm/mux_91_i9_3_lut/Z
                                          SLICE_R18C17B      C1_TO_F1_DELAY      0.449                 15.055  1       
fsm/n148[8]                                                  NET DELAY           3.080                 18.135  1       
fsm/i3_4_lut_adj_18/C->fsm/i3_4_lut_adj_18/Z
                                          SLICE_R16C17C      B1_TO_F1_DELAY      0.449                 18.584  1       
fsm/n1996                                                    NET DELAY           2.763                 21.347  1       
fsm/i472_4_lut/A->fsm/i472_4_lut/Z        SLICE_R16C16D      D1_TO_F1_DELAY      0.449                 21.796  4       
fsm/n590                                                     NET DELAY           2.168                 23.964  4       
fsm/i1326_2_lut/B->fsm/i1326_2_lut/Z      SLICE_R15C16C      D1_TO_F1_DELAY      0.476                 24.440  1       
fsm/n129[2]                                                  NET DELAY           0.000                 24.440  1       
fsm/originalButton__i2/D                                     ENDPOINT            0.000                 24.440  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
fsm/clk                                                      NET DELAY           5.499                 26.332  48      
{fsm/originalButton__i3/CK   fsm/originalButton__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.439)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.694  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync/out_i0/Q  (SLICE_R15C12A)
Path End         : fsm/originalButton__i0/D  (SLICE_R15C16B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.694 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
fsm/clk                                                      NET DELAY           5.499                  5.499  48      
{sync/out_i0/CK   sync/out_i1/CK}                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync/out_i0/CK->sync/out_i0/Q             SLICE_R15C12A      CLK_TO_Q0_DELAY     1.388                  6.887  11      
fsm/col_sync[0]                                              NET DELAY           3.212                 10.099  11      
fsm/i1_4_lut_4_lut_adj_26/D->fsm/i1_4_lut_4_lut_adj_26/Z
                                          SLICE_R17C15A      C0_TO_F0_DELAY      0.449                 10.548  12      
fsm/oneButtonPressed                                         NET DELAY           3.278                 13.826  12      
fsm/i668_4_lut_4_lut/A->fsm/i668_4_lut_4_lut/Z
                                          SLICE_R18C17B      D0_TO_F0_DELAY      0.476                 14.302  3       
fsm/n804                                                     NET DELAY           0.304                 14.606  3       
fsm/mux_91_i9_3_lut/B->fsm/mux_91_i9_3_lut/Z
                                          SLICE_R18C17B      C1_TO_F1_DELAY      0.449                 15.055  1       
fsm/n148[8]                                                  NET DELAY           3.080                 18.135  1       
fsm/i3_4_lut_adj_18/C->fsm/i3_4_lut_adj_18/Z
                                          SLICE_R16C17C      B1_TO_F1_DELAY      0.449                 18.584  1       
fsm/n1996                                                    NET DELAY           2.763                 21.347  1       
fsm/i472_4_lut/A->fsm/i472_4_lut/Z        SLICE_R16C16D      D1_TO_F1_DELAY      0.449                 21.796  4       
fsm/n590                                                     NET DELAY           2.168                 23.964  4       
fsm/i1188_2_lut/B->fsm/i1188_2_lut/Z      SLICE_R15C16B      D0_TO_F0_DELAY      0.476                 24.440  1       
fsm/n129[0]                                                  NET DELAY           0.000                 24.440  1       
fsm/originalButton__i0/D                                     ENDPOINT            0.000                 24.440  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
fsm/clk                                                      NET DELAY           5.499                 26.332  48      
{fsm/originalButton__i0/CK   fsm/originalButton__i1/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.439)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.694  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync/out_i0/Q  (SLICE_R15C12A)
Path End         : fsm/originalButton__i1/D  (SLICE_R15C16B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.694 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
fsm/clk                                                      NET DELAY           5.499                  5.499  48      
{sync/out_i0/CK   sync/out_i1/CK}                            CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync/out_i0/CK->sync/out_i0/Q             SLICE_R15C12A      CLK_TO_Q0_DELAY     1.388                  6.887  11      
fsm/col_sync[0]                                              NET DELAY           3.212                 10.099  11      
fsm/i1_4_lut_4_lut_adj_26/D->fsm/i1_4_lut_4_lut_adj_26/Z
                                          SLICE_R17C15A      C0_TO_F0_DELAY      0.449                 10.548  12      
fsm/oneButtonPressed                                         NET DELAY           3.278                 13.826  12      
fsm/i668_4_lut_4_lut/A->fsm/i668_4_lut_4_lut/Z
                                          SLICE_R18C17B      D0_TO_F0_DELAY      0.476                 14.302  3       
fsm/n804                                                     NET DELAY           0.304                 14.606  3       
fsm/mux_91_i9_3_lut/B->fsm/mux_91_i9_3_lut/Z
                                          SLICE_R18C17B      C1_TO_F1_DELAY      0.449                 15.055  1       
fsm/n148[8]                                                  NET DELAY           3.080                 18.135  1       
fsm/i3_4_lut_adj_18/C->fsm/i3_4_lut_adj_18/Z
                                          SLICE_R16C17C      B1_TO_F1_DELAY      0.449                 18.584  1       
fsm/n1996                                                    NET DELAY           2.763                 21.347  1       
fsm/i472_4_lut/A->fsm/i472_4_lut/Z        SLICE_R16C16D      D1_TO_F1_DELAY      0.449                 21.796  4       
fsm/n590                                                     NET DELAY           2.168                 23.964  4       
fsm/i1327_2_lut/B->fsm/i1327_2_lut/Z      SLICE_R15C16B      D1_TO_F1_DELAY      0.476                 24.440  1       
fsm/n129[1]                                                  NET DELAY           0.000                 24.440  1       
fsm/originalButton__i1/D                                     ENDPOINT            0.000                 24.440  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
fsm/clk                                                      NET DELAY           5.499                 26.332  48      
{fsm/originalButton__i0/CK   fsm/originalButton__i1/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.439)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.694  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/originalButton__i1/Q  (SLICE_R15C16B)
Path End         : {digits/s2__i3/SP   digits/s2__i2/SP}  (SLICE_R17C11A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 77.9% (route), 22.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.012 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
fsm/clk                                                      NET DELAY           5.499                  5.499  48      
{fsm/originalButton__i0/CK   fsm/originalButton__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/originalButton__i1/CK->fsm/originalButton__i1/Q
                                          SLICE_R15C16B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/originalButton[1]                                        NET DELAY           2.141                  9.028  2       
fsm/i3_4_lut/C->fsm/i3_4_lut/Z            SLICE_R15C16D      A0_TO_F0_DELAY      0.449                  9.477  1       
fsm/n2002                                                    NET DELAY           2.168                 11.645  1       
fsm/i4_4_lut/C->fsm/i4_4_lut/Z            SLICE_R16C16B      D0_TO_F0_DELAY      0.449                 12.094  8       
fsm/originalStillPressed                                     NET DELAY           2.168                 14.262  8       
fsm/i670_4_lut/C->fsm/i670_4_lut/Z        SLICE_R17C16A      D1_TO_F1_DELAY      0.449                 14.711  2       
fsm/n806                                                     NET DELAY           2.168                 16.879  2       
fsm/i1_4_lut_adj_13/D->fsm/i1_4_lut_adj_13/Z
                                          SLICE_R17C16B      D1_TO_F1_DELAY      0.449                 17.328  2       
fsm/n5_adj_121                                               NET DELAY           2.763                 20.091  2       
fsm/i2_4_lut_adj_14/A->fsm/i2_4_lut_adj_14/Z
                                          SLICE_R18C14B      D0_TO_F0_DELAY      0.476                 20.567  1       
fsm/en                                                       NET DELAY           0.304                 20.871  1       
i894_3_lut/B->i894_3_lut/Z                SLICE_R18C14B      C1_TO_F1_DELAY      0.449                 21.320  4       
digits/n1044                                                 NET DELAY           2.802                 24.122  4       
{digits/s2__i3/SP   digits/s2__i2/SP}                        ENDPOINT            0.000                 24.122  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
fsm/clk                                                      NET DELAY           5.499                 26.332  48      
{digits/s2__i3/CK   digits/s2__i2/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.121)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.012  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/originalButton__i1/Q  (SLICE_R15C16B)
Path End         : {digits/s2__i0/SP   digits/s2__i1/SP}  (SLICE_R18C13B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 77.9% (route), 22.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.012 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  48      
fsm/clk                                                      NET DELAY           5.499                  5.499  48      
{fsm/originalButton__i0/CK   fsm/originalButton__i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/originalButton__i1/CK->fsm/originalButton__i1/Q
                                          SLICE_R15C16B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/originalButton[1]                                        NET DELAY           2.141                  9.028  2       
fsm/i3_4_lut/C->fsm/i3_4_lut/Z            SLICE_R15C16D      A0_TO_F0_DELAY      0.449                  9.477  1       
fsm/n2002                                                    NET DELAY           2.168                 11.645  1       
fsm/i4_4_lut/C->fsm/i4_4_lut/Z            SLICE_R16C16B      D0_TO_F0_DELAY      0.449                 12.094  8       
fsm/originalStillPressed                                     NET DELAY           2.168                 14.262  8       
fsm/i670_4_lut/C->fsm/i670_4_lut/Z        SLICE_R17C16A      D1_TO_F1_DELAY      0.449                 14.711  2       
fsm/n806                                                     NET DELAY           2.168                 16.879  2       
fsm/i1_4_lut_adj_13/D->fsm/i1_4_lut_adj_13/Z
                                          SLICE_R17C16B      D1_TO_F1_DELAY      0.449                 17.328  2       
fsm/n5_adj_121                                               NET DELAY           2.763                 20.091  2       
fsm/i2_4_lut_adj_14/A->fsm/i2_4_lut_adj_14/Z
                                          SLICE_R18C14B      D0_TO_F0_DELAY      0.476                 20.567  1       
fsm/en                                                       NET DELAY           0.304                 20.871  1       
i894_3_lut/B->i894_3_lut/Z                SLICE_R18C14B      C1_TO_F1_DELAY      0.449                 21.320  4       
digits/n1044                                                 NET DELAY           2.802                 24.122  4       
{digits/s2__i0/SP   digits/s2__i1/SP}                        ENDPOINT            0.000                 24.122  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  48      
fsm/clk                                                      NET DELAY           5.499                 26.332  48      
{digits/s2__i0/CK   digits/s2__i1/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.121)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.012  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
timeMux/signal_c/D                       |    1.743 ns 
fsm/state_FSM_i6/D                       |    1.743 ns 
fsm/fsm_counter_485__i13/D               |    1.913 ns 
fsm/fsm_counter_485__i14/D               |    1.913 ns 
fsm/fsm_counter_485__i1/D                |    1.913 ns 
fsm/fsm_counter_485__i2/D                |    1.913 ns 
fsm/fsm_counter_485__i15/D               |    1.913 ns 
fsm/fsm_counter_485__i16/D               |    1.913 ns 
fsm/fsm_counter_485__i17/D               |    1.913 ns 
fsm/fsm_counter_485__i18/D               |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timeMux/signal_c/Q  (SLICE_R17C6B)
Path End         : timeMux/signal_c/D  (SLICE_R17C6B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
timeMux/signal_c/CK                                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
timeMux/signal_c/CK->timeMux/signal_c/Q   SLICE_R17C6B       CLK_TO_Q1_DELAY  0.779                  3.863  7       
segMux/signal                                                NET DELAY        0.712                  4.575  7       
timeMux/i1_2_lut/A->timeMux/i1_2_lut/Z    SLICE_R17C6B       D1_TO_F1_DELAY   0.252                  4.827  1       
timeMux/n903                                                 NET DELAY        0.000                  4.827  1       
timeMux/signal_c/D                                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
timeMux/signal_c/CK                                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/state_FSM_i6/Q  (SLICE_R18C15A)
Path End         : fsm/state_FSM_i6/D  (SLICE_R18C15A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/state_FSM_i6/CK   fsm/state_FSM_i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/state_FSM_i6/CK->fsm/state_FSM_i6/Q   SLICE_R18C15A      CLK_TO_Q0_DELAY  0.779                  3.863  8       
fsm/rc_7__N_1[6]                                             NET DELAY        0.712                  4.575  8       
fsm/i884_2_lut_4_lut/B->fsm/i884_2_lut_4_lut/Z
                                          SLICE_R18C15A      D0_TO_F0_DELAY   0.252                  4.827  1       
fsm/n1034                                                    NET DELAY        0.000                  4.827  1       
fsm/state_FSM_i6/D                                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/state_FSM_i6/CK   fsm/state_FSM_i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/fsm_counter_485__i13/Q  (SLICE_R13C13D)
Path End         : fsm/fsm_counter_485__i13/D  (SLICE_R13C13D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i13/CK   fsm/fsm_counter_485__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/fsm_counter_485__i13/CK->fsm/fsm_counter_485__i13/Q
                                          SLICE_R13C13D      CLK_TO_Q0_DELAY  0.779                  3.863  2       
fsm/fsm_counter[13]                                          NET DELAY        0.882                  4.745  2       
fsm/fsm_counter_485_add_4_15/C0->fsm/fsm_counter_485_add_4_15/S0
                                          SLICE_R13C13D      C0_TO_F0_DELAY   0.252                  4.997  1       
fsm/n81[13]                                                  NET DELAY        0.000                  4.997  1       
fsm/fsm_counter_485__i13/D                                   ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i13/CK   fsm/fsm_counter_485__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/fsm_counter_485__i14/Q  (SLICE_R13C13D)
Path End         : fsm/fsm_counter_485__i14/D  (SLICE_R13C13D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i13/CK   fsm/fsm_counter_485__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/fsm_counter_485__i14/CK->fsm/fsm_counter_485__i14/Q
                                          SLICE_R13C13D      CLK_TO_Q1_DELAY  0.779                  3.863  2       
fsm/fsm_counter[14]                                          NET DELAY        0.882                  4.745  2       
fsm/fsm_counter_485_add_4_15/C1->fsm/fsm_counter_485_add_4_15/S1
                                          SLICE_R13C13D      C1_TO_F1_DELAY   0.252                  4.997  1       
fsm/n81[14]                                                  NET DELAY        0.000                  4.997  1       
fsm/fsm_counter_485__i14/D                                   ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i13/CK   fsm/fsm_counter_485__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/fsm_counter_485__i1/Q  (SLICE_R13C12B)
Path End         : fsm/fsm_counter_485__i1/D  (SLICE_R13C12B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i1/CK   fsm/fsm_counter_485__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/fsm_counter_485__i1/CK->fsm/fsm_counter_485__i1/Q
                                          SLICE_R13C12B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
fsm/fsm_counter[1]                                           NET DELAY        0.882                  4.745  2       
fsm/fsm_counter_485_add_4_3/C0->fsm/fsm_counter_485_add_4_3/S0
                                          SLICE_R13C12B      C0_TO_F0_DELAY   0.252                  4.997  1       
fsm/n81[1]                                                   NET DELAY        0.000                  4.997  1       
fsm/fsm_counter_485__i1/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i1/CK   fsm/fsm_counter_485__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/fsm_counter_485__i2/Q  (SLICE_R13C12B)
Path End         : fsm/fsm_counter_485__i2/D  (SLICE_R13C12B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i1/CK   fsm/fsm_counter_485__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/fsm_counter_485__i2/CK->fsm/fsm_counter_485__i2/Q
                                          SLICE_R13C12B      CLK_TO_Q1_DELAY  0.779                  3.863  2       
fsm/fsm_counter[2]                                           NET DELAY        0.882                  4.745  2       
fsm/fsm_counter_485_add_4_3/C1->fsm/fsm_counter_485_add_4_3/S1
                                          SLICE_R13C12B      C1_TO_F1_DELAY   0.252                  4.997  1       
fsm/n81[2]                                                   NET DELAY        0.000                  4.997  1       
fsm/fsm_counter_485__i2/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i1/CK   fsm/fsm_counter_485__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/fsm_counter_485__i15/Q  (SLICE_R13C14A)
Path End         : fsm/fsm_counter_485__i15/D  (SLICE_R13C14A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i15/CK   fsm/fsm_counter_485__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/fsm_counter_485__i15/CK->fsm/fsm_counter_485__i15/Q
                                          SLICE_R13C14A      CLK_TO_Q0_DELAY  0.779                  3.863  2       
fsm/fsm_counter[15]                                          NET DELAY        0.882                  4.745  2       
fsm/fsm_counter_485_add_4_17/C0->fsm/fsm_counter_485_add_4_17/S0
                                          SLICE_R13C14A      C0_TO_F0_DELAY   0.252                  4.997  1       
fsm/n81[15]                                                  NET DELAY        0.000                  4.997  1       
fsm/fsm_counter_485__i15/D                                   ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i15/CK   fsm/fsm_counter_485__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/fsm_counter_485__i16/Q  (SLICE_R13C14A)
Path End         : fsm/fsm_counter_485__i16/D  (SLICE_R13C14A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i15/CK   fsm/fsm_counter_485__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/fsm_counter_485__i16/CK->fsm/fsm_counter_485__i16/Q
                                          SLICE_R13C14A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
fsm/fsm_counter[16]                                          NET DELAY        0.882                  4.745  2       
fsm/fsm_counter_485_add_4_17/C1->fsm/fsm_counter_485_add_4_17/S1
                                          SLICE_R13C14A      C1_TO_F1_DELAY   0.252                  4.997  1       
fsm/n81[16]                                                  NET DELAY        0.000                  4.997  1       
fsm/fsm_counter_485__i16/D                                   ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i15/CK   fsm/fsm_counter_485__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/fsm_counter_485__i17/Q  (SLICE_R13C14B)
Path End         : fsm/fsm_counter_485__i17/D  (SLICE_R13C14B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i17/CK   fsm/fsm_counter_485__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/fsm_counter_485__i17/CK->fsm/fsm_counter_485__i17/Q
                                          SLICE_R13C14B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
fsm/fsm_counter[17]                                          NET DELAY        0.882                  4.745  2       
fsm/fsm_counter_485_add_4_19/C0->fsm/fsm_counter_485_add_4_19/S0
                                          SLICE_R13C14B      C0_TO_F0_DELAY   0.252                  4.997  1       
fsm/n81[17]                                                  NET DELAY        0.000                  4.997  1       
fsm/fsm_counter_485__i17/D                                   ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i17/CK   fsm/fsm_counter_485__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/fsm_counter_485__i18/Q  (SLICE_R13C14B)
Path End         : fsm/fsm_counter_485__i18/D  (SLICE_R13C14B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i17/CK   fsm/fsm_counter_485__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/fsm_counter_485__i18/CK->fsm/fsm_counter_485__i18/Q
                                          SLICE_R13C14B      CLK_TO_Q1_DELAY  0.779                  3.863  2       
fsm/fsm_counter[18]                                          NET DELAY        0.882                  4.745  2       
fsm/fsm_counter_485_add_4_19/C1->fsm/fsm_counter_485_add_4_19/S1
                                          SLICE_R13C14B      C1_TO_F1_DELAY   0.252                  4.997  1       
fsm/n81[18]                                                  NET DELAY        0.000                  4.997  1       
fsm/fsm_counter_485__i18/D                                   ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  49      
fsm/clk                                                      NET DELAY        3.084                  3.084  49      
{fsm/fsm_counter_485__i17/CK   fsm/fsm_counter_485__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



