verilog xil_defaultlib --include "../../../../FPGA_SDR_project.srcs/sources_1/ip/adc_ila/hdl/verilog" \
"../../../../FPGA_SDR_project.srcs/sources_1/ip/adc_ila/sim/adc_ila.v" \

verilog xil_defaultlib "glbl.v"

nosort
