--------------------------------------------------------------------------------

The ARM-processor project contains source and testbench files for a simple ARM 
single cycle processor. 

-> src  : source files written in Verilog
-> test : testbench files written in Verilog

-> _iverilog_run.py : Python script to run the iverilog simulation
-> constraint.xdc   : Constraint file for the Basys3 FPGA

--------------------------------------------------------------------------------