{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716781169539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716781169540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 15:39:29 2024 " "Processing started: Mon May 27 15:39:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716781169540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781169540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cs305_project -c cs305_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off cs305_project -c cs305_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781169540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716781169887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716781169887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coll_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coll_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coll_detect-Behaviour " "Found design unit 1: coll_detect-Behaviour" {  } { { "coll_detect.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/coll_detect.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174523 ""} { "Info" "ISGN_ENTITY_NAME" "1 coll_detect " "Found entity 1: coll_detect" {  } { { "coll_detect.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/coll_detect.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "life.vhd 2 1 " "Found 2 design units, including 1 entities, in source file life.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 life-Behaviour " "Found design unit 1: life-Behaviour" {  } { { "life.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/life.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174525 ""} { "Info" "ISGN_ENTITY_NAME" "1 life " "Found entity 1: life" {  } { { "life.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/life.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "ram.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174527 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file speed_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_control-Behavioral " "Found design unit 1: speed_control-Behavioral" {  } { { "speed_control.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/speed_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174529 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_control " "Found entity 1: speed_control" {  } { { "speed_control.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/speed_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_digit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_digit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Two_Digit_Counter-behaviour " "Found design unit 1: Two_Digit_Counter-behaviour" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174531 ""} { "Info" "ISGN_ENTITY_NAME" "1 Two_Digit_Counter " "Found entity 1: Two_Digit_Counter" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_Counter-behaviour " "Found design unit 1: Four_bit_Counter-behaviour" {  } { { "Four_bit_Counter.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/Four_bit_Counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174533 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_Counter " "Found entity 1: Four_bit_Counter" {  } { { "Four_bit_Counter.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/Four_bit_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-behaviour " "Found design unit 1: vga_sync-behaviour" {  } { { "vga_sync.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/vga_sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174535 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-moore " "Found design unit 1: state_machine-moore" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174537 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.vhd 2 1 " "Found 2 design units, including 1 entities, in source file start.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start-behaviour " "Found design unit 1: start-behaviour" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174539 ""} { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_printer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite_printer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPRITE_PRINTER-a " "Found design unit 1: SPRITE_PRINTER-a" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174541 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPRITE_PRINTER " "Found entity 1: SPRITE_PRINTER" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-behaviour " "Found design unit 1: seven_seg-behaviour" {  } { { "seven_seg.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/seven_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174543 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqto99.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqto99.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seqTo99-behavior " "Found design unit 1: seqTo99-behavior" {  } { { "seqTo99.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/seqTo99.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174544 ""} { "Info" "ISGN_ENTITY_NAME" "1 seqTo99 " "Found entity 1: seqTo99" {  } { { "seqTo99.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/seqTo99.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rand_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_gen-b1 " "Found design unit 1: rand_gen-b1" {  } { { "rand_gen.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/rand_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174546 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand_gen " "Found entity 1: rand_gen" {  } { { "rand_gen.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/rand_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-b1 " "Found design unit 1: pipes-b1" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174548 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174550 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endgame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endgame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endgame-behaviour " "Found design unit 1: endgame-behaviour" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174552 ""} { "Info" "ISGN_ENTITY_NAME" "1 endgame " "Found entity 1: endgame" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs305_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cs305_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs305_project-structural " "Found design unit 1: cs305_project-structural" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174554 ""} { "Info" "ISGN_ENTITY_NAME" "1 cs305_project " "Found entity 1: cs305_project" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174556 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174558 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-SYN " "Found design unit 1: bird-SYN" {  } { { "bird.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/bird.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174560 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/bird.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_updowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_updowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_UpDownCounter-behavior " "Found design unit 1: Binary_UpDownCounter-behavior" {  } { { "Binary_UpDownCounter.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/Binary_UpDownCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174562 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_UpDownCounter " "Found entity 1: Binary_UpDownCounter" {  } { { "Binary_UpDownCounter.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/Binary_UpDownCounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs305_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cs305_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs305_pll-rtl " "Found design unit 1: cs305_pll-rtl" {  } { { "cs305_pll.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174563 ""} { "Info" "ISGN_ENTITY_NAME" "1 cs305_pll " "Found entity 1: cs305_pll" {  } { { "cs305_pll.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs305_pll/cs305_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file cs305_pll/cs305_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 cs305_pll_0002 " "Found entity 1: cs305_pll_0002" {  } { { "cs305_pll/cs305_pll_0002.v" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cs305_project " "Elaborating entity \"cs305_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716781174610 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s19 cs305_project.vhd(119) " "VHDL Signal Declaration warning at cs305_project.vhd(119): used implicit default value for signal \"s19\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716781174610 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s29 cs305_project.vhd(119) " "Verilog HDL or VHDL warning at cs305_project.vhd(119): object \"s29\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716781174611 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s32 cs305_project.vhd(119) " "Verilog HDL or VHDL warning at cs305_project.vhd(119): object \"s32\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716781174611 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s12 cs305_project.vhd(120) " "Verilog HDL or VHDL warning at cs305_project.vhd(120): object \"s12\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716781174611 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s13 cs305_project.vhd(120) " "Verilog HDL or VHDL warning at cs305_project.vhd(120): object \"s13\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716781174611 "|cs305_project"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s24 cs305_project.vhd(122) " "VHDL Signal Declaration warning at cs305_project.vhd(122): used explicit default value for signal \"s24\" because signal was never assigned a value" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 122 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174611 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display11 cs305_project.vhd(130) " "Verilog HDL or VHDL warning at cs305_project.vhd(130): object \"display11\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716781174611 "|cs305_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display22 cs305_project.vhd(130) " "Verilog HDL or VHDL warning at cs305_project.vhd(130): object \"display22\" assigned a value but never read" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716781174611 "|cs305_project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_pipe_ball_reset cs305_project.vhd(149) " "Inferred latch for \"t_pipe_ball_reset\" at cs305_project.vhd(149)" {  } { { "cs305_project.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174613 "|cs305_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs305_pll cs305_pll:C1 " "Elaborating entity \"cs305_pll\" for hierarchy \"cs305_pll:C1\"" {  } { { "cs305_project.vhd" "C1" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs305_pll_0002 cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst " "Elaborating entity \"cs305_pll_0002\" for hierarchy \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\"" {  } { { "cs305_pll.vhd" "cs305_pll_inst" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "cs305_pll/cs305_pll_0002.v" "altera_pll_i" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174663 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716781174684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "cs305_pll/cs305_pll_0002.v" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"cs305_pll:C1\|cs305_pll_0002:cs305_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174684 ""}  } { { "cs305_pll/cs305_pll_0002.v" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_pll/cs305_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716781174684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coll_detect coll_detect:cc2 " "Elaborating entity \"coll_detect\" for hierarchy \"coll_detect:cc2\"" {  } { { "cs305_project.vhd" "cc2" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:V1 " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:V1\"" {  } { { "cs305_project.vhd" "V1" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:B1 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:B1\"" {  } { { "cs305_project.vhd" "B1" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "size_x bouncy_ball.vhd(18) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(18): object \"size_x\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716781174711 "|cs305_project|bouncy_ball:B1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_in bouncy_ball.vhd(93) " "VHDL Process Statement warning at bouncy_ball.vhd(93): signal \"pause_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781174711 "|cs305_project|bouncy_ball:B1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y_pos bouncy_ball.vhd(95) " "VHDL Process Statement warning at bouncy_ball.vhd(95): signal \"ball_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781174711 "|cs305_project|bouncy_ball:B1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_y bouncy_ball.vhd(95) " "VHDL Process Statement warning at bouncy_ball.vhd(95): signal \"size_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/bouncy_ball.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781174711 "|cs305_project|bouncy_ball:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:M1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:M1\"" {  } { { "cs305_project.vhd" "M1" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(22) " "Verilog HDL or VHDL warning at mouse.vhd(22): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716781174719 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(148) " "VHDL Process Statement warning at mouse.vhd(148): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781174719 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(152) " "VHDL Process Statement warning at mouse.vhd(152): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781174719 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(153) " "VHDL Process Statement warning at mouse.vhd(153): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781174719 "|cs305_project|MOUSE:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(154) " "VHDL Process Statement warning at mouse.vhd(154): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/mouse.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781174719 "|cs305_project|MOUSE:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:P1 " "Elaborating entity \"start\" for hierarchy \"start:P1\"" {  } { { "cs305_project.vhd" "P1" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174720 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_f_address start.vhd(16) " "VHDL Signal Declaration warning at start.vhd(16): used explicit default value for signal \"title_f_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_l_address start.vhd(17) " "VHDL Signal Declaration warning at start.vhd(17): used explicit default value for signal \"title_l_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_a_address start.vhd(18) " "VHDL Signal Declaration warning at start.vhd(18): used explicit default value for signal \"title_a_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p_address start.vhd(19) " "VHDL Signal Declaration warning at start.vhd(19): used explicit default value for signal \"title_p_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p1_address start.vhd(20) " "VHDL Signal Declaration warning at start.vhd(20): used explicit default value for signal \"title_p1_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_y_address start.vhd(21) " "VHDL Signal Declaration warning at start.vhd(21): used explicit default value for signal \"title_y_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_b_address start.vhd(22) " "VHDL Signal Declaration warning at start.vhd(22): used explicit default value for signal \"title_b_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_i_address start.vhd(23) " "VHDL Signal Declaration warning at start.vhd(23): used explicit default value for signal \"title_i_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_r_address start.vhd(24) " "VHDL Signal Declaration warning at start.vhd(24): used explicit default value for signal \"title_r_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_d_address start.vhd(25) " "VHDL Signal Declaration warning at start.vhd(25): used explicit default value for signal \"title_d_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_f_row start.vhd(31) " "VHDL Signal Declaration warning at start.vhd(31): used explicit default value for signal \"title_f_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_f_col start.vhd(32) " "VHDL Signal Declaration warning at start.vhd(32): used explicit default value for signal \"title_f_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_l_row start.vhd(33) " "VHDL Signal Declaration warning at start.vhd(33): used explicit default value for signal \"title_l_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_l_col start.vhd(34) " "VHDL Signal Declaration warning at start.vhd(34): used explicit default value for signal \"title_l_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174727 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_a_row start.vhd(35) " "VHDL Signal Declaration warning at start.vhd(35): used explicit default value for signal \"title_a_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_a_col start.vhd(36) " "VHDL Signal Declaration warning at start.vhd(36): used explicit default value for signal \"title_a_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p_row start.vhd(37) " "VHDL Signal Declaration warning at start.vhd(37): used explicit default value for signal \"title_p_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p_col start.vhd(38) " "VHDL Signal Declaration warning at start.vhd(38): used explicit default value for signal \"title_p_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p1_row start.vhd(39) " "VHDL Signal Declaration warning at start.vhd(39): used explicit default value for signal \"title_p1_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_p1_col start.vhd(40) " "VHDL Signal Declaration warning at start.vhd(40): used explicit default value for signal \"title_p1_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_y_row start.vhd(41) " "VHDL Signal Declaration warning at start.vhd(41): used explicit default value for signal \"title_y_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_y_col start.vhd(42) " "VHDL Signal Declaration warning at start.vhd(42): used explicit default value for signal \"title_y_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_b_row start.vhd(43) " "VHDL Signal Declaration warning at start.vhd(43): used explicit default value for signal \"title_b_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_b_col start.vhd(44) " "VHDL Signal Declaration warning at start.vhd(44): used explicit default value for signal \"title_b_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_i_row start.vhd(45) " "VHDL Signal Declaration warning at start.vhd(45): used explicit default value for signal \"title_i_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_i_col start.vhd(46) " "VHDL Signal Declaration warning at start.vhd(46): used explicit default value for signal \"title_i_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_r_row start.vhd(47) " "VHDL Signal Declaration warning at start.vhd(47): used explicit default value for signal \"title_r_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_r_col start.vhd(48) " "VHDL Signal Declaration warning at start.vhd(48): used explicit default value for signal \"title_r_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_d_row start.vhd(49) " "VHDL Signal Declaration warning at start.vhd(49): used explicit default value for signal \"title_d_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "title_d_col start.vhd(50) " "VHDL Signal Declaration warning at start.vhd(50): used explicit default value for signal \"title_d_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_p_address start.vhd(52) " "VHDL Signal Declaration warning at start.vhd(52): used explicit default value for signal \"play_p_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_l_address start.vhd(53) " "VHDL Signal Declaration warning at start.vhd(53): used explicit default value for signal \"play_l_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_a_address start.vhd(54) " "VHDL Signal Declaration warning at start.vhd(54): used explicit default value for signal \"play_a_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_y_address start.vhd(55) " "VHDL Signal Declaration warning at start.vhd(55): used explicit default value for signal \"play_y_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t_address start.vhd(57) " "VHDL Signal Declaration warning at start.vhd(57): used explicit default value for signal \"tut_t_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_u_address start.vhd(58) " "VHDL Signal Declaration warning at start.vhd(58): used explicit default value for signal \"tut_u_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t1_address start.vhd(59) " "VHDL Signal Declaration warning at start.vhd(59): used explicit default value for signal \"tut_t1_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_o_address start.vhd(60) " "VHDL Signal Declaration warning at start.vhd(60): used explicit default value for signal \"tut_o_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_r_address start.vhd(61) " "VHDL Signal Declaration warning at start.vhd(61): used explicit default value for signal \"tut_r_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_i_address start.vhd(62) " "VHDL Signal Declaration warning at start.vhd(62): used explicit default value for signal \"tut_i_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_a_address start.vhd(63) " "VHDL Signal Declaration warning at start.vhd(63): used explicit default value for signal \"tut_a_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_l_address start.vhd(64) " "VHDL Signal Declaration warning at start.vhd(64): used explicit default value for signal \"tut_l_address\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_p_row start.vhd(67) " "VHDL Signal Declaration warning at start.vhd(67): used explicit default value for signal \"play_p_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_p_col start.vhd(68) " "VHDL Signal Declaration warning at start.vhd(68): used explicit default value for signal \"play_p_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_l_row start.vhd(69) " "VHDL Signal Declaration warning at start.vhd(69): used explicit default value for signal \"play_l_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_l_col start.vhd(70) " "VHDL Signal Declaration warning at start.vhd(70): used explicit default value for signal \"play_l_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_a_row start.vhd(71) " "VHDL Signal Declaration warning at start.vhd(71): used explicit default value for signal \"play_a_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_a_col start.vhd(72) " "VHDL Signal Declaration warning at start.vhd(72): used explicit default value for signal \"play_a_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_y_row start.vhd(73) " "VHDL Signal Declaration warning at start.vhd(73): used explicit default value for signal \"play_y_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "play_y_col start.vhd(74) " "VHDL Signal Declaration warning at start.vhd(74): used explicit default value for signal \"play_y_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t_row start.vhd(78) " "VHDL Signal Declaration warning at start.vhd(78): used explicit default value for signal \"tut_t_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t_col start.vhd(79) " "VHDL Signal Declaration warning at start.vhd(79): used explicit default value for signal \"tut_t_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_u_row start.vhd(80) " "VHDL Signal Declaration warning at start.vhd(80): used explicit default value for signal \"tut_u_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_u_col start.vhd(81) " "VHDL Signal Declaration warning at start.vhd(81): used explicit default value for signal \"tut_u_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t1_row start.vhd(82) " "VHDL Signal Declaration warning at start.vhd(82): used explicit default value for signal \"tut_t1_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_t1_col start.vhd(83) " "VHDL Signal Declaration warning at start.vhd(83): used explicit default value for signal \"tut_t1_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_o_row start.vhd(84) " "VHDL Signal Declaration warning at start.vhd(84): used explicit default value for signal \"tut_o_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_o_col start.vhd(85) " "VHDL Signal Declaration warning at start.vhd(85): used explicit default value for signal \"tut_o_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_r_row start.vhd(86) " "VHDL Signal Declaration warning at start.vhd(86): used explicit default value for signal \"tut_r_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_r_col start.vhd(87) " "VHDL Signal Declaration warning at start.vhd(87): used explicit default value for signal \"tut_r_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_i_row start.vhd(88) " "VHDL Signal Declaration warning at start.vhd(88): used explicit default value for signal \"tut_i_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_i_col start.vhd(89) " "VHDL Signal Declaration warning at start.vhd(89): used explicit default value for signal \"tut_i_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_a_row start.vhd(90) " "VHDL Signal Declaration warning at start.vhd(90): used explicit default value for signal \"tut_a_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_a_col start.vhd(91) " "VHDL Signal Declaration warning at start.vhd(91): used explicit default value for signal \"tut_a_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_l_row start.vhd(92) " "VHDL Signal Declaration warning at start.vhd(92): used explicit default value for signal \"tut_l_row\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tut_l_col start.vhd(93) " "VHDL Signal Declaration warning at start.vhd(93): used explicit default value for signal \"tut_l_col\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_R start.vhd(123) " "VHDL Signal Declaration warning at start.vhd(123): used explicit default value for signal \"Font_R\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_G start.vhd(124) " "VHDL Signal Declaration warning at start.vhd(124): used explicit default value for signal \"Font_G\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 124 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174728 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_B start.vhd(125) " "VHDL Signal Declaration warning at start.vhd(125): used explicit default value for signal \"Font_B\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 125 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174729 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_enable start.vhd(126) " "VHDL Signal Declaration warning at start.vhd(126): used explicit default value for signal \"t_enable\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 126 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174729 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_Multiplier start.vhd(128) " "VHDL Signal Declaration warning at start.vhd(128): used explicit default value for signal \"Font_Multiplier\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 128 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174729 "|cs305_project|start:P1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "select_multiplier start.vhd(129) " "VHDL Signal Declaration warning at start.vhd(129): used explicit default value for signal \"select_multiplier\" because signal was never assigned a value" {  } { { "start.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 129 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781174729 "|cs305_project|start:P1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPRITE_PRINTER start:P1\|SPRITE_PRINTER:title_f " "Elaborating entity \"SPRITE_PRINTER\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\"" {  } { { "start.vhd" "title_f" { Text "C:/Users/iros084/Documents/GitHub/305-project/start.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174729 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable sprite_printer.vhd(36) " "VHDL Process Statement warning at sprite_printer.vhd(36): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781174748 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(37) " "VHDL Process Statement warning at sprite_printer.vhd(37): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781174748 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(47) " "VHDL Process Statement warning at sprite_printer.vhd(47): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781174748 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(48) " "VHDL Process Statement warning at sprite_printer.vhd(48): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781174748 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_row sprite_printer.vhd(33) " "VHDL Process Statement warning at sprite_printer.vhd(33): inferring latch(es) for signal or variable \"s_font_row\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716781174748 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_col sprite_printer.vhd(33) " "VHDL Process Statement warning at sprite_printer.vhd(33): inferring latch(es) for signal or variable \"s_font_col\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716781174748 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[0\] sprite_printer.vhd(33) " "Inferred latch for \"s_font_col\[0\]\" at sprite_printer.vhd(33)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174749 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[1\] sprite_printer.vhd(33) " "Inferred latch for \"s_font_col\[1\]\" at sprite_printer.vhd(33)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174749 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[2\] sprite_printer.vhd(33) " "Inferred latch for \"s_font_col\[2\]\" at sprite_printer.vhd(33)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174749 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[0\] sprite_printer.vhd(33) " "Inferred latch for \"s_font_row\[0\]\" at sprite_printer.vhd(33)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174749 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[1\] sprite_printer.vhd(33) " "Inferred latch for \"s_font_row\[1\]\" at sprite_printer.vhd(33)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174749 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[2\] sprite_printer.vhd(33) " "Inferred latch for \"s_font_row\[2\]\" at sprite_printer.vhd(33)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174749 "|cs305_project|start:P1|SPRITE_PRINTER:title_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM " "Elaborating entity \"char_rom\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\"" {  } { { "sprite_printer.vhd" "SPRITE_ROM" { Text "C:/Users/iros084/Documents/GitHub/305-project/sprite_printer.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/iros084/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716781174906 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716781174906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716781174945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781174945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"start:P1\|SPRITE_PRINTER:title_f\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781174946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_gen rand_gen:Rn1 " "Elaborating entity \"rand_gen\" for hierarchy \"rand_gen:Rn1\"" {  } { { "cs305_project.vhd" "Rn1" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781175145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:d1 " "Elaborating entity \"pipes\" for hierarchy \"pipes:d1\"" {  } { { "cs305_project.vhd" "d1" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781175156 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rst pipes.vhd(12) " "VHDL Signal Declaration warning at pipes.vhd(12): used implicit default value for signal \"rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716781175156 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_power pipes.vhd(24) " "Verilog HDL or VHDL warning at pipes.vhd(24): object \"t_power\" assigned a value but never read" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716781175156 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_R pipes.vhd(25) " "VHDL Signal Declaration warning at pipes.vhd(25): used explicit default value for signal \"Font_R\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175157 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_G pipes.vhd(26) " "VHDL Signal Declaration warning at pipes.vhd(26): used explicit default value for signal \"Font_G\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175157 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_B pipes.vhd(27) " "VHDL Signal Declaration warning at pipes.vhd(27): used explicit default value for signal \"Font_B\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175157 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Multiplier pipes.vhd(28) " "VHDL Signal Declaration warning at pipes.vhd(28): used explicit default value for signal \"Multiplier\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175157 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_address pipes.vhd(29) " "VHDL Signal Declaration warning at pipes.vhd(29): used explicit default value for signal \"c_address\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175157 "|cs305_project|pipes:d1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "life_count1 pipes.vhd(31) " "VHDL Signal Declaration warning at pipes.vhd(31): used explicit default value for signal \"life_count1\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/pipes.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175157 "|cs305_project|pipes:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:R1 " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:R1\"" {  } { { "cs305_project.vhd" "R1" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781175180 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_r state_machine.vhd(45) " "VHDL Process Statement warning at state_machine.vhd(45): signal \"start_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_g state_machine.vhd(46) " "VHDL Process Statement warning at state_machine.vhd(46): signal \"start_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_b state_machine.vhd(47) " "VHDL Process Statement warning at state_machine.vhd(47): signal \"start_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_r state_machine.vhd(51) " "VHDL Process Statement warning at state_machine.vhd(51): signal \"bouncy_ball_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_r state_machine.vhd(51) " "VHDL Process Statement warning at state_machine.vhd(51): signal \"pipes_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_g state_machine.vhd(52) " "VHDL Process Statement warning at state_machine.vhd(52): signal \"bouncy_ball_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_g state_machine.vhd(52) " "VHDL Process Statement warning at state_machine.vhd(52): signal \"pipes_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_b state_machine.vhd(53) " "VHDL Process Statement warning at state_machine.vhd(53): signal \"bouncy_ball_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_b state_machine.vhd(53) " "VHDL Process Statement warning at state_machine.vhd(53): signal \"pipes_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_r state_machine.vhd(67) " "VHDL Process Statement warning at state_machine.vhd(67): signal \"bouncy_ball_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_r state_machine.vhd(67) " "VHDL Process Statement warning at state_machine.vhd(67): signal \"pipes_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_r state_machine.vhd(67) " "VHDL Process Statement warning at state_machine.vhd(67): signal \"l_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_g state_machine.vhd(68) " "VHDL Process Statement warning at state_machine.vhd(68): signal \"bouncy_ball_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_g state_machine.vhd(68) " "VHDL Process Statement warning at state_machine.vhd(68): signal \"pipes_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_g state_machine.vhd(68) " "VHDL Process Statement warning at state_machine.vhd(68): signal \"l_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouncy_ball_b state_machine.vhd(69) " "VHDL Process Statement warning at state_machine.vhd(69): signal \"bouncy_ball_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes_b state_machine.vhd(69) " "VHDL Process Statement warning at state_machine.vhd(69): signal \"pipes_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l_b state_machine.vhd(69) " "VHDL Process Statement warning at state_machine.vhd(69): signal \"l_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_r state_machine.vhd(73) " "VHDL Process Statement warning at state_machine.vhd(73): signal \"pause_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_g state_machine.vhd(74) " "VHDL Process Statement warning at state_machine.vhd(74): signal \"pause_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_b state_machine.vhd(75) " "VHDL Process Statement warning at state_machine.vhd(75): signal \"pause_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_r state_machine.vhd(89) " "VHDL Process Statement warning at state_machine.vhd(89): signal \"pause_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_g state_machine.vhd(90) " "VHDL Process Statement warning at state_machine.vhd(90): signal \"pause_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_b state_machine.vhd(91) " "VHDL Process Statement warning at state_machine.vhd(91): signal \"pause_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endgame_r state_machine.vhd(95) " "VHDL Process Statement warning at state_machine.vhd(95): signal \"endgame_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endgame_g state_machine.vhd(96) " "VHDL Process Statement warning at state_machine.vhd(96): signal \"endgame_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endgame_b state_machine.vhd(97) " "VHDL Process Statement warning at state_machine.vhd(97): signal \"endgame_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_r state_machine.vhd(100) " "VHDL Process Statement warning at state_machine.vhd(100): signal \"start_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_g state_machine.vhd(101) " "VHDL Process Statement warning at state_machine.vhd(101): signal \"start_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_b state_machine.vhd(102) " "VHDL Process Statement warning at state_machine.vhd(102): signal \"start_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pause_out state_machine.vhd(41) " "VHDL Process Statement warning at state_machine.vhd(41): inferring latch(es) for signal or variable \"pause_out\", which holds its previous value in one or more paths through the process" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lose state_machine.vhd(121) " "VHDL Process Statement warning at state_machine.vhd(121): signal \"lose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ending1 state_machine.vhd(143) " "VHDL Process Statement warning at state_machine.vhd(143): signal \"ending1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset state_machine.vhd(175) " "VHDL Process Statement warning at state_machine.vhd(175): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pause_out state_machine.vhd(41) " "Inferred latch for \"pause_out\" at state_machine.vhd(41)" {  } { { "state_machine.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/state_machine.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781175188 "|cs305_project|state_machine:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endgame endgame:o1 " "Elaborating entity \"endgame\" for hierarchy \"endgame:o1\"" {  } { { "cs305_project.vhd" "o1" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781175189 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_a endgame.vhd(15) " "VHDL Signal Declaration warning at endgame.vhd(15): used explicit default value for signal \"g_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_a endgame.vhd(16) " "VHDL Signal Declaration warning at endgame.vhd(16): used explicit default value for signal \"a_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m_a endgame.vhd(17) " "VHDL Signal Declaration warning at endgame.vhd(17): used explicit default value for signal \"m_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_a endgame.vhd(18) " "VHDL Signal Declaration warning at endgame.vhd(18): used explicit default value for signal \"e_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_a endgame.vhd(19) " "VHDL Signal Declaration warning at endgame.vhd(19): used explicit default value for signal \"o_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_a endgame.vhd(20) " "VHDL Signal Declaration warning at endgame.vhd(20): used explicit default value for signal \"v_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_a endgame.vhd(21) " "VHDL Signal Declaration warning at endgame.vhd(21): used explicit default value for signal \"e1_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_a endgame.vhd(22) " "VHDL Signal Declaration warning at endgame.vhd(22): used explicit default value for signal \"r_a\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_row endgame.vhd(23) " "VHDL Signal Declaration warning at endgame.vhd(23): used explicit default value for signal \"g_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_col endgame.vhd(24) " "VHDL Signal Declaration warning at endgame.vhd(24): used explicit default value for signal \"g_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_row endgame.vhd(25) " "VHDL Signal Declaration warning at endgame.vhd(25): used explicit default value for signal \"a_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_col endgame.vhd(26) " "VHDL Signal Declaration warning at endgame.vhd(26): used explicit default value for signal \"a_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m_row endgame.vhd(27) " "VHDL Signal Declaration warning at endgame.vhd(27): used explicit default value for signal \"m_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "m_col endgame.vhd(28) " "VHDL Signal Declaration warning at endgame.vhd(28): used explicit default value for signal \"m_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_row endgame.vhd(29) " "VHDL Signal Declaration warning at endgame.vhd(29): used explicit default value for signal \"e_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_col endgame.vhd(30) " "VHDL Signal Declaration warning at endgame.vhd(30): used explicit default value for signal \"e_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_row endgame.vhd(31) " "VHDL Signal Declaration warning at endgame.vhd(31): used explicit default value for signal \"o_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_col endgame.vhd(32) " "VHDL Signal Declaration warning at endgame.vhd(32): used explicit default value for signal \"o_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_row endgame.vhd(33) " "VHDL Signal Declaration warning at endgame.vhd(33): used explicit default value for signal \"v_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_col endgame.vhd(34) " "VHDL Signal Declaration warning at endgame.vhd(34): used explicit default value for signal \"v_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_row endgame.vhd(35) " "VHDL Signal Declaration warning at endgame.vhd(35): used explicit default value for signal \"e1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_col endgame.vhd(36) " "VHDL Signal Declaration warning at endgame.vhd(36): used explicit default value for signal \"e1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_row endgame.vhd(37) " "VHDL Signal Declaration warning at endgame.vhd(37): used explicit default value for signal \"r_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_col endgame.vhd(38) " "VHDL Signal Declaration warning at endgame.vhd(38): used explicit default value for signal \"r_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h_s endgame.vhd(40) " "VHDL Signal Declaration warning at endgame.vhd(40): used explicit default value for signal \"h_s\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i_S endgame.vhd(41) " "VHDL Signal Declaration warning at endgame.vhd(41): used explicit default value for signal \"i_S\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_s endgame.vhd(42) " "VHDL Signal Declaration warning at endgame.vhd(42): used explicit default value for signal \"g_s\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h1_s endgame.vhd(43) " "VHDL Signal Declaration warning at endgame.vhd(43): used explicit default value for signal \"h1_s\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1_ad endgame.vhd(44) " "VHDL Signal Declaration warning at endgame.vhd(44): used explicit default value for signal \"s1_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c1_ad endgame.vhd(45) " "VHDL Signal Declaration warning at endgame.vhd(45): used explicit default value for signal \"c1_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1_ad endgame.vhd(46) " "VHDL Signal Declaration warning at endgame.vhd(46): used explicit default value for signal \"o1_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r1_ad endgame.vhd(47) " "VHDL Signal Declaration warning at endgame.vhd(47): used explicit default value for signal \"r1_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e1_ad endgame.vhd(48) " "VHDL Signal Declaration warning at endgame.vhd(48): used explicit default value for signal \"e1_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h_s_row endgame.vhd(52) " "VHDL Signal Declaration warning at endgame.vhd(52): used explicit default value for signal \"h_s_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h_s_col endgame.vhd(53) " "VHDL Signal Declaration warning at endgame.vhd(53): used explicit default value for signal \"h_s_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i_s_row endgame.vhd(54) " "VHDL Signal Declaration warning at endgame.vhd(54): used explicit default value for signal \"i_s_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i_s_col endgame.vhd(55) " "VHDL Signal Declaration warning at endgame.vhd(55): used explicit default value for signal \"i_s_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_s_row endgame.vhd(56) " "VHDL Signal Declaration warning at endgame.vhd(56): used explicit default value for signal \"g_s_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "g_s_col endgame.vhd(57) " "VHDL Signal Declaration warning at endgame.vhd(57): used explicit default value for signal \"g_s_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h1_s_row endgame.vhd(58) " "VHDL Signal Declaration warning at endgame.vhd(58): used explicit default value for signal \"h1_s_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h1_s_col endgame.vhd(59) " "VHDL Signal Declaration warning at endgame.vhd(59): used explicit default value for signal \"h1_s_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s11_row endgame.vhd(60) " "VHDL Signal Declaration warning at endgame.vhd(60): used explicit default value for signal \"s11_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s11_col endgame.vhd(61) " "VHDL Signal Declaration warning at endgame.vhd(61): used explicit default value for signal \"s11_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175197 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c11_row endgame.vhd(62) " "VHDL Signal Declaration warning at endgame.vhd(62): used explicit default value for signal \"c11_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c11_col endgame.vhd(63) " "VHDL Signal Declaration warning at endgame.vhd(63): used explicit default value for signal \"c11_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o11_row endgame.vhd(64) " "VHDL Signal Declaration warning at endgame.vhd(64): used explicit default value for signal \"o11_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o11_col endgame.vhd(65) " "VHDL Signal Declaration warning at endgame.vhd(65): used explicit default value for signal \"o11_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r11_row endgame.vhd(66) " "VHDL Signal Declaration warning at endgame.vhd(66): used explicit default value for signal \"r11_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r11_col endgame.vhd(67) " "VHDL Signal Declaration warning at endgame.vhd(67): used explicit default value for signal \"r11_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e21_row endgame.vhd(68) " "VHDL Signal Declaration warning at endgame.vhd(68): used explicit default value for signal \"e21_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e21_col endgame.vhd(69) " "VHDL Signal Declaration warning at endgame.vhd(69): used explicit default value for signal \"e21_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ht_row endgame.vhd(71) " "VHDL Signal Declaration warning at endgame.vhd(71): used explicit default value for signal \"ht_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ht_col endgame.vhd(72) " "VHDL Signal Declaration warning at endgame.vhd(72): used explicit default value for signal \"ht_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hf_row endgame.vhd(74) " "VHDL Signal Declaration warning at endgame.vhd(74): used explicit default value for signal \"hf_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hf_col endgame.vhd(75) " "VHDL Signal Declaration warning at endgame.vhd(75): used explicit default value for signal \"hf_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_R endgame.vhd(80) " "VHDL Signal Declaration warning at endgame.vhd(80): used explicit default value for signal \"Font_R\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_G endgame.vhd(81) " "VHDL Signal Declaration warning at endgame.vhd(81): used explicit default value for signal \"Font_G\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_B endgame.vhd(82) " "VHDL Signal Declaration warning at endgame.vhd(82): used explicit default value for signal \"Font_B\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Multiplier endgame.vhd(84) " "VHDL Signal Declaration warning at endgame.vhd(84): used explicit default value for signal \"Multiplier\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_ad endgame.vhd(91) " "VHDL Signal Declaration warning at endgame.vhd(91): used explicit default value for signal \"s_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_ad endgame.vhd(92) " "VHDL Signal Declaration warning at endgame.vhd(92): used explicit default value for signal \"c_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_ad endgame.vhd(93) " "VHDL Signal Declaration warning at endgame.vhd(93): used explicit default value for signal \"o_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_ad endgame.vhd(94) " "VHDL Signal Declaration warning at endgame.vhd(94): used explicit default value for signal \"r_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_ad endgame.vhd(95) " "VHDL Signal Declaration warning at endgame.vhd(95): used explicit default value for signal \"e_ad\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1_row endgame.vhd(96) " "VHDL Signal Declaration warning at endgame.vhd(96): used explicit default value for signal \"s1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1_col endgame.vhd(97) " "VHDL Signal Declaration warning at endgame.vhd(97): used explicit default value for signal \"s1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c1_row endgame.vhd(98) " "VHDL Signal Declaration warning at endgame.vhd(98): used explicit default value for signal \"c1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c1_col endgame.vhd(99) " "VHDL Signal Declaration warning at endgame.vhd(99): used explicit default value for signal \"c1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1_row endgame.vhd(100) " "VHDL Signal Declaration warning at endgame.vhd(100): used explicit default value for signal \"o1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1_col endgame.vhd(101) " "VHDL Signal Declaration warning at endgame.vhd(101): used explicit default value for signal \"o1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r1_row endgame.vhd(102) " "VHDL Signal Declaration warning at endgame.vhd(102): used explicit default value for signal \"r1_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r1_col endgame.vhd(103) " "VHDL Signal Declaration warning at endgame.vhd(103): used explicit default value for signal \"r1_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e2_row endgame.vhd(104) " "VHDL Signal Declaration warning at endgame.vhd(104): used explicit default value for signal \"e2_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e2_col endgame.vhd(105) " "VHDL Signal Declaration warning at endgame.vhd(105): used explicit default value for signal \"e2_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tenth_row endgame.vhd(106) " "VHDL Signal Declaration warning at endgame.vhd(106): used explicit default value for signal \"tenth_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tenth_col endgame.vhd(107) " "VHDL Signal Declaration warning at endgame.vhd(107): used explicit default value for signal \"tenth_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 107 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "first_row endgame.vhd(108) " "VHDL Signal Declaration warning at endgame.vhd(108): used explicit default value for signal \"first_row\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 108 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "first_col endgame.vhd(109) " "VHDL Signal Declaration warning at endgame.vhd(109): used explicit default value for signal \"first_col\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 109 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Multiplier1 endgame.vhd(117) " "VHDL Signal Declaration warning at endgame.vhd(117): used explicit default value for signal \"Multiplier1\" because signal was never assigned a value" {  } { { "endgame.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 117 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175198 "|cs305_project|endgame:o1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram endgame:o1\|ram:highscore_ram " "Elaborating entity \"ram\" for hierarchy \"endgame:o1\|ram:highscore_ram\"" {  } { { "endgame.vhd" "highscore_ram" { Text "C:/Users/iros084/Documents/GitHub/305-project/endgame.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781175199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_Digit_Counter Two_Digit_Counter:seg " "Elaborating entity \"Two_Digit_Counter\" for hierarchy \"Two_Digit_Counter:seg\"" {  } { { "cs305_project.vhd" "seg" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781175444 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display1 Two_Digit_Counter.vhd(8) " "VHDL Signal Declaration warning at Two_Digit_Counter.vhd(8): used implicit default value for signal \"display1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716781175453 "|cs305_project|Two_Digit_Counter:seg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display2 Two_Digit_Counter.vhd(8) " "VHDL Signal Declaration warning at Two_Digit_Counter.vhd(8): used implicit default value for signal \"display2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716781175453 "|cs305_project|Two_Digit_Counter:seg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "f_d Two_Digit_Counter.vhd(14) " "VHDL Signal Declaration warning at Two_Digit_Counter.vhd(14): used explicit default value for signal \"f_d\" because signal was never assigned a value" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175453 "|cs305_project|Two_Digit_Counter:seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_Counter Two_Digit_Counter:seg\|Four_bit_Counter:tenth_counter " "Elaborating entity \"Four_bit_Counter\" for hierarchy \"Two_Digit_Counter:seg\|Four_bit_Counter:tenth_counter\"" {  } { { "Two_Digit_Counter.vhd" "tenth_counter" { Text "C:/Users/iros084/Documents/GitHub/305-project/Two_Digit_Counter.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781175453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_control speed_control:sc " "Elaborating entity \"speed_control\" for hierarchy \"speed_control:sc\"" {  } { { "cs305_project.vhd" "sc" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781175465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life life:lc " "Elaborating entity \"life\" for hierarchy \"life:lc\"" {  } { { "cs305_project.vhd" "lc" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781175471 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_enable life.vhd(33) " "VHDL Signal Declaration warning at life.vhd(33): used explicit default value for signal \"t_sprite_enable\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/life.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175478 "|cs305_project|life:lc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "multiplier life.vhd(34) " "VHDL Signal Declaration warning at life.vhd(34): used explicit default value for signal \"multiplier\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/life.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175478 "|cs305_project|life:lc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_red life.vhd(35) " "VHDL Signal Declaration warning at life.vhd(35): used explicit default value for signal \"t_red\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/life.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175478 "|cs305_project|life:lc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_green life.vhd(36) " "VHDL Signal Declaration warning at life.vhd(36): used explicit default value for signal \"t_green\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/life.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175478 "|cs305_project|life:lc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_blue life.vhd(37) " "VHDL Signal Declaration warning at life.vhd(37): used explicit default value for signal \"t_blue\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/life.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175478 "|cs305_project|life:lc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_row life.vhd(38) " "VHDL Signal Declaration warning at life.vhd(38): used explicit default value for signal \"t_row\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/life.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175478 "|cs305_project|life:lc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_col life.vhd(39) " "VHDL Signal Declaration warning at life.vhd(39): used explicit default value for signal \"t_col\" because signal was never assigned a value" {  } { { "life.vhd" "" { Text "C:/Users/iros084/Documents/GitHub/305-project/life.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716781175478 "|cs305_project|life:lc"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "coin_height d1 " "Port \"coin_height\" does not exist in macrofunction \"d1\"" {  } { { "cs305_project.vhd" "d1" { Text "C:/Users/iros084/Documents/GitHub/305-project/cs305_project.vhd" 240 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716781175558 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716781175570 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  228 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 228 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716781175699 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 27 15:39:35 2024 " "Processing ended: Mon May 27 15:39:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716781175699 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716781175699 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716781175699 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781175699 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 228 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 228 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716781176288 ""}
