---
crate: stm32f0x2_hal
layout: gnatdoc
gnatdoc: {
name: "STM32_SVD.TIM",
qualified_name: "STM32_SVD.TIM",
signature: "stm32_svd.tim",
enclosing: "stm32_svd",
is_private: false,
documentation: "-------------\n Registers --\n-------------",
documentation_snippet: "",
simple_types:    [
       {
       name: "TIM14_Disc",
       qualified_name: "STM32_SVD.TIM.TIM14_Disc",
       signature: "stm32_svd.tim.tim14_disc",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type TIM14_Disc is (Output, Input);",
       }   ,
       {
       name: "TIM15_Disc",
       qualified_name: "STM32_SVD.TIM.TIM15_Disc",
       signature: "stm32_svd.tim.tim15_disc",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type TIM15_Disc is (Output, Input);",
       }   ,
       {
       name: "TIM16_Disc",
       qualified_name: "STM32_SVD.TIM.TIM16_Disc",
       signature: "stm32_svd.tim.tim16_disc",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type TIM16_Disc is (Output, Input);",
       }   ,
       {
       name: "TIM1_Disc",
       qualified_name: "STM32_SVD.TIM.TIM1_Disc",
       signature: "stm32_svd.tim.tim1_disc",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type TIM1_Disc is (Output, Input);",
       }   ,
       {
       name: "TIM2_Disc",
       qualified_name: "STM32_SVD.TIM.TIM2_Disc",
       signature: "stm32_svd.tim.tim2_disc",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type TIM2_Disc is (Output, Input);",
       }   ,
   ]
,record_types:    [
       {
       name: "ARR_Register",
       qualified_name: "STM32_SVD.TIM.ARR_Register",
       signature: "stm32_svd.tim.arr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type ARR_Register is record\n   ARR : ARR_ARR_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "ARR_Register_1",
       qualified_name: "STM32_SVD.TIM.ARR_Register_1",
       signature: "stm32_svd.tim.arr_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type ARR_Register_1 is record\n   ARR_L : ARR_ARR_L_Field := 16#0#;\n   ARR_H : ARR_ARR_H_Field := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "BDTR_Register",
       qualified_name: "STM32_SVD.TIM.BDTR_Register",
       signature: "stm32_svd.tim.bdtr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type BDTR_Register is record\n   DTG : BDTR_DTG_Field := 16#0#;\n   LOCK : BDTR_LOCK_Field := 16#0#;\n   OSSI : Boolean := False;\n   OSSR : Boolean := False;\n   BKE : Boolean := False;\n   BKP : Boolean := False;\n   AOE : Boolean := False;\n   MOE : Boolean := False;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCER_Register",
       qualified_name: "STM32_SVD.TIM.CCER_Register",
       signature: "stm32_svd.tim.ccer_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCER_Register is record\n   CC1E : Boolean := False;\n   CC1P : Boolean := False;\n   CC1NE : Boolean := False;\n   CC1NP : Boolean := False;\n   CC2E : Boolean := False;\n   CC2P : Boolean := False;\n   CC2NE : Boolean := False;\n   CC2NP : Boolean := False;\n   CC3E : Boolean := False;\n   CC3P : Boolean := False;\n   CC3NE : Boolean := False;\n   CC3NP : Boolean := False;\n   CC4E : Boolean := False;\n   CC4P : Boolean := False;\n   Reserved_14_31 : HAL.UInt18 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCER_Register_1",
       qualified_name: "STM32_SVD.TIM.CCER_Register_1",
       signature: "stm32_svd.tim.ccer_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCER_Register_1 is record\n   CC1E : Boolean := False;\n   CC1P : Boolean := False;\n   Reserved_2_2 : HAL.Bit := 16#0#;\n   CC1NP : Boolean := False;\n   CC2E : Boolean := False;\n   CC2P : Boolean := False;\n   Reserved_6_6 : HAL.Bit := 16#0#;\n   CC2NP : Boolean := False;\n   CC3E : Boolean := False;\n   CC3P : Boolean := False;\n   Reserved_10_10 : HAL.Bit := 16#0#;\n   CC3NP : Boolean := False;\n   CC4E : Boolean := False;\n   CC4P : Boolean := False;\n   Reserved_14_14 : HAL.Bit := 16#0#;\n   CC4NP : Boolean := False;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCER_Register_2",
       qualified_name: "STM32_SVD.TIM.CCER_Register_2",
       signature: "stm32_svd.tim.ccer_register_2",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCER_Register_2 is record\n   CC1E : Boolean := False;\n   CC1P : Boolean := False;\n   Reserved_2_2 : HAL.Bit := 16#0#;\n   CC1NP : Boolean := False;\n   Reserved_4_31 : HAL.UInt28 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCER_Register_3",
       qualified_name: "STM32_SVD.TIM.CCER_Register_3",
       signature: "stm32_svd.tim.ccer_register_3",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCER_Register_3 is record\n   CC1E : Boolean := False;\n   CC1P : Boolean := False;\n   CC1NE : Boolean := False;\n   CC1NP : Boolean := False;\n   CC2E : Boolean := False;\n   CC2P : Boolean := False;\n   Reserved_6_6 : HAL.Bit := 16#0#;\n   CC2NP : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCER_Register_4",
       qualified_name: "STM32_SVD.TIM.CCER_Register_4",
       signature: "stm32_svd.tim.ccer_register_4",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCER_Register_4 is record\n   CC1E : Boolean := False;\n   CC1P : Boolean := False;\n   CC1NE : Boolean := False;\n   CC1NP : Boolean := False;\n   Reserved_4_31 : HAL.UInt28 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCMR1_Input_Register",
       qualified_name: "STM32_SVD.TIM.CCMR1_Input_Register",
       signature: "stm32_svd.tim.ccmr1_input_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCMR1_Input_Register is record\n   CC1S : CCMR1_Input_CC1S_Field := 16#0#;\n   IC1PCS : CCMR1_Input_IC1PCS_Field := 16#0#;\n   IC1F : CCMR1_Input_IC1F_Field := 16#0#;\n   CC2S : CCMR1_Input_CC2S_Field := 16#0#;\n   IC2PCS : CCMR1_Input_IC2PCS_Field := 16#0#;\n   IC2F : CCMR1_Input_IC2F_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCMR1_Input_Register_1",
       qualified_name: "STM32_SVD.TIM.CCMR1_Input_Register_1",
       signature: "stm32_svd.tim.ccmr1_input_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCMR1_Input_Register_1 is record\n   CC1S : CCMR1_Input_CC1S_Field := 16#0#;\n   IC1PSC : CCMR1_Input_IC1PSC_Field := 16#0#;\n   IC1F : CCMR1_Input_IC1F_Field := 16#0#;\n   CC2S : CCMR1_Input_CC2S_Field := 16#0#;\n   IC2PSC : CCMR1_Input_IC2PSC_Field := 16#0#;\n   IC2F : CCMR1_Input_IC2F_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCMR1_Input_Register_2",
       qualified_name: "STM32_SVD.TIM.CCMR1_Input_Register_2",
       signature: "stm32_svd.tim.ccmr1_input_register_2",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCMR1_Input_Register_2 is record\n   CC1S : CCMR1_Input_CC1S_Field := 16#0#;\n   IC1PSC : CCMR1_Input_IC1PSC_Field := 16#0#;\n   IC1F : CCMR1_Input_IC1F_Field := 16#0#;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCMR1_Output_Register",
       qualified_name: "STM32_SVD.TIM.CCMR1_Output_Register",
       signature: "stm32_svd.tim.ccmr1_output_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCMR1_Output_Register is record\n   CC1S : CCMR1_Output_CC1S_Field := 16#0#;\n   OC1FE : Boolean := False;\n   OC1PE : Boolean := False;\n   OC1M : CCMR1_Output_OC1M_Field := 16#0#;\n   OC1CE : Boolean := False;\n   CC2S : CCMR1_Output_CC2S_Field := 16#0#;\n   OC2FE : Boolean := False;\n   OC2PE : Boolean := False;\n   OC2M : CCMR1_Output_OC2M_Field := 16#0#;\n   OC2CE : Boolean := False;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCMR1_Output_Register_1",
       qualified_name: "STM32_SVD.TIM.CCMR1_Output_Register_1",
       signature: "stm32_svd.tim.ccmr1_output_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCMR1_Output_Register_1 is record\n   CC1S : CCMR1_Output_CC1S_Field := 16#0#;\n   OC1FE : Boolean := False;\n   OC1PE : Boolean := False;\n   OC1M : CCMR1_Output_OC1M_Field := 16#0#;\n   Reserved_7_31 : HAL.UInt25 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCMR1_Output_Register_2",
       qualified_name: "STM32_SVD.TIM.CCMR1_Output_Register_2",
       signature: "stm32_svd.tim.ccmr1_output_register_2",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCMR1_Output_Register_2 is record\n   CC1S : CCMR1_Output_CC1S_Field := 16#0#;\n   OC1FE : Boolean := False;\n   OC1PE : Boolean := False;\n   OC1M : CCMR1_Output_OC1M_Field := 16#0#;\n   Reserved_7_7 : HAL.Bit := 16#0#;\n   CC2S : CCMR1_Output_CC2S_Field := 16#0#;\n   OC2FE : Boolean := False;\n   OC2PE : Boolean := False;\n   OC2M : CCMR1_Output_OC2M_Field := 16#0#;\n   Reserved_15_31 : HAL.UInt17 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCMR2_Input_Register",
       qualified_name: "STM32_SVD.TIM.CCMR2_Input_Register",
       signature: "stm32_svd.tim.ccmr2_input_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCMR2_Input_Register is record\n   CC3S : CCMR2_Input_CC3S_Field := 16#0#;\n   IC3PSC : CCMR2_Input_IC3PSC_Field := 16#0#;\n   IC3F : CCMR2_Input_IC3F_Field := 16#0#;\n   CC4S : CCMR2_Input_CC4S_Field := 16#0#;\n   IC4PSC : CCMR2_Input_IC4PSC_Field := 16#0#;\n   IC4F : CCMR2_Input_IC4F_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCMR2_Output_Register",
       qualified_name: "STM32_SVD.TIM.CCMR2_Output_Register",
       signature: "stm32_svd.tim.ccmr2_output_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCMR2_Output_Register is record\n   CC3S : CCMR2_Output_CC3S_Field := 16#0#;\n   OC3FE : Boolean := False;\n   OC3PE : Boolean := False;\n   OC3M : CCMR2_Output_OC3M_Field := 16#0#;\n   OC3CE : Boolean := False;\n   CC4S : CCMR2_Output_CC4S_Field := 16#0#;\n   OC4FE : Boolean := False;\n   OC4PE : Boolean := False;\n   OC4M : CCMR2_Output_OC4M_Field := 16#0#;\n   OC4CE : Boolean := False;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCR1_Register",
       qualified_name: "STM32_SVD.TIM.CCR1_Register",
       signature: "stm32_svd.tim.ccr1_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCR1_Register is record\n   CCR1 : CCR1_CCR1_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCR1_Register_1",
       qualified_name: "STM32_SVD.TIM.CCR1_Register_1",
       signature: "stm32_svd.tim.ccr1_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCR1_Register_1 is record\n   CCR1_L : CCR1_CCR1_L_Field := 16#0#;\n   CCR1_H : CCR1_CCR1_H_Field := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCR2_Register",
       qualified_name: "STM32_SVD.TIM.CCR2_Register",
       signature: "stm32_svd.tim.ccr2_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCR2_Register is record\n   CCR2 : CCR2_CCR2_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCR2_Register_1",
       qualified_name: "STM32_SVD.TIM.CCR2_Register_1",
       signature: "stm32_svd.tim.ccr2_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCR2_Register_1 is record\n   CCR2_L : CCR2_CCR2_L_Field := 16#0#;\n   CCR2_H : CCR2_CCR2_H_Field := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCR3_Register",
       qualified_name: "STM32_SVD.TIM.CCR3_Register",
       signature: "stm32_svd.tim.ccr3_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCR3_Register is record\n   CCR3 : CCR3_CCR3_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCR3_Register_1",
       qualified_name: "STM32_SVD.TIM.CCR3_Register_1",
       signature: "stm32_svd.tim.ccr3_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCR3_Register_1 is record\n   CCR3_L : CCR3_CCR3_L_Field := 16#0#;\n   CCR3_H : CCR3_CCR3_H_Field := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCR4_Register",
       qualified_name: "STM32_SVD.TIM.CCR4_Register",
       signature: "stm32_svd.tim.ccr4_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCR4_Register is record\n   CCR4 : CCR4_CCR4_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CCR4_Register_1",
       qualified_name: "STM32_SVD.TIM.CCR4_Register_1",
       signature: "stm32_svd.tim.ccr4_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCR4_Register_1 is record\n   CCR4_L : CCR4_CCR4_L_Field := 16#0#;\n   CCR4_H : CCR4_CCR4_H_Field := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CNT_Register",
       qualified_name: "STM32_SVD.TIM.CNT_Register",
       signature: "stm32_svd.tim.cnt_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CNT_Register is record\n   CNT : CNT_CNT_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CNT_Register_1",
       qualified_name: "STM32_SVD.TIM.CNT_Register_1",
       signature: "stm32_svd.tim.cnt_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CNT_Register_1 is record\n   CNT_L : CNT_CNT_L_Field := 16#0#;\n   CNT_H : CNT_CNT_H_Field := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR1_Register",
       qualified_name: "STM32_SVD.TIM.CR1_Register",
       signature: "stm32_svd.tim.cr1_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR1_Register is record\n   CEN : Boolean := False;\n   UDIS : Boolean := False;\n   URS : Boolean := False;\n   OPM : Boolean := False;\n   DIR : Boolean := False;\n   CMS : CR1_CMS_Field := 16#0#;\n   ARPE : Boolean := False;\n   CKD : CR1_CKD_Field := 16#0#;\n   Reserved_10_31 : HAL.UInt22 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR1_Register_1",
       qualified_name: "STM32_SVD.TIM.CR1_Register_1",
       signature: "stm32_svd.tim.cr1_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR1_Register_1 is record\n   CEN : Boolean := False;\n   UDIS : Boolean := False;\n   URS : Boolean := False;\n   OPM : Boolean := False;\n   Reserved_4_6 : HAL.UInt3 := 16#0#;\n   ARPE : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR1_Register_2",
       qualified_name: "STM32_SVD.TIM.CR1_Register_2",
       signature: "stm32_svd.tim.cr1_register_2",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR1_Register_2 is record\n   CEN : Boolean := False;\n   UDIS : Boolean := False;\n   URS : Boolean := False;\n   Reserved_3_6 : HAL.UInt4 := 16#0#;\n   ARPE : Boolean := False;\n   CKD : CR1_CKD_Field := 16#0#;\n   Reserved_10_31 : HAL.UInt22 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR1_Register_3",
       qualified_name: "STM32_SVD.TIM.CR1_Register_3",
       signature: "stm32_svd.tim.cr1_register_3",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR1_Register_3 is record\n   CEN : Boolean := False;\n   UDIS : Boolean := False;\n   URS : Boolean := False;\n   OPM : Boolean := False;\n   Reserved_4_6 : HAL.UInt3 := 16#0#;\n   ARPE : Boolean := False;\n   CKD : CR1_CKD_Field := 16#0#;\n   Reserved_10_31 : HAL.UInt22 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR2_Register",
       qualified_name: "STM32_SVD.TIM.CR2_Register",
       signature: "stm32_svd.tim.cr2_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR2_Register is record\n   CCPC : Boolean := False;\n   Reserved_1_1 : HAL.Bit := 16#0#;\n   CCUS : Boolean := False;\n   CCDS : Boolean := False;\n   MMS : CR2_MMS_Field := 16#0#;\n   TI1S : Boolean := False;\n   OIS1 : Boolean := False;\n   OIS1N : Boolean := False;\n   OIS2 : Boolean := False;\n   OIS2N : Boolean := False;\n   OIS3 : Boolean := False;\n   OIS3N : Boolean := False;\n   OIS4 : Boolean := False;\n   Reserved_15_31 : HAL.UInt17 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR2_Register_1",
       qualified_name: "STM32_SVD.TIM.CR2_Register_1",
       signature: "stm32_svd.tim.cr2_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR2_Register_1 is record\n   Reserved_0_2 : HAL.UInt3 := 16#0#;\n   CCDS : Boolean := False;\n   MMS : CR2_MMS_Field := 16#0#;\n   TI1S : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR2_Register_2",
       qualified_name: "STM32_SVD.TIM.CR2_Register_2",
       signature: "stm32_svd.tim.cr2_register_2",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR2_Register_2 is record\n   Reserved_0_3 : HAL.UInt4 := 16#0#;\n   MMS : CR2_MMS_Field := 16#0#;\n   Reserved_7_31 : HAL.UInt25 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR2_Register_3",
       qualified_name: "STM32_SVD.TIM.CR2_Register_3",
       signature: "stm32_svd.tim.cr2_register_3",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR2_Register_3 is record\n   CCPC : Boolean := False;\n   Reserved_1_1 : HAL.Bit := 16#0#;\n   CCUS : Boolean := False;\n   CCDS : Boolean := False;\n   MMS : CR2_MMS_Field := 16#0#;\n   Reserved_7_7 : HAL.Bit := 16#0#;\n   OIS1 : Boolean := False;\n   OIS1N : Boolean := False;\n   OIS2 : Boolean := False;\n   Reserved_11_31 : HAL.UInt21 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR2_Register_4",
       qualified_name: "STM32_SVD.TIM.CR2_Register_4",
       signature: "stm32_svd.tim.cr2_register_4",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR2_Register_4 is record\n   CCPC : Boolean := False;\n   Reserved_1_1 : HAL.Bit := 16#0#;\n   CCUS : Boolean := False;\n   CCDS : Boolean := False;\n   Reserved_4_7 : HAL.UInt4 := 16#0#;\n   OIS1 : Boolean := False;\n   OIS1N : Boolean := False;\n   Reserved_10_31 : HAL.UInt22 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "DCR_Register",
       qualified_name: "STM32_SVD.TIM.DCR_Register",
       signature: "stm32_svd.tim.dcr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DCR_Register is record\n   DBA : DCR_DBA_Field := 16#0#;\n   Reserved_5_7 : HAL.UInt3 := 16#0#;\n   DBL : DCR_DBL_Field := 16#0#;\n   Reserved_13_31 : HAL.UInt19 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "DIER_Register",
       qualified_name: "STM32_SVD.TIM.DIER_Register",
       signature: "stm32_svd.tim.dier_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DIER_Register is record\n   UIE : Boolean := False;\n   CC1IE : Boolean := False;\n   CC2IE : Boolean := False;\n   CC3IE : Boolean := False;\n   CC4IE : Boolean := False;\n   COMIE : Boolean := False;\n   TIE : Boolean := False;\n   BIE : Boolean := False;\n   UDE : Boolean := False;\n   CC1DE : Boolean := False;\n   CC2DE : Boolean := False;\n   CC3DE : Boolean := False;\n   CC4DE : Boolean := False;\n   COMDE : Boolean := False;\n   TDE : Boolean := False;\n   Reserved_15_31 : HAL.UInt17 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "DIER_Register_1",
       qualified_name: "STM32_SVD.TIM.DIER_Register_1",
       signature: "stm32_svd.tim.dier_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DIER_Register_1 is record\n   UIE : Boolean := False;\n   CC1IE : Boolean := False;\n   CC2IE : Boolean := False;\n   CC3IE : Boolean := False;\n   CC4IE : Boolean := False;\n   Reserved_5_5 : HAL.Bit := 16#0#;\n   TIE : Boolean := False;\n   Reserved_7_7 : HAL.Bit := 16#0#;\n   UDE : Boolean := False;\n   CC1DE : Boolean := False;\n   CC2DE : Boolean := False;\n   CC3DE : Boolean := False;\n   CC4DE : Boolean := False;\n   COMDE : Boolean := False;\n   TDE : Boolean := False;\n   Reserved_15_31 : HAL.UInt17 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "DIER_Register_2",
       qualified_name: "STM32_SVD.TIM.DIER_Register_2",
       signature: "stm32_svd.tim.dier_register_2",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DIER_Register_2 is record\n   UIE : Boolean := False;\n   Reserved_1_7 : HAL.UInt7 := 16#0#;\n   UDE : Boolean := False;\n   Reserved_9_31 : HAL.UInt23 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "DIER_Register_3",
       qualified_name: "STM32_SVD.TIM.DIER_Register_3",
       signature: "stm32_svd.tim.dier_register_3",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DIER_Register_3 is record\n   UIE : Boolean := False;\n   CC1IE : Boolean := False;\n   Reserved_2_31 : HAL.UInt30 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "DIER_Register_4",
       qualified_name: "STM32_SVD.TIM.DIER_Register_4",
       signature: "stm32_svd.tim.dier_register_4",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DIER_Register_4 is record\n   UIE : Boolean := False;\n   CC1IE : Boolean := False;\n   CC2IE : Boolean := False;\n   Reserved_3_4 : HAL.UInt2 := 16#0#;\n   COMIE : Boolean := False;\n   TIE : Boolean := False;\n   BIE : Boolean := False;\n   UDE : Boolean := False;\n   CC1DE : Boolean := False;\n   CC2DE : Boolean := False;\n   Reserved_11_13 : HAL.UInt3 := 16#0#;\n   TDE : Boolean := False;\n   Reserved_15_31 : HAL.UInt17 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "DIER_Register_5",
       qualified_name: "STM32_SVD.TIM.DIER_Register_5",
       signature: "stm32_svd.tim.dier_register_5",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DIER_Register_5 is record\n   UIE : Boolean := False;\n   CC1IE : Boolean := False;\n   Reserved_2_4 : HAL.UInt3 := 16#0#;\n   COMIE : Boolean := False;\n   TIE : Boolean := False;\n   BIE : Boolean := False;\n   UDE : Boolean := False;\n   CC1DE : Boolean := False;\n   Reserved_10_13 : HAL.UInt4 := 16#0#;\n   TDE : Boolean := False;\n   Reserved_15_31 : HAL.UInt17 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "DMAR_Register",
       qualified_name: "STM32_SVD.TIM.DMAR_Register",
       signature: "stm32_svd.tim.dmar_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DMAR_Register is record\n   DMAB : DMAR_DMAB_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "DMAR_Register_1",
       qualified_name: "STM32_SVD.TIM.DMAR_Register_1",
       signature: "stm32_svd.tim.dmar_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DMAR_Register_1 is record\n   DMAR : DMAR_DMAR_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "EGR_Register",
       qualified_name: "STM32_SVD.TIM.EGR_Register",
       signature: "stm32_svd.tim.egr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type EGR_Register is record\n   UG : Boolean := False;\n   CC1G : Boolean := False;\n   CC2G : Boolean := False;\n   CC3G : Boolean := False;\n   CC4G : Boolean := False;\n   COMG : Boolean := False;\n   TG : Boolean := False;\n   BG : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "EGR_Register_1",
       qualified_name: "STM32_SVD.TIM.EGR_Register_1",
       signature: "stm32_svd.tim.egr_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type EGR_Register_1 is record\n   UG : Boolean := False;\n   CC1G : Boolean := False;\n   CC2G : Boolean := False;\n   CC3G : Boolean := False;\n   CC4G : Boolean := False;\n   Reserved_5_5 : HAL.Bit := 16#0#;\n   TG : Boolean := False;\n   Reserved_7_31 : HAL.UInt25 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "EGR_Register_2",
       qualified_name: "STM32_SVD.TIM.EGR_Register_2",
       signature: "stm32_svd.tim.egr_register_2",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type EGR_Register_2 is record\n   UG : Boolean := False;\n   Reserved_1_31 : HAL.UInt31 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "EGR_Register_3",
       qualified_name: "STM32_SVD.TIM.EGR_Register_3",
       signature: "stm32_svd.tim.egr_register_3",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type EGR_Register_3 is record\n   UG : Boolean := False;\n   CC1G : Boolean := False;\n   Reserved_2_31 : HAL.UInt30 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "EGR_Register_4",
       qualified_name: "STM32_SVD.TIM.EGR_Register_4",
       signature: "stm32_svd.tim.egr_register_4",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type EGR_Register_4 is record\n   UG : Boolean := False;\n   CC1G : Boolean := False;\n   CC2G : Boolean := False;\n   Reserved_3_4 : HAL.UInt2 := 16#0#;\n   COMG : Boolean := False;\n   TG : Boolean := False;\n   BG : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "EGR_Register_5",
       qualified_name: "STM32_SVD.TIM.EGR_Register_5",
       signature: "stm32_svd.tim.egr_register_5",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type EGR_Register_5 is record\n   UG : Boolean := False;\n   CC1G : Boolean := False;\n   Reserved_2_4 : HAL.UInt3 := 16#0#;\n   COMG : Boolean := False;\n   TG : Boolean := False;\n   BG : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "OR_Register",
       qualified_name: "STM32_SVD.TIM.OR_Register",
       signature: "stm32_svd.tim.or_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type OR_Register is record\n   RMP : OR_RMP_Field := 16#0#;\n   Reserved_2_31 : HAL.UInt30 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "PSC_Register",
       qualified_name: "STM32_SVD.TIM.PSC_Register",
       signature: "stm32_svd.tim.psc_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type PSC_Register is record\n   PSC : PSC_PSC_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "RCR_Register",
       qualified_name: "STM32_SVD.TIM.RCR_Register",
       signature: "stm32_svd.tim.rcr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type RCR_Register is record\n   REP : RCR_REP_Field := 16#0#;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "SMCR_Register",
       qualified_name: "STM32_SVD.TIM.SMCR_Register",
       signature: "stm32_svd.tim.smcr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type SMCR_Register is record\n   SMS : SMCR_SMS_Field := 16#0#;\n   Reserved_3_3 : HAL.Bit := 16#0#;\n   TS : SMCR_TS_Field := 16#0#;\n   MSM : Boolean := False;\n   ETF : SMCR_ETF_Field := 16#0#;\n   ETPS : SMCR_ETPS_Field := 16#0#;\n   ECE : Boolean := False;\n   ETP : Boolean := False;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "SMCR_Register_1",
       qualified_name: "STM32_SVD.TIM.SMCR_Register_1",
       signature: "stm32_svd.tim.smcr_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type SMCR_Register_1 is record\n   SMS : SMCR_SMS_Field := 16#0#;\n   Reserved_3_3 : HAL.Bit := 16#0#;\n   TS : SMCR_TS_Field := 16#0#;\n   MSM : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "SR_Register",
       qualified_name: "STM32_SVD.TIM.SR_Register",
       signature: "stm32_svd.tim.sr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type SR_Register is record\n   UIF : Boolean := False;\n   CC1IF : Boolean := False;\n   CC2IF : Boolean := False;\n   CC3IF : Boolean := False;\n   CC4IF : Boolean := False;\n   COMIF : Boolean := False;\n   TIF : Boolean := False;\n   BIF : Boolean := False;\n   Reserved_8_8 : HAL.Bit := 16#0#;\n   CC1OF : Boolean := False;\n   CC2OF : Boolean := False;\n   CC3OF : Boolean := False;\n   CC4OF : Boolean := False;\n   Reserved_13_31 : HAL.UInt19 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "SR_Register_1",
       qualified_name: "STM32_SVD.TIM.SR_Register_1",
       signature: "stm32_svd.tim.sr_register_1",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type SR_Register_1 is record\n   UIF : Boolean := False;\n   CC1IF : Boolean := False;\n   CC2IF : Boolean := False;\n   CC3IF : Boolean := False;\n   CC4IF : Boolean := False;\n   Reserved_5_5 : HAL.Bit := 16#0#;\n   TIF : Boolean := False;\n   Reserved_7_8 : HAL.UInt2 := 16#0#;\n   CC1OF : Boolean := False;\n   CC2OF : Boolean := False;\n   CC3OF : Boolean := False;\n   CC4OF : Boolean := False;\n   Reserved_13_31 : HAL.UInt19 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "SR_Register_2",
       qualified_name: "STM32_SVD.TIM.SR_Register_2",
       signature: "stm32_svd.tim.sr_register_2",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type SR_Register_2 is record\n   UIF : Boolean := False;\n   Reserved_1_31 : HAL.UInt31 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "SR_Register_3",
       qualified_name: "STM32_SVD.TIM.SR_Register_3",
       signature: "stm32_svd.tim.sr_register_3",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type SR_Register_3 is record\n   UIF : Boolean := False;\n   CC1IF : Boolean := False;\n   Reserved_2_8 : HAL.UInt7 := 16#0#;\n   CC1OF : Boolean := False;\n   Reserved_10_31 : HAL.UInt22 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "SR_Register_4",
       qualified_name: "STM32_SVD.TIM.SR_Register_4",
       signature: "stm32_svd.tim.sr_register_4",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type SR_Register_4 is record\n   UIF : Boolean := False;\n   CC1IF : Boolean := False;\n   CC2IF : Boolean := False;\n   Reserved_3_4 : HAL.UInt2 := 16#0#;\n   COMIF : Boolean := False;\n   TIF : Boolean := False;\n   BIF : Boolean := False;\n   Reserved_8_8 : HAL.Bit := 16#0#;\n   CC1OF : Boolean := False;\n   CC2OF : Boolean := False;\n   Reserved_11_31 : HAL.UInt21 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "SR_Register_5",
       qualified_name: "STM32_SVD.TIM.SR_Register_5",
       signature: "stm32_svd.tim.sr_register_5",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type SR_Register_5 is record\n   UIF : Boolean := False;\n   CC1IF : Boolean := False;\n   Reserved_2_4 : HAL.UInt3 := 16#0#;\n   COMIF : Boolean := False;\n   TIF : Boolean := False;\n   BIF : Boolean := False;\n   Reserved_8_8 : HAL.Bit := 16#0#;\n   CC1OF : Boolean := False;\n   Reserved_10_31 : HAL.UInt22 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "TIM14_Peripheral",
       qualified_name: "STM32_SVD.TIM.TIM14_Peripheral",
       signature: "stm32_svd.tim.tim14_peripheral",
       enclosing: "",
       is_private: false,
       documentation: "\n@field Discriminent\n  control register 1\n@field CR1\n@field DIER\n@field SR\n@field EGR\n@field CCER\n@field CNT\n@field PSC\n@field ARR\n@field CCR1\n@field OR_k\n@field CCMR1_Output\n@field CCMR1_Input",
       documentation_snippet: "type TIM14_Peripheral (Discriminent : TIM14_Disc := Output) is record\n   CR1 : aliased CR1_Register_2;\n   DIER : aliased DIER_Register_3;\n   SR : aliased SR_Register_3;\n   EGR : aliased EGR_Register_3;\n   CCER : aliased CCER_Register_2;\n   CNT : aliased CNT_Register;\n   PSC : aliased PSC_Register;\n   ARR : aliased ARR_Register;\n   CCR1 : aliased CCR1_Register;\n   OR_k : aliased OR_Register;\n   case Discriminent is\n      when Output =>\n         CCMR1_Output : aliased CCMR1_Output_Register_1;\n      when Input =>\n         CCMR1_Input : aliased CCMR1_Input_Register_2;\n   end case;\nend record with\n   Unchecked_Union,\n   Volatile;",
       }   ,
       {
       name: "TIM15_Peripheral",
       qualified_name: "STM32_SVD.TIM.TIM15_Peripheral",
       signature: "stm32_svd.tim.tim15_peripheral",
       enclosing: "",
       is_private: false,
       documentation: "\n@field Discriminent\n  control register 1\n@field CR1\n@field CR2\n@field SMCR\n@field DIER\n@field SR\n@field EGR\n@field CCER\n@field CNT\n@field PSC\n@field ARR\n@field RCR\n@field CCR1\n@field CCR2\n@field BDTR\n@field DCR\n@field DMAR\n@field CCMR1_Output\n@field CCMR1_Input",
       documentation_snippet: "type TIM15_Peripheral (Discriminent : TIM15_Disc := Output) is record\n   CR1 : aliased CR1_Register_3;\n   CR2 : aliased CR2_Register_3;\n   SMCR : aliased SMCR_Register_1;\n   DIER : aliased DIER_Register_4;\n   SR : aliased SR_Register_4;\n   EGR : aliased EGR_Register_4;\n   CCER : aliased CCER_Register_3;\n   CNT : aliased CNT_Register;\n   PSC : aliased PSC_Register;\n   ARR : aliased ARR_Register;\n   RCR : aliased RCR_Register;\n   CCR1 : aliased CCR1_Register;\n   CCR2 : aliased CCR2_Register;\n   BDTR : aliased BDTR_Register;\n   DCR : aliased DCR_Register;\n   DMAR : aliased DMAR_Register;\n   case Discriminent is\n      when Output =>\n         CCMR1_Output : aliased CCMR1_Output_Register_2;\n      when Input =>\n         CCMR1_Input : aliased CCMR1_Input_Register_1;\n   end case;\nend record with\n   Unchecked_Union,\n   Volatile;",
       }   ,
       {
       name: "TIM16_Peripheral",
       qualified_name: "STM32_SVD.TIM.TIM16_Peripheral",
       signature: "stm32_svd.tim.tim16_peripheral",
       enclosing: "",
       is_private: false,
       documentation: "\n@field Discriminent\n  control register 1\n@field CR1\n@field CR2\n@field DIER\n@field SR\n@field EGR\n@field CCER\n@field CNT\n@field PSC\n@field ARR\n@field RCR\n@field CCR1\n@field BDTR\n@field DCR\n@field DMAR\n@field CCMR1_Output\n@field CCMR1_Input",
       documentation_snippet: "type TIM16_Peripheral (Discriminent : TIM16_Disc := Output) is record\n   CR1 : aliased CR1_Register_3;\n   CR2 : aliased CR2_Register_4;\n   DIER : aliased DIER_Register_5;\n   SR : aliased SR_Register_5;\n   EGR : aliased EGR_Register_5;\n   CCER : aliased CCER_Register_4;\n   CNT : aliased CNT_Register;\n   PSC : aliased PSC_Register;\n   ARR : aliased ARR_Register;\n   RCR : aliased RCR_Register;\n   CCR1 : aliased CCR1_Register;\n   BDTR : aliased BDTR_Register;\n   DCR : aliased DCR_Register;\n   DMAR : aliased DMAR_Register;\n   case Discriminent is\n      when Output =>\n         CCMR1_Output : aliased CCMR1_Output_Register_1;\n      when Input =>\n         CCMR1_Input : aliased CCMR1_Input_Register_2;\n   end case;\nend record with\n   Unchecked_Union,\n   Volatile;",
       }   ,
       {
       name: "TIM1_Peripheral",
       qualified_name: "STM32_SVD.TIM.TIM1_Peripheral",
       signature: "stm32_svd.tim.tim1_peripheral",
       enclosing: "",
       is_private: false,
       documentation: "\n@field Discriminent\n  control register 1\n@field CR1\n@field CR2\n@field SMCR\n@field DIER\n@field SR\n@field EGR\n@field CCER\n@field CNT\n@field PSC\n@field ARR\n@field RCR\n@field CCR1\n@field CCR2\n@field CCR3\n@field CCR4\n@field BDTR\n@field DCR\n@field DMAR\n@field CCMR1_Output\n@field CCMR2_Output\n@field CCMR1_Input\n@field CCMR2_Input",
       documentation_snippet: "type TIM1_Peripheral (Discriminent : TIM1_Disc := Output) is record\n   CR1 : aliased CR1_Register;\n   CR2 : aliased CR2_Register;\n   SMCR : aliased SMCR_Register;\n   DIER : aliased DIER_Register;\n   SR : aliased SR_Register;\n   EGR : aliased EGR_Register;\n   CCER : aliased CCER_Register;\n   CNT : aliased CNT_Register;\n   PSC : aliased PSC_Register;\n   ARR : aliased ARR_Register;\n   RCR : aliased RCR_Register;\n   CCR1 : aliased CCR1_Register;\n   CCR2 : aliased CCR2_Register;\n   CCR3 : aliased CCR3_Register;\n   CCR4 : aliased CCR4_Register;\n   BDTR : aliased BDTR_Register;\n   DCR : aliased DCR_Register;\n   DMAR : aliased DMAR_Register;\n   case Discriminent is\n      when Output =>\n         CCMR1_Output : aliased CCMR1_Output_Register;\n         CCMR2_Output : aliased CCMR2_Output_Register;\n      when Input =>\n         CCMR1_Input : aliased CCMR1_Input_Register;\n         CCMR2_Input : aliased CCMR2_Input_Register;\n   end case;\nend record with\n   Unchecked_Union,\n   Volatile;",
       }   ,
       {
       name: "TIM2_Peripheral",
       qualified_name: "STM32_SVD.TIM.TIM2_Peripheral",
       signature: "stm32_svd.tim.tim2_peripheral",
       enclosing: "",
       is_private: false,
       documentation: "\n@field Discriminent\n  control register 1\n@field CR1\n@field CR2\n@field SMCR\n@field DIER\n@field SR\n@field EGR\n@field CCER\n@field CNT\n@field PSC\n@field ARR\n@field CCR1\n@field CCR2\n@field CCR3\n@field CCR4\n@field DCR\n@field DMAR\n@field CCMR1_Output\n@field CCMR2_Output\n@field CCMR1_Input\n@field CCMR2_Input",
       documentation_snippet: "type TIM2_Peripheral (Discriminent : TIM2_Disc := Output) is record\n   CR1 : aliased CR1_Register;\n   CR2 : aliased CR2_Register_1;\n   SMCR : aliased SMCR_Register;\n   DIER : aliased DIER_Register_1;\n   SR : aliased SR_Register_1;\n   EGR : aliased EGR_Register_1;\n   CCER : aliased CCER_Register_1;\n   CNT : aliased CNT_Register_1;\n   PSC : aliased PSC_Register;\n   ARR : aliased ARR_Register_1;\n   CCR1 : aliased CCR1_Register_1;\n   CCR2 : aliased CCR2_Register_1;\n   CCR3 : aliased CCR3_Register_1;\n   CCR4 : aliased CCR4_Register_1;\n   DCR : aliased DCR_Register;\n   DMAR : aliased DMAR_Register_1;\n   case Discriminent is\n      when Output =>\n         CCMR1_Output : aliased CCMR1_Output_Register;\n         CCMR2_Output : aliased CCMR2_Output_Register;\n      when Input =>\n         CCMR1_Input : aliased CCMR1_Input_Register_1;\n         CCMR2_Input : aliased CCMR2_Input_Register;\n   end case;\nend record with\n   Unchecked_Union,\n   Volatile;",
       }   ,
       {
       name: "TIM6_Peripheral",
       qualified_name: "STM32_SVD.TIM.TIM6_Peripheral",
       signature: "stm32_svd.tim.tim6_peripheral",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type TIM6_Peripheral is record\n   CR1 : aliased CR1_Register_1;\n   CR2 : aliased CR2_Register_2;\n   DIER : aliased DIER_Register_2;\n   SR : aliased SR_Register_2;\n   EGR : aliased EGR_Register_2;\n   CNT : aliased CNT_Register;\n   PSC : aliased PSC_Register;\n   ARR : aliased ARR_Register;\nend record with\n   Volatile;",
       }   ,
   ]
,subtypes:    [
       {
       name: "ARR_ARR_Field",
       qualified_name: "STM32_SVD.TIM.ARR_ARR_Field",
       signature: "stm32_svd.tim.arr_arr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype ARR_ARR_Field is HAL.UInt16;",
       }   ,
       {
       name: "ARR_ARR_H_Field",
       qualified_name: "STM32_SVD.TIM.ARR_ARR_H_Field",
       signature: "stm32_svd.tim.arr_arr_h_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype ARR_ARR_H_Field is HAL.UInt16;",
       }   ,
       {
       name: "ARR_ARR_L_Field",
       qualified_name: "STM32_SVD.TIM.ARR_ARR_L_Field",
       signature: "stm32_svd.tim.arr_arr_l_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype ARR_ARR_L_Field is HAL.UInt16;",
       }   ,
       {
       name: "BDTR_DTG_Field",
       qualified_name: "STM32_SVD.TIM.BDTR_DTG_Field",
       signature: "stm32_svd.tim.bdtr_dtg_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype BDTR_DTG_Field is HAL.UInt8;",
       }   ,
       {
       name: "BDTR_LOCK_Field",
       qualified_name: "STM32_SVD.TIM.BDTR_LOCK_Field",
       signature: "stm32_svd.tim.bdtr_lock_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype BDTR_LOCK_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR1_Input_CC1S_Field",
       qualified_name: "STM32_SVD.TIM.CCMR1_Input_CC1S_Field",
       signature: "stm32_svd.tim.ccmr1_input_cc1s_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR1_Input_CC1S_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR1_Input_CC2S_Field",
       qualified_name: "STM32_SVD.TIM.CCMR1_Input_CC2S_Field",
       signature: "stm32_svd.tim.ccmr1_input_cc2s_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR1_Input_CC2S_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR1_Input_IC1F_Field",
       qualified_name: "STM32_SVD.TIM.CCMR1_Input_IC1F_Field",
       signature: "stm32_svd.tim.ccmr1_input_ic1f_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR1_Input_IC1F_Field is HAL.UInt4;",
       }   ,
       {
       name: "CCMR1_Input_IC1PCS_Field",
       qualified_name: "STM32_SVD.TIM.CCMR1_Input_IC1PCS_Field",
       signature: "stm32_svd.tim.ccmr1_input_ic1pcs_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR1_Input_IC1PCS_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR1_Input_IC1PSC_Field",
       qualified_name: "STM32_SVD.TIM.CCMR1_Input_IC1PSC_Field",
       signature: "stm32_svd.tim.ccmr1_input_ic1psc_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR1_Input_IC1PSC_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR1_Input_IC2F_Field",
       qualified_name: "STM32_SVD.TIM.CCMR1_Input_IC2F_Field",
       signature: "stm32_svd.tim.ccmr1_input_ic2f_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR1_Input_IC2F_Field is HAL.UInt4;",
       }   ,
       {
       name: "CCMR1_Input_IC2PCS_Field",
       qualified_name: "STM32_SVD.TIM.CCMR1_Input_IC2PCS_Field",
       signature: "stm32_svd.tim.ccmr1_input_ic2pcs_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR1_Input_IC2PCS_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR1_Input_IC2PSC_Field",
       qualified_name: "STM32_SVD.TIM.CCMR1_Input_IC2PSC_Field",
       signature: "stm32_svd.tim.ccmr1_input_ic2psc_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR1_Input_IC2PSC_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR1_Output_CC1S_Field",
       qualified_name: "STM32_SVD.TIM.CCMR1_Output_CC1S_Field",
       signature: "stm32_svd.tim.ccmr1_output_cc1s_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR1_Output_CC1S_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR1_Output_CC2S_Field",
       qualified_name: "STM32_SVD.TIM.CCMR1_Output_CC2S_Field",
       signature: "stm32_svd.tim.ccmr1_output_cc2s_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR1_Output_CC2S_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR1_Output_OC1M_Field",
       qualified_name: "STM32_SVD.TIM.CCMR1_Output_OC1M_Field",
       signature: "stm32_svd.tim.ccmr1_output_oc1m_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR1_Output_OC1M_Field is HAL.UInt3;",
       }   ,
       {
       name: "CCMR1_Output_OC2M_Field",
       qualified_name: "STM32_SVD.TIM.CCMR1_Output_OC2M_Field",
       signature: "stm32_svd.tim.ccmr1_output_oc2m_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR1_Output_OC2M_Field is HAL.UInt3;",
       }   ,
       {
       name: "CCMR2_Input_CC3S_Field",
       qualified_name: "STM32_SVD.TIM.CCMR2_Input_CC3S_Field",
       signature: "stm32_svd.tim.ccmr2_input_cc3s_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR2_Input_CC3S_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR2_Input_CC4S_Field",
       qualified_name: "STM32_SVD.TIM.CCMR2_Input_CC4S_Field",
       signature: "stm32_svd.tim.ccmr2_input_cc4s_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR2_Input_CC4S_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR2_Input_IC3F_Field",
       qualified_name: "STM32_SVD.TIM.CCMR2_Input_IC3F_Field",
       signature: "stm32_svd.tim.ccmr2_input_ic3f_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR2_Input_IC3F_Field is HAL.UInt4;",
       }   ,
       {
       name: "CCMR2_Input_IC3PSC_Field",
       qualified_name: "STM32_SVD.TIM.CCMR2_Input_IC3PSC_Field",
       signature: "stm32_svd.tim.ccmr2_input_ic3psc_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR2_Input_IC3PSC_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR2_Input_IC4F_Field",
       qualified_name: "STM32_SVD.TIM.CCMR2_Input_IC4F_Field",
       signature: "stm32_svd.tim.ccmr2_input_ic4f_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR2_Input_IC4F_Field is HAL.UInt4;",
       }   ,
       {
       name: "CCMR2_Input_IC4PSC_Field",
       qualified_name: "STM32_SVD.TIM.CCMR2_Input_IC4PSC_Field",
       signature: "stm32_svd.tim.ccmr2_input_ic4psc_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR2_Input_IC4PSC_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR2_Output_CC3S_Field",
       qualified_name: "STM32_SVD.TIM.CCMR2_Output_CC3S_Field",
       signature: "stm32_svd.tim.ccmr2_output_cc3s_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR2_Output_CC3S_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR2_Output_CC4S_Field",
       qualified_name: "STM32_SVD.TIM.CCMR2_Output_CC4S_Field",
       signature: "stm32_svd.tim.ccmr2_output_cc4s_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR2_Output_CC4S_Field is HAL.UInt2;",
       }   ,
       {
       name: "CCMR2_Output_OC3M_Field",
       qualified_name: "STM32_SVD.TIM.CCMR2_Output_OC3M_Field",
       signature: "stm32_svd.tim.ccmr2_output_oc3m_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR2_Output_OC3M_Field is HAL.UInt3;",
       }   ,
       {
       name: "CCMR2_Output_OC4M_Field",
       qualified_name: "STM32_SVD.TIM.CCMR2_Output_OC4M_Field",
       signature: "stm32_svd.tim.ccmr2_output_oc4m_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCMR2_Output_OC4M_Field is HAL.UInt3;",
       }   ,
       {
       name: "CCR1_CCR1_Field",
       qualified_name: "STM32_SVD.TIM.CCR1_CCR1_Field",
       signature: "stm32_svd.tim.ccr1_ccr1_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCR1_CCR1_Field is HAL.UInt16;",
       }   ,
       {
       name: "CCR1_CCR1_H_Field",
       qualified_name: "STM32_SVD.TIM.CCR1_CCR1_H_Field",
       signature: "stm32_svd.tim.ccr1_ccr1_h_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCR1_CCR1_H_Field is HAL.UInt16;",
       }   ,
       {
       name: "CCR1_CCR1_L_Field",
       qualified_name: "STM32_SVD.TIM.CCR1_CCR1_L_Field",
       signature: "stm32_svd.tim.ccr1_ccr1_l_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCR1_CCR1_L_Field is HAL.UInt16;",
       }   ,
       {
       name: "CCR2_CCR2_Field",
       qualified_name: "STM32_SVD.TIM.CCR2_CCR2_Field",
       signature: "stm32_svd.tim.ccr2_ccr2_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCR2_CCR2_Field is HAL.UInt16;",
       }   ,
       {
       name: "CCR2_CCR2_H_Field",
       qualified_name: "STM32_SVD.TIM.CCR2_CCR2_H_Field",
       signature: "stm32_svd.tim.ccr2_ccr2_h_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCR2_CCR2_H_Field is HAL.UInt16;",
       }   ,
       {
       name: "CCR2_CCR2_L_Field",
       qualified_name: "STM32_SVD.TIM.CCR2_CCR2_L_Field",
       signature: "stm32_svd.tim.ccr2_ccr2_l_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCR2_CCR2_L_Field is HAL.UInt16;",
       }   ,
       {
       name: "CCR3_CCR3_Field",
       qualified_name: "STM32_SVD.TIM.CCR3_CCR3_Field",
       signature: "stm32_svd.tim.ccr3_ccr3_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCR3_CCR3_Field is HAL.UInt16;",
       }   ,
       {
       name: "CCR3_CCR3_H_Field",
       qualified_name: "STM32_SVD.TIM.CCR3_CCR3_H_Field",
       signature: "stm32_svd.tim.ccr3_ccr3_h_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCR3_CCR3_H_Field is HAL.UInt16;",
       }   ,
       {
       name: "CCR3_CCR3_L_Field",
       qualified_name: "STM32_SVD.TIM.CCR3_CCR3_L_Field",
       signature: "stm32_svd.tim.ccr3_ccr3_l_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCR3_CCR3_L_Field is HAL.UInt16;",
       }   ,
       {
       name: "CCR4_CCR4_Field",
       qualified_name: "STM32_SVD.TIM.CCR4_CCR4_Field",
       signature: "stm32_svd.tim.ccr4_ccr4_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCR4_CCR4_Field is HAL.UInt16;",
       }   ,
       {
       name: "CCR4_CCR4_H_Field",
       qualified_name: "STM32_SVD.TIM.CCR4_CCR4_H_Field",
       signature: "stm32_svd.tim.ccr4_ccr4_h_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCR4_CCR4_H_Field is HAL.UInt16;",
       }   ,
       {
       name: "CCR4_CCR4_L_Field",
       qualified_name: "STM32_SVD.TIM.CCR4_CCR4_L_Field",
       signature: "stm32_svd.tim.ccr4_ccr4_l_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CCR4_CCR4_L_Field is HAL.UInt16;",
       }   ,
       {
       name: "CNT_CNT_Field",
       qualified_name: "STM32_SVD.TIM.CNT_CNT_Field",
       signature: "stm32_svd.tim.cnt_cnt_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CNT_CNT_Field is HAL.UInt16;",
       }   ,
       {
       name: "CNT_CNT_H_Field",
       qualified_name: "STM32_SVD.TIM.CNT_CNT_H_Field",
       signature: "stm32_svd.tim.cnt_cnt_h_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CNT_CNT_H_Field is HAL.UInt16;",
       }   ,
       {
       name: "CNT_CNT_L_Field",
       qualified_name: "STM32_SVD.TIM.CNT_CNT_L_Field",
       signature: "stm32_svd.tim.cnt_cnt_l_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CNT_CNT_L_Field is HAL.UInt16;",
       }   ,
       {
       name: "CR1_CKD_Field",
       qualified_name: "STM32_SVD.TIM.CR1_CKD_Field",
       signature: "stm32_svd.tim.cr1_ckd_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CR1_CKD_Field is HAL.UInt2;",
       }   ,
       {
       name: "CR1_CMS_Field",
       qualified_name: "STM32_SVD.TIM.CR1_CMS_Field",
       signature: "stm32_svd.tim.cr1_cms_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CR1_CMS_Field is HAL.UInt2;",
       }   ,
       {
       name: "CR2_MMS_Field",
       qualified_name: "STM32_SVD.TIM.CR2_MMS_Field",
       signature: "stm32_svd.tim.cr2_mms_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CR2_MMS_Field is HAL.UInt3;",
       }   ,
       {
       name: "DCR_DBA_Field",
       qualified_name: "STM32_SVD.TIM.DCR_DBA_Field",
       signature: "stm32_svd.tim.dcr_dba_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype DCR_DBA_Field is HAL.UInt5;",
       }   ,
       {
       name: "DCR_DBL_Field",
       qualified_name: "STM32_SVD.TIM.DCR_DBL_Field",
       signature: "stm32_svd.tim.dcr_dbl_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype DCR_DBL_Field is HAL.UInt5;",
       }   ,
       {
       name: "DMAR_DMAB_Field",
       qualified_name: "STM32_SVD.TIM.DMAR_DMAB_Field",
       signature: "stm32_svd.tim.dmar_dmab_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype DMAR_DMAB_Field is HAL.UInt16;",
       }   ,
       {
       name: "DMAR_DMAR_Field",
       qualified_name: "STM32_SVD.TIM.DMAR_DMAR_Field",
       signature: "stm32_svd.tim.dmar_dmar_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype DMAR_DMAR_Field is HAL.UInt16;",
       }   ,
       {
       name: "OR_RMP_Field",
       qualified_name: "STM32_SVD.TIM.OR_RMP_Field",
       signature: "stm32_svd.tim.or_rmp_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype OR_RMP_Field is HAL.UInt2;",
       }   ,
       {
       name: "PSC_PSC_Field",
       qualified_name: "STM32_SVD.TIM.PSC_PSC_Field",
       signature: "stm32_svd.tim.psc_psc_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype PSC_PSC_Field is HAL.UInt16;",
       }   ,
       {
       name: "RCR_REP_Field",
       qualified_name: "STM32_SVD.TIM.RCR_REP_Field",
       signature: "stm32_svd.tim.rcr_rep_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype RCR_REP_Field is HAL.UInt8;",
       }   ,
       {
       name: "SMCR_ETF_Field",
       qualified_name: "STM32_SVD.TIM.SMCR_ETF_Field",
       signature: "stm32_svd.tim.smcr_etf_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype SMCR_ETF_Field is HAL.UInt4;",
       }   ,
       {
       name: "SMCR_ETPS_Field",
       qualified_name: "STM32_SVD.TIM.SMCR_ETPS_Field",
       signature: "stm32_svd.tim.smcr_etps_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype SMCR_ETPS_Field is HAL.UInt2;",
       }   ,
       {
       name: "SMCR_SMS_Field",
       qualified_name: "STM32_SVD.TIM.SMCR_SMS_Field",
       signature: "stm32_svd.tim.smcr_sms_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype SMCR_SMS_Field is HAL.UInt3;",
       }   ,
       {
       name: "SMCR_TS_Field",
       qualified_name: "STM32_SVD.TIM.SMCR_TS_Field",
       signature: "stm32_svd.tim.smcr_ts_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype SMCR_TS_Field is HAL.UInt3;",
       }   ,
   ]
,variables:    [
       {
       name: "TIM14_Periph",
       qualified_name: "STM32_SVD.TIM.TIM14_Periph",
       signature: "stm32_svd.tim.tim14_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "TIM14_Periph : aliased TIM14_Peripheral with\n   Import,\n   Address => TIM14_Base;",
       }   ,
       {
       name: "TIM15_Periph",
       qualified_name: "STM32_SVD.TIM.TIM15_Periph",
       signature: "stm32_svd.tim.tim15_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "TIM15_Periph : aliased TIM15_Peripheral with\n   Import,\n   Address => TIM15_Base;",
       }   ,
       {
       name: "TIM16_Periph",
       qualified_name: "STM32_SVD.TIM.TIM16_Periph",
       signature: "stm32_svd.tim.tim16_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "TIM16_Periph : aliased TIM16_Peripheral with\n   Import,\n   Address => TIM16_Base;",
       }   ,
       {
       name: "TIM17_Periph",
       qualified_name: "STM32_SVD.TIM.TIM17_Periph",
       signature: "stm32_svd.tim.tim17_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "TIM17_Periph : aliased TIM16_Peripheral with\n   Import,\n   Address => TIM17_Base;",
       }   ,
       {
       name: "TIM1_Periph",
       qualified_name: "STM32_SVD.TIM.TIM1_Periph",
       signature: "stm32_svd.tim.tim1_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "TIM1_Periph : aliased TIM1_Peripheral with\n   Import,\n   Address => TIM1_Base;",
       }   ,
       {
       name: "TIM2_Periph",
       qualified_name: "STM32_SVD.TIM.TIM2_Periph",
       signature: "stm32_svd.tim.tim2_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "TIM2_Periph : aliased TIM2_Peripheral with\n   Import,\n   Address => TIM2_Base;",
       }   ,
       {
       name: "TIM3_Periph",
       qualified_name: "STM32_SVD.TIM.TIM3_Periph",
       signature: "stm32_svd.tim.tim3_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "TIM3_Periph : aliased TIM2_Peripheral with\n   Import,\n   Address => TIM3_Base;",
       }   ,
       {
       name: "TIM6_Periph",
       qualified_name: "STM32_SVD.TIM.TIM6_Periph",
       signature: "stm32_svd.tim.tim6_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "TIM6_Periph : aliased TIM6_Peripheral with\n   Import,\n   Address => TIM6_Base;",
       }   ,
       {
       name: "TIM7_Periph",
       qualified_name: "STM32_SVD.TIM.TIM7_Periph",
       signature: "stm32_svd.tim.tim7_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "TIM7_Periph : aliased TIM6_Peripheral with\n   Import,\n   Address => TIM7_Base;",
       }   ,
   ]
,}
---
