// Seed: 936760262
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input wor id_2
    , id_12,
    output wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    output tri0 id_10
);
  wire id_13;
  assign id_6 = id_8 & 1 == 1'b0;
  uwire id_14 = 1;
  wire  id_15;
  assign id_12 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1
);
  wire id_3;
  module_0(
      id_0, id_0, id_1, id_0, id_1, id_1, id_0, id_1, id_1, id_1, id_0
  );
endmodule
