/**
 * \file
 * \brief Generated by ifgen (3.3.0).
 */
#pragma once

#include <cstdint>
#include <cstring>

namespace MIMXRT1176::CM7
{

enum class IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE : uint8_t
{
    _0_lpi2c5_SCL /*!< Select mux mode: ALT0 mux port: LPI2C5_SCL of instance:
                     LPI2C5 */
        ,
    _1_lpspi5_SDI = 1 /*!< Select mux mode: ALT1 mux port: LPSPI5_SIN of
                         instance: LPSPI5 */
        ,
    _2_sai4_MCLK =
        2 /*!< Select mux mode: ALT2 mux port: SAI4_MCLK of instance: SAI4 */,
    _3_lpuart12_CTS_B = 3 /*!< Select mux mode: ALT3 mux port: LPUART12_CTS_B
                             of instance: LPUART12 */
        ,
    _5_gpio_mux6_IO5 = 5 /*!< Select mux mode: ALT5 mux port: GPIO_MUX6_IO05 of
                            instance: GPIO_MUX6 */
        ,
    _6_lpuart11_RX = 6 /*!< Select mux mode: ALT6 mux port: LPUART11_RXD of
                          instance: LPUART11 */
        ,
    _7_nmi_glue_NMI = 7 /*!< Select mux mode: ALT7 mux port: NMI_GLUE_NMI of
                           instance: nmi_glue */
        ,
    _10_gpio12_IO5 = 10 /*!< Select mux mode: ALT10 mux port: GPIO12_IO05 of
                           instance: GPIO12 */
};
static_assert(sizeof(IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE) == 1);

/**
 * Converts IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE to a C string.
 *
 * \param[in] instance Value to convert.
 * \return             A C string representation of the value.
 */
inline const char *to_string(
    IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE instance)
{
    const char *result =
        "UNKNOWN IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE";

    switch (instance)
    {
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_0_lpi2c5_SCL:
        result = "_0_lpi2c5_SCL";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_1_lpspi5_SDI:
        result = "_1_lpspi5_SDI";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_2_sai4_MCLK:
        result = "_2_sai4_MCLK";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_3_lpuart12_CTS_B:
        result = "_3_lpuart12_CTS_B";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_5_gpio_mux6_IO5:
        result = "_5_gpio_mux6_IO5";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_6_lpuart11_RX:
        result = "_6_lpuart11_RX";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_7_nmi_glue_NMI:
        result = "_7_nmi_glue_NMI";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_10_gpio12_IO5:
        result = "_10_gpio12_IO5";
        break;
    }

    return result;
}

/**
 * Converts a C string to IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE.
 *
 * \param[in]  data   A C string to convert.
 * \param[out] output The enumeration element to write.
 * \return            Whether or not the output was written.
 */
inline bool from_string(
    const char *data, IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE &output)
{
    bool result = false;

    if ((result = !strncmp(data, "_0_lpi2c5_SCL", 13)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_0_lpi2c5_SCL;
    }
    else if ((result = !strncmp(data, "_1_lpspi5_SDI", 13)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_1_lpspi5_SDI;
    }
    else if ((result = !strncmp(data, "_2_sai4_MCLK", 12)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_2_sai4_MCLK;
    }
    else if ((result = !strncmp(data, "_3_lpuart12_CTS_B", 17)))
    {
        output = IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::
            _3_lpuart12_CTS_B;
    }
    else if ((result = !strncmp(data, "_5_gpio_mux6_IO5", 16)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_5_gpio_mux6_IO5;
    }
    else if ((result = !strncmp(data, "_6_lpuart11_RX", 14)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_6_lpuart11_RX;
    }
    else if ((result = !strncmp(data, "_7_nmi_glue_NMI", 15)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_7_nmi_glue_NMI;
    }
    else if ((result = !strncmp(data, "_10_gpio12_IO5", 14)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_05_MUX_MODE::_10_gpio12_IO5;
    }

    return result;
}

}; // namespace MIMXRT1176::CM7
