Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 24 13:30:33 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.962        0.000                      0                  246        0.117        0.000                      0                  246        4.020        0.000                       0                   230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.962        0.000                      0                  246        0.117        0.000                      0                  246        4.020        0.000                       0                   230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 2.042ns (22.624%)  route 6.984ns (77.376%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.618     5.139    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          0.920     6.515    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.639 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65/O
                         net (fo=2, routed)           0.652     7.291    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65_n_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.153     7.444 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46/O
                         net (fo=9, routed)           0.925     8.369    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46_n_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.327     8.696 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60/O
                         net (fo=3, routed)           0.820     9.516    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_45/O
                         net (fo=8, routed)           1.017    10.657    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_45_n_0
    SLICE_X2Y65          LUT3 (Prop_lut3_I2_O)        0.124    10.781 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_40/O
                         net (fo=1, routed)           0.475    11.256    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_40_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I2_O)        0.124    11.380 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18/O
                         net (fo=6, routed)           0.883    12.263    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I2_O)        0.124    12.387 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_5/O
                         net (fo=3, routed)           0.674    13.061    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_5_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.124    13.185 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_5/O
                         net (fo=3, routed)           0.617    13.803    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_5_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.124    13.927 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_2/O
                         net (fo=1, routed)           0.000    13.927    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_2_n_0
    SLICE_X3Y68          MUXF7 (Prop_muxf7_I0_O)      0.238    14.165 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.165    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X3Y68          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.499    14.840    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X3Y68          FDCE (Setup_fdce_C_D)        0.064    15.127    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 2.016ns (22.452%)  route 6.963ns (77.548%))
  Logic Levels:           10  (LUT3=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.618     5.139    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          0.920     6.515    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.639 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65/O
                         net (fo=2, routed)           0.652     7.291    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65_n_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.153     7.444 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46/O
                         net (fo=9, routed)           0.925     8.369    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46_n_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.327     8.696 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60/O
                         net (fo=3, routed)           0.820     9.516    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_45/O
                         net (fo=8, routed)           1.017    10.657    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_45_n_0
    SLICE_X2Y65          LUT3 (Prop_lut3_I2_O)        0.124    10.781 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_40/O
                         net (fo=1, routed)           0.475    11.256    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_40_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I2_O)        0.124    11.380 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18/O
                         net (fo=6, routed)           0.883    12.263    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I2_O)        0.124    12.387 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_5/O
                         net (fo=3, routed)           0.674    13.061    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_5_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.124    13.185 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_5/O
                         net (fo=3, routed)           0.597    13.782    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_5_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I2_O)        0.124    13.906 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_2/O
                         net (fo=1, routed)           0.000    13.906    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_2_n_0
    SLICE_X3Y68          MUXF7 (Prop_muxf7_I0_O)      0.212    14.118 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.118    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X3Y68          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.499    14.840    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X3Y68          FDCE (Setup_fdce_C_D)        0.064    15.127    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 2.299ns (25.807%)  route 6.609ns (74.193%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.614     5.135    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.456     5.591 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/Q
                         net (fo=26, routed)          1.002     6.592    MINESWEEP/COLLISIONCHAIN/bomb1[2]
    SLICE_X6Y67          LUT2 (Prop_lut2_I1_O)        0.152     6.744 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_64/O
                         net (fo=2, routed)           0.800     7.544    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_64_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I4_O)        0.348     7.892 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_56/O
                         net (fo=5, routed)           0.718     8.610    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_56_n_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.734 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_6/O
                         net (fo=7, routed)           1.065     9.799    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_6_n_0
    SLICE_X8Y65          LUT2 (Prop_lut2_I0_O)        0.150     9.949 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_12/O
                         net (fo=1, routed)           0.452    10.401    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_12_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.328    10.729 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_9/O
                         net (fo=4, routed)           0.483    11.213    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_9_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I1_O)        0.124    11.337 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_7/O
                         net (fo=4, routed)           0.866    12.203    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_7_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.327 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28/O
                         net (fo=1, routed)           0.639    12.966    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28_n_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I1_O)        0.124    13.090 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_10/O
                         net (fo=4, routed)           0.585    13.674    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_10_n_0
    SLICE_X11Y64         LUT4 (Prop_lut4_I1_O)        0.124    13.798 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_3/O
                         net (fo=1, routed)           0.000    13.798    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_3_n_0
    SLICE_X11Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    14.043 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.043    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X11Y64         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436    14.777    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y64         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y64         FDCE (Setup_fdce_C_D)        0.064    15.064    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -14.043    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 2.266ns (25.294%)  route 6.693ns (74.706%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.621     5.142    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  MINESWEEP/RANDOM/bomb2_reg[0]/Q
                         net (fo=38, routed)          0.966     6.564    MINESWEEP/RANDOM/bomb2_reg[4]_0[0]
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.150     6.714 f  MINESWEEP/RANDOM/bomb1Col0[2]_i_6/O
                         net (fo=2, routed)           0.593     7.306    MINESWEEP/RANDOM/bomb1Col0[2]_i_6_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.326     7.632 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_38/O
                         net (fo=4, routed)           0.598     8.230    MINESWEEP/RANDOM/bomb1Col0[3]_i_38_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.354 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_43/O
                         net (fo=11, routed)          0.736     9.091    MINESWEEP/RANDOM/bomb1Col0[3]_i_43_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124     9.215 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_41/O
                         net (fo=5, routed)           0.617     9.832    MINESWEEP/RANDOM/bomb1Col0[3]_i_41_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.124     9.956 f  MINESWEEP/RANDOM/bomb1Col0[1]_i_7/O
                         net (fo=11, routed)          0.705    10.661    MINESWEEP/RANDOM/bomb1Col0[1]_i_7_n_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.150    10.811 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_20/O
                         net (fo=3, routed)           1.130    11.941    MINESWEEP/RANDOM/bomb1Col0[3]_i_20_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.326    12.267 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_14/O
                         net (fo=1, routed)           0.495    12.762    MINESWEEP/RANDOM/bomb1Col0[3]_i_14_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.124    12.886 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_4/O
                         net (fo=4, routed)           0.853    13.739    MINESWEEP/RANDOM/bomb1Col0[3]_i_4_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.124    13.863 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_2/O
                         net (fo=1, routed)           0.000    13.863    MINESWEEP/RANDOM/bomb1Col0[2]_i_2_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I0_O)      0.238    14.101 r  MINESWEEP/RANDOM/bomb1Col0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.101    MINESWEEP/COLLISIONCHAIN/D[2]
    SLICE_X7Y64          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.502    14.843    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y64          FDCE (Setup_fdce_C_D)        0.064    15.143    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -14.101    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 2.535ns (28.439%)  route 6.379ns (71.561%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.614     5.135    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.456     5.591 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/Q
                         net (fo=26, routed)          1.002     6.592    MINESWEEP/COLLISIONCHAIN/bomb1[2]
    SLICE_X6Y67          LUT2 (Prop_lut2_I1_O)        0.152     6.744 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_64/O
                         net (fo=2, routed)           0.800     7.544    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_64_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I4_O)        0.348     7.892 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_56/O
                         net (fo=5, routed)           0.718     8.610    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_56_n_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124     8.734 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_6/O
                         net (fo=7, routed)           1.065     9.799    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_6_n_0
    SLICE_X8Y65          LUT2 (Prop_lut2_I0_O)        0.150     9.949 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_12/O
                         net (fo=1, routed)           0.452    10.401    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_12_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.328    10.729 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_9/O
                         net (fo=4, routed)           0.536    11.266    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_9_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.390 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_33/O
                         net (fo=4, routed)           0.590    11.980    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_33_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I2_O)        0.150    12.130 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_27/O
                         net (fo=2, routed)           0.683    12.813    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_27_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I0_O)        0.332    13.145 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11/O
                         net (fo=4, routed)           0.533    13.678    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I3_O)        0.124    13.802 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_3/O
                         net (fo=1, routed)           0.000    13.802    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_3_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.247    14.049 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.049    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X10Y63         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436    14.777    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y63         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y63         FDCE (Setup_fdce_C_D)        0.113    15.113    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.049    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 2.079ns (23.354%)  route 6.823ns (76.645%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.614     5.135    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.653 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/Q
                         net (fo=19, routed)          1.055     6.708    MINESWEEP/COLLISIONCHAIN/bomb1[3]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.152     6.860 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69/O
                         net (fo=1, routed)           0.347     7.207    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.332     7.539 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=7, routed)           0.577     8.116    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.240 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=9, routed)           0.927     9.167    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I3_O)        0.124     9.291 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_45/O
                         net (fo=8, routed)           1.022    10.313    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_45_n_0
    SLICE_X10Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.437 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_38/O
                         net (fo=1, routed)           0.842    11.280    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_38_n_0
    SLICE_X10Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.404 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_18/O
                         net (fo=6, routed)           0.836    12.240    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_18_n_0
    SLICE_X10Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.364 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5/O
                         net (fo=3, routed)           0.614    12.978    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.102 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_5/O
                         net (fo=3, routed)           0.602    13.704    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_5_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.828 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2/O
                         net (fo=1, routed)           0.000    13.828    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I0_O)      0.209    14.037 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.037    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X10Y63         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436    14.777    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y63         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y63         FDCE (Setup_fdce_C_D)        0.113    15.113    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 2.073ns (23.300%)  route 6.824ns (76.700%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.614     5.135    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.653 f  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[1]/Q
                         net (fo=23, routed)          1.093     6.746    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[1]
    SLICE_X6Y67          LUT4 (Prop_lut4_I2_O)        0.150     6.896 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72/O
                         net (fo=1, routed)           0.469     7.366    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.328     7.694 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50/O
                         net (fo=3, routed)           0.500     8.194    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.124     8.318 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.971     9.289    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.124     9.413 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_41/O
                         net (fo=5, routed)           0.881    10.294    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_41_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    10.418 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_8/O
                         net (fo=8, routed)           0.461    10.878    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_8_n_0
    SLICE_X9Y66          LUT6 (Prop_lut6_I3_O)        0.124    11.002 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=3, routed)           1.005    12.008    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X10Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.132 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.744    12.876    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X10Y64         LUT5 (Prop_lut5_I0_O)        0.124    13.000 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.699    13.699    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.823 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2/O
                         net (fo=1, routed)           0.000    13.823    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2_n_0
    SLICE_X10Y65         MUXF7 (Prop_muxf7_I0_O)      0.209    14.032 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.032    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[1]
    SLICE_X10Y65         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.435    14.776    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y65         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X10Y65         FDCE (Setup_fdce_C_D)        0.113    15.112    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.016ns (22.860%)  route 6.803ns (77.140%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.618     5.139    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          0.920     6.515    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.639 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65/O
                         net (fo=2, routed)           0.652     7.291    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65_n_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.153     7.444 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46/O
                         net (fo=9, routed)           0.925     8.369    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46_n_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.327     8.696 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60/O
                         net (fo=3, routed)           0.820     9.516    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_45/O
                         net (fo=8, routed)           1.017    10.657    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_45_n_0
    SLICE_X2Y65          LUT3 (Prop_lut3_I2_O)        0.124    10.781 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_40/O
                         net (fo=1, routed)           0.475    11.256    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_40_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I2_O)        0.124    11.380 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18/O
                         net (fo=6, routed)           0.883    12.263    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_18_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I2_O)        0.124    12.387 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_5/O
                         net (fo=3, routed)           0.674    13.061    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_5_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.124    13.185 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_5/O
                         net (fo=3, routed)           0.437    13.622    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I2_O)        0.124    13.746 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_2/O
                         net (fo=1, routed)           0.000    13.746    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_2_n_0
    SLICE_X0Y67          MUXF7 (Prop_muxf7_I0_O)      0.212    13.958 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.958    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X0Y67          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.501    14.842    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.064    15.129    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.240ns (25.385%)  route 6.584ns (74.615%))
  Logic Levels:           10  (LUT2=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.621     5.142    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  MINESWEEP/RANDOM/bomb2_reg[0]/Q
                         net (fo=38, routed)          0.966     6.564    MINESWEEP/RANDOM/bomb2_reg[4]_0[0]
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.150     6.714 f  MINESWEEP/RANDOM/bomb1Col0[2]_i_6/O
                         net (fo=2, routed)           0.593     7.306    MINESWEEP/RANDOM/bomb1Col0[2]_i_6_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.326     7.632 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_38/O
                         net (fo=4, routed)           0.598     8.230    MINESWEEP/RANDOM/bomb1Col0[3]_i_38_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.354 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_43/O
                         net (fo=11, routed)          0.736     9.091    MINESWEEP/RANDOM/bomb1Col0[3]_i_43_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124     9.215 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_41/O
                         net (fo=5, routed)           0.617     9.832    MINESWEEP/RANDOM/bomb1Col0[3]_i_41_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.124     9.956 f  MINESWEEP/RANDOM/bomb1Col0[1]_i_7/O
                         net (fo=11, routed)          0.705    10.661    MINESWEEP/RANDOM/bomb1Col0[1]_i_7_n_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.150    10.811 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_20/O
                         net (fo=3, routed)           1.130    11.941    MINESWEEP/RANDOM/bomb1Col0[3]_i_20_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.326    12.267 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_14/O
                         net (fo=1, routed)           0.495    12.762    MINESWEEP/RANDOM/bomb1Col0[3]_i_14_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.124    12.886 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_4/O
                         net (fo=4, routed)           0.744    13.630    MINESWEEP/RANDOM/bomb1Col0[3]_i_4_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I1_O)        0.124    13.754 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_2/O
                         net (fo=1, routed)           0.000    13.754    MINESWEEP/RANDOM/bomb1Col0[0]_i_2_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.212    13.966 r  MINESWEEP/RANDOM/bomb1Col0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.966    MINESWEEP/COLLISIONCHAIN/D[0]
    SLICE_X5Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.503    14.844    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.064    15.144    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 2.252ns (25.820%)  route 6.470ns (74.180%))
  Logic Levels:           10  (LUT3=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.618     5.139    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          0.920     6.515    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.639 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65/O
                         net (fo=2, routed)           0.652     7.291    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65_n_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.153     7.444 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46/O
                         net (fo=9, routed)           0.925     8.369    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46_n_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.327     8.696 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60/O
                         net (fo=3, routed)           0.820     9.516    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.640 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_45/O
                         net (fo=8, routed)           0.662    10.303    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_45_n_0
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.153    10.456 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_8/O
                         net (fo=8, routed)           0.609    11.065    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_8_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I4_O)        0.331    11.396 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20/O
                         net (fo=2, routed)           0.944    12.340    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124    12.464 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.362    12.826    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I0_O)        0.124    12.950 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.575    13.525    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I0_O)        0.124    13.649 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_2/O
                         net (fo=1, routed)           0.000    13.649    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_2_n_0
    SLICE_X3Y67          MUXF7 (Prop_muxf7_I0_O)      0.212    13.861 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.861    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X3Y67          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.501    14.842    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X3Y67          FDCE (Setup_fdce_C_D)        0.064    15.129    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  1.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    MINESWEEP/ClearTiles_inst/clk_IBUF_BUFG
    SLICE_X13Y60         FDCE                                         r  MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[8]/Q
                         net (fo=2, routed)           0.065     1.651    MINESWEEP/TILEDRIVE/clearTilesMask[8]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.696 r  MINESWEEP/TILEDRIVE/tiles[8]_i_1/O
                         net (fo=1, routed)           0.000     1.696    MINESWEEP/TILEDRIVE/tiles[8]_i_1_n_0
    SLICE_X12Y60         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.831     1.959    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y60         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X12Y60         FDPE (Hold_fdpe_C_D)         0.121     1.579    MINESWEEP/TILEDRIVE/tiles_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MINESWEEP/ClearTiles_inst/PLAYER_EDGE[7].LEVEL_DETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/ClearTiles_inst/PLAYER_EDGE[7].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[7].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X13Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[7].LEVEL_DETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[7].LEVEL_DETECT/held_reg/Q
                         net (fo=1, routed)           0.080     1.667    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[7].LEVEL_DETECT/held_reg_n_0
    SLICE_X12Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.712 r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[7].LEVEL_DETECT/pulseOut_i_1__7/O
                         net (fo=1, routed)           0.000     1.712    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[7].LEVEL_DETECT/pulseOut_i_1__7_n_0
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[7].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[7].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[7].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X12Y58         FDCE (Hold_fdce_C_D)         0.121     1.580    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[7].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MINESWEEP/ClearTiles_inst/PLAYER_EDGE[3].LEVEL_DETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/ClearTiles_inst/PLAYER_EDGE[3].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[3].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[3].LEVEL_DETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[3].LEVEL_DETECT/held_reg/Q
                         net (fo=1, routed)           0.087     1.673    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[3].LEVEL_DETECT/held_reg_n_0
    SLICE_X10Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.718 r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[3].LEVEL_DETECT/pulseOut_i_1__11/O
                         net (fo=1, routed)           0.000     1.718    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[3].LEVEL_DETECT/pulseOut_i_1__11_n_0
    SLICE_X10Y60         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[3].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.831     1.959    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[3].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X10Y60         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[3].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X10Y60         FDCE (Hold_fdce_C_D)         0.120     1.578    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[3].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MINESWEEP/ClearTiles_inst/PLAYER_EDGE[12].LEVEL_DETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/ClearTiles_inst/PLAYER_EDGE[12].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[12].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X15Y57         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[12].LEVEL_DETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[12].LEVEL_DETECT/held_reg/Q
                         net (fo=1, routed)           0.087     1.674    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[12].LEVEL_DETECT/held_reg_n_0
    SLICE_X14Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.719 r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[12].LEVEL_DETECT/pulseOut_i_1__2/O
                         net (fo=1, routed)           0.000     1.719    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[12].LEVEL_DETECT/pulseOut_i_1__2_n_0
    SLICE_X14Y57         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[12].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[12].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X14Y57         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[12].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X14Y57         FDCE (Hold_fdce_C_D)         0.120     1.579    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[12].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X13Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/held_reg/Q
                         net (fo=1, routed)           0.087     1.674    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/held_reg_n_0
    SLICE_X12Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.719 r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/pulseOut_i_1__0/O
                         net (fo=1, routed)           0.000     1.719    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/pulseOut_i_1__0_n_0
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X12Y58         FDCE (Hold_fdce_C_D)         0.120     1.579    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    MINESWEEP/ClearTiles_inst/clk_IBUF_BUFG
    SLICE_X9Y59          FDCE                                         r  MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.141     1.587 f  MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[1]/Q
                         net (fo=2, routed)           0.098     1.685    MINESWEEP/TILEDRIVE/clearTilesMask[1]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.730 r  MINESWEEP/TILEDRIVE/tiles[1]_i_1/O
                         net (fo=1, routed)           0.000     1.730    MINESWEEP/TILEDRIVE/tiles[1]_i_1_n_0
    SLICE_X8Y59          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y59          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[1]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X8Y59          FDPE (Hold_fdpe_C_D)         0.120     1.579    MINESWEEP/TILEDRIVE/tiles_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.064%)  route 0.100ns (37.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.561     1.444    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X12Y62         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/Q
                         net (fo=1, routed)           0.100     1.708    MINESWEEP/tempBombLocation[9]
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.831     1.959    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[9]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X15Y61         FDCE (Hold_fdce_C_D)         0.076     1.537    MINESWEEP/finalBombLocations_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_11/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC_c_12/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MINESWEEP/MOVE_SYNC_c_11/Q
                         net (fo=1, routed)           0.116     1.702    MINESWEEP/MOVE_SYNC_c_11_n_0
    SLICE_X8Y60          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.831     1.959    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y60          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_12/C
                         clock pessimism             -0.501     1.458    
    SLICE_X8Y60          FDCE (Hold_fdce_C_D)         0.059     1.517    MINESWEEP/MOVE_SYNC_c_12
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MINESWEEP/ClearTiles_inst/PLAYER_EDGE[11].LEVEL_DETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/ClearTiles_inst/PLAYER_EDGE[11].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[11].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X14Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[11].LEVEL_DETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.148     1.594 f  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[11].LEVEL_DETECT/held_reg/Q
                         net (fo=1, routed)           0.059     1.653    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[11].LEVEL_DETECT/held_reg_n_0
    SLICE_X14Y58         LUT2 (Prop_lut2_I1_O)        0.098     1.751 r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[11].LEVEL_DETECT/pulseOut_i_1__3/O
                         net (fo=1, routed)           0.000     1.751    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[11].LEVEL_DETECT/pulseOut_i_1__3_n_0
    SLICE_X14Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[11].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[11].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X14Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[11].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X14Y58         FDCE (Hold_fdce_C_D)         0.120     1.566    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[11].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MINESWEEP/ClearTiles_inst/PLAYER_EDGE[5].LEVEL_DETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/ClearTiles_inst/PLAYER_EDGE[5].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[5].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X13Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[5].LEVEL_DETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[5].LEVEL_DETECT/held_reg/Q
                         net (fo=1, routed)           0.138     1.725    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[5].LEVEL_DETECT/held_reg_n_0
    SLICE_X12Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.770 r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[5].LEVEL_DETECT/pulseOut_i_1__9/O
                         net (fo=1, routed)           0.000     1.770    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[5].LEVEL_DETECT/pulseOut_i_1__9_n_0
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[5].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[5].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[5].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X12Y58         FDCE (Hold_fdce_C_D)         0.121     1.580    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[5].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y55    MINESWEEP/FIRST_MOVE.count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y55    MINESWEEP/FIRST_MOVE.count_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y55    MINESWEEP/FIRST_MOVE.first_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y54   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y54    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y55   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X15Y55   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y55   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X15Y55   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y54   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y54   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y55   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y55   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y55   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y55   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y56   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y56   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y56   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y56   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y54   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y54   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y55   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y55   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y55   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y55   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y56   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y56   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y56   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y56   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.157ns  (logic 3.957ns (48.507%)  route 4.200ns (51.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y60         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.532 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           4.200     9.732    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.233 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.233    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.059ns  (logic 4.022ns (49.908%)  route 4.037ns (50.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y60         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           4.037     9.631    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.135 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.135    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.057ns  (logic 4.024ns (49.946%)  route 4.033ns (50.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y60         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           4.033     9.627    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.133 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.133    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.996ns  (logic 4.032ns (50.430%)  route 3.964ns (49.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y60         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDPE (Prop_fdpe_C_Q)         0.518     5.594 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           3.964     9.558    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.072 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.072    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 3.977ns (50.591%)  route 3.885ns (49.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y60         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.532 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           3.885     9.416    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.938 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.938    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.845ns  (logic 4.023ns (51.277%)  route 3.822ns (48.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.556     5.077    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y58          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDPE (Prop_fdpe_C_Q)         0.518     5.595 r  MINESWEEP/TILEDRIVE/tiles_reg[0]/Q
                         net (fo=1, routed)           3.822     9.417    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.922 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.922    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.777ns  (logic 4.022ns (51.716%)  route 3.755ns (48.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.556     5.077    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X14Y58         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDPE (Prop_fdpe_C_Q)         0.518     5.595 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.755     9.350    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.853 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.853    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.536ns  (logic 3.981ns (52.834%)  route 3.554ns (47.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X15Y60         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDPE (Prop_fdpe_C_Q)         0.456     5.532 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.554     9.086    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.612 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.612    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.468ns  (logic 3.964ns (53.080%)  route 3.504ns (46.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X15Y59         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDPE (Prop_fdpe_C_Q)         0.456     5.532 r  MINESWEEP/TILEDRIVE/tiles_reg[9]/Q
                         net (fo=1, routed)           3.504     9.036    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.544 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.544    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.370ns  (logic 3.965ns (53.792%)  route 3.406ns (46.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y59         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDPE (Prop_fdpe_C_Q)         0.456     5.532 r  MINESWEEP/TILEDRIVE/tiles_reg[4]/Q
                         net (fo=1, routed)           3.406     8.937    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.446 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.446    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.228ns (50.611%)  route 0.222ns (49.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y55         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.222     1.798    MINESWEEP/MOVEDETECT/playerMoveSync[9]
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.100     1.898 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.898    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X12Y55         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.206ns (44.833%)  route 0.253ns (55.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y55         FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.253     1.865    MINESWEEP/MOVEDETECT/playerMoveSync[4]
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.042     1.907 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.907    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X11Y56         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.210ns (42.661%)  route 0.282ns (57.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y57         FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.282     1.892    MINESWEEP/MOVEDETECT/playerMoveSync[12]
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.046     1.938 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.938    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]_i_1_n_0
    SLICE_X12Y56         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.224ns (45.141%)  route 0.272ns (54.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y56          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.128     1.575 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=46, routed)          0.272     1.847    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X11Y57         LUT3 (Prop_lut3_I2_O)        0.096     1.943 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.943    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X11Y57         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.227ns (43.229%)  route 0.298ns (56.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.128     1.574 r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.185     1.760    MINESWEEP/MOVEDETECT/playerMoveSync[15]
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.099     1.859 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_1/O
                         net (fo=1, routed)           0.113     1.971    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.185ns (33.479%)  route 0.368ns (66.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y56          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.368     1.956    MINESWEEP/MOVEDETECT/playerMoveSync[2]
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.044     2.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.000    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X8Y53          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.206ns (36.355%)  route 0.361ns (63.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y55         FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.361     1.972    MINESWEEP/MOVEDETECT/playerMoveSync[6]
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.042     2.014 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.014    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X9Y53          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.186ns (30.937%)  route 0.415ns (69.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y55         FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.243     1.831    MINESWEEP/MOVEDETECT/playerMoveSync[10]
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.876 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.172     2.048    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.227ns (37.151%)  route 0.384ns (62.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y56          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.128     1.575 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=46, routed)          0.274     1.849    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X11Y57         LUT3 (Prop_lut3_I2_O)        0.099     1.948 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.110     2.058    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1_n_0
    SLICE_X11Y58         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.227ns (36.015%)  route 0.403ns (63.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y56          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.128     1.575 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=46, routed)          0.272     1.847    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X11Y57         LUT3 (Prop_lut3_I2_O)        0.099     1.946 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.131     2.078    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]_i_1_n_0
    SLICE_X12Y57         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           235 Endpoints
Min Delay           235 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.207ns  (logic 1.960ns (27.194%)  route 5.247ns (72.806%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           3.498     4.962    MINESWEEP/MOVEDETECT/sw_IBUF[2]
    SLICE_X11Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.086 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_8/O
                         net (fo=1, routed)           0.298     5.384    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_8_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I5_O)        0.124     5.508 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_4/O
                         net (fo=1, routed)           0.650     6.158    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_4_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I4_O)        0.124     6.282 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2/O
                         net (fo=1, routed)           0.469     6.752    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2_n_0
    SLICE_X9Y55          LUT5 (Prop_lut5_I0_O)        0.124     6.876 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.331     7.207    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X9Y56          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.440     4.781    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y56          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 1.454ns (20.589%)  route 5.607ns (79.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=197, routed)         5.607     7.061    MINESWEEP/COLLISIONCHAIN/btnU_IBUF
    SLICE_X0Y67          FDCE                                         f  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.501     4.842    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.039ns  (logic 1.454ns (20.654%)  route 5.585ns (79.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=197, routed)         5.585     7.039    MINESWEEP/COLLISIONCHAIN/btnU_IBUF
    SLICE_X3Y68          FDCE                                         f  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.499     4.840    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.039ns  (logic 1.454ns (20.654%)  route 5.585ns (79.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=197, routed)         5.585     7.039    MINESWEEP/COLLISIONCHAIN/btnU_IBUF
    SLICE_X3Y68          FDCE                                         f  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.499     4.840    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 2.458ns (35.043%)  route 4.557ns (64.957%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.956     4.408    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X11Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.532    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.933 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.933    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.090 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.587     5.677    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y55          LUT5 (Prop_lut5_I4_O)        0.324     6.001 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.014     7.015    MINESWEEP/finalBombLocations0
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[10]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 2.458ns (35.043%)  route 4.557ns (64.957%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.956     4.408    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X11Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.532    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.933 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.933    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.090 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.587     5.677    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y55          LUT5 (Prop_lut5_I4_O)        0.324     6.001 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.014     7.015    MINESWEEP/finalBombLocations0
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[11]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 2.458ns (35.043%)  route 4.557ns (64.957%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.956     4.408    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X11Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.532    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.933 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.933    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.090 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.587     5.677    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y55          LUT5 (Prop_lut5_I4_O)        0.324     6.001 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.014     7.015    MINESWEEP/finalBombLocations0
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[12]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 2.458ns (35.043%)  route 4.557ns (64.957%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.956     4.408    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X11Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.532    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.933 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.933    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.090 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.587     5.677    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y55          LUT5 (Prop_lut5_I4_O)        0.324     6.001 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.014     7.015    MINESWEEP/finalBombLocations0
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[14]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 2.458ns (35.043%)  route 4.557ns (64.957%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.956     4.408    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X11Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.532    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.933 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.933    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.090 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.587     5.677    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y55          LUT5 (Prop_lut5_I4_O)        0.324     6.001 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.014     7.015    MINESWEEP/finalBombLocations0
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 2.458ns (35.043%)  route 4.557ns (64.957%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.956     4.408    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X11Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.532    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.933 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.933    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.090 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.587     5.677    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y55          LUT5 (Prop_lut5_I4_O)        0.324     6.001 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.014     7.015    MINESWEEP/finalBombLocations0
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437     4.778    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FIRST_MOVE.first_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.447ns (56.446%)  route 0.345ns (43.554%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
    SLICE_X11Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/Q
                         net (fo=3, routed)           0.111     0.269    MINESWEEP/MOVEDETECT/p_0_in37_in
    SLICE_X10Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.314    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.442 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.233     0.676    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.116     0.792 r  MINESWEEP/MOVEDETECT/FIRST_MOVE.first[0]_i_1/O
                         net (fo=1, routed)           0.000     0.792    MINESWEEP/MOVEDETECT_n_7
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.447ns (43.186%)  route 0.588ns (56.814%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
    SLICE_X11Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/Q
                         net (fo=3, routed)           0.111     0.269    MINESWEEP/MOVEDETECT/p_0_in37_in
    SLICE_X10Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.314    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.442 r  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.365     0.808    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.116     0.924 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.111     1.035    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X9Y56          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y56          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.447ns (42.999%)  route 0.593ns (57.001%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
    SLICE_X11Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/Q
                         net (fo=3, routed)           0.111     0.269    MINESWEEP/MOVEDETECT/p_0_in37_in
    SLICE_X10Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.314    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.442 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.364     0.807    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X9Y55          LUT4 (Prop_lut4_I2_O)        0.116     0.923 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.117     1.040    MINESWEEP/MOVEDETECT/nextState[1]
    SLICE_X10Y55         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X10Y55         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/finalBombLocations_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.447ns (39.364%)  route 0.689ns (60.636%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
    SLICE_X11Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/Q
                         net (fo=3, routed)           0.111     0.269    MINESWEEP/MOVEDETECT/p_0_in37_in
    SLICE_X10Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.314    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.442 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.364     0.807    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.116     0.923 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.213     1.136    MINESWEEP/finalBombLocations0
    SLICE_X10Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.831     1.959    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/finalBombLocations_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.447ns (39.364%)  route 0.689ns (60.636%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
    SLICE_X11Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/Q
                         net (fo=3, routed)           0.111     0.269    MINESWEEP/MOVEDETECT/p_0_in37_in
    SLICE_X10Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.314    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.442 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.364     0.807    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.116     0.923 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.213     1.136    MINESWEEP/finalBombLocations0
    SLICE_X10Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.831     1.959    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[5]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.218ns (18.162%)  route 0.982ns (81.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           0.982     1.200    MINESWEEP/sw_IBUF[6]
    SLICE_X6Y55          SRL16E                                       r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.861     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y55          SRL16E                                       r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.234ns (19.482%)  route 0.967ns (80.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=4, routed)           0.967     1.201    MINESWEEP/sw_IBUF[5]
    SLICE_X6Y55          SRL16E                                       r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.861     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y55          SRL16E                                       r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.222ns (18.310%)  route 0.990ns (81.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=197, routed)         0.990     1.212    MINESWEEP/btnU_IBUF
    SLICE_X8Y54          FDCE                                         f  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y54          FDCE                                         r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.222ns (18.310%)  route 0.990ns (81.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=197, routed)         0.990     1.212    MINESWEEP/btnU_IBUF
    SLICE_X8Y54          FDCE                                         f  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y54          FDCE                                         r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[15]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/finalBombLocations_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.447ns (35.601%)  route 0.809ns (64.399%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
    SLICE_X11Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/Q
                         net (fo=3, routed)           0.111     0.269    MINESWEEP/MOVEDETECT/p_0_in37_in
    SLICE_X10Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.314    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.442 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.364     0.807    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.116     0.923 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.333     1.256    MINESWEEP/finalBombLocations0
    SLICE_X12Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.831     1.959    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y61         FDCE                                         r  MINESWEEP/finalBombLocations_reg[13]/C





