

================================================================
== Vitis HLS Report for 'winograd_Pipeline_read_g'
================================================================
* Date:           Tue Sep 23 21:11:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        convolution_accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu440_CIV-flgb2377-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_g  |        9|        9|         2|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      209|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|      357|       63|    -|
|Register             |        -|     -|      424|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      781|      272|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1680|   960|  1688640|   844320|    0|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|  100|
+---------------------+---------+------+---------+---------+-----+
|Available            |     5040|  2880|  5065920|  2532960|    0|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_231_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln38_fu_249_p2              |         +|   0|  0|  39|          32|           1|
    |j_2_fu_282_p2                   |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln34_fu_225_p2             |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln36_fu_243_p2             |      icmp|   0|  0|  39|          32|           2|
    |i_1_fu_263_p3                   |    select|   0|  0|  32|           1|          32|
    |j_1_fu_255_p3                   |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 209|         108|          45|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_fu_76                  |   9|          2|   32|         64|
    |itr_fu_80                |   9|          2|    4|          8|
    |j_fu_72                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   72|        144|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |g_1_fu_112               |  32|   0|   32|          0|
    |g_2_fu_108               |  32|   0|   32|          0|
    |g_3_fu_104               |  32|   0|   32|          0|
    |g_4_fu_100               |  32|   0|   32|          0|
    |g_5_fu_96                |  32|   0|   32|          0|
    |g_6_fu_92                |  32|   0|   32|          0|
    |g_7_fu_88                |  32|   0|   32|          0|
    |g_8_fu_84                |  32|   0|   32|          0|
    |g_fu_116                 |  32|   0|   32|          0|
    |i_1_reg_481              |  32|   0|   32|          0|
    |i_fu_76                  |  32|   0|   32|          0|
    |itr_fu_80                |   4|   0|    4|          0|
    |j_1_reg_477              |  32|   0|   32|          0|
    |j_fu_72                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 424|   0|  424|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  winograd_Pipeline_read_g|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  winograd_Pipeline_read_g|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  winograd_Pipeline_read_g|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  winograd_Pipeline_read_g|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  winograd_Pipeline_read_g|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  winograd_Pipeline_read_g|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|sext_ln34              |   in|   62|     ap_none|                 sext_ln34|        scalar|
|g_load_out             |  out|   32|      ap_vld|                g_load_out|       pointer|
|g_load_out_ap_vld      |  out|    1|      ap_vld|                g_load_out|       pointer|
|g_1_load_out           |  out|   32|      ap_vld|              g_1_load_out|       pointer|
|g_1_load_out_ap_vld    |  out|    1|      ap_vld|              g_1_load_out|       pointer|
|g_2_load_out           |  out|   32|      ap_vld|              g_2_load_out|       pointer|
|g_2_load_out_ap_vld    |  out|    1|      ap_vld|              g_2_load_out|       pointer|
|g_3_load_out           |  out|   32|      ap_vld|              g_3_load_out|       pointer|
|g_3_load_out_ap_vld    |  out|    1|      ap_vld|              g_3_load_out|       pointer|
|g_4_load_out           |  out|   32|      ap_vld|              g_4_load_out|       pointer|
|g_4_load_out_ap_vld    |  out|    1|      ap_vld|              g_4_load_out|       pointer|
|g_5_load_out           |  out|   32|      ap_vld|              g_5_load_out|       pointer|
|g_5_load_out_ap_vld    |  out|    1|      ap_vld|              g_5_load_out|       pointer|
|g_6_load_out           |  out|   32|      ap_vld|              g_6_load_out|       pointer|
|g_6_load_out_ap_vld    |  out|    1|      ap_vld|              g_6_load_out|       pointer|
|g_7_load_out           |  out|   32|      ap_vld|              g_7_load_out|       pointer|
|g_7_load_out_ap_vld    |  out|    1|      ap_vld|              g_7_load_out|       pointer|
|g_8_load_out           |  out|   32|      ap_vld|              g_8_load_out|       pointer|
|g_8_load_out_ap_vld    |  out|    1|      ap_vld|              g_8_load_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [winograd.cpp:34]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [winograd.cpp:34]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%itr = alloca i32 1" [winograd.cpp:34]   --->   Operation 7 'alloca' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln34_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln34"   --->   Operation 8 'read' 'sext_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln34_cast = sext i62 %sext_ln34_read"   --->   Operation 9 'sext' 'sext_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 9, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%g_8 = alloca i64 1" [winograd.cpp:13]   --->   Operation 11 'alloca' 'g_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%g_7 = alloca i64 1" [winograd.cpp:13]   --->   Operation 12 'alloca' 'g_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%g_6 = alloca i64 1" [winograd.cpp:13]   --->   Operation 13 'alloca' 'g_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%g_5 = alloca i64 1" [winograd.cpp:13]   --->   Operation 14 'alloca' 'g_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%g_4 = alloca i64 1" [winograd.cpp:13]   --->   Operation 15 'alloca' 'g_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%g_3 = alloca i64 1" [winograd.cpp:13]   --->   Operation 16 'alloca' 'g_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%g_2 = alloca i64 1" [winograd.cpp:13]   --->   Operation 17 'alloca' 'g_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%g_1 = alloca i64 1" [winograd.cpp:13]   --->   Operation 18 'alloca' 'g_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%g = alloca i64 1" [winograd.cpp:13]   --->   Operation 19 'alloca' 'g' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.63ns)   --->   "%store_ln34 = store i4 0, i4 %itr" [winograd.cpp:34]   --->   Operation 20 'store' 'store_ln34' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 21 [1/1] (0.63ns)   --->   "%store_ln34 = store i32 0, i32 %i" [winograd.cpp:34]   --->   Operation 21 'store' 'store_ln34' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 22 [1/1] (0.63ns)   --->   "%store_ln34 = store i32 0, i32 %j" [winograd.cpp:34]   --->   Operation 22 'store' 'store_ln34' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.body" [winograd.cpp:34]   --->   Operation 23 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.69>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%itr_1 = load i4 %itr" [winograd.cpp:34]   --->   Operation 24 'load' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.09ns)   --->   "%icmp_ln34 = icmp_eq  i4 %itr_1, i4 9" [winograd.cpp:34]   --->   Operation 26 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.09ns)   --->   "%add_ln34 = add i4 %itr_1, i4 1" [winograd.cpp:34]   --->   Operation 27 'add' 'add_ln34' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.body.split, void %read_d" [winograd.cpp:34]   --->   Operation 28 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [winograd.cpp:36]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [winograd.cpp:38]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%icmp_ln36 = icmp_eq  i32 %j_load, i32 3" [winograd.cpp:36]   --->   Operation 31 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln38 = add i32 %i_load, i32 1" [winograd.cpp:38]   --->   Operation 32 'add' 'add_ln38' <Predicate = (!icmp_ln34)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.48ns)   --->   "%j_1 = select i1 %icmp_ln36, i32 0, i32 %j_load" [winograd.cpp:36]   --->   Operation 33 'select' 'j_1' <Predicate = (!icmp_ln34)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.48ns)   --->   "%i_1 = select i1 %icmp_ln36, i32 %add_ln38, i32 %i_load" [winograd.cpp:36]   --->   Operation 34 'select' 'i_1' <Predicate = (!icmp_ln34)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%switch_ln40 = switch i32 %j_1, void %arrayidx570.exit, i32 0, void %arrayidx570.case.0, i32 1, void %arrayidx570.case.1, i32 2, void %arrayidx570.case.2" [winograd.cpp:40]   --->   Operation 35 'switch' 'switch_ln40' <Predicate = (!icmp_ln34)> <Delay = 1.78>
ST_2 : Operation 36 [1/1] (1.78ns)   --->   "%switch_ln40 = switch i32 %i_1, void %arrayidx570_2.exit, i32 0, void %arrayidx570_2.case.0, i32 1, void %arrayidx570_2.case.1, i32 2, void %arrayidx570_2.case.2" [winograd.cpp:40]   --->   Operation 36 'switch' 'switch_ln40' <Predicate = (!icmp_ln34 & j_1 == 2)> <Delay = 1.78>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570.exit" [winograd.cpp:40]   --->   Operation 37 'br' 'br_ln40' <Predicate = (!icmp_ln34 & j_1 == 2)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%switch_ln40 = switch i32 %i_1, void %arrayidx570_1.exit, i32 0, void %arrayidx570_1.case.0, i32 1, void %arrayidx570_1.case.1, i32 2, void %arrayidx570_1.case.2" [winograd.cpp:40]   --->   Operation 38 'switch' 'switch_ln40' <Predicate = (!icmp_ln34 & j_1 == 1)> <Delay = 1.78>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570.exit" [winograd.cpp:40]   --->   Operation 39 'br' 'br_ln40' <Predicate = (!icmp_ln34 & j_1 == 1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.78ns)   --->   "%switch_ln40 = switch i32 %i_1, void %arrayidx570_0.exit, i32 0, void %arrayidx570_0.case.0, i32 1, void %arrayidx570_0.case.1, i32 2, void %arrayidx570_0.case.2" [winograd.cpp:40]   --->   Operation 40 'switch' 'switch_ln40' <Predicate = (!icmp_ln34 & j_1 == 0)> <Delay = 1.78>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570.exit" [winograd.cpp:40]   --->   Operation 41 'br' 'br_ln40' <Predicate = (!icmp_ln34 & j_1 == 0)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%j_2 = add i32 %j_1, i32 1" [winograd.cpp:34]   --->   Operation 42 'add' 'j_2' <Predicate = (!icmp_ln34)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.63ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %itr" [winograd.cpp:34]   --->   Operation 43 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.63>
ST_2 : Operation 44 [1/1] (0.63ns)   --->   "%store_ln34 = store i32 %i_1, i32 %i" [winograd.cpp:34]   --->   Operation 44 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.63>
ST_2 : Operation 45 [1/1] (0.63ns)   --->   "%store_ln34 = store i32 %j_2, i32 %j" [winograd.cpp:34]   --->   Operation 45 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.63>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.body" [winograd.cpp:34]   --->   Operation 46 'br' 'br_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%g_load = load i32 %g" [winograd.cpp:59]   --->   Operation 71 'load' 'g_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%g_1_load = load i32 %g_1" [winograd.cpp:60]   --->   Operation 72 'load' 'g_1_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%g_2_load = load i32 %g_2" [winograd.cpp:60]   --->   Operation 73 'load' 'g_2_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%g_3_load = load i32 %g_3" [winograd.cpp:59]   --->   Operation 74 'load' 'g_3_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%g_4_load = load i32 %g_4" [winograd.cpp:60]   --->   Operation 75 'load' 'g_4_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%g_5_load = load i32 %g_5" [winograd.cpp:60]   --->   Operation 76 'load' 'g_5_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%g_6_load = load i32 %g_6" [winograd.cpp:59]   --->   Operation 77 'load' 'g_6_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%g_7_load = load i32 %g_7" [winograd.cpp:60]   --->   Operation 78 'load' 'g_7_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%g_8_load = load i32 %g_8" [winograd.cpp:60]   --->   Operation 79 'load' 'g_8_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_load_out, i32 %g_load" [winograd.cpp:59]   --->   Operation 80 'write' 'write_ln59' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_1_load_out, i32 %g_1_load" [winograd.cpp:60]   --->   Operation 81 'write' 'write_ln60' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_2_load_out, i32 %g_2_load" [winograd.cpp:60]   --->   Operation 82 'write' 'write_ln60' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_3_load_out, i32 %g_3_load" [winograd.cpp:59]   --->   Operation 83 'write' 'write_ln59' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_4_load_out, i32 %g_4_load" [winograd.cpp:60]   --->   Operation 84 'write' 'write_ln60' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_5_load_out, i32 %g_5_load" [winograd.cpp:60]   --->   Operation 85 'write' 'write_ln60' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_6_load_out, i32 %g_6_load" [winograd.cpp:59]   --->   Operation 86 'write' 'write_ln59' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_7_load_out, i32 %g_7_load" [winograd.cpp:60]   --->   Operation 87 'write' 'write_ln60' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_8_load_out, i32 %g_8_load" [winograd.cpp:60]   --->   Operation 88 'write' 'write_ln60' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.63ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.63>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln34_cast" [winograd.cpp:34]   --->   Operation 47 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [winograd.cpp:34]   --->   Operation 48 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [winograd.cpp:35]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [winograd.cpp:34]   --->   Operation 50 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [winograd.cpp:40]   --->   Operation 51 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%g_9 = bitcast i32 %gmem_addr_read" [winograd.cpp:40]   --->   Operation 52 'bitcast' 'g_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_8" [winograd.cpp:40]   --->   Operation 53 'store' 'store_ln40' <Predicate = (j_1 == 2 & i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_2.exit" [winograd.cpp:40]   --->   Operation 54 'br' 'br_ln40' <Predicate = (j_1 == 2 & i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_7" [winograd.cpp:40]   --->   Operation 55 'store' 'store_ln40' <Predicate = (j_1 == 2 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_2.exit" [winograd.cpp:40]   --->   Operation 56 'br' 'br_ln40' <Predicate = (j_1 == 2 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_6" [winograd.cpp:40]   --->   Operation 57 'store' 'store_ln40' <Predicate = (j_1 == 2 & i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_2.exit" [winograd.cpp:40]   --->   Operation 58 'br' 'br_ln40' <Predicate = (j_1 == 2 & i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_5" [winograd.cpp:40]   --->   Operation 59 'store' 'store_ln40' <Predicate = (j_1 == 1 & i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_1.exit" [winograd.cpp:40]   --->   Operation 60 'br' 'br_ln40' <Predicate = (j_1 == 1 & i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_4" [winograd.cpp:40]   --->   Operation 61 'store' 'store_ln40' <Predicate = (j_1 == 1 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_1.exit" [winograd.cpp:40]   --->   Operation 62 'br' 'br_ln40' <Predicate = (j_1 == 1 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_3" [winograd.cpp:40]   --->   Operation 63 'store' 'store_ln40' <Predicate = (j_1 == 1 & i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_1.exit" [winograd.cpp:40]   --->   Operation 64 'br' 'br_ln40' <Predicate = (j_1 == 1 & i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_2" [winograd.cpp:40]   --->   Operation 65 'store' 'store_ln40' <Predicate = (j_1 == 0 & i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_0.exit" [winograd.cpp:40]   --->   Operation 66 'br' 'br_ln40' <Predicate = (j_1 == 0 & i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_1" [winograd.cpp:40]   --->   Operation 67 'store' 'store_ln40' <Predicate = (j_1 == 0 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_0.exit" [winograd.cpp:40]   --->   Operation 68 'br' 'br_ln40' <Predicate = (j_1 == 0 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g" [winograd.cpp:40]   --->   Operation 69 'store' 'store_ln40' <Predicate = (j_1 == 0 & i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_0.exit" [winograd.cpp:40]   --->   Operation 70 'br' 'br_ln40' <Predicate = (j_1 == 0 & i_1 == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ g_1_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ g_2_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ g_3_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ g_4_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ g_5_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ g_6_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ g_7_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ g_8_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0110]
i                      (alloca           ) [ 0110]
itr                    (alloca           ) [ 0110]
sext_ln34_read         (read             ) [ 0000]
sext_ln34_cast         (sext             ) [ 0111]
specinterface_ln0      (specinterface    ) [ 0000]
g_8                    (alloca           ) [ 0111]
g_7                    (alloca           ) [ 0111]
g_6                    (alloca           ) [ 0111]
g_5                    (alloca           ) [ 0111]
g_4                    (alloca           ) [ 0111]
g_3                    (alloca           ) [ 0111]
g_2                    (alloca           ) [ 0111]
g_1                    (alloca           ) [ 0111]
g                      (alloca           ) [ 0111]
store_ln34             (store            ) [ 0000]
store_ln34             (store            ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
itr_1                  (load             ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
icmp_ln34              (icmp             ) [ 0110]
add_ln34               (add              ) [ 0000]
br_ln34                (br               ) [ 0000]
j_load                 (load             ) [ 0000]
i_load                 (load             ) [ 0000]
icmp_ln36              (icmp             ) [ 0000]
add_ln38               (add              ) [ 0000]
j_1                    (select           ) [ 0111]
i_1                    (select           ) [ 0101]
switch_ln40            (switch           ) [ 0000]
switch_ln40            (switch           ) [ 0000]
br_ln40                (br               ) [ 0000]
switch_ln40            (switch           ) [ 0000]
br_ln40                (br               ) [ 0000]
switch_ln40            (switch           ) [ 0000]
br_ln40                (br               ) [ 0000]
j_2                    (add              ) [ 0000]
store_ln34             (store            ) [ 0000]
store_ln34             (store            ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
gmem_addr              (getelementptr    ) [ 0000]
specpipeline_ln34      (specpipeline     ) [ 0000]
speclooptripcount_ln35 (speclooptripcount) [ 0000]
specloopname_ln34      (specloopname     ) [ 0000]
gmem_addr_read         (read             ) [ 0000]
g_9                    (bitcast          ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
g_load                 (load             ) [ 0000]
g_1_load               (load             ) [ 0000]
g_2_load               (load             ) [ 0000]
g_3_load               (load             ) [ 0000]
g_4_load               (load             ) [ 0000]
g_5_load               (load             ) [ 0000]
g_6_load               (load             ) [ 0000]
g_7_load               (load             ) [ 0000]
g_8_load               (load             ) [ 0000]
write_ln59             (write            ) [ 0000]
write_ln60             (write            ) [ 0000]
write_ln60             (write            ) [ 0000]
write_ln59             (write            ) [ 0000]
write_ln60             (write            ) [ 0000]
write_ln60             (write            ) [ 0000]
write_ln59             (write            ) [ 0000]
write_ln60             (write            ) [ 0000]
write_ln60             (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln34">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="g_load_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_load_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="g_1_load_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_1_load_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="g_2_load_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_2_load_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="g_3_load_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_3_load_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="g_4_load_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_4_load_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="g_5_load_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_5_load_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="g_6_load_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_6_load_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="g_7_load_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_7_load_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="g_8_load_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_8_load_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="j_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="itr_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="g_8_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_8/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="g_7_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="g_6_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_6/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="g_5_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_5/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="g_4_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="g_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="g_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="g_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="g_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln34_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="62" slack="0"/>
<pin id="122" dir="0" index="1" bw="62" slack="0"/>
<pin id="123" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln34_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln59_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln60_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln60_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln59_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln60_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="write_ln60_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln59_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln60_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln60_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="gmem_addr_read_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="0" index="3" bw="3" slack="0"/>
<pin id="199" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln40/2 switch_ln40/2 switch_ln40/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln34_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="62" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_cast/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln34_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln34_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln34_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="itr_1_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="1"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln34_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln34_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="j_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln36_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln38_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="j_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="switch_ln40_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="0" index="3" bw="3" slack="0"/>
<pin id="277" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln40/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="j_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln34_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="1"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln34_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln34_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="gmem_addr_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="2"/>
<pin id="306" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="g_9_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="g_9/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln40_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="2"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln40_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln40_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="2"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln40_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="2"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln40_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="2"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln40_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="2"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln40_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="2"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln40_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="2"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln40_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="2"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="g_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_load/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="g_1_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_1_load/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="g_2_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_2_load/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="g_3_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_3_load/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="g_4_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_4_load/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="g_5_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_5_load/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="g_6_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_6_load/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="g_7_load_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_7_load/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="g_8_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_8_load/2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="j_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="401" class="1005" name="i_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="408" class="1005" name="itr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="itr "/>
</bind>
</comp>

<comp id="415" class="1005" name="sext_ln34_cast_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="2"/>
<pin id="417" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34_cast "/>
</bind>
</comp>

<comp id="420" class="1005" name="g_8_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_8 "/>
</bind>
</comp>

<comp id="426" class="1005" name="g_7_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_7 "/>
</bind>
</comp>

<comp id="432" class="1005" name="g_6_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_6 "/>
</bind>
</comp>

<comp id="438" class="1005" name="g_5_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_5 "/>
</bind>
</comp>

<comp id="444" class="1005" name="g_4_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_4 "/>
</bind>
</comp>

<comp id="450" class="1005" name="g_3_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_3 "/>
</bind>
</comp>

<comp id="456" class="1005" name="g_2_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="g_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="g_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g "/>
</bind>
</comp>

<comp id="477" class="1005" name="j_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="i_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="70" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="70" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="70" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="70" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="70" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="70" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="70" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="70" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="68" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="206"><net_src comp="120" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="240" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="243" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="237" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="243" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="249" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="240" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="271"><net_src comp="263" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="278"><net_src comp="255" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="286"><net_src comp="255" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="231" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="263" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="282" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="0" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="303" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="312"><net_src comp="189" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="309" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="309" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="309" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="309" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="309" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="309" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="309" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="309" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="397"><net_src comp="72" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="404"><net_src comp="76" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="411"><net_src comp="80" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="418"><net_src comp="203" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="423"><net_src comp="84" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="429"><net_src comp="88" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="435"><net_src comp="92" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="441"><net_src comp="96" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="447"><net_src comp="100" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="453"><net_src comp="104" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="459"><net_src comp="108" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="465"><net_src comp="112" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="471"><net_src comp="116" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="480"><net_src comp="255" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="263" pin="3"/><net_sink comp="481" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: g_load_out | {2 }
	Port: g_1_load_out | {2 }
	Port: g_2_load_out | {2 }
	Port: g_3_load_out | {2 }
	Port: g_4_load_out | {2 }
	Port: g_5_load_out | {2 }
	Port: g_6_load_out | {2 }
	Port: g_7_load_out | {2 }
	Port: g_8_load_out | {2 }
 - Input state : 
	Port: winograd_Pipeline_read_g : gmem | {3 }
	Port: winograd_Pipeline_read_g : sext_ln34 | {1 }
  - Chain level:
	State 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
	State 2
		icmp_ln34 : 1
		add_ln34 : 1
		br_ln34 : 2
		icmp_ln36 : 1
		add_ln38 : 1
		j_1 : 2
		i_1 : 2
		switch_ln40 : 3
		switch_ln40 : 3
		switch_ln40 : 3
		switch_ln40 : 3
		j_2 : 3
		store_ln34 : 2
		store_ln34 : 3
		store_ln34 : 4
		write_ln59 : 1
		write_ln60 : 1
		write_ln60 : 1
		write_ln59 : 1
		write_ln60 : 1
		write_ln60 : 1
		write_ln59 : 1
		write_ln60 : 1
		write_ln60 : 1
	State 3
		gmem_addr_read : 1
		g_9 : 1
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln34_fu_231      |    0    |    12   |
|    add   |       add_ln38_fu_249      |    0    |    39   |
|          |         j_2_fu_282         |    0    |    39   |
|----------|----------------------------|---------|---------|
|  select  |         j_1_fu_255         |    0    |    32   |
|          |         i_1_fu_263         |    0    |    32   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln34_fu_225      |    0    |    12   |
|          |      icmp_ln36_fu_243      |    0    |    39   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln34_read_read_fu_120 |    0    |    0    |
|          | gmem_addr_read_read_fu_189 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln59_write_fu_126  |    0    |    0    |
|          |   write_ln60_write_fu_133  |    0    |    0    |
|          |   write_ln60_write_fu_140  |    0    |    0    |
|          |   write_ln59_write_fu_147  |    0    |    0    |
|   write  |   write_ln60_write_fu_154  |    0    |    0    |
|          |   write_ln60_write_fu_161  |    0    |    0    |
|          |   write_ln59_write_fu_168  |    0    |    0    |
|          |   write_ln60_write_fu_175  |    0    |    0    |
|          |   write_ln60_write_fu_182  |    0    |    0    |
|----------|----------------------------|---------|---------|
|  switch  |         grp_fu_194         |    0    |    0    |
|          |     switch_ln40_fu_272     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln34_cast_fu_203   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   205   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      g_1_reg_462     |   32   |
|      g_2_reg_456     |   32   |
|      g_3_reg_450     |   32   |
|      g_4_reg_444     |   32   |
|      g_5_reg_438     |   32   |
|      g_6_reg_432     |   32   |
|      g_7_reg_426     |   32   |
|      g_8_reg_420     |   32   |
|       g_reg_468      |   32   |
|      i_1_reg_481     |   32   |
|       i_reg_401      |   32   |
|      itr_reg_408     |    4   |
|      j_1_reg_477     |   32   |
|       j_reg_394      |   32   |
|sext_ln34_cast_reg_415|   64   |
+----------------------+--------+
|         Total        |   484  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   205  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   484  |    -   |
+-----------+--------+--------+
|   Total   |   484  |   205  |
+-----------+--------+--------+
