\hypertarget{struct_a_d_c___type}{}\section{A\+D\+C\+\_\+\+Type Struct Reference}
\label{struct_a_d_c___type}\index{ADC\_Type@{ADC\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_ac2f336dedf67a3b6dc792098c25f1197}{S\+C1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_abecccecd01b0d465123a2dc166db4141}{C\+F\+G1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a722c7bd03a5d7b185bf43bdb5f846d43}{C\+F\+G2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a2d5ff162ed91ca88f1f5ce93926a28a8}{R}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_ab69f073a5103823855dfa98e8b75ec9c}{C\+V1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_aa6d0c2c2ba809736fd08737b76334280}{C\+V2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_ab3540714d43d0b62818c72e8dc20d90a}{S\+C2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_ac9553a6641fb9da34cb7a0b63c7b2d4e}{S\+C3}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a9c229965c5de3a76f0f694f7f008bd27}{O\+FS}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_ac25efaaa034049fd39719cfe5b8ef3a0}{PG}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a986be295f88a5b585ac89b5ae6a75f57}{MG}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a1ac68ed297fff3a0b27ccd90a55b2f28}{C\+L\+PD}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_ae959a34b13cf9ea0076fda72fcf4cf70}{C\+L\+PS}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_af8205d2a8f6f433a429ad72e094d617e}{C\+L\+P4}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_acc34fda0519e96304c90539eaa110979}{C\+L\+P3}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a07deba1a9895548e459d751b6d4a9a9b}{C\+L\+P2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_aa7869ef75cfd5cd705846e5ab901e275}{C\+L\+P1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a01995af9e111222e08476c9aee76677c}{C\+L\+P0}}
\item 
\mbox{\Hypertarget{struct_a_d_c___type_a71277aaa40be4473ac2521981f273bd3}\label{struct_a_d_c___type_a71277aaa40be4473ac2521981f273bd3}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_addad8cc46860498791a191bb20eaabee}{C\+L\+MD}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a58148ff5ccf31e3492e95fefe99ada53}{C\+L\+MS}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_ae20cd4616d206938dcbdd0d89294a1c5}{C\+L\+M4}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a1cc2d6954ca002237cf69c29c4c8fdaf}{C\+L\+M3}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a4711a30f2fd22f8aeab7f895a48e23e5}{C\+L\+M2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_af1f1f4e8be5d496b5ee572702254ca97}{C\+L\+M1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a387c7f0803d309215cb3a8e950a3306e}{C\+L\+M0}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+DC -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___type_abecccecd01b0d465123a2dc166db4141}\label{struct_a_d_c___type_abecccecd01b0d465123a2dc166db4141}} 
\index{ADC\_Type@{ADC\_Type}!CFG1@{CFG1}}
\index{CFG1@{CFG1}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CFG1}{CFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+F\+G1}

A\+DC Configuration Register 1, offset\+: 0x8 \mbox{\Hypertarget{struct_a_d_c___type_a722c7bd03a5d7b185bf43bdb5f846d43}\label{struct_a_d_c___type_a722c7bd03a5d7b185bf43bdb5f846d43}} 
\index{ADC\_Type@{ADC\_Type}!CFG2@{CFG2}}
\index{CFG2@{CFG2}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CFG2}{CFG2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+F\+G2}

A\+DC Configuration Register 2, offset\+: 0xC \mbox{\Hypertarget{struct_a_d_c___type_a387c7f0803d309215cb3a8e950a3306e}\label{struct_a_d_c___type_a387c7f0803d309215cb3a8e950a3306e}} 
\index{ADC\_Type@{ADC\_Type}!CLM0@{CLM0}}
\index{CLM0@{CLM0}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLM0}{CLM0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+M0}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x6C \mbox{\Hypertarget{struct_a_d_c___type_af1f1f4e8be5d496b5ee572702254ca97}\label{struct_a_d_c___type_af1f1f4e8be5d496b5ee572702254ca97}} 
\index{ADC\_Type@{ADC\_Type}!CLM1@{CLM1}}
\index{CLM1@{CLM1}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLM1}{CLM1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+M1}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x68 \mbox{\Hypertarget{struct_a_d_c___type_a4711a30f2fd22f8aeab7f895a48e23e5}\label{struct_a_d_c___type_a4711a30f2fd22f8aeab7f895a48e23e5}} 
\index{ADC\_Type@{ADC\_Type}!CLM2@{CLM2}}
\index{CLM2@{CLM2}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLM2}{CLM2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+M2}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x64 \mbox{\Hypertarget{struct_a_d_c___type_a1cc2d6954ca002237cf69c29c4c8fdaf}\label{struct_a_d_c___type_a1cc2d6954ca002237cf69c29c4c8fdaf}} 
\index{ADC\_Type@{ADC\_Type}!CLM3@{CLM3}}
\index{CLM3@{CLM3}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLM3}{CLM3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+M3}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x60 \mbox{\Hypertarget{struct_a_d_c___type_ae20cd4616d206938dcbdd0d89294a1c5}\label{struct_a_d_c___type_ae20cd4616d206938dcbdd0d89294a1c5}} 
\index{ADC\_Type@{ADC\_Type}!CLM4@{CLM4}}
\index{CLM4@{CLM4}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLM4}{CLM4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+M4}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x5C \mbox{\Hypertarget{struct_a_d_c___type_addad8cc46860498791a191bb20eaabee}\label{struct_a_d_c___type_addad8cc46860498791a191bb20eaabee}} 
\index{ADC\_Type@{ADC\_Type}!CLMD@{CLMD}}
\index{CLMD@{CLMD}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLMD}{CLMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+MD}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x54 \mbox{\Hypertarget{struct_a_d_c___type_a58148ff5ccf31e3492e95fefe99ada53}\label{struct_a_d_c___type_a58148ff5ccf31e3492e95fefe99ada53}} 
\index{ADC\_Type@{ADC\_Type}!CLMS@{CLMS}}
\index{CLMS@{CLMS}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLMS}{CLMS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+MS}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x58 \mbox{\Hypertarget{struct_a_d_c___type_a01995af9e111222e08476c9aee76677c}\label{struct_a_d_c___type_a01995af9e111222e08476c9aee76677c}} 
\index{ADC\_Type@{ADC\_Type}!CLP0@{CLP0}}
\index{CLP0@{CLP0}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLP0}{CLP0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+P0}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x4C \mbox{\Hypertarget{struct_a_d_c___type_aa7869ef75cfd5cd705846e5ab901e275}\label{struct_a_d_c___type_aa7869ef75cfd5cd705846e5ab901e275}} 
\index{ADC\_Type@{ADC\_Type}!CLP1@{CLP1}}
\index{CLP1@{CLP1}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLP1}{CLP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+P1}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x48 \mbox{\Hypertarget{struct_a_d_c___type_a07deba1a9895548e459d751b6d4a9a9b}\label{struct_a_d_c___type_a07deba1a9895548e459d751b6d4a9a9b}} 
\index{ADC\_Type@{ADC\_Type}!CLP2@{CLP2}}
\index{CLP2@{CLP2}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLP2}{CLP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+P2}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x44 \mbox{\Hypertarget{struct_a_d_c___type_acc34fda0519e96304c90539eaa110979}\label{struct_a_d_c___type_acc34fda0519e96304c90539eaa110979}} 
\index{ADC\_Type@{ADC\_Type}!CLP3@{CLP3}}
\index{CLP3@{CLP3}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLP3}{CLP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+P3}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x40 \mbox{\Hypertarget{struct_a_d_c___type_af8205d2a8f6f433a429ad72e094d617e}\label{struct_a_d_c___type_af8205d2a8f6f433a429ad72e094d617e}} 
\index{ADC\_Type@{ADC\_Type}!CLP4@{CLP4}}
\index{CLP4@{CLP4}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLP4}{CLP4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+P4}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x3C \mbox{\Hypertarget{struct_a_d_c___type_a1ac68ed297fff3a0b27ccd90a55b2f28}\label{struct_a_d_c___type_a1ac68ed297fff3a0b27ccd90a55b2f28}} 
\index{ADC\_Type@{ADC\_Type}!CLPD@{CLPD}}
\index{CLPD@{CLPD}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLPD}{CLPD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+PD}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x34 \mbox{\Hypertarget{struct_a_d_c___type_ae959a34b13cf9ea0076fda72fcf4cf70}\label{struct_a_d_c___type_ae959a34b13cf9ea0076fda72fcf4cf70}} 
\index{ADC\_Type@{ADC\_Type}!CLPS@{CLPS}}
\index{CLPS@{CLPS}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CLPS}{CLPS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+PS}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x38 \mbox{\Hypertarget{struct_a_d_c___type_ab69f073a5103823855dfa98e8b75ec9c}\label{struct_a_d_c___type_ab69f073a5103823855dfa98e8b75ec9c}} 
\index{ADC\_Type@{ADC\_Type}!CV1@{CV1}}
\index{CV1@{CV1}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CV1}{CV1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+V1}

Compare Value Registers, offset\+: 0x18 \mbox{\Hypertarget{struct_a_d_c___type_aa6d0c2c2ba809736fd08737b76334280}\label{struct_a_d_c___type_aa6d0c2c2ba809736fd08737b76334280}} 
\index{ADC\_Type@{ADC\_Type}!CV2@{CV2}}
\index{CV2@{CV2}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{CV2}{CV2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+V2}

Compare Value Registers, offset\+: 0x1C \mbox{\Hypertarget{struct_a_d_c___type_a986be295f88a5b585ac89b5ae6a75f57}\label{struct_a_d_c___type_a986be295f88a5b585ac89b5ae6a75f57}} 
\index{ADC\_Type@{ADC\_Type}!MG@{MG}}
\index{MG@{MG}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{MG}{MG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MG}

A\+DC Minus-\/\+Side Gain Register, offset\+: 0x30 \mbox{\Hypertarget{struct_a_d_c___type_a9c229965c5de3a76f0f694f7f008bd27}\label{struct_a_d_c___type_a9c229965c5de3a76f0f694f7f008bd27}} 
\index{ADC\_Type@{ADC\_Type}!OFS@{OFS}}
\index{OFS@{OFS}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{OFS}{OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t O\+FS}

A\+DC Offset Correction Register, offset\+: 0x28 \mbox{\Hypertarget{struct_a_d_c___type_ac25efaaa034049fd39719cfe5b8ef3a0}\label{struct_a_d_c___type_ac25efaaa034049fd39719cfe5b8ef3a0}} 
\index{ADC\_Type@{ADC\_Type}!PG@{PG}}
\index{PG@{PG}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{PG}{PG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PG}

A\+DC Plus-\/\+Side Gain Register, offset\+: 0x2C \mbox{\Hypertarget{struct_a_d_c___type_a2d5ff162ed91ca88f1f5ce93926a28a8}\label{struct_a_d_c___type_a2d5ff162ed91ca88f1f5ce93926a28a8}} 
\index{ADC\_Type@{ADC\_Type}!R@{R}}
\index{R@{R}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{R}{R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\mbox{[}2\mbox{]}}

A\+DC Data Result Register, array offset\+: 0x10, array step\+: 0x4 \mbox{\Hypertarget{struct_a_d_c___type_ac2f336dedf67a3b6dc792098c25f1197}\label{struct_a_d_c___type_ac2f336dedf67a3b6dc792098c25f1197}} 
\index{ADC\_Type@{ADC\_Type}!SC1@{SC1}}
\index{SC1@{SC1}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{SC1}{SC1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C1\mbox{[}2\mbox{]}}

A\+DC Status and Control Registers 1, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{struct_a_d_c___type_ab3540714d43d0b62818c72e8dc20d90a}\label{struct_a_d_c___type_ab3540714d43d0b62818c72e8dc20d90a}} 
\index{ADC\_Type@{ADC\_Type}!SC2@{SC2}}
\index{SC2@{SC2}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{SC2}{SC2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C2}

Status and Control Register 2, offset\+: 0x20 \mbox{\Hypertarget{struct_a_d_c___type_ac9553a6641fb9da34cb7a0b63c7b2d4e}\label{struct_a_d_c___type_ac9553a6641fb9da34cb7a0b63c7b2d4e}} 
\index{ADC\_Type@{ADC\_Type}!SC3@{SC3}}
\index{SC3@{SC3}!ADC\_Type@{ADC\_Type}}
\subsubsection{\texorpdfstring{SC3}{SC3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C3}

Status and Control Register 3, offset\+: 0x24 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
