--
-- VHDL ARCHITECTURE ECE411.MUX2_16.UNTITLED
--
-- CREATED:
--          BY - HERSTAD.STDT (EESN27.EWS.UIUC.EDU)
--          AT - 13:08:52 03/13/03
--
-- GENERATED BY MENTOR GRAPHICS' HDL DESIGNER(TM) 2001.5 (BUILD 170)
--
-- HDS INTERFACE_START
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
LIBRARY ECE411;
USE ECE411.LC3B_TYPES.ALL;

ENTITY MUX2_16 IS
PORT( 
	A   : IN     LC3B_WORD;
	B   : IN     LC3B_WORD;
	SEL : IN     STD_LOGIC;
	F   : OUT    LC3B_WORD
);
-- DECLARATIONS
END MUX2_16 ;

-- HDS INTERFACE_END
ARCHITECTURE UNTITLED OF MUX2_16 IS
BEGIN
	MUX2_16: PROCESS(A,B,SEL)
	VARIABLE STATE : LC3B_WORD;
	BEGIN
		CASE SEL IS
		WHEN '0' =>
			STATE := A;
		WHEN '1' =>
			STATE := B;
		WHEN OTHERS =>
			STATE := (OTHERS => 'X');
		END CASE;
		F <= STATE AFTER DELAY_MUX2;
	END PROCESS MUX2_16;
END UNTITLED;