

================================================================
== Vivado HLS Report for 'ShiftRows51'
================================================================
* Date:           Sun Jan  2 15:59:49 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        aes
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    232|
|Register         |        -|      -|      10|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      10|    234|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  47|         10|    1|         10|
    |ap_done         |   9|          2|    1|          2|
    |in_V_address0   |  44|          9|    4|         36|
    |in_V_address1   |  44|          9|    4|         36|
    |out_V_address0  |  44|          9|    4|         36|
    |out_V_address1  |  44|          9|    4|         36|
    +----------------+----+-----------+-----+-----------+
    |Total           | 232|         48|   18|        156|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  9|   0|    9|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  ShiftRows51 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  ShiftRows51 | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  ShiftRows51 | return value |
|ap_done         | out |    1| ap_ctrl_hs |  ShiftRows51 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |  ShiftRows51 | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  ShiftRows51 | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  ShiftRows51 | return value |
|in_V_address0   | out |    4|  ap_memory |     in_V     |     array    |
|in_V_ce0        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0         |  in |    8|  ap_memory |     in_V     |     array    |
|in_V_address1   | out |    4|  ap_memory |     in_V     |     array    |
|in_V_ce1        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q1         |  in |    8|  ap_memory |     in_V     |     array    |
|out_V_address0  | out |    4|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |    8|  ap_memory |     out_V    |     array    |
|out_V_address1  | out |    4|  ap_memory |     out_V    |     array    |
|out_V_ce1       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we1       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d1        | out |    8|  ap_memory |     out_V    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

