0.6
2018.3
Dec  6 2018
23:39:36
/home/alpha/Desktop/PosEdgeDFF/PosEdgeDFF.srcs/sim_1/new/PosEdgeDFF_Sim.v,1572646010,verilog,,,,PosEdgeDFF_Sim,,,,,,,,
/home/alpha/Desktop/PosEdgeDFF/PosEdgeDFF.srcs/sources_1/new/PosEdgeDFF.v,1572645174,verilog,,/home/alpha/Desktop/PosEdgeDFF/PosEdgeDFF.srcs/sim_1/new/PosEdgeDFF_Sim.v,,PosEdgeDFF,,,,,,,,
/home/alpha/Documents/FPGA/PosEdgeDFF/PosEdgeDFF.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
