FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.3-S013 (v16-3-85Y) 7/19/2010}
"PAGE_NUMBER" = 2;
0"NC";
1"BEAM_TRIGGER*<3..0>";
2"BEAM_TRIGGER<3..0>";
3"VTHRESH<3..0>";
4"VTHRESH<1>";
5"VLATCHBIAS";
6"VLATCHBIAS*";
7"VLATCHBIAS";
8"VLATCHBIAS*";
9"VLATCHBIAS";
10"VLATCHBIAS*";
11"VLATCHBIAS*";
12"VLATCHBIAS";
13"VTHRESH<2>";
14"SCL";
15"SDA";
16"VTHRESH<3>";
17"BEAM_TRIGGER<3>";
18"BEAM_TRIGGER*<3>";
19"BEAM_TRIGGER<2>";
20"BEAM_TRIGGER*<2>";
21"BEAM_TRIGGER<1>";
22"BEAM_TRIGGER*<1>";
23"VTHRESH<0>";
24"BEAM_TRIGGER<0>";
25"BEAM_TRIGGER*<0>";
26"UN$2$FMCTLUDISCRIMINATOR$I1$VIN";
27"UN$2$FMCTLUDISCRIMINATOR$I2$VIN";
28"UN$2$FMCTLUDISCRIMINATOR$I3$VIN";
29"UN$2$FMCTLUDISCRIMINATOR$I4$VIN";
30"UN$2$FMCTLUDISCRIMINATOR$I1$IHYS";
31"UN$2$FMCTLUDISCRIMINATOR$I2$IHYS";
32"UN$2$FMCTLUDISCRIMINATOR$I3$IHYS";
33"UN$2$FMCTLUDISCRIMINATOR$I4$IHYS";
34"GND_SIGNAL\g";
35"GND_SIGNAL\g";
36"GND_SIGNAL\g";
37"GND_SIGNAL\g";
38"GND_SIGNAL\g";
%"FMC_TLU_DISCRIMINATOR"
"1","(3700,2200)","0","fmc_tlu_v1_lib","I1";
;
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
CDS_LIB"fmc_tlu_v1_lib";
"IHYS"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"30;
"VIN"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"26;
"VTHRESH"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"16;
"Q"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"17;
"q* \B"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"18;
"VLATCHBIAS"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"12;
"vlatchbias* \B"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"11;
%"TAP"
"1","(5150,2300)","0","standard","I10";
;
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE"
CDS_LIB"standard";
"B \NAC \NWC"2;
"S \NAC"
BN"3"17;
%"TAP"
"1","(4800,2200)","0","standard","I11";
;
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE"
CDS_LIB"standard";
"B \NAC \NWC"1;
"S \NAC"
BN"3"18;
%"TAP"
"1","(4800,-50)","0","standard","I12";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"1;
"S \NAC"
BN"0"25;
%"TAP"
"1","(4800,700)","0","standard","I13";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"1;
"S \NAC"
BN"1"22;
%"TAP"
"1","(4800,1450)","0","standard","I14";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"1;
"S \NAC"
BN"2"20;
%"TAP"
"1","(5150,50)","0","standard","I15";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"2;
"S \NAC"
BN"0"24;
%"TAP"
"1","(5150,800)","0","standard","I16";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"2;
"S \NAC"
BN"1"21;
%"TAP"
"1","(5150,1550)","0","standard","I17";
;
CDS_LIB"standard"
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING";
"B \NAC \NWC"2;
"S \NAC"
BN"2"19;
%"GND_SIGNAL"
"1","(-1200,1200)","0","standard","I18";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL"
CDS_LIB"standard";
"GND"35;
%"PCOAX"
"1","(2350,2300)","2","cnconnector","I19";
;
TYPE"PLEMO00C"
CDS_LIB"cnconnector"
NEEDS_NO_SIZE"TRUE"
ABBREV"PT6911"
TITLE"PT6911";
"A\NAC"26;
%"FMC_TLU_DISCRIMINATOR"
"1","(3700,-50)","0","fmc_tlu_v1_lib","I2";
;
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
CDS_LIB"fmc_tlu_v1_lib";
"IHYS"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"31;
"VIN"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"27;
"VTHRESH"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"23;
"Q"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"24;
"q* \B"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"25;
"VLATCHBIAS"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"5;
"vlatchbias* \B"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"6;
%"PCOAX"
"1","(2350,50)","2","cnconnector","I20";
;
TYPE"PLEMO00C"
TITLE"PT6911"
ABBREV"PT6911"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"cnconnector";
"A\NAC"27;
%"PCOAX"
"1","(2350,800)","2","cnconnector","I21";
;
TYPE"PLEMO00C"
TITLE"PT6911"
ABBREV"PT6911"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"cnconnector";
"A\NAC"28;
%"PCOAX"
"1","(2350,1550)","2","cnconnector","I22";
;
TYPE"PLEMO00C"
TITLE"PT6911"
ABBREV"PT6911"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"cnconnector";
"A\NAC"29;
%"RSMD0603"
"2","(2800,2500)","0","cnpassive","I23";
;
PACK_TYPE"1/10W"
TOL"1%"
VALUE"33K"
CDS_LIB"cnpassive"
$LOCATION""
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT";
"A <SIZE-1..0>\NAC"36;
"B <SIZE-1..0>\NAC"30;
%"GND_SIGNAL"
"1","(2650,2350)","0","standard","I24";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"36;
%"RSMD0603"
"2","(2800,250)","0","cnpassive","I25";
;
VALUE"33K"
TOL"1%"
PACK_TYPE"1/10W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
$LOCATION""
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"34;
"B <SIZE-1..0>\NAC"31;
%"GND_SIGNAL"
"1","(2650,100)","0","standard","I26";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"34;
%"RSMD0603"
"2","(2800,1000)","0","cnpassive","I27";
;
PACK_TYPE"1/10W"
VALUE"33K"
TOL"1%"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
$LOCATION""
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"37;
"B <SIZE-1..0>\NAC"32;
%"GND_SIGNAL"
"1","(2650,850)","0","standard","I28";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"37;
%"RSMD0603"
"2","(2800,1750)","0","cnpassive","I29";
;
VALUE"33K"
TOL"1%"
PACK_TYPE"1/10W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
$LOCATION""
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"38;
"B <SIZE-1..0>\NAC"33;
%"FMC_TLU_DISCRIMINATOR"
"1","(3700,700)","0","fmc_tlu_v1_lib","I3";
;
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
CDS_LIB"fmc_tlu_v1_lib";
"IHYS"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"32;
"VIN"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"28;
"VTHRESH"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"4;
"Q"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"21;
"q* \B"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"22;
"VLATCHBIAS"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"7;
"vlatchbias* \B"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"8;
%"GND_SIGNAL"
"1","(2650,1600)","0","standard","I30";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"38;
%"FMC_TLU_DISCRIMINATOR"
"1","(3700,1450)","0","fmc_tlu_v1_lib","I4";
;
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
CDS_LIB"fmc_tlu_v1_lib";
"IHYS"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"33;
"VIN"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"29;
"VTHRESH"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"13;
"Q"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"19;
"q* \B"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"20;
"VLATCHBIAS"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"9;
"vlatchbias* \B"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"10;
%"PC023A_DAC_VTHRESH"
"1","(150,1100)","0","fmc_tlu_v1_lib","I5";
;
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
CDS_LIB"fmc_tlu_v1_lib";
"VREF"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"0;
"VTHRESH<3..0>"
VHDL_MODE"out"
VHDL_VECTOR_TYPE"std_logic_vector"3;
"SDA"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"15;
"SCL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"14;
"A1"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"35;
"A0"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"35;
%"TAP"
"1","(1800,2100)","2","standard","I6";
;
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"B \NAC \NWC"3;
"S \NAC"
BN"3"16;
%"TAP"
"1","(1800,-150)","2","standard","I7";
;
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"B \NAC \NWC"3;
"S \NAC"
BN"0"23;
%"TAP"
"1","(1800,600)","2","standard","I8";
;
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"B \NAC \NWC"3;
"S \NAC"
BN"1"4;
%"TAP"
"1","(1800,1350)","2","standard","I9";
;
HDL_TAP"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"B \NAC \NWC"3;
"S \NAC"
BN"2"13;
END.
