

================================================================
== Vitis HLS Report for 'matprod_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Tue Jan  9 20:32:09 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.414 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|        15|          4|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 4, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 18 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%N3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N3"   --->   Operation 21 'read' 'N3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%N2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N2"   --->   Operation 22 'read' 'N2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln6_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln6"   --->   Operation 23 'read' 'trunc_ln6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln6_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln6_1"   --->   Operation 24 'read' 'trunc_ln6_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%N1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N1"   --->   Operation 25 'read' 'N1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %k"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.72>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i"   --->   Operation 30 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.43ns)   --->   "%icmp_ln26 = icmp_slt  i32 %i_2, i32 %N1_read" [first_accel/matprod.cpp:26]   --->   Operation 32 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.end.exitStub, void %for.body_ifconv" [first_accel/matprod.cpp:26]   --->   Operation 33 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%k_load = load i32 %k"   --->   Operation 34 'load' 'k_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i32 %j"   --->   Operation 35 'load' 'j_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = trunc i32 %j_load"   --->   Operation 36 'trunc' 'empty' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_20 = trunc i32 %k_load"   --->   Operation 37 'trunc' 'empty_20' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty_21 = trunc i32 %i_2"   --->   Operation 38 'trunc' 'empty_21' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (1.45ns) (grouped into DSP with root node add_ln27)   --->   "%mul_ln27 = mul i10 %empty_21, i10 %trunc_ln6_1_read" [first_accel/matprod.cpp:27]   --->   Operation 39 'mul' 'mul_ln27' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (2.43ns)   --->   "%icmp_ln28 = icmp_eq  i32 %k_load, i32 0" [first_accel/matprod.cpp:28]   --->   Operation 40 'icmp' 'icmp_ln28' <Predicate = (icmp_ln26)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.70ns)   --->   "%k_1 = add i32 %k_load, i32 1" [first_accel/matprod.cpp:30]   --->   Operation 41 'add' 'k_1' <Predicate = (icmp_ln26)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.43ns)   --->   "%icmp_ln31 = icmp_eq  i32 %k_1, i32 %N2_read" [first_accel/matprod.cpp:31]   --->   Operation 42 'icmp' 'icmp_ln31' <Predicate = (icmp_ln26)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.body_ifconv.if.end26_crit_edge, void %if.then16" [first_accel/matprod.cpp:31]   --->   Operation 43 'br' 'br_ln31' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln31 = store i32 %k_1, i32 %k" [first_accel/matprod.cpp:31]   --->   Operation 44 'store' 'store_ln31' <Predicate = (icmp_ln26 & !icmp_ln31)> <Delay = 1.61>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln31 = br void %if.end26" [first_accel/matprod.cpp:31]   --->   Operation 45 'br' 'br_ln31' <Predicate = (icmp_ln26 & !icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.70ns)   --->   "%j_1 = add i32 %j_load, i32 1" [first_accel/matprod.cpp:34]   --->   Operation 46 'add' 'j_1' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.43ns)   --->   "%icmp_ln35 = icmp_eq  i32 %j_1, i32 %N3_read" [first_accel/matprod.cpp:35]   --->   Operation 47 'icmp' 'icmp_ln35' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (2.70ns)   --->   "%add_ln35 = add i32 %i_2, i32 1" [first_accel/matprod.cpp:35]   --->   Operation 48 'add' 'add_ln35' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.79ns)   --->   "%i_3 = select i1 %icmp_ln35, i32 %add_ln35, i32 %i_2" [first_accel/matprod.cpp:35]   --->   Operation 49 'select' 'i_3' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.79ns)   --->   "%j_2 = select i1 %icmp_ln35, i32 0, i32 %j_1" [first_accel/matprod.cpp:35]   --->   Operation 50 'select' 'j_2' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.61ns)   --->   "%store_ln36 = store i32 %i_3, i32 %i" [first_accel/matprod.cpp:36]   --->   Operation 51 'store' 'store_ln36' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.61>
ST_2 : Operation 52 [1/1] (1.61ns)   --->   "%store_ln36 = store i32 %j_2, i32 %j" [first_accel/matprod.cpp:36]   --->   Operation 52 'store' 'store_ln36' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.61>
ST_2 : Operation 53 [1/1] (1.61ns)   --->   "%store_ln36 = store i32 0, i32 %k" [first_accel/matprod.cpp:36]   --->   Operation 53 'store' 'store_ln36' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.61>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.cond" [first_accel/matprod.cpp:26]   --->   Operation 54 'br' 'br_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 55 [2/3] (1.45ns) (grouped into DSP with root node add_ln27)   --->   "%mul_ln27 = mul i10 %empty_21, i10 %trunc_ln6_1_read" [first_accel/matprod.cpp:27]   --->   Operation 55 'mul' 'mul_ln27' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [3/3] (1.45ns) (grouped into DSP with root node add_ln27_1)   --->   "%mul_ln27_1 = mul i10 %empty_20, i10 %trunc_ln6_read" [first_accel/matprod.cpp:27]   --->   Operation 56 'mul' 'mul_ln27_1' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 57 [1/3] (0.00ns) (grouped into DSP with root node add_ln27)   --->   "%mul_ln27 = mul i10 %empty_21, i10 %trunc_ln6_1_read" [first_accel/matprod.cpp:27]   --->   Operation 57 'mul' 'mul_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln27 = add i10 %empty_20, i10 %mul_ln27" [first_accel/matprod.cpp:27]   --->   Operation 58 'add' 'add_ln27' <Predicate = (icmp_ln26)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [2/3] (1.45ns) (grouped into DSP with root node add_ln27_1)   --->   "%mul_ln27_1 = mul i10 %empty_20, i10 %trunc_ln6_read" [first_accel/matprod.cpp:27]   --->   Operation 59 'mul' 'mul_ln27_1' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [3/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i10 %empty_21, i10 %trunc_ln6_read" [first_accel/matprod.cpp:33]   --->   Operation 60 'mul' 'mul_ln33' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 61 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln27 = add i10 %empty_20, i10 %mul_ln27" [first_accel/matprod.cpp:27]   --->   Operation 61 'add' 'add_ln27' <Predicate = (icmp_ln26)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %add_ln27" [first_accel/matprod.cpp:27]   --->   Operation 62 'zext' 'zext_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%m1_buffer_addr = getelementptr i64 %m1_buffer, i64 0, i64 %zext_ln27" [first_accel/matprod.cpp:27]   --->   Operation 63 'getelementptr' 'm1_buffer_addr' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%m1_buffer_load = load i10 %m1_buffer_addr" [first_accel/matprod.cpp:27]   --->   Operation 64 'load' 'm1_buffer_load' <Predicate = (icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln27_1)   --->   "%mul_ln27_1 = mul i10 %empty_20, i10 %trunc_ln6_read" [first_accel/matprod.cpp:27]   --->   Operation 65 'mul' 'mul_ln27_1' <Predicate = (icmp_ln26)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln27_1 = add i10 %mul_ln27_1, i10 %empty" [first_accel/matprod.cpp:27]   --->   Operation 66 'add' 'add_ln27_1' <Predicate = (icmp_ln26)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [2/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i10 %empty_21, i10 %trunc_ln6_read" [first_accel/matprod.cpp:33]   --->   Operation 67 'mul' 'mul_ln33' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.35>
ST_6 : Operation 68 [1/2] (3.25ns)   --->   "%m1_buffer_load = load i10 %m1_buffer_addr" [first_accel/matprod.cpp:27]   --->   Operation 68 'load' 'm1_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 69 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln27_1 = add i10 %mul_ln27_1, i10 %empty" [first_accel/matprod.cpp:27]   --->   Operation 69 'add' 'add_ln27_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i10 %add_ln27_1" [first_accel/matprod.cpp:27]   --->   Operation 70 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%m2_buffer_addr = getelementptr i64 %m2_buffer, i64 0, i64 %zext_ln27_1" [first_accel/matprod.cpp:27]   --->   Operation 71 'getelementptr' 'm2_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (3.25ns)   --->   "%m2_buffer_load = load i10 %m2_buffer_addr" [first_accel/matprod.cpp:27]   --->   Operation 72 'load' 'm2_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i10 %empty_21, i10 %trunc_ln6_read" [first_accel/matprod.cpp:33]   --->   Operation 73 'mul' 'mul_ln33' <Predicate = (icmp_ln31)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %mul_ln33, i10 %empty" [first_accel/matprod.cpp:33]   --->   Operation 74 'add' 'add_ln33' <Predicate = (icmp_ln31)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 75 [1/2] (3.25ns)   --->   "%m2_buffer_load = load i10 %m2_buffer_addr" [first_accel/matprod.cpp:27]   --->   Operation 75 'load' 'm2_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 76 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %mul_ln33, i10 %empty" [first_accel/matprod.cpp:33]   --->   Operation 76 'add' 'add_ln33' <Predicate = (icmp_ln31)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 14.0>
ST_8 : Operation 77 [4/4] (14.0ns)   --->   "%mul = dmul i64 %m1_buffer_load, i64 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 77 'dmul' 'mul' <Predicate = true> <Delay = 14.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 14.0>
ST_9 : Operation 78 [3/4] (14.0ns)   --->   "%mul = dmul i64 %m1_buffer_load, i64 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 78 'dmul' 'mul' <Predicate = true> <Delay = 14.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 14.0>
ST_10 : Operation 79 [2/4] (14.0ns)   --->   "%mul = dmul i64 %m1_buffer_load, i64 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 79 'dmul' 'mul' <Predicate = true> <Delay = 14.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 14.0>
ST_11 : Operation 80 [1/4] (14.0ns)   --->   "%mul = dmul i64 %m1_buffer_load, i64 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 80 'dmul' 'mul' <Predicate = true> <Delay = 14.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 14.4>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%regc_load = load i64 %regc" [first_accel/matprod.cpp:29]   --->   Operation 81 'load' 'regc_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_12 : Operation 82 [4/4] (14.4ns)   --->   "%add = dadd i64 %regc_load, i64 %mul" [first_accel/matprod.cpp:29]   --->   Operation 82 'dadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 14.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 14.4>
ST_13 : Operation 83 [3/4] (14.4ns)   --->   "%add = dadd i64 %regc_load, i64 %mul" [first_accel/matprod.cpp:29]   --->   Operation 83 'dadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 14.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 14.4>
ST_14 : Operation 84 [2/4] (14.4ns)   --->   "%add = dadd i64 %regc_load, i64 %mul" [first_accel/matprod.cpp:29]   --->   Operation 84 'dadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 14.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 14.4>
ST_15 : Operation 85 [1/4] (14.4ns)   --->   "%add = dadd i64 %regc_load, i64 %mul" [first_accel/matprod.cpp:29]   --->   Operation 85 'dadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 14.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.24>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [first_accel/matprod.cpp:27]   --->   Operation 86 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.98ns)   --->   "%select_ln28 = select i1 %icmp_ln28, i64 %mul, i64 %add" [first_accel/matprod.cpp:28]   --->   Operation 87 'select' 'select_ln28' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln28 = store i64 %select_ln28, i64 %regc" [first_accel/matprod.cpp:28]   --->   Operation 88 'store' 'store_ln28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %add_ln33" [first_accel/matprod.cpp:33]   --->   Operation 89 'zext' 'zext_ln33' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%m3_buffer_addr = getelementptr i64 %m3_buffer, i64 0, i64 %zext_ln33" [first_accel/matprod.cpp:33]   --->   Operation 90 'getelementptr' 'm3_buffer_addr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln33 = store i64 %select_ln28, i10 %m3_buffer_addr" [first_accel/matprod.cpp:33]   --->   Operation 91 'store' 'store_ln33' <Predicate = (icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln36 = br void %if.end26" [first_accel/matprod.cpp:36]   --->   Operation 92 'br' 'br_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('i') [12]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [18]  (1.61 ns)

 <State 2>: 7.73ns
The critical path consists of the following:
	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:34) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln35', first_accel/matprod.cpp:35) [63]  (2.44 ns)
	'select' operation ('i', first_accel/matprod.cpp:35) [65]  (0.796 ns)
	'store' operation ('store_ln36', first_accel/matprod.cpp:36) of variable 'i', first_accel/matprod.cpp:35 on local variable 'i' [67]  (1.61 ns)
	blocking operation 0.182 ns on control path)

 <State 3>: 1.45ns
The critical path consists of the following:
	'mul' operation of DSP[35] ('mul_ln27', first_accel/matprod.cpp:27) [34]  (1.45 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[35] ('mul_ln27', first_accel/matprod.cpp:27) [34]  (0 ns)
	'add' operation of DSP[35] ('add_ln27', first_accel/matprod.cpp:27) [35]  (2.1 ns)

 <State 5>: 5.36ns
The critical path consists of the following:
	'add' operation of DSP[35] ('add_ln27', first_accel/matprod.cpp:27) [35]  (2.1 ns)
	'getelementptr' operation ('m1_buffer_addr', first_accel/matprod.cpp:27) [37]  (0 ns)
	'load' operation ('m1_buffer_load', first_accel/matprod.cpp:27) on array 'm1_buffer' [38]  (3.26 ns)

 <State 6>: 5.36ns
The critical path consists of the following:
	'add' operation of DSP[40] ('add_ln27_1', first_accel/matprod.cpp:27) [40]  (2.1 ns)
	'getelementptr' operation ('m2_buffer_addr', first_accel/matprod.cpp:27) [42]  (0 ns)
	'load' operation ('m2_buffer_load', first_accel/matprod.cpp:27) on array 'm2_buffer' [43]  (3.26 ns)

 <State 7>: 3.26ns
The critical path consists of the following:
	'load' operation ('m2_buffer_load', first_accel/matprod.cpp:27) on array 'm2_buffer' [43]  (3.26 ns)

 <State 8>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul', first_accel/matprod.cpp:27) [44]  (14 ns)

 <State 9>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul', first_accel/matprod.cpp:27) [44]  (14 ns)

 <State 10>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul', first_accel/matprod.cpp:27) [44]  (14 ns)

 <State 11>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul', first_accel/matprod.cpp:27) [44]  (14 ns)

 <State 12>: 14.4ns
The critical path consists of the following:
	'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc' [46]  (0 ns)
	'dadd' operation ('add', first_accel/matprod.cpp:29) [47]  (14.4 ns)

 <State 13>: 14.4ns
The critical path consists of the following:
	'dadd' operation ('add', first_accel/matprod.cpp:29) [47]  (14.4 ns)

 <State 14>: 14.4ns
The critical path consists of the following:
	'dadd' operation ('add', first_accel/matprod.cpp:29) [47]  (14.4 ns)

 <State 15>: 14.4ns
The critical path consists of the following:
	'dadd' operation ('add', first_accel/matprod.cpp:29) [47]  (14.4 ns)

 <State 16>: 4.24ns
The critical path consists of the following:
	'select' operation ('select_ln28', first_accel/matprod.cpp:28) [48]  (0.987 ns)
	'store' operation ('store_ln33', first_accel/matprod.cpp:33) of variable 'select_ln28', first_accel/matprod.cpp:28 on array 'm3_buffer' [61]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
