
*** Running vivado
    with args -log design_1_baseLocalPlanner_1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_baseLocalPlanner_1_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_baseLocalPlanner_1_0_0.tcl -notrace
Command: synth_design -top design_1_baseLocalPlanner_1_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14012 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 339.914 ; gain = 129.133
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function clogb2 does not always return a value [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP.vhd:58]
WARNING: [Synth 8-2048] function clogb2 does not always return a value [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP.vhd:58]
INFO: [Synth 8-638] synthesizing module 'design_1_baseLocalPlanner_1_0_0' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ip/design_1_baseLocalPlanner_1_0_0/synth/design_1_baseLocalPlanner_1_0_0.vhd:94]
	Parameter C_S00_AXI_CONFIG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_CONFIG_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S01_AXIS_COSTMAP_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXIS_PATH_DIST_MAP_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'baseLocalPlanner_1_v1_0' declared at 'c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0.vhd:5' bound to instance 'U0' of component 'baseLocalPlanner_1_v1_0' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ip/design_1_baseLocalPlanner_1_0_0/synth/design_1_baseLocalPlanner_1_0_0.vhd:181]
INFO: [Synth 8-638] synthesizing module 'baseLocalPlanner_1_v1_0' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0.vhd:73]
	Parameter C_S00_AXI_CONFIG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_CONFIG_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S00_AXIS_PATH_DIST_MAP_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXIS_COSTMAP_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'baseLocalPlanner_1_v1_0_S00_AXI_CONFIG' declared at 'c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.vhd:5' bound to instance 'baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst' of component 'baseLocalPlanner_1_v1_0_S00_AXI_CONFIG' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0.vhd:253]
INFO: [Synth 8-638] synthesizing module 'baseLocalPlanner_1_v1_0_S00_AXI_CONFIG' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.vhd:110]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.vhd:298]
INFO: [Synth 8-226] default block is never used [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.vhd:680]
WARNING: [Synth 8-614] signal 'READ_DATA_PATHDIST' is read in the process but is not in the sensitivity list [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.vhd:675]
WARNING: [Synth 8-614] signal 'READ_DATA_COSTMAP' is read in the process but is not in the sensitivity list [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.vhd:675]
WARNING: [Synth 8-614] signal 'TG_OUT_RDY' is read in the process but is not in the sensitivity list [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.vhd:675]
WARNING: [Synth 8-614] signal 'TG_COST_TOTAL' is read in the process but is not in the sensitivity list [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.vhd:675]
WARNING: [Synth 8-614] signal 'TG_THETA_OUT' is read in the process but is not in the sensitivity list [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.vhd:675]
WARNING: [Synth 8-614] signal 'TG_OCC_COST' is read in the process but is not in the sensitivity list [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.vhd:675]
INFO: [Synth 8-256] done synthesizing module 'baseLocalPlanner_1_v1_0_S00_AXI_CONFIG' (1#1) [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.vhd:110]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP' declared at 'c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP.vhd:5' bound to instance 'baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst' of component 'baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0.vhd:304]
INFO: [Synth 8-638] synthesizing module 'baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP.vhd:41]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP' (2#1) [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP.vhd:41]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP' declared at 'c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP.vhd:5' bound to instance 'baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP_inst' of component 'baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0.vhd:323]
INFO: [Synth 8-638] synthesizing module 'baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP.vhd:41]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP' (3#1) [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP.vhd:41]
INFO: [Synth 8-3491] module 'FootPrintCost' declared at 'c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/FootPrintCost.vhd:34' bound to instance 'FootPrintCost_inst' of component 'FootPrintCost' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0.vhd:343]
INFO: [Synth 8-638] synthesizing module 'FootPrintCost' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/FootPrintCost.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'FootPrintCost' (4#1) [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/FootPrintCost.vhd:50]
INFO: [Synth 8-3491] module 'GEN_TRAJ' declared at 'c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:35' bound to instance 'trajectory_generator_inst' of component 'GEN_TRAJ' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0.vhd:361]
INFO: [Synth 8-638] synthesizing module 'GEN_TRAJ' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'GEN_TRAJ' (5#1) [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'baseLocalPlanner_1_v1_0' (6#1) [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/hdl/baseLocalPlanner_1_v1_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'design_1_baseLocalPlanner_1_0_0' (7#1) [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ip/design_1_baseLocalPlanner_1_0_0/synth/design_1_baseLocalPlanner_1_0_0.vhd:94]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_0[13]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_0[12]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_0[11]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_0[10]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_0[9]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_0[8]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_0[7]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_0[6]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_0[5]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_1[13]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_1[12]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_1[11]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_1[10]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_1[9]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_1[8]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_1[7]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_1[6]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP has unconnected port READ_ADD_1[5]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_0[13]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_0[12]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_0[11]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_0[10]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_0[9]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_0[8]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_0[7]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_1[13]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_1[12]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_1[11]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_1[10]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_1[9]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_1[8]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP has unconnected port READ_ADD_1[7]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXI_CONFIG has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXI_CONFIG has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXI_CONFIG has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXI_CONFIG has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXI_CONFIG has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXI_CONFIG has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 391.902 ; gain = 181.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 391.902 ; gain = 181.121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.279 . Memory (MB): peak = 710.516 ; gain = 2.199
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 710.516 ; gain = 499.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 710.516 ; gain = 499.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 710.516 ; gain = 499.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/FootPrintCost.vhd:128]
WARNING: [Synth 8-3936] Found unconnected internal register 'cellx_byte_left_reg' and it is trimmed from '8' to '2' bits. [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/FootPrintCost.vhd:136]
WARNING: [Synth 8-3936] Found unconnected internal register 'cellx_byte_right_reg' and it is trimmed from '8' to '2' bits. [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/FootPrintCost.vhd:137]
INFO: [Synth 8-4471] merging register 'occ_out_test_reg[10:0]' into 'occ_cost_reg[10:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:602]
INFO: [Synth 8-5545] ROM "op" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "op" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:01:25 . Memory (MB): peak = 710.516 ; gain = 499.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 32    
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 13    
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 15    
+---RAMs : 
	               3K Bit         RAMs := 1     
	              960 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 29    
	  32 Input     32 Bit        Muxes := 26    
	   2 Input     16 Bit        Muxes := 11    
	  16 Input     16 Bit        Muxes := 5     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 8     
	  16 Input     14 Bit        Muxes := 4     
	  16 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 70    
	 182 Input     10 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module baseLocalPlanner_1_v1_0_S00_AXI_CONFIG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 27    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	  32 Input     32 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 4     
Module baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              960 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FootPrintCost 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 10    
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 68    
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 9     
Module GEN_TRAJ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 15    
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 12    
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 11    
	  16 Input     16 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 8     
	  16 Input     14 Bit        Muxes := 4     
	  16 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 8     
	 182 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'celly_ori_reg[7:0]' into 'celly_ori_reg[7:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/FootPrintCost.vhd:131]
INFO: [Synth 8-4471] merging register 'cellx_ori_reg[7:0]' into 'cellx_ori_reg[7:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/FootPrintCost.vhd:130]
INFO: [Synth 8-4471] merging register 'vy_i_reg[15:0]' into 'vy_i_reg[15:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:448]
INFO: [Synth 8-4471] merging register 'vtheta_i_reg[15:0]' into 'vtheta_i_reg[15:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:449]
INFO: [Synth 8-4471] merging register 'vx_i_reg[15:0]' into 'vx_i_reg[15:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:447]
INFO: [Synth 8-4471] merging register 'vy_i_reg[15:0]' into 'vy_i_reg[15:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:448]
INFO: [Synth 8-4471] merging register 'dy_temp_reg[13:0]' into 'dy_temp_reg[13:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:535]
INFO: [Synth 8-4471] merging register 'vx_i_reg[15:0]' into 'vx_i_reg[15:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:447]
INFO: [Synth 8-4471] merging register 'dx_temp_reg[13:0]' into 'dx_temp_reg[13:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:534]
INFO: [Synth 8-4471] merging register 'dt_reg[13:0]' into 'dt_reg[13:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:489]
INFO: [Synth 8-4471] merging register 'dt_reg[13:0]' into 'dt_reg[13:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:489]
INFO: [Synth 8-4471] merging register 'dt_reg[13:0]' into 'dt_reg[13:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:489]
INFO: [Synth 8-4471] merging register 'dt_reg[13:0]' into 'dt_reg[13:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:489]
INFO: [Synth 8-4471] merging register 'cos_th_reg[10:0]' into 'cos_th_reg[10:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:529]
INFO: [Synth 8-4471] merging register 'sin_th_reg[10:0]' into 'sin_th_reg[10:0]' [c:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.srcs/sources_1/bd/design_1/ipshared/d2f6/src/GEN_TRAJ.vhd:530]
DSP Report: Generating DSP ARG, operation Mode is: A2*(B:0xccc).
DSP Report: register dt_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B2.
DSP Report: register dt_reg is absorbed into DSP ARG.
DSP Report: register vtheta_i_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*(B:0xa00).
DSP Report: register dt_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B2.
DSP Report: register sin_th_reg is absorbed into DSP ARG.
DSP Report: register vx_i_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B2.
DSP Report: register cos_th_reg is absorbed into DSP ARG.
DSP Report: register vy_i_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B2.
DSP Report: register dt_reg is absorbed into DSP ARG.
DSP Report: register dy_temp_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B2.
DSP Report: register cos_th_reg is absorbed into DSP ARG.
DSP Report: register vx_i_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B.
DSP Report: register vy_i_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B2.
DSP Report: register dt_reg is absorbed into DSP ARG.
DSP Report: register dx_temp_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP multOp, operation Mode is: A2*(B:0x12c).
DSP Report: register goal_dist_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A2*(B:0x258).
DSP Report: register path_dist_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP cost_total0, operation Mode is: PCIN+A:B+C'.
DSP Report: register C is absorbed into DSP cost_total0.
DSP Report: operator cost_total0 is absorbed into DSP cost_total0.
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXI_CONFIG has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXI_CONFIG has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXI_CONFIG has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXI_CONFIG has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXI_CONFIG has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design baseLocalPlanner_1_v1_0_S00_AXI_CONFIG has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3971] The signal U0/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal U0/baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP_inst/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/FootPrintCost_inst/cellx_min_reg[6]' (FDE) to 'U0/FootPrintCost_inst/cellx_min_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/FootPrintCost_inst/cellx_byte_right_reg[0]' (FDE) to 'U0/FootPrintCost_inst/cellx_byte_left_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/FootPrintCost_inst/cellx_byte_right_reg[1]' (FDE) to 'U0/FootPrintCost_inst/cellx_byte_left_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/FootPrintCost_inst/cellx_max_reg[6]' (FDE) to 'U0/FootPrintCost_inst/cellx_max_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/trajectory_generator_inst/cell_x_reg[1]' (FDRE) to 'U0/trajectory_generator_inst/path_dist_map_add_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/axi_rresp_reg[0]' (FDRE) to 'U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/axi_bresp_reg[0]' (FDRE) to 'U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module baseLocalPlanner_1_v1_0_S00_AXI_CONFIG.
WARNING: [Synth 8-3332] Sequential element (cellx_ori_reg[7]) is unused and will be removed from module FootPrintCost.
WARNING: [Synth 8-3332] Sequential element (cellx_ori_reg[6]) is unused and will be removed from module FootPrintCost.
WARNING: [Synth 8-3332] Sequential element (cellx_ori_reg[5]) is unused and will be removed from module FootPrintCost.
WARNING: [Synth 8-3332] Sequential element (addr_reg[13]) is unused and will be removed from module FootPrintCost.
WARNING: [Synth 8-3332] Sequential element (addr_reg[12]) is unused and will be removed from module FootPrintCost.
WARNING: [Synth 8-3332] Sequential element (addr_reg[11]) is unused and will be removed from module FootPrintCost.
WARNING: [Synth 8-3332] Sequential element (addr_reg[10]) is unused and will be removed from module FootPrintCost.
WARNING: [Synth 8-3332] Sequential element (addr_reg[9]) is unused and will be removed from module FootPrintCost.
WARNING: [Synth 8-3332] Sequential element (addr_reg[8]) is unused and will be removed from module FootPrintCost.
WARNING: [Synth 8-3332] Sequential element (addr_reg[7]) is unused and will be removed from module FootPrintCost.
WARNING: [Synth 8-3332] Sequential element (addr_reg[6]) is unused and will be removed from module FootPrintCost.
WARNING: [Synth 8-3332] Sequential element (addr_reg[5]) is unused and will be removed from module FootPrintCost.
WARNING: [Synth 8-3332] Sequential element (path_dist_map_add_reg[13]) is unused and will be removed from module GEN_TRAJ.
WARNING: [Synth 8-3332] Sequential element (path_dist_map_add_reg[12]) is unused and will be removed from module GEN_TRAJ.
WARNING: [Synth 8-3332] Sequential element (path_dist_map_add_reg[11]) is unused and will be removed from module GEN_TRAJ.
WARNING: [Synth 8-3332] Sequential element (path_dist_map_add_reg[10]) is unused and will be removed from module GEN_TRAJ.
WARNING: [Synth 8-3332] Sequential element (path_dist_map_add_reg[9]) is unused and will be removed from module GEN_TRAJ.
WARNING: [Synth 8-3332] Sequential element (path_dist_map_add_reg[8]) is unused and will be removed from module GEN_TRAJ.
WARNING: [Synth 8-3332] Sequential element (path_dist_map_add_reg[7]) is unused and will be removed from module GEN_TRAJ.
INFO: [Synth 8-3886] merging instance 'U0/trajectory_generator_inst/cell_x_reg[0]' (FDRE) to 'U0/trajectory_generator_inst/path_dist_map_add_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/FootPrintCost_inst/cellx_min_reg[5]' (FDE) to 'U0/FootPrintCost_inst/cellx_min_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/FootPrintCost_inst/cellx_max_reg[7]' (FDE) to 'U0/FootPrintCost_inst/cellx_max_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:56 . Memory (MB): peak = 710.516 ; gain = 499.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|GEN_TRAJ    | op         | 2048x10       | LUT            | 
|GEN_TRAJ    | op         | 2048x10       | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|GEN_TRAJ    | A2*(B:0xccc) | 14     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|GEN_TRAJ    | A2*B2        | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEN_TRAJ    | A2*(B:0xa00) | 14     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|GEN_TRAJ    | A2*B2        | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEN_TRAJ    | A2*B2        | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEN_TRAJ    | A2*B2        | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEN_TRAJ    | A2*B2        | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEN_TRAJ    | A2*B         | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|GEN_TRAJ    | A2*B2        | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEN_TRAJ    | A2*(B:0x12c) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|GEN_TRAJ    | A2*(B:0x258) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|GEN_TRAJ    | PCIN+A:B+C'  | 8      | 18     | 48     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:02:25 . Memory (MB): peak = 765.551 ; gain = 554.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:27 . Memory (MB): peak = 767.508 ; gain = 556.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst/RAM_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP_inst/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP_inst/RAM_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:02:32 . Memory (MB): peak = 823.926 ; gain = 613.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:34 . Memory (MB): peak = 823.926 ; gain = 613.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:34 . Memory (MB): peak = 823.926 ; gain = 613.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:34 . Memory (MB): peak = 823.926 ; gain = 613.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:34 . Memory (MB): peak = 823.926 ; gain = 613.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:35 . Memory (MB): peak = 823.926 ; gain = 613.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:35 . Memory (MB): peak = 823.926 ; gain = 613.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   216|
|2     |DSP48E1   |     5|
|3     |DSP48E1_1 |     6|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |   115|
|6     |LUT2      |   459|
|7     |LUT3      |   310|
|8     |LUT4      |   336|
|9     |LUT5      |   337|
|10    |LUT6      |   961|
|11    |MUXF7     |   193|
|12    |MUXF8     |    15|
|13    |RAMB18E1  |     4|
|14    |FDRE      |  1224|
|15    |FDSE      |    49|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                                |Module                                         |Cells |
+------+--------------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                     |                                               |  4231|
|2     |  U0                                                    |baseLocalPlanner_1_v1_0                        |  4173|
|3     |    FootPrintCost_inst                                  |FootPrintCost                                  |   310|
|4     |    baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst |baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP |    32|
|5     |    baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst         |baseLocalPlanner_1_v1_0_S00_AXI_CONFIG         |  1416|
|6     |    baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP_inst       |baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP       |    85|
|7     |    trajectory_generator_inst                           |GEN_TRAJ                                       |  2321|
+------+--------------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:35 . Memory (MB): peak = 823.926 ; gain = 613.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:42 . Memory (MB): peak = 823.926 ; gain = 242.098
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:02:35 . Memory (MB): peak = 823.926 ; gain = 613.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:02:25 . Memory (MB): peak = 823.926 ; gain = 560.711
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.runs/design_1_baseLocalPlanner_1_0_0_synth_1/design_1_baseLocalPlanner_1_0_0.dcp' has been generated.
