"filename", "language", "Verilog", "comment", "blank", "total"
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\sim\rs_bra_tb.v", "Verilog", 101, 0, 12, 113
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\alu.v", "Verilog", 3, 0, 0, 3
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\bra.v", "Verilog", 50, 0, 0, 50
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\cdb.v", "Verilog", 10, 3, 4, 17
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\decoder.v", "Verilog", -5, 1, 0, -4
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\mcpu.v", "Verilog", 67, -2, -2, 63
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\pc.v", "Verilog", 3, 0, 0, 3
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\rat.v", "Verilog", -3, 0, 0, -3
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\reorder_buffer.v", "Verilog", 74, 2, 8, 84
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\rs_alu.v", "Verilog", 14, 0, 2, 16
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\rs_bra.v", "Verilog", 28, 0, 5, 33
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\rs_lsq.v", "Verilog", 16, 0, 2, 18
"Total", "-", 358, 4, 31, 393