Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Feb  1 11:04:05 2023
| Host              : ajit2-System-Product-Name running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design            : top_level
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.25 05-13-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 80912 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.373        0.000                      0               263314       -0.012       -2.618                    397               263298        4.300        0.000                       0                 81229  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
clk                                                                                                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                               {0.000 5.000}      10.000          100.000         
clk_p                                                                                                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                                                                 {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                                                    4.550        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                                     0.373        0.000                      0               262057        0.055        0.000                      0               262057        4.300        0.000                       0                 80737  
clk_p                                                                                                                                                                                                                                                  4.550        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                       0.373        0.000                      0               262057        0.055        0.000                      0               262057        4.300        0.000                       0                 80737  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       13.982        0.000                      0                 1050        0.013        0.000                      0                 1050       24.468        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0_1                                                                                       0.373        0.000                      0               262057       -0.012       -2.618                    397               262057  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0_1                                                                                      49.658        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                                 clk_out1_clk_wiz_0                                                                                         0.373        0.000                      0               262057       -0.012       -2.618                    397               262057  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0                                                                                        49.658        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.556        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.556        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                         9.045        0.000                      0                   91        0.114        0.000                      0                   91  
**async_default**                                                                                    clk_out1_clk_wiz_0_1                                                                                 clk_out1_clk_wiz_0                                                                                         9.045        0.000                      0                   91        0.046        0.000                      0                   91  
**async_default**                                                                                    clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0_1                                                                                       9.045        0.000                      0                   91        0.046        0.000                      0                   91  
**async_default**                                                                                    clk_out1_clk_wiz_0_1                                                                                 clk_out1_clk_wiz_0_1                                                                                       9.046        0.000                      0                   91        0.114        0.000                      0                   91  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.925        0.000                      0                  100        0.105        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.067    14.088    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.028    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.067    14.088    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.028    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.067    14.088    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.028    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.067    14.088    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.028    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.067    14.088    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.028    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.067    14.088    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.028    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.067    14.088    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.028    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.067    14.088    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.028    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 2.976ns (31.836%)  route 6.372ns (68.164%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 14.494 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.623ns (routing 0.868ns, distribution 1.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118    13.361 r  test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[3]_i_1__222/O
                         net (fo=4, routed)           0.281    13.642    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[3]_1[0]
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.623    14.494    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.341    14.153    
                         clock uncertainty           -0.067    14.086    
    SLICE_X169Y76        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.026    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 2.976ns (31.836%)  route 6.372ns (68.164%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 14.494 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.623ns (routing 0.868ns, distribution 1.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118    13.361 r  test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[3]_i_1__222/O
                         net (fo=4, routed)           0.281    13.642    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[3]_1[0]
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.623    14.494    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.341    14.153    
                         clock uncertainty           -0.067    14.086    
    SLICE_X169Y76        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.026    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.562ns (routing 0.524ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.583ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.562     2.671    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X139Y118       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y118       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.776 r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.784    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X139Y118       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.738     2.482    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X139Y118       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.200     2.682    
    SLICE_X139Y118       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.729    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.562ns (routing 0.524ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.583ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.562     2.671    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X139Y118       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y118       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.776 f  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.784    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X139Y118       FDRE                                         f  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.738     2.482    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X139Y118       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.200     2.682    
    SLICE_X139Y118       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.729    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.529ns (routing 0.524ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.583ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.529     2.638    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y176       RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.743 r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.751    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X122Y176       FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.698     2.442    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X122Y176       FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.207     2.649    
    SLICE_X122Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.696    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.529ns (routing 0.524ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.583ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.529     2.638    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y176       RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.743 f  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.751    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X122Y176       FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.698     2.442    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X122Y176       FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.207     2.649    
    SLICE_X122Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.696    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.558ns (routing 0.524ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.583ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.558     2.667    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y117       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.772 r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.780    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X129Y117       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.733     2.477    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y117       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.678    
    SLICE_X129Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.725    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.558ns (routing 0.524ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.583ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.558     2.667    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y117       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.772 f  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.780    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X129Y117       FDRE                                         f  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.733     2.477    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y117       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.678    
    SLICE_X129Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.725    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.574ns (routing 0.524ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.583ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.574     2.683    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y58        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y58        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.788 r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.796    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X129Y58        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.754     2.498    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y58        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.196     2.694    
    SLICE_X129Y58        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.741    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.574ns (routing 0.524ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.583ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.574     2.683    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y58        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y58        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.788 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.796    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X129Y58        FDRE                                         f  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.754     2.498    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y58        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.196     2.694    
    SLICE_X129Y58        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.741    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.562ns (routing 0.524ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.583ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.562     2.671    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X142Y112       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.776 r  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.784    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X142Y112       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.738     2.482    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X142Y112       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.200     2.682    
    SLICE_X142Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.729    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.562ns (routing 0.524ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.583ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.562     2.671    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X142Y112       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.776 f  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.784    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X142Y112       FDRE                                         f  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.738     2.482    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X142Y112       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.200     2.682    
    SLICE_X142Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.729    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         10.000      8.000      URAM288_X4Y29  test_inst/conv5_kp1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         5.000       4.300      URAM288_X4Y30  test_inst/conv5_kp2_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK  n/a            0.700         5.000       4.300      URAM288_X4Y29  test_inst/conv5_kp1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 2.976ns (31.836%)  route 6.372ns (68.164%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 14.494 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.623ns (routing 0.868ns, distribution 1.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118    13.361 r  test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[3]_i_1__222/O
                         net (fo=4, routed)           0.281    13.642    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[3]_1[0]
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.623    14.494    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.341    14.153    
                         clock uncertainty           -0.068    14.085    
    SLICE_X169Y76        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.025    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 2.976ns (31.836%)  route 6.372ns (68.164%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 14.494 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.623ns (routing 0.868ns, distribution 1.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118    13.361 r  test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[3]_i_1__222/O
                         net (fo=4, routed)           0.281    13.642    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[3]_1[0]
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.623    14.494    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.341    14.153    
                         clock uncertainty           -0.068    14.085    
    SLICE_X169Y76        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.025    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.562ns (routing 0.524ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.583ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.562     2.671    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X139Y118       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y118       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.776 r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.784    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X139Y118       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.738     2.482    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X139Y118       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.200     2.682    
    SLICE_X139Y118       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.729    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.562ns (routing 0.524ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.583ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.562     2.671    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X139Y118       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y118       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.776 f  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.784    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X139Y118       FDRE                                         f  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.738     2.482    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X139Y118       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.200     2.682    
    SLICE_X139Y118       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.729    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.529ns (routing 0.524ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.583ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.529     2.638    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y176       RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.743 r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.751    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X122Y176       FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.698     2.442    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X122Y176       FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.207     2.649    
    SLICE_X122Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.696    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.529ns (routing 0.524ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.583ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.529     2.638    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y176       RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.743 f  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.751    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X122Y176       FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.698     2.442    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X122Y176       FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.207     2.649    
    SLICE_X122Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.696    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.558ns (routing 0.524ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.583ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.558     2.667    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y117       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.772 r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.780    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X129Y117       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.733     2.477    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y117       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.678    
    SLICE_X129Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.725    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.558ns (routing 0.524ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.583ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.558     2.667    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y117       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.772 f  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.780    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X129Y117       FDRE                                         f  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.733     2.477    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y117       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.678    
    SLICE_X129Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.725    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.574ns (routing 0.524ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.583ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.574     2.683    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y58        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y58        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.788 r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.796    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X129Y58        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.754     2.498    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y58        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.196     2.694    
    SLICE_X129Y58        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.741    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.574ns (routing 0.524ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.583ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.574     2.683    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y58        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y58        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.788 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.796    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X129Y58        FDRE                                         f  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.754     2.498    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y58        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.196     2.694    
    SLICE_X129Y58        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.741    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.562ns (routing 0.524ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.583ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.562     2.671    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X142Y112       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.776 r  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.784    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X142Y112       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.738     2.482    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X142Y112       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.200     2.682    
    SLICE_X142Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.729    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.562ns (routing 0.524ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.583ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.562     2.671    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X142Y112       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y112       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.776 f  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.784    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X142Y112       FDRE                                         f  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.738     2.482    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X142Y112       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.200     2.682    
    SLICE_X142Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.729    test_inst/kernelModule_in2_instance/data_path.W_cv1_1167_delayed_12_0_1229_inst_block.W_cv1_1167_delayed_12_0_1229_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         10.000      8.000      URAM288_X4Y29  test_inst/conv5_kp1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         5.000       4.300      URAM288_X4Y30  test_inst/conv5_kp2_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK  n/a            0.700         5.000       4.300      URAM288_X4Y29  test_inst/conv5_kp1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.293ns (13.999%)  route 1.800ns (86.001%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.921ns (routing 1.038ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.921     8.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y141       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y141       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.494     9.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X226Y146       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     9.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.317     9.616    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X227Y147       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.191     9.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X227Y142       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     9.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.798    10.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.293ns (13.999%)  route 1.800ns (86.001%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.921ns (routing 1.038ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.921     8.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y141       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y141       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.494     9.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X226Y146       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     9.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.317     9.616    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X227Y147       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.191     9.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X227Y142       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     9.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.798    10.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.293ns (13.999%)  route 1.800ns (86.001%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.921ns (routing 1.038ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.921     8.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y141       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y141       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.494     9.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X226Y146       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     9.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.317     9.616    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X227Y147       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.191     9.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X227Y142       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     9.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.798    10.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.293ns (13.999%)  route 1.800ns (86.001%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.921ns (routing 1.038ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.921     8.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y141       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y141       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.494     9.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X226Y146       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     9.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.317     9.616    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X227Y147       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.191     9.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X227Y142       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     9.985 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.798    10.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             14.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.404ns (19.517%)  route 1.666ns (80.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.909ns (routing 1.038ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     8.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y142       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y142       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.360     9.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X226Y146       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     9.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.317     9.581    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X227Y147       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.191     9.862    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X227Y142       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     9.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.798    10.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                 14.017    

Slack (MET) :             14.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.404ns (19.517%)  route 1.666ns (80.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.909ns (routing 1.038ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     8.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y142       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y142       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.360     9.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X226Y146       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     9.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.317     9.581    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X227Y147       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.191     9.862    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X227Y142       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     9.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.798    10.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                 14.017    

Slack (MET) :             14.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.404ns (19.517%)  route 1.666ns (80.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.909ns (routing 1.038ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     8.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y142       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y142       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.754 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.360     9.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X226Y146       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     9.264 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.317     9.581    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X227Y147       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.191     9.862    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X227Y142       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     9.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.798    10.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                 14.017    

Slack (MET) :             14.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.404ns (19.517%)  route 1.666ns (80.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.909ns (routing 1.038ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     8.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y142       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y142       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.754 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.360     9.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X226Y146       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     9.264 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.317     9.581    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X227Y147       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.191     9.862    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X227Y142       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     9.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.798    10.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                 14.017    

Slack (MET) :             14.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.404ns (19.517%)  route 1.666ns (80.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.909ns (routing 1.038ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     8.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y142       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y142       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.360     9.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X226Y146       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     9.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.317     9.581    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X227Y147       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.191     9.862    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X227Y142       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     9.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.798    10.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                 14.017    

Slack (MET) :             14.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.404ns (19.517%)  route 1.666ns (80.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.909ns (routing 1.038ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.909     8.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y142       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y142       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.360     9.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X226Y146       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     9.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.317     9.581    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X227Y147       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.191     9.862    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X227Y142       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     9.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.798    10.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                 14.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.320%)  route 0.111ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.673ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    4.691ns
  Clock Net Delay (Source):      1.684ns (routing 0.948ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.038ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.684     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X227Y143       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y143       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/Q
                         net (fo=2, routed)           0.111     4.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[6]
    SLICE_X226Y142       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.904     8.673    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X226Y142       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
                         clock pessimism             -4.691     3.982    
    SLICE_X226Y142       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.044    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.320%)  route 0.111ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.673ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    4.691ns
  Clock Net Delay (Source):      1.684ns (routing 0.948ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.038ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.684     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X227Y143       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y143       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/Q
                         net (fo=2, routed)           0.111     4.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[6]
    SLICE_X226Y142       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.904     8.673    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X226Y142       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
                         clock pessimism             -4.691     3.982    
    SLICE_X226Y142       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.044    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.059ns (25.214%)  route 0.175ns (74.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.750ns
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    4.694ns
  Clock Net Delay (Source):      1.727ns (routing 0.948ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.981ns (routing 1.038ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.727     3.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X226Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y183       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.175     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X227Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.981     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X227Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -4.694     4.056    
    SLICE_X227Y181       RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -4.147    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.059ns (25.214%)  route 0.175ns (74.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.750ns
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    4.694ns
  Clock Net Delay (Source):      1.727ns (routing 0.948ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.981ns (routing 1.038ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.727     3.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X226Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y183       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.175     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X227Y181       RAMD32                                       f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.981     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X227Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -4.694     4.056    
    SLICE_X227Y181       RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -4.147    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.059ns (25.214%)  route 0.175ns (74.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.750ns
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    4.694ns
  Clock Net Delay (Source):      1.727ns (routing 0.948ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.981ns (routing 1.038ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.727     3.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X226Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y183       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.175     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X227Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.981     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X227Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -4.694     4.056    
    SLICE_X227Y181       RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.147    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.059ns (25.214%)  route 0.175ns (74.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.750ns
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    4.694ns
  Clock Net Delay (Source):      1.727ns (routing 0.948ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.981ns (routing 1.038ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.727     3.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X226Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y183       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.175     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X227Y181       RAMD32                                       f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.981     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X227Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -4.694     4.056    
    SLICE_X227Y181       RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.147    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.059ns (25.214%)  route 0.175ns (74.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.750ns
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    4.694ns
  Clock Net Delay (Source):      1.727ns (routing 0.948ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.981ns (routing 1.038ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.727     3.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X226Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y183       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.175     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X227Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.981     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X227Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -4.694     4.056    
    SLICE_X227Y181       RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -4.147    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.059ns (25.214%)  route 0.175ns (74.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.750ns
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    4.694ns
  Clock Net Delay (Source):      1.727ns (routing 0.948ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.981ns (routing 1.038ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.727     3.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X226Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y183       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.175     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X227Y181       RAMD32                                       f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.981     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X227Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -4.694     4.056    
    SLICE_X227Y181       RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -4.147    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.059ns (25.214%)  route 0.175ns (74.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.750ns
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    4.694ns
  Clock Net Delay (Source):      1.727ns (routing 0.948ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.981ns (routing 1.038ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.727     3.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X226Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y183       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.175     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X227Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.981     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X227Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -4.694     4.056    
    SLICE_X227Y181       RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.147    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.059ns (25.214%)  route 0.175ns (74.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.750ns
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    4.694ns
  Clock Net Delay (Source):      1.727ns (routing 0.948ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.981ns (routing 1.038ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.727     3.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X226Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y183       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.175     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X227Y181       RAMD32                                       f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.981     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X227Y181       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -4.694     4.056    
    SLICE_X227Y181       RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.147    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y56    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X229Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X229Y181  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :          397  Failing Endpoints,  Worst Slack       -0.012ns,  Total Violation       -2.618ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 2.976ns (31.836%)  route 6.372ns (68.164%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 14.494 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.623ns (routing 0.868ns, distribution 1.755ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118    13.361 r  test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[3]_i_1__222/O
                         net (fo=4, routed)           0.281    13.642    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[3]_1[0]
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.623    14.494    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.341    14.153    
                         clock uncertainty           -0.068    14.085    
    SLICE_X169Y76        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.025    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 2.976ns (31.836%)  route 6.372ns (68.164%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 14.494 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.623ns (routing 0.868ns, distribution 1.755ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118    13.361 r  test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[3]_i_1__222/O
                         net (fo=4, routed)           0.281    13.642    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[3]_1[0]
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.623    14.494    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.341    14.153    
                         clock uncertainty           -0.068    14.085    
    SLICE_X169Y76        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.025    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.524ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.583ns, distribution 1.115ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.529     2.638    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y176       RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.743 r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.751    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X122Y176       FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.698     2.442    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X122Y176       FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.207     2.649    
                         clock uncertainty            0.068     2.717    
    SLICE_X122Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.764    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.524ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.583ns, distribution 1.115ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.529     2.638    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y176       RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.743 f  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.751    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X122Y176       FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.698     2.442    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X122Y176       FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.207     2.649    
                         clock uncertainty            0.068     2.717    
    SLICE_X122Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.764    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.562ns (routing 0.524ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.583ns, distribution 1.155ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.562     2.671    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X139Y118       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y118       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.776 r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.784    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X139Y118       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.738     2.482    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X139Y118       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.200     2.682    
                         clock uncertainty            0.068     2.750    
    SLICE_X139Y118       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.797    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.562ns (routing 0.524ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.583ns, distribution 1.155ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.562     2.671    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X139Y118       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y118       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.776 f  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.784    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X139Y118       FDRE                                         f  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.738     2.482    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X139Y118       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.200     2.682    
                         clock uncertainty            0.068     2.750    
    SLICE_X139Y118       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.797    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.524ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.583ns, distribution 1.150ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.558     2.667    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y117       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.772 r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.780    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X129Y117       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.733     2.477    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y117       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.678    
                         clock uncertainty            0.068     2.746    
    SLICE_X129Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.793    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.524ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.583ns, distribution 1.150ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.558     2.667    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y117       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.772 f  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.780    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X129Y117       FDRE                                         f  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.733     2.477    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y117       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.678    
                         clock uncertainty            0.068     2.746    
    SLICE_X129Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.793    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.574ns (routing 0.524ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.583ns, distribution 1.171ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.574     2.683    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y58        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y58        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.788 r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.796    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X129Y58        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.754     2.498    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y58        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.196     2.694    
                         clock uncertainty            0.068     2.762    
    SLICE_X129Y58        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.809    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.574ns (routing 0.524ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.583ns, distribution 1.171ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.574     2.683    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y58        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y58        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.788 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.796    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X129Y58        FDRE                                         f  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.754     2.498    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y58        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.196     2.694    
                         clock uncertainty            0.068     2.762    
    SLICE_X129Y58        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.809    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.524ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.583ns, distribution 1.118ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.528     2.637    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y109       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y109       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.742 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.750    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X118Y109       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.701     2.445    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y109       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.203     2.648    
                         clock uncertainty            0.068     2.716    
    SLICE_X118Y109       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.763    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.524ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.583ns, distribution 1.118ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.528     2.637    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y109       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y109       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.742 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.750    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X118Y109       FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.701     2.445    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y109       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.203     2.648    
                         clock uncertainty            0.068     2.716    
    SLICE_X118Y109       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.763    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                 -0.012    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       49.658ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.367ns  (logic 0.078ns (21.253%)  route 0.289ns (78.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X227Y168       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.289     0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X227Y167       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y167       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                 49.658    

Slack (MET) :             49.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.367ns  (logic 0.078ns (21.253%)  route 0.289ns (78.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X227Y168       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.289     0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X227Y167       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y167       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                 49.658    

Slack (MET) :             49.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.346ns  (logic 0.079ns (22.832%)  route 0.267ns (77.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X227Y168       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.267     0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y168       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                 49.679    

Slack (MET) :             49.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.346ns  (logic 0.079ns (22.832%)  route 0.267ns (77.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X227Y168       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.267     0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y168       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                 49.679    

Slack (MET) :             49.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.336ns  (logic 0.078ns (23.214%)  route 0.258ns (76.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y184                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X227Y184       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.258     0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X227Y184       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y184       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                 49.689    

Slack (MET) :             49.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.336ns  (logic 0.078ns (23.214%)  route 0.258ns (76.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y184                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X227Y184       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.258     0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X227Y184       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y184       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                 49.689    

Slack (MET) :             49.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.320ns  (logic 0.080ns (25.000%)  route 0.240ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y184                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X227Y184       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.240     0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X227Y184       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y184       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                 49.705    

Slack (MET) :             49.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.320ns  (logic 0.080ns (25.000%)  route 0.240ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y184                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X227Y184       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.240     0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X227Y184       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y184       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                 49.705    

Slack (MET) :             49.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.319ns  (logic 0.076ns (23.824%)  route 0.243ns (76.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X227Y168       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.243     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y168       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                 49.706    

Slack (MET) :             49.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.319ns  (logic 0.076ns (23.824%)  route 0.243ns (76.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X227Y168       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.243     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y168       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                 49.706    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :          397  Failing Endpoints,  Worst Slack       -0.012ns,  Total Violation       -2.618ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 r  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.955ns (31.567%)  route 6.406ns (68.433%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.625ns (routing 0.868ns, distribution 1.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 r  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 f  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 f  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    13.340 f  test_inst/convolveCore_instance/data_path.OutportGroup_1.acc_pipe1_2_write_1/CapGtOne.token_latch[3]_i_1__239/O
                         net (fo=4, routed)           0.315    13.655    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[3]_0[0]
    SLICE_X169Y78        FDRE                                         f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.625    14.496    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y78        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.341    14.155    
                         clock uncertainty           -0.068    14.087    
    SLICE_X169Y78        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.027    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[27].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 2.976ns (31.836%)  route 6.372ns (68.164%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 14.494 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.623ns (routing 0.868ns, distribution 1.755ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 r  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118    13.361 r  test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[3]_i_1__222/O
                         net (fo=4, routed)           0.281    13.642    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[3]_1[0]
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.623    14.494    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.341    14.153    
                         clock uncertainty           -0.068    14.085    
    SLICE_X169Y76        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.025    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 2.976ns (31.836%)  route 6.372ns (68.164%))
  Logic Levels:           32  (CARRY8=1 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 14.494 - 10.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.955ns, distribution 2.029ns)
  Clock Net Delay (Destination): 2.623ns (routing 0.868ns, distribution 1.755ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.984     4.294    test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/clk
    SLR Crossing[1->0]   
    SLICE_X176Y88        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y88        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.370 f  test_inst/convolveCore_instance/convolveCore_CP_9827.cp_element_72_delay/UnitDelay.ack_reg/Q
                         net (fo=188, routed)         0.459     4.829    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/convolveCore_CP_9827_elements_72
    SLICE_X174Y89        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.952 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_2__188/O
                         net (fo=8, routed)           0.337     5.289    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]_0
    SLICE_X176Y88        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.340 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394/O
                         net (fo=1, routed)           0.216     5.556    test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_9__394_n_0
    SLICE_X176Y87        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.113     5.669 f  test_inst/convolveCore_instance/data_path.MUX_5066_inst_block.MUX_5066_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__298/CO[7]
                         net (fo=17, routed)          0.368     6.037    test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_1[0]
    SLICE_X178Y84        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.072 f  test_inst/convolveCore_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395/O
                         net (fo=28, routed)          0.212     6.284    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in91_out
    SLICE_X180Y85        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.335 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/token_latch[0]_i_2/O
                         net (fo=2, routed)           0.090     6.425    test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_3__395
    SLICE_X181Y85        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.522 r  test_inst/convolveCore_instance/data_path.MUX_5089_inst_block.MUX_5089_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__44/O
                         net (fo=2, routed)           0.149     6.671    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/do_while_stmt_5029_branch_ack_1
    SLICE_X183Y85        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     6.720 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_2__22/O
                         net (fo=89, routed)          0.082     6.802    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/CapEqOne.non_zero_reg_18
    SLICE_X183Y85        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.950 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_do_while_stmt_5029_terminator_21353/lc_place/UnitDelay.ack_i_1__137/O
                         net (fo=122, routed)         0.486     7.436    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_10
    SLICE_X192Y81        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     7.536 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__45/O
                         net (fo=3, routed)           0.180     7.716    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_2
    SLICE_X193Y78        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     7.812 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1261.gj_convolveCore_cp_element_group_1261/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_2__33/O
                         net (fo=2, routed)           0.180     7.992    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383_0
    SLICE_X195Y78        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.042 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230/O
                         net (fo=1, routed)           0.105     8.147    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__230_n_0
    SLICE_X195Y76        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.270 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_1262.gj_convolveCore_cp_element_group_1262/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__383/O
                         net (fo=31, routed)          0.367     8.637    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/RPIPE_core3_kp3_7518_inst_req_1
    SLICE_X192Y79        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.688 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[35].placeBlock.pI/CapGtOne.token_latch[3]_i_65__0/O
                         net (fo=1, routed)           0.090     8.778    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_0
    SLICE_X192Y80        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.879 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[43].placeBlock.pI/CapGtOne.token_latch[3]_i_33__0/O
                         net (fo=1, routed)           0.168     9.047    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_0
    SLICE_X190Y81        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.196 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24/O
                         net (fo=1, routed)           0.100     9.296    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_10__24_n_0
    SLICE_X188Y81        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     9.419 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141/O
                         net (fo=1, routed)           0.153     9.572    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_4__141_n_0
    SLICE_X186Y81        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     9.695 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_99.gj_convolveCore_cp_element_group_99/placegen[41].placeBlock.pI/CapGtOne.token_latch[3]_i_3__165/O
                         net (fo=105, routed)         0.371    10.066    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/convolveCore_CP_9827_elements_99
    SLICE_X184Y81        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    10.118 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[2].placeBlock.pI/CapGtOne.token_latch[3]_i_14__1/O
                         net (fo=1, routed)           0.154    10.272    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/token2_out
    SLICE_X183Y80        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.396 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_14.gj_convolveCore_cp_element_group_14/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__115/O
                         net (fo=43, routed)          0.298    10.694    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/convolveCore_CP_9827_elements_14
    SLICE_X178Y81        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.783 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/inTransPlaceBlock.pI/UnitDelay.ack_i_2__23/O
                         net (fo=11, routed)          0.165    10.948    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X177Y81        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    11.071 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkUpdate/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__116/O
                         net (fo=5, routed)           0.110    11.181    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X177Y82        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.278 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_34.gj_convolveCore_cp_element_group_34/placegen[1].placeBlock.pI/write_ack_i_2/O
                         net (fo=4, routed)           0.164    11.442    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/convolveCore_CP_9827_elements_34
    SLICE_X173Y82        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    11.492 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_33.gj_convolveCore_cp_element_group_33/placegen[1].placeBlock.pI/noFlowThrough.ilb/write_ack/O
                         net (fo=2, routed)           0.044    11.536    test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/sample_ack
    SLICE_X173Y82        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    11.633 r  test_inst/convolveCore_instance/convolveCore_CP_9827.phi_stmt_5031_phi_seq_9911_block.phi_stmt_5031_phi_seq_9911/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__130/O
                         net (fo=5, routed)           0.137    11.770    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/phi_sample_ack
    SLICE_X172Y81        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    11.859 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[5].placeBlock.pI/UnitDelay.ack_i_11__2/O
                         net (fo=1, routed)           0.043    11.902    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_reg_1
    SLICE_X172Y81        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    12.001 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[4].placeBlock.pI/UnitDelay.ack_i_4__10/O
                         net (fo=1, routed)           0.106    12.107    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_reg
    SLICE_X172Y83        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    12.257 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_13.gj_convolveCore_cp_element_group_13/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__139/O
                         net (fo=26, routed)          0.222    12.479    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/convolveCore_CP_9827_elements_13
    SLICE_X171Y81        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    12.602 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[44].placeBlock.pI/token_latch[0]_i_34/O
                         net (fo=1, routed)           0.090    12.692    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_6_0
    SLICE_X170Y81        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    12.727 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[39].placeBlock.pI/token_latch[0]_i_18/O
                         net (fo=1, routed)           0.086    12.813    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch_reg[0]_2
    SLICE_X170Y82        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    12.848 f  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[33].placeBlock.pI/token_latch[0]_i_6/O
                         net (fo=1, routed)           0.082    12.930    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch_reg[0]_1
    SLICE_X170Y81        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.966 r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[5].placeBlock.pI/token_latch[0]_i_1__0/O
                         net (fo=181, routed)         0.277    13.243    test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/convolveCore_CP_9827_elements_3292
    SLICE_X169Y77        LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118    13.361 r  test_inst/convolveCore_instance/data_path.OutportGroup_24.conv3_kp3_write_24_gI/BaseGen[0].gCase.SampleOnly.sgis/CapGtOne.token_latch[3]_i_1__222/O
                         net (fo=4, routed)           0.281    13.642    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[3]_1[0]
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.623    14.494    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/clk
    SLR Crossing[1->0]   
    SLICE_X169Y76        FDRE                                         r  test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.341    14.153    
                         clock uncertainty           -0.068    14.085    
    SLICE_X169Y76        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    14.025    test_inst/convolveCore_instance/convolveCore_CP_9827.convolveCore_cp_element_group_3292.gj_convolveCore_cp_element_group_3292/placegen[10].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.524ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.583ns, distribution 1.115ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.529     2.638    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y176       RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.743 r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.751    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X122Y176       FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.698     2.442    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X122Y176       FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.207     2.649    
                         clock uncertainty            0.068     2.717    
    SLICE_X122Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.764    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.524ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.583ns, distribution 1.115ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.529     2.638    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/WCLK
    SLR Crossing[1->0]   
    SLICE_X122Y176       RAMD32                                       r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.743 f  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_28_41/RAMG/O
                         net (fo=1, routed)           0.008     2.751    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[40]
    SLICE_X122Y176       FDRE                                         f  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.698     2.442    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X122Y176       FDRE                                         r  test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]/C
                         clock pessimism              0.207     2.649    
                         clock uncertainty            0.068     2.717    
    SLICE_X122Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.764    test_inst/kernelModule_in1_instance/data_path.W_fv1_797_delayed_12_0_800_inst_block.W_fv1_797_delayed_12_0_800_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.562ns (routing 0.524ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.583ns, distribution 1.155ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.562     2.671    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X139Y118       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y118       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.776 r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.784    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X139Y118       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.738     2.482    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X139Y118       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.200     2.682    
                         clock uncertainty            0.068     2.750    
    SLICE_X139Y118       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.797    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.562ns (routing 0.524ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.583ns, distribution 1.155ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.562     2.671    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X139Y118       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y118       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.776 f  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.784    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X139Y118       FDRE                                         f  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.738     2.482    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X139Y118       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.200     2.682    
                         clock uncertainty            0.068     2.750    
    SLICE_X139Y118       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.797    test_inst/kernelModule_in2_instance/data_path.W_bytemask_1170_delayed_12_0_1232_inst_block.W_bytemask_1170_delayed_12_0_1232_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.524ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.583ns, distribution 1.150ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.558     2.667    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y117       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.772 r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.780    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X129Y117       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.733     2.477    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y117       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.678    
                         clock uncertainty            0.068     2.746    
    SLICE_X129Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.793    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.524ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.583ns, distribution 1.150ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.558     2.667    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y117       RAMD32                                       r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y117       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.772 f  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.780    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X129Y117       FDRE                                         f  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.733     2.477    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y117       FDRE                                         r  test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.201     2.678    
                         clock uncertainty            0.068     2.746    
    SLICE_X129Y117       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.793    test_inst/kernelModule_in2_instance/data_path.W_fv1_1139_delayed_12_0_1190_inst_block.W_fv1_1139_delayed_12_0_1190_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.574ns (routing 0.524ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.583ns, distribution 1.171ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.574     2.683    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y58        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y58        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.788 r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.796    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X129Y58        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.754     2.498    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y58        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.196     2.694    
                         clock uncertainty            0.068     2.762    
    SLICE_X129Y58        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.809    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.574ns (routing 0.524ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.583ns, distribution 1.171ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.574     2.683    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X129Y58        RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y58        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.788 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.796    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[12]
    SLICE_X129Y58        FDRE                                         f  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.754     2.498    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X129Y58        FDRE                                         r  test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.196     2.694    
                         clock uncertainty            0.068     2.762    
    SLICE_X129Y58        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.809    test_inst/loadInput_in1_instance/data_path.W_fv1_2571_delayed_12_0_2751_inst_block.W_fv1_2571_delayed_12_0_2751_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.524ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.583ns, distribution 1.118ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.528     2.637    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y109       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y109       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.742 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.750    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X118Y109       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.701     2.445    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y109       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.203     2.648    
                         clock uncertainty            0.068     2.716    
    SLICE_X118Y109       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.763    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.524ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.583ns, distribution 1.118ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.528     2.637    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/WCLK
    SLR Crossing[1->0]   
    SLICE_X118Y109       RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y109       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.742 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.008     2.750    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[26]
    SLICE_X118Y109       FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.701     2.445    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X118Y109       FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]/C
                         clock pessimism              0.203     2.648    
                         clock uncertainty            0.068     2.716    
    SLICE_X118Y109       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.763    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                 -0.012    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.658ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.367ns  (logic 0.078ns (21.253%)  route 0.289ns (78.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X227Y168       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.289     0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X227Y167       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y167       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                 49.658    

Slack (MET) :             49.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.367ns  (logic 0.078ns (21.253%)  route 0.289ns (78.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X227Y168       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.289     0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X227Y167       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y167       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                 49.658    

Slack (MET) :             49.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.346ns  (logic 0.079ns (22.832%)  route 0.267ns (77.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X227Y168       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.267     0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y168       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                 49.679    

Slack (MET) :             49.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.346ns  (logic 0.079ns (22.832%)  route 0.267ns (77.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X227Y168       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.267     0.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y168       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                 49.679    

Slack (MET) :             49.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.336ns  (logic 0.078ns (23.214%)  route 0.258ns (76.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y184                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X227Y184       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.258     0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X227Y184       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y184       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                 49.689    

Slack (MET) :             49.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.336ns  (logic 0.078ns (23.214%)  route 0.258ns (76.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y184                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X227Y184       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.258     0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X227Y184       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y184       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                 49.689    

Slack (MET) :             49.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.320ns  (logic 0.080ns (25.000%)  route 0.240ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y184                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X227Y184       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.240     0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X227Y184       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y184       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                 49.705    

Slack (MET) :             49.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.320ns  (logic 0.080ns (25.000%)  route 0.240ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y184                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X227Y184       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.240     0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X227Y184       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y184       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                 49.705    

Slack (MET) :             49.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.319ns  (logic 0.076ns (23.824%)  route 0.243ns (76.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X227Y168       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.243     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y168       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                 49.706    

Slack (MET) :             49.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.319ns  (logic 0.076ns (23.824%)  route 0.243ns (76.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X227Y168       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.243     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y168       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                 49.706    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.556ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.469ns  (logic 0.077ns (16.418%)  route 0.392ns (83.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X227Y168       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.392     0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y168       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  9.556    

Slack (MET) :             9.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.469ns  (logic 0.077ns (16.418%)  route 0.392ns (83.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X227Y168       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.392     0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y168       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  9.556    

Slack (MET) :             9.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.457ns  (logic 0.076ns (16.630%)  route 0.381ns (83.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y182                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X227Y182       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.381     0.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X226Y182       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X226Y182       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  9.568    

Slack (MET) :             9.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.457ns  (logic 0.076ns (16.630%)  route 0.381ns (83.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y182                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X227Y182       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.381     0.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X226Y182       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X226Y182       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  9.568    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.386ns  (logic 0.080ns (20.725%)  route 0.306ns (79.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y169                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X227Y169       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.306     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y169       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  9.639    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.386ns  (logic 0.080ns (20.725%)  route 0.306ns (79.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y169                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X227Y169       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.306     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y169       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  9.639    

Slack (MET) :             9.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.296ns  (logic 0.078ns (26.351%)  route 0.218ns (73.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y169                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X227Y169       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.218     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y169       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  9.729    

Slack (MET) :             9.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.296ns  (logic 0.078ns (26.351%)  route 0.218ns (73.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y169                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X227Y169       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.218     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y169       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  9.729    

Slack (MET) :             9.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.295ns  (logic 0.078ns (26.441%)  route 0.217ns (73.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X227Y168       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.217     0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y168       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  9.730    

Slack (MET) :             9.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.295ns  (logic 0.078ns (26.441%)  route 0.217ns (73.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X227Y168       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.217     0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y168       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  9.730    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.556ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.469ns  (logic 0.077ns (16.418%)  route 0.392ns (83.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X227Y168       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.392     0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y168       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  9.556    

Slack (MET) :             9.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.469ns  (logic 0.077ns (16.418%)  route 0.392ns (83.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X227Y168       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.392     0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y168       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  9.556    

Slack (MET) :             9.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.457ns  (logic 0.076ns (16.630%)  route 0.381ns (83.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y182                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X227Y182       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.381     0.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X226Y182       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X226Y182       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  9.568    

Slack (MET) :             9.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.457ns  (logic 0.076ns (16.630%)  route 0.381ns (83.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y182                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X227Y182       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.381     0.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X226Y182       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X226Y182       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  9.568    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.386ns  (logic 0.080ns (20.725%)  route 0.306ns (79.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y169                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X227Y169       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.306     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y169       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  9.639    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.386ns  (logic 0.080ns (20.725%)  route 0.306ns (79.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y169                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X227Y169       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.306     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y169       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  9.639    

Slack (MET) :             9.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.296ns  (logic 0.078ns (26.351%)  route 0.218ns (73.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y169                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X227Y169       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.218     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y169       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  9.729    

Slack (MET) :             9.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.296ns  (logic 0.078ns (26.351%)  route 0.218ns (73.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y169                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X227Y169       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.218     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y169       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  9.729    

Slack (MET) :             9.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.295ns  (logic 0.078ns (26.441%)  route 0.217ns (73.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X227Y168       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.217     0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y168       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  9.730    

Slack (MET) :             9.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.295ns  (logic 0.078ns (26.441%)  route 0.217ns (73.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y168                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X227Y168       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.217     0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X227Y168       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  9.730    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.076ns (10.326%)  route 0.660ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.832ns (routing 0.868ns, distribution 1.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.660     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.832    14.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.330    14.373    
                         clock uncertainty           -0.068    14.306    
    SLICE_X227Y161       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    14.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.076ns (10.326%)  route 0.660ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.832ns (routing 0.868ns, distribution 1.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.660     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.832    14.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.330    14.373    
                         clock uncertainty           -0.068    14.306    
    SLICE_X227Y161       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    14.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.076ns (10.326%)  route 0.660ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.832ns (routing 0.868ns, distribution 1.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.660     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.832    14.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.330    14.373    
                         clock uncertainty           -0.068    14.306    
    SLICE_X227Y161       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    14.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.076ns (10.512%)  route 0.647ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.831ns (routing 0.868ns, distribution 1.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.647     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X228Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.831    14.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X228Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.330    14.372    
                         clock uncertainty           -0.068    14.305    
    SLICE_X228Y161       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    14.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.830ns (routing 0.868ns, distribution 1.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.830    14.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.330    14.371    
                         clock uncertainty           -0.068    14.303    
    SLICE_X227Y169       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    14.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.830ns (routing 0.868ns, distribution 1.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.830    14.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.330    14.371    
                         clock uncertainty           -0.068    14.303    
    SLICE_X227Y169       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    14.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.068    14.307    
    SLICE_X227Y168       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    14.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.068    14.307    
    SLICE_X227Y168       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    14.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.068    14.307    
    SLICE_X227Y168       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    14.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.068    14.307    
    SLICE_X227Y168       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    14.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.734ns (routing 0.524ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.583ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.734     2.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.110     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X229Y163       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.935     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X229Y163       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.219     2.898    
    SLICE_X229Y163       FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.020     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.714ns (routing 0.524ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.583ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.714     2.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y181       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y181       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X228Y182       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.921     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y182       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.194     2.859    
    SLICE_X228Y182       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.734ns (routing 0.524ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.583ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.734     2.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.109     2.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X229Y163       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.933     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X229Y163       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.219     2.896    
    SLICE_X229Y163       FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     2.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Net Delay (Source):      1.743ns (routing 0.524ns, distribution 1.219ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.583ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.743     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X228Y164       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y164       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.070     2.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X228Y164       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.939     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLR Crossing[1->0]   
    SLICE_X228Y164       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.180     2.863    
    SLICE_X228Y164       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.583ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.073     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X228Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.917     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.187     2.848    
    SLICE_X228Y183       FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.583ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.073     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X228Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.917     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.187     2.848    
    SLICE_X228Y183       FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.583ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.080     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.922     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.187     2.853    
    SLICE_X227Y183       FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.583ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.080     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.922     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.187     2.853    
    SLICE_X227Y183       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.583ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.080     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.922     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.187     2.853    
    SLICE_X227Y183       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.583ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.079     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.920     2.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.187     2.851    
    SLICE_X227Y183       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.076ns (10.326%)  route 0.660ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.832ns (routing 0.868ns, distribution 1.964ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.660     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.832    14.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.330    14.373    
                         clock uncertainty           -0.068    14.306    
    SLICE_X227Y161       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    14.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.076ns (10.326%)  route 0.660ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.832ns (routing 0.868ns, distribution 1.964ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.660     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.832    14.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.330    14.373    
                         clock uncertainty           -0.068    14.306    
    SLICE_X227Y161       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    14.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.076ns (10.326%)  route 0.660ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.832ns (routing 0.868ns, distribution 1.964ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.660     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.832    14.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.330    14.373    
                         clock uncertainty           -0.068    14.306    
    SLICE_X227Y161       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    14.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.076ns (10.512%)  route 0.647ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.831ns (routing 0.868ns, distribution 1.963ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.647     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X228Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.831    14.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X228Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.330    14.372    
                         clock uncertainty           -0.068    14.305    
    SLICE_X228Y161       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    14.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.830ns (routing 0.868ns, distribution 1.962ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.830    14.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.330    14.371    
                         clock uncertainty           -0.068    14.303    
    SLICE_X227Y169       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    14.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.830ns (routing 0.868ns, distribution 1.962ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.830    14.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.330    14.371    
                         clock uncertainty           -0.068    14.303    
    SLICE_X227Y169       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    14.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.068    14.307    
    SLICE_X227Y168       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    14.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.068    14.307    
    SLICE_X227Y168       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    14.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.068    14.307    
    SLICE_X227Y168       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    14.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.068    14.307    
    SLICE_X227Y168       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    14.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.524ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.583ns, distribution 1.352ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.734     2.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.110     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X229Y163       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.935     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X229Y163       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.219     2.898    
                         clock uncertainty            0.068     2.966    
    SLICE_X229Y163       FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.020     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.524ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.583ns, distribution 1.338ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.714     2.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y181       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y181       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X228Y182       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.921     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y182       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.194     2.859    
                         clock uncertainty            0.068     2.927    
    SLICE_X228Y182       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.524ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.583ns, distribution 1.350ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.734     2.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.109     2.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X229Y163       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.933     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X229Y163       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.219     2.896    
                         clock uncertainty            0.068     2.964    
    SLICE_X229Y163       FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     2.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.524ns, distribution 1.219ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.583ns, distribution 1.356ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.743     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X228Y164       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y164       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.070     2.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X228Y164       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.939     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLR Crossing[1->0]   
    SLICE_X228Y164       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.180     2.863    
                         clock uncertainty            0.068     2.930    
    SLICE_X228Y164       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.583ns, distribution 1.334ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.073     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X228Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.917     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.187     2.848    
                         clock uncertainty            0.068     2.915    
    SLICE_X228Y183       FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.583ns, distribution 1.334ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.073     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X228Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.917     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.187     2.848    
                         clock uncertainty            0.068     2.915    
    SLICE_X228Y183       FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.583ns, distribution 1.339ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.080     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.922     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.187     2.853    
                         clock uncertainty            0.068     2.920    
    SLICE_X227Y183       FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.583ns, distribution 1.339ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.080     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.922     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.187     2.853    
                         clock uncertainty            0.068     2.920    
    SLICE_X227Y183       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.583ns, distribution 1.339ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.080     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.922     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.187     2.853    
                         clock uncertainty            0.068     2.920    
    SLICE_X227Y183       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.583ns, distribution 1.337ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.079     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.920     2.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.187     2.851    
                         clock uncertainty            0.068     2.918    
    SLICE_X227Y183       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.076ns (10.326%)  route 0.660ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.832ns (routing 0.868ns, distribution 1.964ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.660     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.832    14.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.330    14.373    
                         clock uncertainty           -0.068    14.306    
    SLICE_X227Y161       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    14.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.076ns (10.326%)  route 0.660ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.832ns (routing 0.868ns, distribution 1.964ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.660     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.832    14.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.330    14.373    
                         clock uncertainty           -0.068    14.306    
    SLICE_X227Y161       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    14.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.076ns (10.326%)  route 0.660ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.832ns (routing 0.868ns, distribution 1.964ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.660     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.832    14.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.330    14.373    
                         clock uncertainty           -0.068    14.306    
    SLICE_X227Y161       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    14.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.076ns (10.512%)  route 0.647ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.831ns (routing 0.868ns, distribution 1.963ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.647     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X228Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.831    14.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X228Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.330    14.372    
                         clock uncertainty           -0.068    14.305    
    SLICE_X228Y161       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    14.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.830ns (routing 0.868ns, distribution 1.962ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.830    14.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.330    14.371    
                         clock uncertainty           -0.068    14.303    
    SLICE_X227Y169       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    14.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.830ns (routing 0.868ns, distribution 1.962ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.830    14.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.330    14.371    
                         clock uncertainty           -0.068    14.303    
    SLICE_X227Y169       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    14.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.068    14.307    
    SLICE_X227Y168       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    14.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.068    14.307    
    SLICE_X227Y168       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    14.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.068    14.307    
    SLICE_X227Y168       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    14.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.068    14.307    
    SLICE_X227Y168       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    14.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.524ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.583ns, distribution 1.352ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.734     2.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.110     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X229Y163       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.935     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X229Y163       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.219     2.898    
                         clock uncertainty            0.068     2.966    
    SLICE_X229Y163       FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.020     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.524ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.583ns, distribution 1.338ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.714     2.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y181       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y181       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X228Y182       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.921     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y182       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.194     2.859    
                         clock uncertainty            0.068     2.927    
    SLICE_X228Y182       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.524ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.583ns, distribution 1.350ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.734     2.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.109     2.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X229Y163       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.933     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X229Y163       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.219     2.896    
                         clock uncertainty            0.068     2.964    
    SLICE_X229Y163       FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     2.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.524ns, distribution 1.219ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.583ns, distribution 1.356ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.743     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X228Y164       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y164       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.070     2.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X228Y164       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.939     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLR Crossing[1->0]   
    SLICE_X228Y164       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.180     2.863    
                         clock uncertainty            0.068     2.930    
    SLICE_X228Y164       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.583ns, distribution 1.334ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.073     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X228Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.917     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.187     2.848    
                         clock uncertainty            0.068     2.915    
    SLICE_X228Y183       FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.583ns, distribution 1.334ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.073     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X228Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.917     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.187     2.848    
                         clock uncertainty            0.068     2.915    
    SLICE_X228Y183       FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.583ns, distribution 1.339ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.080     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.922     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.187     2.853    
                         clock uncertainty            0.068     2.920    
    SLICE_X227Y183       FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.583ns, distribution 1.339ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.080     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.922     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.187     2.853    
                         clock uncertainty            0.068     2.920    
    SLICE_X227Y183       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.583ns, distribution 1.339ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.080     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.922     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.187     2.853    
                         clock uncertainty            0.068     2.920    
    SLICE_X227Y183       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.583ns, distribution 1.337ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.079     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.920     2.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.187     2.851    
                         clock uncertainty            0.068     2.918    
    SLICE_X227Y183       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.076ns (10.326%)  route 0.660ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.832ns (routing 0.868ns, distribution 1.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.660     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.832    14.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.330    14.373    
                         clock uncertainty           -0.067    14.306    
    SLICE_X227Y161       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    14.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  9.046    

Slack (MET) :             9.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.076ns (10.326%)  route 0.660ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.832ns (routing 0.868ns, distribution 1.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.660     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.832    14.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.330    14.373    
                         clock uncertainty           -0.067    14.306    
    SLICE_X227Y161       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    14.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  9.046    

Slack (MET) :             9.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.076ns (10.326%)  route 0.660ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.832ns (routing 0.868ns, distribution 1.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.660     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.832    14.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.330    14.373    
                         clock uncertainty           -0.067    14.306    
    SLICE_X227Y161       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    14.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  9.046    

Slack (MET) :             9.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.076ns (10.512%)  route 0.647ns (89.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 0.955ns, distribution 2.194ns)
  Clock Net Delay (Destination): 2.831ns (routing 0.868ns, distribution 1.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.149     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.535 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.647     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X228Y161       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.831    14.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X228Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.330    14.372    
                         clock uncertainty           -0.067    14.305    
    SLICE_X228Y161       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    14.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  9.058    

Slack (MET) :             9.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.830ns (routing 0.868ns, distribution 1.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.830    14.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.330    14.371    
                         clock uncertainty           -0.067    14.304    
    SLICE_X227Y169       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    14.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.072    

Slack (MET) :             9.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.830ns (routing 0.868ns, distribution 1.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.830    14.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.330    14.371    
                         clock uncertainty           -0.067    14.304    
    SLICE_X227Y169       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    14.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.072    

Slack (MET) :             9.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.067    14.308    
    SLICE_X227Y168       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    14.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.076    

Slack (MET) :             9.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.067    14.308    
    SLICE_X227Y168       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    14.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.076    

Slack (MET) :             9.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.067    14.308    
    SLICE_X227Y168       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    14.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.076    

Slack (MET) :             9.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.079ns (11.383%)  route 0.615ns (88.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.163ns (routing 0.955ns, distribution 2.208ns)
  Clock Net Delay (Destination): 2.834ns (routing 0.868ns, distribution 1.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       3.163     4.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X226Y167       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y167       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.552 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.615     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X227Y168       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.003    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.633 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.847    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.871 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       2.834    14.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y168       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.330    14.375    
                         clock uncertainty           -0.067    14.308    
    SLICE_X227Y168       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    14.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.734ns (routing 0.524ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.583ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.734     2.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.110     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X229Y163       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.935     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X229Y163       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.219     2.898    
    SLICE_X229Y163       FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.020     2.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.714ns (routing 0.524ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.583ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.714     2.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y181       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y181       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X228Y182       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.921     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y182       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.194     2.859    
    SLICE_X228Y182       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.734ns (routing 0.524ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.583ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.734     2.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X225Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y163       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.109     2.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X229Y163       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.933     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X229Y163       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.219     2.896    
    SLICE_X229Y163       FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     2.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Net Delay (Source):      1.743ns (routing 0.524ns, distribution 1.219ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.583ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.743     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X228Y164       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y164       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.070     2.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X228Y164       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.939     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLR Crossing[1->0]   
    SLICE_X228Y164       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.180     2.863    
    SLICE_X228Y164       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.583ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.073     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X228Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.917     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.187     2.848    
    SLICE_X228Y183       FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.583ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.073     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X228Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.917     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.187     2.848    
    SLICE_X228Y183       FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.583ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.080     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.922     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.187     2.853    
    SLICE_X227Y183       FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.583ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.080     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.922     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.187     2.853    
    SLICE_X227Y183       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.583ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.080     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.922     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.187     2.853    
    SLICE_X227Y183       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.728ns (routing 0.524ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.583ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.728     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X228Y183       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y183       FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.079     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X227Y183       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=80911, routed)       1.920     2.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[1->0]   
    SLICE_X227Y183       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.187     2.851    
    SLICE_X227Y183       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.925ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.303ns (16.203%)  route 1.567ns (83.797%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.873ns = ( 53.873 - 50.000 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    4.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 1.038ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.948ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.899     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y140       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     8.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.353     9.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X225Y140       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     9.225 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.260     9.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X226Y145       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.954    10.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X226Y156       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.669    53.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X226Y156       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.691    58.564    
                         clock uncertainty           -0.035    58.529    
    SLICE_X226Y156       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    58.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.463    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 47.925    

Slack (MET) :             47.928ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.303ns (16.212%)  route 1.566ns (83.788%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 53.875 - 50.000 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    4.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 1.038ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.948ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.899     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y140       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     8.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.353     9.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X225Y140       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     9.225 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.260     9.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X226Y145       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.953    10.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X226Y155       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.671    53.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X226Y155       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.691    58.566    
                         clock uncertainty           -0.035    58.531    
    SLICE_X226Y155       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    58.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.465    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                 47.928    

Slack (MET) :             47.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.303ns (16.186%)  route 1.569ns (83.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 53.881 - 50.000 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    4.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 1.038ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.948ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.899     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y140       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     8.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.353     9.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X225Y140       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     9.225 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.260     9.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X226Y145       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.956    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X226Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.677    53.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X226Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.691    58.572    
                         clock uncertainty           -0.035    58.537    
    SLICE_X226Y158       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    58.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.471    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 47.931    

Slack (MET) :             47.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.303ns (16.186%)  route 1.569ns (83.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 53.881 - 50.000 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    4.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 1.038ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.948ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.899     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y140       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     8.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.353     9.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X225Y140       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     9.225 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.260     9.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X226Y145       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.956    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X226Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.677    53.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X226Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.691    58.572    
                         clock uncertainty           -0.035    58.537    
    SLICE_X226Y158       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    58.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.471    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 47.931    

Slack (MET) :             47.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.303ns (16.186%)  route 1.569ns (83.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 53.881 - 50.000 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    4.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 1.038ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.948ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.899     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y140       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     8.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.353     9.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X225Y140       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     9.225 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.260     9.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X226Y145       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.956    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X226Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.677    53.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X226Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.691    58.572    
                         clock uncertainty           -0.035    58.537    
    SLICE_X226Y158       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    58.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.471    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 47.931    

Slack (MET) :             47.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.303ns (16.186%)  route 1.569ns (83.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 53.881 - 50.000 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    4.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 1.038ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.948ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.899     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y140       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     8.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.353     9.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X225Y140       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     9.225 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.260     9.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X226Y145       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.956    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X226Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.677    53.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X226Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.691    58.572    
                         clock uncertainty           -0.035    58.537    
    SLICE_X226Y158       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    58.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.471    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 47.931    

Slack (MET) :             47.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.303ns (16.186%)  route 1.569ns (83.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 53.881 - 50.000 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    4.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 1.038ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.948ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.899     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y140       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     8.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.353     9.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X225Y140       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     9.225 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.260     9.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X226Y145       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.956    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X226Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.677    53.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X226Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.691    58.572    
                         clock uncertainty           -0.035    58.537    
    SLICE_X226Y158       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    58.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.471    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 47.931    

Slack (MET) :             47.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.303ns (16.186%)  route 1.569ns (83.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 53.881 - 50.000 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    4.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 1.038ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.948ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.899     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y140       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     8.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.353     9.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X225Y140       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     9.225 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.260     9.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X226Y145       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.956    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X226Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.677    53.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X226Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.691    58.572    
                         clock uncertainty           -0.035    58.537    
    SLICE_X226Y158       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    58.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.471    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 47.931    

Slack (MET) :             47.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.303ns (16.186%)  route 1.569ns (83.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 53.881 - 50.000 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    4.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 1.038ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.948ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.899     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y140       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     8.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.353     9.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X225Y140       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     9.225 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.260     9.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X226Y145       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.956    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X226Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.677    53.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X226Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.691    58.572    
                         clock uncertainty           -0.035    58.537    
    SLICE_X226Y158       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    58.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.471    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 47.931    

Slack (MET) :             47.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.303ns (16.186%)  route 1.569ns (83.814%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 53.881 - 50.000 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    4.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 1.038ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.948ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.441     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.899     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X225Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y140       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     8.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.353     9.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X225Y140       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     9.225 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.260     9.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X226Y145       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     9.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.956    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X226Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715    52.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.677    53.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X226Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.691    58.572    
                         clock uncertainty           -0.035    58.537    
    SLICE_X226Y158       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    58.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.471    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 47.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.545%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.161ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    4.339ns
  Clock Net Delay (Source):      1.036ns (routing 0.559ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.621ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.257     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.036     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y169       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y169       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.814 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.093     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X224Y169       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     5.974    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.168     7.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X224Y169       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.339     2.822    
    SLICE_X224Y169       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.040ns (35.714%)  route 0.072ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.166ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    4.375ns
  Clock Net Delay (Source):      1.037ns (routing 0.559ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.621ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.257     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.037     2.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X226Y179       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y179       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.072     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X225Y179       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     5.974    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.173     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X225Y179       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.375     2.791    
    SLICE_X225Y179       FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.158ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    4.339ns
  Clock Net Delay (Source):      1.035ns (routing 0.559ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.621ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.257     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.035     2.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y169       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y169       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     5.974    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.165     7.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.339     2.819    
    SLICE_X227Y169       FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.158ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    4.339ns
  Clock Net Delay (Source):      1.035ns (routing 0.559ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.621ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.257     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.035     2.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y169       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y169       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     5.974    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.165     7.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.339     2.819    
    SLICE_X227Y169       FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.158ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    4.339ns
  Clock Net Delay (Source):      1.035ns (routing 0.559ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.621ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.257     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.035     2.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y169       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y169       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     5.974    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.165     7.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.339     2.819    
    SLICE_X227Y169       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.158ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    4.339ns
  Clock Net Delay (Source):      1.035ns (routing 0.559ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.621ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.257     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.035     2.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y169       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y169       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     5.974    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.165     7.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.339     2.819    
    SLICE_X227Y169       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.158ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    4.339ns
  Clock Net Delay (Source):      1.035ns (routing 0.559ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.621ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.257     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.035     2.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y169       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y169       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     5.974    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.165     7.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -4.339     2.819    
    SLICE_X227Y169       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.158ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    4.339ns
  Clock Net Delay (Source):      1.035ns (routing 0.559ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.621ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.257     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.035     2.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y169       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y169       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     5.974    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.165     7.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.339     2.819    
    SLICE_X227Y169       FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.158ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    4.339ns
  Clock Net Delay (Source):      1.035ns (routing 0.559ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.621ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.257     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.035     2.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y169       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y169       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     5.974    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.165     7.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -4.339     2.819    
    SLICE_X227Y169       FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.158ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    4.339ns
  Clock Net Delay (Source):      1.035ns (routing 0.559ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.621ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.257     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.035     2.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X225Y169       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y169       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X227Y169       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.674     5.974    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.165     7.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X227Y169       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -4.339     2.819    
    SLICE_X227Y169       FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.120    





