
STM32F103-FreeRTOS-SEGGERJLINK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005200  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08005310  08005310  00006310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054e8  080054e8  00007064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080054e8  080054e8  00007064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080054e8  080054e8  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054e8  080054e8  000064e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080054ec  080054ec  000064ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080054f0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003c50  20000064  08005554  00007064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003cb4  08005554  00007cb4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000121cb  00000000  00000000  0000708d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f33  00000000  00000000  00019258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  0001c190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000db8  00000000  00000000  0001d370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e60  00000000  00000000  0001e128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012f8e  00000000  00000000  00036f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000929dd  00000000  00000000  00049f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc8f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f30  00000000  00000000  000dc938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000e1868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000064 	.word	0x20000064
 800012c:	00000000 	.word	0x00000000
 8000130:	080052f8 	.word	0x080052f8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000068 	.word	0x20000068
 800014c:	080052f8 	.word	0x080052f8

08000150 <LEDGreen>:
 */

#include "LEDS.h"
#include "main.h"

void LEDGreen(){
 8000150:	b580      	push	{r7, lr}
 8000152:	b084      	sub	sp, #16
 8000154:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000156:	463b      	mov	r3, r7
 8000158:	2200      	movs	r2, #0
 800015a:	601a      	str	r2, [r3, #0]
 800015c:	605a      	str	r2, [r3, #4]
 800015e:	609a      	str	r2, [r3, #8]
 8000160:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = LED3_Pin|LED1_Pin;
 8000162:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000166:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000168:	2301      	movs	r3, #1
 800016a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800016c:	2300      	movs	r3, #0
 800016e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000170:	2302      	movs	r3, #2
 8000172:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000174:	463b      	mov	r3, r7
 8000176:	4619      	mov	r1, r3
 8000178:	480f      	ldr	r0, [pc, #60]	@ (80001b8 <LEDGreen+0x68>)
 800017a:	f000 fd8d 	bl	8000c98 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LED4_Pin|LED2_Pin;
 800017e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000182:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000184:	2300      	movs	r3, #0
 8000186:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000188:	2300      	movs	r3, #0
 800018a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800018c:	2302      	movs	r3, #2
 800018e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000190:	463b      	mov	r3, r7
 8000192:	4619      	mov	r1, r3
 8000194:	4808      	ldr	r0, [pc, #32]	@ (80001b8 <LEDGreen+0x68>)
 8000196:	f000 fd7f 	bl	8000c98 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOB, LED3_Pin, GPIO_PIN_RESET);
 800019a:	2200      	movs	r2, #0
 800019c:	2180      	movs	r1, #128	@ 0x80
 800019e:	4806      	ldr	r0, [pc, #24]	@ (80001b8 <LEDGreen+0x68>)
 80001a0:	f000 fefe 	bl	8000fa0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_SET);
 80001a4:	2201      	movs	r2, #1
 80001a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80001aa:	4803      	ldr	r0, [pc, #12]	@ (80001b8 <LEDGreen+0x68>)
 80001ac:	f000 fef8 	bl	8000fa0 <HAL_GPIO_WritePin>
}
 80001b0:	bf00      	nop
 80001b2:	3710      	adds	r7, #16
 80001b4:	46bd      	mov	sp, r7
 80001b6:	bd80      	pop	{r7, pc}
 80001b8:	40010c00 	.word	0x40010c00

080001bc <LEDBlue>:

void LEDBlue(){
 80001bc:	b580      	push	{r7, lr}
 80001be:	b084      	sub	sp, #16
 80001c0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001c2:	463b      	mov	r3, r7
 80001c4:	2200      	movs	r2, #0
 80001c6:	601a      	str	r2, [r3, #0]
 80001c8:	605a      	str	r2, [r3, #4]
 80001ca:	609a      	str	r2, [r3, #8]
 80001cc:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin;
 80001ce:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80001d2:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001d4:	2301      	movs	r3, #1
 80001d6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d8:	2300      	movs	r3, #0
 80001da:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001dc:	2302      	movs	r3, #2
 80001de:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001e0:	463b      	mov	r3, r7
 80001e2:	4619      	mov	r1, r3
 80001e4:	480f      	ldr	r0, [pc, #60]	@ (8000224 <LEDBlue+0x68>)
 80001e6:	f000 fd57 	bl	8000c98 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LED4_Pin|LED1_Pin;
 80001ea:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80001ee:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001f0:	2300      	movs	r3, #0
 80001f2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001f4:	2300      	movs	r3, #0
 80001f6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001f8:	2302      	movs	r3, #2
 80001fa:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001fc:	463b      	mov	r3, r7
 80001fe:	4619      	mov	r1, r3
 8000200:	4808      	ldr	r0, [pc, #32]	@ (8000224 <LEDBlue+0x68>)
 8000202:	f000 fd49 	bl	8000c98 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
 8000206:	2201      	movs	r2, #1
 8000208:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800020c:	4805      	ldr	r0, [pc, #20]	@ (8000224 <LEDBlue+0x68>)
 800020e:	f000 fec7 	bl	8000fa0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED3_Pin, GPIO_PIN_RESET);
 8000212:	2200      	movs	r2, #0
 8000214:	2180      	movs	r1, #128	@ 0x80
 8000216:	4803      	ldr	r0, [pc, #12]	@ (8000224 <LEDBlue+0x68>)
 8000218:	f000 fec2 	bl	8000fa0 <HAL_GPIO_WritePin>
}
 800021c:	bf00      	nop
 800021e:	3710      	adds	r7, #16
 8000220:	46bd      	mov	sp, r7
 8000222:	bd80      	pop	{r7, pc}
 8000224:	40010c00 	.word	0x40010c00

08000228 <LEDRed>:

void LEDRed(){
 8000228:	b580      	push	{r7, lr}
 800022a:	b084      	sub	sp, #16
 800022c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800022e:	463b      	mov	r3, r7
 8000230:	2200      	movs	r2, #0
 8000232:	601a      	str	r2, [r3, #0]
 8000234:	605a      	str	r2, [r3, #4]
 8000236:	609a      	str	r2, [r3, #8]
 8000238:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin;
 800023a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800023e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000240:	2301      	movs	r3, #1
 8000242:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000244:	2300      	movs	r3, #0
 8000246:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000248:	2302      	movs	r3, #2
 800024a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800024c:	463b      	mov	r3, r7
 800024e:	4619      	mov	r1, r3
 8000250:	480f      	ldr	r0, [pc, #60]	@ (8000290 <LEDRed+0x68>)
 8000252:	f000 fd21 	bl	8000c98 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LED4_Pin|LED1_Pin;
 8000256:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800025a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800025c:	2300      	movs	r3, #0
 800025e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000260:	2300      	movs	r3, #0
 8000262:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000264:	2302      	movs	r3, #2
 8000266:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000268:	463b      	mov	r3, r7
 800026a:	4619      	mov	r1, r3
 800026c:	4808      	ldr	r0, [pc, #32]	@ (8000290 <LEDRed+0x68>)
 800026e:	f000 fd13 	bl	8000c98 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOB, LED3_Pin, GPIO_PIN_SET);
 8000272:	2201      	movs	r2, #1
 8000274:	2180      	movs	r1, #128	@ 0x80
 8000276:	4806      	ldr	r0, [pc, #24]	@ (8000290 <LEDRed+0x68>)
 8000278:	f000 fe92 	bl	8000fa0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
 800027c:	2200      	movs	r2, #0
 800027e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000282:	4803      	ldr	r0, [pc, #12]	@ (8000290 <LEDRed+0x68>)
 8000284:	f000 fe8c 	bl	8000fa0 <HAL_GPIO_WritePin>
}
 8000288:	bf00      	nop
 800028a:	3710      	adds	r7, #16
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}
 8000290:	40010c00 	.word	0x40010c00

08000294 <LEDOff>:

void LEDOff(){
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800029a:	463b      	mov	r3, r7
 800029c:	2200      	movs	r2, #0
 800029e:	601a      	str	r2, [r3, #0]
 80002a0:	605a      	str	r2, [r3, #4]
 80002a2:	609a      	str	r2, [r3, #8]
 80002a4:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = LED4_Pin|LED3_Pin|LED2_Pin|LED1_Pin;
 80002a6:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80002aa:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80002ac:	2300      	movs	r3, #0
 80002ae:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002b0:	2300      	movs	r3, #0
 80002b2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002b4:	2302      	movs	r3, #2
 80002b6:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002b8:	463b      	mov	r3, r7
 80002ba:	4619      	mov	r1, r3
 80002bc:	4803      	ldr	r0, [pc, #12]	@ (80002cc <LEDOff+0x38>)
 80002be:	f000 fceb 	bl	8000c98 <HAL_GPIO_Init>
}
 80002c2:	bf00      	nop
 80002c4:	3710      	adds	r7, #16
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	40010c00 	.word	0x40010c00

080002d0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80002d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002dc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80002e0:	f003 0301 	and.w	r3, r3, #1
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d013      	beq.n	8000310 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80002e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002ec:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80002f0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d00b      	beq.n	8000310 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80002f8:	e000      	b.n	80002fc <ITM_SendChar+0x2c>
    {
      __NOP();
 80002fa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80002fc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	2b00      	cmp	r3, #0
 8000304:	d0f9      	beq.n	80002fa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000306:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800030a:	687a      	ldr	r2, [r7, #4]
 800030c:	b2d2      	uxtb	r2, r2
 800030e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000310:	687b      	ldr	r3, [r7, #4]
}
 8000312:	4618      	mov	r0, r3
 8000314:	370c      	adds	r7, #12
 8000316:	46bd      	mov	sp, r7
 8000318:	bc80      	pop	{r7}
 800031a:	4770      	bx	lr

0800031c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000320:	f000 fba8 	bl	8000a74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000324:	f000 f84e 	bl	80003c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000328:	f000 f88e 	bl	8000448 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800032c:	f001 fd16 	bl	8001d5c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000330:	4a15      	ldr	r2, [pc, #84]	@ (8000388 <main+0x6c>)
 8000332:	2100      	movs	r1, #0
 8000334:	4815      	ldr	r0, [pc, #84]	@ (800038c <main+0x70>)
 8000336:	f001 fd59 	bl	8001dec <osThreadNew>
 800033a:	4603      	mov	r3, r0
 800033c:	4a14      	ldr	r2, [pc, #80]	@ (8000390 <main+0x74>)
 800033e:	6013      	str	r3, [r2, #0]

  /* creation of GreenTask */
  GreenTaskHandle = osThreadNew(GreenLED, NULL, &GreenTask_attributes);
 8000340:	4a14      	ldr	r2, [pc, #80]	@ (8000394 <main+0x78>)
 8000342:	2100      	movs	r1, #0
 8000344:	4814      	ldr	r0, [pc, #80]	@ (8000398 <main+0x7c>)
 8000346:	f001 fd51 	bl	8001dec <osThreadNew>
 800034a:	4603      	mov	r3, r0
 800034c:	4a13      	ldr	r2, [pc, #76]	@ (800039c <main+0x80>)
 800034e:	6013      	str	r3, [r2, #0]

  /* creation of BlueTask */
  BlueTaskHandle = osThreadNew(BlueLED, NULL, &BlueTask_attributes);
 8000350:	4a13      	ldr	r2, [pc, #76]	@ (80003a0 <main+0x84>)
 8000352:	2100      	movs	r1, #0
 8000354:	4813      	ldr	r0, [pc, #76]	@ (80003a4 <main+0x88>)
 8000356:	f001 fd49 	bl	8001dec <osThreadNew>
 800035a:	4603      	mov	r3, r0
 800035c:	4a12      	ldr	r2, [pc, #72]	@ (80003a8 <main+0x8c>)
 800035e:	6013      	str	r3, [r2, #0]

  /* creation of RedTask */
  RedTaskHandle = osThreadNew(RedLED, NULL, &RedTask_attributes);
 8000360:	4a12      	ldr	r2, [pc, #72]	@ (80003ac <main+0x90>)
 8000362:	2100      	movs	r1, #0
 8000364:	4812      	ldr	r0, [pc, #72]	@ (80003b0 <main+0x94>)
 8000366:	f001 fd41 	bl	8001dec <osThreadNew>
 800036a:	4603      	mov	r3, r0
 800036c:	4a11      	ldr	r2, [pc, #68]	@ (80003b4 <main+0x98>)
 800036e:	6013      	str	r3, [r2, #0]

  /* creation of LedMUX */
  LedMUXHandle = osThreadNew(StartLedMUX, NULL, &LedMUX_attributes);
 8000370:	4a11      	ldr	r2, [pc, #68]	@ (80003b8 <main+0x9c>)
 8000372:	2100      	movs	r1, #0
 8000374:	4811      	ldr	r0, [pc, #68]	@ (80003bc <main+0xa0>)
 8000376:	f001 fd39 	bl	8001dec <osThreadNew>
 800037a:	4603      	mov	r3, r0
 800037c:	4a10      	ldr	r2, [pc, #64]	@ (80003c0 <main+0xa4>)
 800037e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000380:	f001 fd0e 	bl	8001da0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000384:	bf00      	nop
 8000386:	e7fd      	b.n	8000384 <main+0x68>
 8000388:	080053d4 	.word	0x080053d4
 800038c:	0800057d 	.word	0x0800057d
 8000390:	20000080 	.word	0x20000080
 8000394:	080053f8 	.word	0x080053f8
 8000398:	0800058d 	.word	0x0800058d
 800039c:	20000084 	.word	0x20000084
 80003a0:	0800541c 	.word	0x0800541c
 80003a4:	08000631 	.word	0x08000631
 80003a8:	20000088 	.word	0x20000088
 80003ac:	08005440 	.word	0x08005440
 80003b0:	08000681 	.word	0x08000681
 80003b4:	2000008c 	.word	0x2000008c
 80003b8:	08005464 	.word	0x08005464
 80003bc:	080006d1 	.word	0x080006d1
 80003c0:	20000090 	.word	0x20000090

080003c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b090      	sub	sp, #64	@ 0x40
 80003c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ca:	f107 0318 	add.w	r3, r7, #24
 80003ce:	2228      	movs	r2, #40	@ 0x28
 80003d0:	2100      	movs	r1, #0
 80003d2:	4618      	mov	r0, r3
 80003d4:	f004 fb02 	bl	80049dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003d8:	1d3b      	adds	r3, r7, #4
 80003da:	2200      	movs	r2, #0
 80003dc:	601a      	str	r2, [r3, #0]
 80003de:	605a      	str	r2, [r3, #4]
 80003e0:	609a      	str	r2, [r3, #8]
 80003e2:	60da      	str	r2, [r3, #12]
 80003e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003e6:	2302      	movs	r3, #2
 80003e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003ea:	2301      	movs	r3, #1
 80003ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003ee:	2310      	movs	r3, #16
 80003f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003f2:	2302      	movs	r3, #2
 80003f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80003f6:	2300      	movs	r3, #0
 80003f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80003fa:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80003fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000400:	f107 0318 	add.w	r3, r7, #24
 8000404:	4618      	mov	r0, r3
 8000406:	f000 fdfb 	bl	8001000 <HAL_RCC_OscConfig>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000410:	f000 f9dd 	bl	80007ce <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000414:	230f      	movs	r3, #15
 8000416:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000418:	2302      	movs	r3, #2
 800041a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800041c:	2300      	movs	r3, #0
 800041e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000420:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000424:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000426:	2300      	movs	r3, #0
 8000428:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800042a:	1d3b      	adds	r3, r7, #4
 800042c:	2102      	movs	r1, #2
 800042e:	4618      	mov	r0, r3
 8000430:	f001 f868 	bl	8001504 <HAL_RCC_ClockConfig>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800043a:	f000 f9c8 	bl	80007ce <Error_Handler>
  }
}
 800043e:	bf00      	nop
 8000440:	3740      	adds	r7, #64	@ 0x40
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
	...

08000448 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b088      	sub	sp, #32
 800044c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044e:	f107 0310 	add.w	r3, r7, #16
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
 8000456:	605a      	str	r2, [r3, #4]
 8000458:	609a      	str	r2, [r3, #8]
 800045a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800045c:	4b42      	ldr	r3, [pc, #264]	@ (8000568 <MX_GPIO_Init+0x120>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	4a41      	ldr	r2, [pc, #260]	@ (8000568 <MX_GPIO_Init+0x120>)
 8000462:	f043 0310 	orr.w	r3, r3, #16
 8000466:	6193      	str	r3, [r2, #24]
 8000468:	4b3f      	ldr	r3, [pc, #252]	@ (8000568 <MX_GPIO_Init+0x120>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	f003 0310 	and.w	r3, r3, #16
 8000470:	60fb      	str	r3, [r7, #12]
 8000472:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000474:	4b3c      	ldr	r3, [pc, #240]	@ (8000568 <MX_GPIO_Init+0x120>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	4a3b      	ldr	r2, [pc, #236]	@ (8000568 <MX_GPIO_Init+0x120>)
 800047a:	f043 0304 	orr.w	r3, r3, #4
 800047e:	6193      	str	r3, [r2, #24]
 8000480:	4b39      	ldr	r3, [pc, #228]	@ (8000568 <MX_GPIO_Init+0x120>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	f003 0304 	and.w	r3, r3, #4
 8000488:	60bb      	str	r3, [r7, #8]
 800048a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800048c:	4b36      	ldr	r3, [pc, #216]	@ (8000568 <MX_GPIO_Init+0x120>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	4a35      	ldr	r2, [pc, #212]	@ (8000568 <MX_GPIO_Init+0x120>)
 8000492:	f043 0308 	orr.w	r3, r3, #8
 8000496:	6193      	str	r3, [r2, #24]
 8000498:	4b33      	ldr	r3, [pc, #204]	@ (8000568 <MX_GPIO_Init+0x120>)
 800049a:	699b      	ldr	r3, [r3, #24]
 800049c:	f003 0308 	and.w	r3, r3, #8
 80004a0:	607b      	str	r3, [r7, #4]
 80004a2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80004a4:	2200      	movs	r2, #0
 80004a6:	2120      	movs	r1, #32
 80004a8:	4830      	ldr	r0, [pc, #192]	@ (800056c <MX_GPIO_Init+0x124>)
 80004aa:	f000 fd79 	bl	8000fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 80004ae:	2200      	movs	r2, #0
 80004b0:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80004b4:	482e      	ldr	r0, [pc, #184]	@ (8000570 <MX_GPIO_Init+0x128>)
 80004b6:	f000 fd73 	bl	8000fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004c0:	4b2c      	ldr	r3, [pc, #176]	@ (8000574 <MX_GPIO_Init+0x12c>)
 80004c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c4:	2300      	movs	r3, #0
 80004c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004c8:	f107 0310 	add.w	r3, r7, #16
 80004cc:	4619      	mov	r1, r3
 80004ce:	482a      	ldr	r0, [pc, #168]	@ (8000578 <MX_GPIO_Init+0x130>)
 80004d0:	f000 fbe2 	bl	8000c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80004d4:	2320      	movs	r3, #32
 80004d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d8:	2301      	movs	r3, #1
 80004da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004dc:	2300      	movs	r3, #0
 80004de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e0:	2302      	movs	r3, #2
 80004e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80004e4:	f107 0310 	add.w	r3, r7, #16
 80004e8:	4619      	mov	r1, r3
 80004ea:	4820      	ldr	r0, [pc, #128]	@ (800056c <MX_GPIO_Init+0x124>)
 80004ec:	f000 fbd4 	bl	8000c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : Left_Button_Pin */
  GPIO_InitStruct.Pin = Left_Button_Pin;
 80004f0:	2301      	movs	r3, #1
 80004f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000574 <MX_GPIO_Init+0x12c>)
 80004f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004f8:	2301      	movs	r3, #1
 80004fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Left_Button_GPIO_Port, &GPIO_InitStruct);
 80004fc:	f107 0310 	add.w	r3, r7, #16
 8000500:	4619      	mov	r1, r3
 8000502:	481b      	ldr	r0, [pc, #108]	@ (8000570 <MX_GPIO_Init+0x128>)
 8000504:	f000 fbc8 	bl	8000c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED4_Pin|LED3_Pin;
 8000508:	23c0      	movs	r3, #192	@ 0xc0
 800050a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800050c:	2300      	movs	r3, #0
 800050e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000510:	2300      	movs	r3, #0
 8000512:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000514:	f107 0310 	add.w	r3, r7, #16
 8000518:	4619      	mov	r1, r3
 800051a:	4815      	ldr	r0, [pc, #84]	@ (8000570 <MX_GPIO_Init+0x128>)
 800051c:	f000 fbbc 	bl	8000c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8000520:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000524:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000526:	2301      	movs	r3, #1
 8000528:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052a:	2300      	movs	r3, #0
 800052c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800052e:	2302      	movs	r3, #2
 8000530:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000532:	f107 0310 	add.w	r3, r7, #16
 8000536:	4619      	mov	r1, r3
 8000538:	480d      	ldr	r0, [pc, #52]	@ (8000570 <MX_GPIO_Init+0x128>)
 800053a:	f000 fbad 	bl	8000c98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800053e:	2200      	movs	r2, #0
 8000540:	2105      	movs	r1, #5
 8000542:	2006      	movs	r0, #6
 8000544:	f000 fb7d 	bl	8000c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000548:	2006      	movs	r0, #6
 800054a:	f000 fb96 	bl	8000c7a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800054e:	2200      	movs	r2, #0
 8000550:	2105      	movs	r1, #5
 8000552:	2028      	movs	r0, #40	@ 0x28
 8000554:	f000 fb75 	bl	8000c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000558:	2028      	movs	r0, #40	@ 0x28
 800055a:	f000 fb8e 	bl	8000c7a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800055e:	bf00      	nop
 8000560:	3720      	adds	r7, #32
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	40021000 	.word	0x40021000
 800056c:	40010800 	.word	0x40010800
 8000570:	40010c00 	.word	0x40010c00
 8000574:	10210000 	.word	0x10210000
 8000578:	40011000 	.word	0x40011000

0800057c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000584:	2001      	movs	r0, #1
 8000586:	f001 fcf1 	bl	8001f6c <osDelay>
 800058a:	e7fb      	b.n	8000584 <StartDefaultTask+0x8>

0800058c <GreenLED>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GreenLED */
void GreenLED(void *argument)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GreenLED */
  uint8_t counter = 0;
 8000594:	2300      	movs	r3, #0
 8000596:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	if(GreenState == OFF) {
 8000598:	4b1d      	ldr	r3, [pc, #116]	@ (8000610 <GreenLED+0x84>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b01      	cmp	r3, #1
 800059e:	d103      	bne.n	80005a8 <GreenLED+0x1c>
		GreenState = ON;
 80005a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000610 <GreenLED+0x84>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	701a      	strb	r2, [r3, #0]
 80005a6:	e002      	b.n	80005ae <GreenLED+0x22>
	}
	else {
		GreenState = OFF;
 80005a8:	4b19      	ldr	r3, [pc, #100]	@ (8000610 <GreenLED+0x84>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	701a      	strb	r2, [r3, #0]
	}

	counter++;
 80005ae:	7bfb      	ldrb	r3, [r7, #15]
 80005b0:	3301      	adds	r3, #1
 80005b2:	73fb      	strb	r3, [r7, #15]

	sprintf(message_buffer,"GreenTask counter = %d\n",counter);
 80005b4:	7bfb      	ldrb	r3, [r7, #15]
 80005b6:	461a      	mov	r2, r3
 80005b8:	4916      	ldr	r1, [pc, #88]	@ (8000614 <GreenLED+0x88>)
 80005ba:	4817      	ldr	r0, [pc, #92]	@ (8000618 <GreenLED+0x8c>)
 80005bc:	f004 f9ec 	bl	8004998 <siprintf>
	ITM_Print(message_buffer);
 80005c0:	4815      	ldr	r0, [pc, #84]	@ (8000618 <GreenLED+0x8c>)
 80005c2:	f000 f8ef 	bl	80007a4 <ITM_Print>

	if(Left_Button_State == PRESSED){
 80005c6:	4b15      	ldr	r3, [pc, #84]	@ (800061c <GreenLED+0x90>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d10b      	bne.n	80005e6 <GreenLED+0x5a>
		sprintf(message_buffer,"Terminating GreenTask\n");
 80005ce:	4914      	ldr	r1, [pc, #80]	@ (8000620 <GreenLED+0x94>)
 80005d0:	4811      	ldr	r0, [pc, #68]	@ (8000618 <GreenLED+0x8c>)
 80005d2:	f004 f9e1 	bl	8004998 <siprintf>
		ITM_Print(message_buffer);
 80005d6:	4810      	ldr	r0, [pc, #64]	@ (8000618 <GreenLED+0x8c>)
 80005d8:	f000 f8e4 	bl	80007a4 <ITM_Print>
		osThreadTerminate(GreenTaskHandle);
 80005dc:	4b11      	ldr	r3, [pc, #68]	@ (8000624 <GreenLED+0x98>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4618      	mov	r0, r3
 80005e2:	f001 fc96 	bl	8001f12 <osThreadTerminate>
	}

	if(counter==5){
 80005e6:	7bfb      	ldrb	r3, [r7, #15]
 80005e8:	2b05      	cmp	r3, #5
 80005ea:	d10b      	bne.n	8000604 <GreenLED+0x78>
		sprintf(message_buffer,"Terminating RedTask\n");
 80005ec:	490e      	ldr	r1, [pc, #56]	@ (8000628 <GreenLED+0x9c>)
 80005ee:	480a      	ldr	r0, [pc, #40]	@ (8000618 <GreenLED+0x8c>)
 80005f0:	f004 f9d2 	bl	8004998 <siprintf>
		ITM_Print(message_buffer);
 80005f4:	4808      	ldr	r0, [pc, #32]	@ (8000618 <GreenLED+0x8c>)
 80005f6:	f000 f8d5 	bl	80007a4 <ITM_Print>
		osThreadTerminate(RedTaskHandle);
 80005fa:	4b0c      	ldr	r3, [pc, #48]	@ (800062c <GreenLED+0xa0>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4618      	mov	r0, r3
 8000600:	f001 fc87 	bl	8001f12 <osThreadTerminate>
	}

    osDelay(1000);
 8000604:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000608:	f001 fcb0 	bl	8001f6c <osDelay>
	if(GreenState == OFF) {
 800060c:	e7c4      	b.n	8000598 <GreenLED+0xc>
 800060e:	bf00      	nop
 8000610:	20000001 	.word	0x20000001
 8000614:	08005344 	.word	0x08005344
 8000618:	20000094 	.word	0x20000094
 800061c:	20000000 	.word	0x20000000
 8000620:	0800535c 	.word	0x0800535c
 8000624:	20000084 	.word	0x20000084
 8000628:	08005374 	.word	0x08005374
 800062c:	2000008c 	.word	0x2000008c

08000630 <BlueLED>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_BlueLED */
void BlueLED(void *argument)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BlueLED */
  uint8_t counter=0;
 8000638:	2300      	movs	r3, #0
 800063a:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	if(BlueState == OFF) {
 800063c:	4b0d      	ldr	r3, [pc, #52]	@ (8000674 <BlueLED+0x44>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d103      	bne.n	800064c <BlueLED+0x1c>
		BlueState = ON;
 8000644:	4b0b      	ldr	r3, [pc, #44]	@ (8000674 <BlueLED+0x44>)
 8000646:	2200      	movs	r2, #0
 8000648:	701a      	strb	r2, [r3, #0]
 800064a:	e002      	b.n	8000652 <BlueLED+0x22>
	}
	else {
		BlueState = OFF;
 800064c:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <BlueLED+0x44>)
 800064e:	2201      	movs	r2, #1
 8000650:	701a      	strb	r2, [r3, #0]
	}

	counter++;
 8000652:	7bfb      	ldrb	r3, [r7, #15]
 8000654:	3301      	adds	r3, #1
 8000656:	73fb      	strb	r3, [r7, #15]

	sprintf(message_buffer,"BlueTask counter = %d\n",counter);
 8000658:	7bfb      	ldrb	r3, [r7, #15]
 800065a:	461a      	mov	r2, r3
 800065c:	4906      	ldr	r1, [pc, #24]	@ (8000678 <BlueLED+0x48>)
 800065e:	4807      	ldr	r0, [pc, #28]	@ (800067c <BlueLED+0x4c>)
 8000660:	f004 f99a 	bl	8004998 <siprintf>
	ITM_Print(message_buffer);
 8000664:	4805      	ldr	r0, [pc, #20]	@ (800067c <BlueLED+0x4c>)
 8000666:	f000 f89d 	bl	80007a4 <ITM_Print>

    osDelay(2000);
 800066a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800066e:	f001 fc7d 	bl	8001f6c <osDelay>
	if(BlueState == OFF) {
 8000672:	e7e3      	b.n	800063c <BlueLED+0xc>
 8000674:	20000003 	.word	0x20000003
 8000678:	0800538c 	.word	0x0800538c
 800067c:	20000094 	.word	0x20000094

08000680 <RedLED>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_RedLED */
void RedLED(void *argument)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RedLED */
  uint8_t counter=0;
 8000688:	2300      	movs	r3, #0
 800068a:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	if(RedState == OFF) {
 800068c:	4b0d      	ldr	r3, [pc, #52]	@ (80006c4 <RedLED+0x44>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	2b01      	cmp	r3, #1
 8000692:	d103      	bne.n	800069c <RedLED+0x1c>
		RedState = ON;
 8000694:	4b0b      	ldr	r3, [pc, #44]	@ (80006c4 <RedLED+0x44>)
 8000696:	2200      	movs	r2, #0
 8000698:	701a      	strb	r2, [r3, #0]
 800069a:	e002      	b.n	80006a2 <RedLED+0x22>
	}
	else {
		RedState = OFF;
 800069c:	4b09      	ldr	r3, [pc, #36]	@ (80006c4 <RedLED+0x44>)
 800069e:	2201      	movs	r2, #1
 80006a0:	701a      	strb	r2, [r3, #0]
	}
	counter++;
 80006a2:	7bfb      	ldrb	r3, [r7, #15]
 80006a4:	3301      	adds	r3, #1
 80006a6:	73fb      	strb	r3, [r7, #15]

	sprintf(message_buffer,"RedTask counter = %d\n",counter);
 80006a8:	7bfb      	ldrb	r3, [r7, #15]
 80006aa:	461a      	mov	r2, r3
 80006ac:	4906      	ldr	r1, [pc, #24]	@ (80006c8 <RedLED+0x48>)
 80006ae:	4807      	ldr	r0, [pc, #28]	@ (80006cc <RedLED+0x4c>)
 80006b0:	f004 f972 	bl	8004998 <siprintf>
	ITM_Print(message_buffer);
 80006b4:	4805      	ldr	r0, [pc, #20]	@ (80006cc <RedLED+0x4c>)
 80006b6:	f000 f875 	bl	80007a4 <ITM_Print>

    osDelay(3000);
 80006ba:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80006be:	f001 fc55 	bl	8001f6c <osDelay>
	if(RedState == OFF) {
 80006c2:	e7e3      	b.n	800068c <RedLED+0xc>
 80006c4:	20000002 	.word	0x20000002
 80006c8:	080053a4 	.word	0x080053a4
 80006cc:	20000094 	.word	0x20000094

080006d0 <StartLedMUX>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLedMUX */
void StartLedMUX(void *argument)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLedMUX */
  /* Infinite loop */
  for(;;)
  {
	if(GreenState == ON){
 80006d8:	4b19      	ldr	r3, [pc, #100]	@ (8000740 <StartLedMUX+0x70>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d106      	bne.n	80006ee <StartLedMUX+0x1e>
		LEDOff();
 80006e0:	f7ff fdd8 	bl	8000294 <LEDOff>
		LEDGreen();
 80006e4:	f7ff fd34 	bl	8000150 <LEDGreen>
		osDelay(1);
 80006e8:	2001      	movs	r0, #1
 80006ea:	f001 fc3f 	bl	8001f6c <osDelay>
	}

	if(BlueState == ON){
 80006ee:	4b15      	ldr	r3, [pc, #84]	@ (8000744 <StartLedMUX+0x74>)
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d106      	bne.n	8000704 <StartLedMUX+0x34>
		LEDOff();
 80006f6:	f7ff fdcd 	bl	8000294 <LEDOff>
		LEDBlue();
 80006fa:	f7ff fd5f 	bl	80001bc <LEDBlue>
		osDelay(1);
 80006fe:	2001      	movs	r0, #1
 8000700:	f001 fc34 	bl	8001f6c <osDelay>
	}

	if(RedState == ON){
 8000704:	4b10      	ldr	r3, [pc, #64]	@ (8000748 <StartLedMUX+0x78>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d106      	bne.n	800071a <StartLedMUX+0x4a>
		LEDOff();
 800070c:	f7ff fdc2 	bl	8000294 <LEDOff>
		LEDRed();
 8000710:	f7ff fd8a 	bl	8000228 <LEDRed>
		osDelay(1);
 8000714:	2001      	movs	r0, #1
 8000716:	f001 fc29 	bl	8001f6c <osDelay>
	}

	if(GreenState == OFF && BlueState == OFF && RedState == OFF){
 800071a:	4b09      	ldr	r3, [pc, #36]	@ (8000740 <StartLedMUX+0x70>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2b01      	cmp	r3, #1
 8000720:	d1da      	bne.n	80006d8 <StartLedMUX+0x8>
 8000722:	4b08      	ldr	r3, [pc, #32]	@ (8000744 <StartLedMUX+0x74>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b01      	cmp	r3, #1
 8000728:	d1d6      	bne.n	80006d8 <StartLedMUX+0x8>
 800072a:	4b07      	ldr	r3, [pc, #28]	@ (8000748 <StartLedMUX+0x78>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d1d2      	bne.n	80006d8 <StartLedMUX+0x8>
		LEDOff();
 8000732:	f7ff fdaf 	bl	8000294 <LEDOff>
		osDelay(100);
 8000736:	2064      	movs	r0, #100	@ 0x64
 8000738:	f001 fc18 	bl	8001f6c <osDelay>
	if(GreenState == ON){
 800073c:	e7cc      	b.n	80006d8 <StartLedMUX+0x8>
 800073e:	bf00      	nop
 8000740:	20000001 	.word	0x20000001
 8000744:	20000003 	.word	0x20000003
 8000748:	20000002 	.word	0x20000002

0800074c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a04      	ldr	r2, [pc, #16]	@ (800076c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d101      	bne.n	8000762 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800075e:	f000 f99f 	bl	8000aa0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40000800 	.word	0x40000800

08000770 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	80fb      	strh	r3, [r7, #6]
	UNUSED(GPIO_Pin);

	if(GPIO_Pin == Left_Button_Pin){
 800077a:	88fb      	ldrh	r3, [r7, #6]
 800077c:	2b01      	cmp	r3, #1
 800077e:	d10a      	bne.n	8000796 <HAL_GPIO_EXTI_Callback+0x26>
		if(Left_Button_State == WAIT){
 8000780:	4b07      	ldr	r3, [pc, #28]	@ (80007a0 <HAL_GPIO_EXTI_Callback+0x30>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	2b01      	cmp	r3, #1
 8000786:	d103      	bne.n	8000790 <HAL_GPIO_EXTI_Callback+0x20>
			Left_Button_State = PRESSED;
 8000788:	4b05      	ldr	r3, [pc, #20]	@ (80007a0 <HAL_GPIO_EXTI_Callback+0x30>)
 800078a:	2200      	movs	r2, #0
 800078c:	701a      	strb	r2, [r3, #0]
		}
		else{
			Left_Button_State = WAIT;
		}
	}
}
 800078e:	e002      	b.n	8000796 <HAL_GPIO_EXTI_Callback+0x26>
			Left_Button_State = WAIT;
 8000790:	4b03      	ldr	r3, [pc, #12]	@ (80007a0 <HAL_GPIO_EXTI_Callback+0x30>)
 8000792:	2201      	movs	r2, #1
 8000794:	701a      	strb	r2, [r3, #0]
}
 8000796:	bf00      	nop
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	bc80      	pop	{r7}
 800079e:	4770      	bx	lr
 80007a0:	20000000 	.word	0x20000000

080007a4 <ITM_Print>:

void ITM_Print(const char *message_buffer){
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
	while(*message_buffer){
 80007ac:	e006      	b.n	80007bc <ITM_Print+0x18>
		ITM_SendChar(*message_buffer++);
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	1c5a      	adds	r2, r3, #1
 80007b2:	607a      	str	r2, [r7, #4]
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff fd8a 	bl	80002d0 <ITM_SendChar>
	while(*message_buffer){
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d1f4      	bne.n	80007ae <ITM_Print+0xa>
	}
}
 80007c4:	bf00      	nop
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007ce:	b480      	push	{r7}
 80007d0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d2:	b672      	cpsid	i
}
 80007d4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d6:	bf00      	nop
 80007d8:	e7fd      	b.n	80007d6 <Error_Handler+0x8>
	...

080007dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b084      	sub	sp, #16
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007e2:	4b18      	ldr	r3, [pc, #96]	@ (8000844 <HAL_MspInit+0x68>)
 80007e4:	699b      	ldr	r3, [r3, #24]
 80007e6:	4a17      	ldr	r2, [pc, #92]	@ (8000844 <HAL_MspInit+0x68>)
 80007e8:	f043 0301 	orr.w	r3, r3, #1
 80007ec:	6193      	str	r3, [r2, #24]
 80007ee:	4b15      	ldr	r3, [pc, #84]	@ (8000844 <HAL_MspInit+0x68>)
 80007f0:	699b      	ldr	r3, [r3, #24]
 80007f2:	f003 0301 	and.w	r3, r3, #1
 80007f6:	60bb      	str	r3, [r7, #8]
 80007f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fa:	4b12      	ldr	r3, [pc, #72]	@ (8000844 <HAL_MspInit+0x68>)
 80007fc:	69db      	ldr	r3, [r3, #28]
 80007fe:	4a11      	ldr	r2, [pc, #68]	@ (8000844 <HAL_MspInit+0x68>)
 8000800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000804:	61d3      	str	r3, [r2, #28]
 8000806:	4b0f      	ldr	r3, [pc, #60]	@ (8000844 <HAL_MspInit+0x68>)
 8000808:	69db      	ldr	r3, [r3, #28]
 800080a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000812:	2200      	movs	r2, #0
 8000814:	210f      	movs	r1, #15
 8000816:	f06f 0001 	mvn.w	r0, #1
 800081a:	f000 fa12 	bl	8000c42 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800081e:	4b0a      	ldr	r3, [pc, #40]	@ (8000848 <HAL_MspInit+0x6c>)
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	60fb      	str	r3, [r7, #12]
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800082a:	60fb      	str	r3, [r7, #12]
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	4a04      	ldr	r2, [pc, #16]	@ (8000848 <HAL_MspInit+0x6c>)
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083a:	bf00      	nop
 800083c:	3710      	adds	r7, #16
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	40021000 	.word	0x40021000
 8000848:	40010000 	.word	0x40010000

0800084c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b08e      	sub	sp, #56	@ 0x38
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000854:	2300      	movs	r3, #0
 8000856:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000858:	2300      	movs	r3, #0
 800085a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 800085c:	2300      	movs	r3, #0
 800085e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000862:	4b34      	ldr	r3, [pc, #208]	@ (8000934 <HAL_InitTick+0xe8>)
 8000864:	69db      	ldr	r3, [r3, #28]
 8000866:	4a33      	ldr	r2, [pc, #204]	@ (8000934 <HAL_InitTick+0xe8>)
 8000868:	f043 0304 	orr.w	r3, r3, #4
 800086c:	61d3      	str	r3, [r2, #28]
 800086e:	4b31      	ldr	r3, [pc, #196]	@ (8000934 <HAL_InitTick+0xe8>)
 8000870:	69db      	ldr	r3, [r3, #28]
 8000872:	f003 0304 	and.w	r3, r3, #4
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800087a:	f107 0210 	add.w	r2, r7, #16
 800087e:	f107 0314 	add.w	r3, r7, #20
 8000882:	4611      	mov	r1, r2
 8000884:	4618      	mov	r0, r3
 8000886:	f000 ff99 	bl	80017bc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800088a:	6a3b      	ldr	r3, [r7, #32]
 800088c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800088e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000890:	2b00      	cmp	r3, #0
 8000892:	d103      	bne.n	800089c <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000894:	f000 ff7e 	bl	8001794 <HAL_RCC_GetPCLK1Freq>
 8000898:	6378      	str	r0, [r7, #52]	@ 0x34
 800089a:	e004      	b.n	80008a6 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800089c:	f000 ff7a 	bl	8001794 <HAL_RCC_GetPCLK1Freq>
 80008a0:	4603      	mov	r3, r0
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008a8:	4a23      	ldr	r2, [pc, #140]	@ (8000938 <HAL_InitTick+0xec>)
 80008aa:	fba2 2303 	umull	r2, r3, r2, r3
 80008ae:	0c9b      	lsrs	r3, r3, #18
 80008b0:	3b01      	subs	r3, #1
 80008b2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80008b4:	4b21      	ldr	r3, [pc, #132]	@ (800093c <HAL_InitTick+0xf0>)
 80008b6:	4a22      	ldr	r2, [pc, #136]	@ (8000940 <HAL_InitTick+0xf4>)
 80008b8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80008ba:	4b20      	ldr	r3, [pc, #128]	@ (800093c <HAL_InitTick+0xf0>)
 80008bc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008c0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80008c2:	4a1e      	ldr	r2, [pc, #120]	@ (800093c <HAL_InitTick+0xf0>)
 80008c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008c6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80008c8:	4b1c      	ldr	r3, [pc, #112]	@ (800093c <HAL_InitTick+0xf0>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ce:	4b1b      	ldr	r3, [pc, #108]	@ (800093c <HAL_InitTick+0xf0>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008d4:	4b19      	ldr	r3, [pc, #100]	@ (800093c <HAL_InitTick+0xf0>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80008da:	4818      	ldr	r0, [pc, #96]	@ (800093c <HAL_InitTick+0xf0>)
 80008dc:	f000 ffbc 	bl	8001858 <HAL_TIM_Base_Init>
 80008e0:	4603      	mov	r3, r0
 80008e2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80008e6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d11b      	bne.n	8000926 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80008ee:	4813      	ldr	r0, [pc, #76]	@ (800093c <HAL_InitTick+0xf0>)
 80008f0:	f001 f80a 	bl	8001908 <HAL_TIM_Base_Start_IT>
 80008f4:	4603      	mov	r3, r0
 80008f6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80008fa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d111      	bne.n	8000926 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000902:	201e      	movs	r0, #30
 8000904:	f000 f9b9 	bl	8000c7a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2b0f      	cmp	r3, #15
 800090c:	d808      	bhi.n	8000920 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 800090e:	2200      	movs	r2, #0
 8000910:	6879      	ldr	r1, [r7, #4]
 8000912:	201e      	movs	r0, #30
 8000914:	f000 f995 	bl	8000c42 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000918:	4a0a      	ldr	r2, [pc, #40]	@ (8000944 <HAL_InitTick+0xf8>)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	6013      	str	r3, [r2, #0]
 800091e:	e002      	b.n	8000926 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000920:	2301      	movs	r3, #1
 8000922:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000926:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800092a:	4618      	mov	r0, r3
 800092c:	3738      	adds	r7, #56	@ 0x38
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40021000 	.word	0x40021000
 8000938:	431bde83 	.word	0x431bde83
 800093c:	200000bc 	.word	0x200000bc
 8000940:	40000800 	.word	0x40000800
 8000944:	20000008 	.word	0x20000008

08000948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800094c:	bf00      	nop
 800094e:	e7fd      	b.n	800094c <NMI_Handler+0x4>

08000950 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <HardFault_Handler+0x4>

08000958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <MemManage_Handler+0x4>

08000960 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <BusFault_Handler+0x4>

08000968 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <UsageFault_Handler+0x4>

08000970 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000974:	bf00      	nop
 8000976:	46bd      	mov	sp, r7
 8000978:	bc80      	pop	{r7}
 800097a:	4770      	bx	lr

0800097c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Left_Button_Pin);
 8000980:	2001      	movs	r0, #1
 8000982:	f000 fb25 	bl	8000fd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
	...

0800098c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000990:	4802      	ldr	r0, [pc, #8]	@ (800099c <TIM4_IRQHandler+0x10>)
 8000992:	f001 f80b 	bl	80019ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	200000bc 	.word	0x200000bc

080009a0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80009a4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80009a8:	f000 fb12 	bl	8000fd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80009ac:	bf00      	nop
 80009ae:	bd80      	pop	{r7, pc}

080009b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b086      	sub	sp, #24
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009b8:	4a14      	ldr	r2, [pc, #80]	@ (8000a0c <_sbrk+0x5c>)
 80009ba:	4b15      	ldr	r3, [pc, #84]	@ (8000a10 <_sbrk+0x60>)
 80009bc:	1ad3      	subs	r3, r2, r3
 80009be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009c4:	4b13      	ldr	r3, [pc, #76]	@ (8000a14 <_sbrk+0x64>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d102      	bne.n	80009d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009cc:	4b11      	ldr	r3, [pc, #68]	@ (8000a14 <_sbrk+0x64>)
 80009ce:	4a12      	ldr	r2, [pc, #72]	@ (8000a18 <_sbrk+0x68>)
 80009d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009d2:	4b10      	ldr	r3, [pc, #64]	@ (8000a14 <_sbrk+0x64>)
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4413      	add	r3, r2
 80009da:	693a      	ldr	r2, [r7, #16]
 80009dc:	429a      	cmp	r2, r3
 80009de:	d207      	bcs.n	80009f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009e0:	f004 f804 	bl	80049ec <__errno>
 80009e4:	4603      	mov	r3, r0
 80009e6:	220c      	movs	r2, #12
 80009e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009ea:	f04f 33ff 	mov.w	r3, #4294967295
 80009ee:	e009      	b.n	8000a04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009f0:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <_sbrk+0x64>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009f6:	4b07      	ldr	r3, [pc, #28]	@ (8000a14 <_sbrk+0x64>)
 80009f8:	681a      	ldr	r2, [r3, #0]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	4413      	add	r3, r2
 80009fe:	4a05      	ldr	r2, [pc, #20]	@ (8000a14 <_sbrk+0x64>)
 8000a00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a02:	68fb      	ldr	r3, [r7, #12]
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	3718      	adds	r7, #24
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	20005000 	.word	0x20005000
 8000a10:	00000400 	.word	0x00000400
 8000a14:	20000104 	.word	0x20000104
 8000a18:	20003cb8 	.word	0x20003cb8

08000a1c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr

08000a28 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a28:	f7ff fff8 	bl	8000a1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a2c:	480b      	ldr	r0, [pc, #44]	@ (8000a5c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a2e:	490c      	ldr	r1, [pc, #48]	@ (8000a60 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a30:	4a0c      	ldr	r2, [pc, #48]	@ (8000a64 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a34:	e002      	b.n	8000a3c <LoopCopyDataInit>

08000a36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a3a:	3304      	adds	r3, #4

08000a3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a40:	d3f9      	bcc.n	8000a36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a42:	4a09      	ldr	r2, [pc, #36]	@ (8000a68 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a44:	4c09      	ldr	r4, [pc, #36]	@ (8000a6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a48:	e001      	b.n	8000a4e <LoopFillZerobss>

08000a4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a4c:	3204      	adds	r2, #4

08000a4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a50:	d3fb      	bcc.n	8000a4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a52:	f003 ffd1 	bl	80049f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a56:	f7ff fc61 	bl	800031c <main>
  bx lr
 8000a5a:	4770      	bx	lr
  ldr r0, =_sdata
 8000a5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a60:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000a64:	080054f0 	.word	0x080054f0
  ldr r2, =_sbss
 8000a68:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000a6c:	20003cb4 	.word	0x20003cb4

08000a70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a70:	e7fe      	b.n	8000a70 <ADC1_2_IRQHandler>
	...

08000a74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a78:	4b08      	ldr	r3, [pc, #32]	@ (8000a9c <HAL_Init+0x28>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a07      	ldr	r2, [pc, #28]	@ (8000a9c <HAL_Init+0x28>)
 8000a7e:	f043 0310 	orr.w	r3, r3, #16
 8000a82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a84:	2003      	movs	r0, #3
 8000a86:	f000 f8d1 	bl	8000c2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a8a:	200f      	movs	r0, #15
 8000a8c:	f7ff fede 	bl	800084c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a90:	f7ff fea4 	bl	80007dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a94:	2300      	movs	r3, #0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40022000 	.word	0x40022000

08000aa0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aa4:	4b05      	ldr	r3, [pc, #20]	@ (8000abc <HAL_IncTick+0x1c>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	461a      	mov	r2, r3
 8000aaa:	4b05      	ldr	r3, [pc, #20]	@ (8000ac0 <HAL_IncTick+0x20>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4413      	add	r3, r2
 8000ab0:	4a03      	ldr	r2, [pc, #12]	@ (8000ac0 <HAL_IncTick+0x20>)
 8000ab2:	6013      	str	r3, [r2, #0]
}
 8000ab4:	bf00      	nop
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bc80      	pop	{r7}
 8000aba:	4770      	bx	lr
 8000abc:	2000000c 	.word	0x2000000c
 8000ac0:	20000108 	.word	0x20000108

08000ac4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ac8:	4b02      	ldr	r3, [pc, #8]	@ (8000ad4 <HAL_GetTick+0x10>)
 8000aca:	681b      	ldr	r3, [r3, #0]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	20000108 	.word	0x20000108

08000ad8 <__NVIC_SetPriorityGrouping>:
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b085      	sub	sp, #20
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	f003 0307 	and.w	r3, r3, #7
 8000ae6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <__NVIC_SetPriorityGrouping+0x44>)
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aee:	68ba      	ldr	r2, [r7, #8]
 8000af0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000af4:	4013      	ands	r3, r2
 8000af6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b0a:	4a04      	ldr	r2, [pc, #16]	@ (8000b1c <__NVIC_SetPriorityGrouping+0x44>)
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	60d3      	str	r3, [r2, #12]
}
 8000b10:	bf00      	nop
 8000b12:	3714      	adds	r7, #20
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bc80      	pop	{r7}
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	e000ed00 	.word	0xe000ed00

08000b20 <__NVIC_GetPriorityGrouping>:
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b24:	4b04      	ldr	r3, [pc, #16]	@ (8000b38 <__NVIC_GetPriorityGrouping+0x18>)
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	0a1b      	lsrs	r3, r3, #8
 8000b2a:	f003 0307 	and.w	r3, r3, #7
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bc80      	pop	{r7}
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	e000ed00 	.word	0xe000ed00

08000b3c <__NVIC_EnableIRQ>:
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	db0b      	blt.n	8000b66 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b4e:	79fb      	ldrb	r3, [r7, #7]
 8000b50:	f003 021f 	and.w	r2, r3, #31
 8000b54:	4906      	ldr	r1, [pc, #24]	@ (8000b70 <__NVIC_EnableIRQ+0x34>)
 8000b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5a:	095b      	lsrs	r3, r3, #5
 8000b5c:	2001      	movs	r0, #1
 8000b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b66:	bf00      	nop
 8000b68:	370c      	adds	r7, #12
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bc80      	pop	{r7}
 8000b6e:	4770      	bx	lr
 8000b70:	e000e100 	.word	0xe000e100

08000b74 <__NVIC_SetPriority>:
{
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	6039      	str	r1, [r7, #0]
 8000b7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	db0a      	blt.n	8000b9e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	b2da      	uxtb	r2, r3
 8000b8c:	490c      	ldr	r1, [pc, #48]	@ (8000bc0 <__NVIC_SetPriority+0x4c>)
 8000b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b92:	0112      	lsls	r2, r2, #4
 8000b94:	b2d2      	uxtb	r2, r2
 8000b96:	440b      	add	r3, r1
 8000b98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000b9c:	e00a      	b.n	8000bb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	b2da      	uxtb	r2, r3
 8000ba2:	4908      	ldr	r1, [pc, #32]	@ (8000bc4 <__NVIC_SetPriority+0x50>)
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	f003 030f 	and.w	r3, r3, #15
 8000baa:	3b04      	subs	r3, #4
 8000bac:	0112      	lsls	r2, r2, #4
 8000bae:	b2d2      	uxtb	r2, r2
 8000bb0:	440b      	add	r3, r1
 8000bb2:	761a      	strb	r2, [r3, #24]
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bc80      	pop	{r7}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	e000e100 	.word	0xe000e100
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <NVIC_EncodePriority>:
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b089      	sub	sp, #36	@ 0x24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	f003 0307 	and.w	r3, r3, #7
 8000bda:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bdc:	69fb      	ldr	r3, [r7, #28]
 8000bde:	f1c3 0307 	rsb	r3, r3, #7
 8000be2:	2b04      	cmp	r3, #4
 8000be4:	bf28      	it	cs
 8000be6:	2304      	movcs	r3, #4
 8000be8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bea:	69fb      	ldr	r3, [r7, #28]
 8000bec:	3304      	adds	r3, #4
 8000bee:	2b06      	cmp	r3, #6
 8000bf0:	d902      	bls.n	8000bf8 <NVIC_EncodePriority+0x30>
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	3b03      	subs	r3, #3
 8000bf6:	e000      	b.n	8000bfa <NVIC_EncodePriority+0x32>
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	fa02 f303 	lsl.w	r3, r2, r3
 8000c06:	43da      	mvns	r2, r3
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	401a      	ands	r2, r3
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c10:	f04f 31ff 	mov.w	r1, #4294967295
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	fa01 f303 	lsl.w	r3, r1, r3
 8000c1a:	43d9      	mvns	r1, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c20:	4313      	orrs	r3, r2
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3724      	adds	r7, #36	@ 0x24
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bc80      	pop	{r7}
 8000c2a:	4770      	bx	lr

08000c2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c34:	6878      	ldr	r0, [r7, #4]
 8000c36:	f7ff ff4f 	bl	8000ad8 <__NVIC_SetPriorityGrouping>
}
 8000c3a:	bf00      	nop
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b086      	sub	sp, #24
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	4603      	mov	r3, r0
 8000c4a:	60b9      	str	r1, [r7, #8]
 8000c4c:	607a      	str	r2, [r7, #4]
 8000c4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c50:	2300      	movs	r3, #0
 8000c52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c54:	f7ff ff64 	bl	8000b20 <__NVIC_GetPriorityGrouping>
 8000c58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c5a:	687a      	ldr	r2, [r7, #4]
 8000c5c:	68b9      	ldr	r1, [r7, #8]
 8000c5e:	6978      	ldr	r0, [r7, #20]
 8000c60:	f7ff ffb2 	bl	8000bc8 <NVIC_EncodePriority>
 8000c64:	4602      	mov	r2, r0
 8000c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c6a:	4611      	mov	r1, r2
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff ff81 	bl	8000b74 <__NVIC_SetPriority>
}
 8000c72:	bf00      	nop
 8000c74:	3718      	adds	r7, #24
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b082      	sub	sp, #8
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	4603      	mov	r3, r0
 8000c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff ff57 	bl	8000b3c <__NVIC_EnableIRQ>
}
 8000c8e:	bf00      	nop
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
	...

08000c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b08b      	sub	sp, #44	@ 0x2c
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000caa:	e169      	b.n	8000f80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000cac:	2201      	movs	r2, #1
 8000cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	69fa      	ldr	r2, [r7, #28]
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cc0:	69ba      	ldr	r2, [r7, #24]
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	f040 8158 	bne.w	8000f7a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	4a9a      	ldr	r2, [pc, #616]	@ (8000f38 <HAL_GPIO_Init+0x2a0>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d05e      	beq.n	8000d92 <HAL_GPIO_Init+0xfa>
 8000cd4:	4a98      	ldr	r2, [pc, #608]	@ (8000f38 <HAL_GPIO_Init+0x2a0>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d875      	bhi.n	8000dc6 <HAL_GPIO_Init+0x12e>
 8000cda:	4a98      	ldr	r2, [pc, #608]	@ (8000f3c <HAL_GPIO_Init+0x2a4>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d058      	beq.n	8000d92 <HAL_GPIO_Init+0xfa>
 8000ce0:	4a96      	ldr	r2, [pc, #600]	@ (8000f3c <HAL_GPIO_Init+0x2a4>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d86f      	bhi.n	8000dc6 <HAL_GPIO_Init+0x12e>
 8000ce6:	4a96      	ldr	r2, [pc, #600]	@ (8000f40 <HAL_GPIO_Init+0x2a8>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d052      	beq.n	8000d92 <HAL_GPIO_Init+0xfa>
 8000cec:	4a94      	ldr	r2, [pc, #592]	@ (8000f40 <HAL_GPIO_Init+0x2a8>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d869      	bhi.n	8000dc6 <HAL_GPIO_Init+0x12e>
 8000cf2:	4a94      	ldr	r2, [pc, #592]	@ (8000f44 <HAL_GPIO_Init+0x2ac>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d04c      	beq.n	8000d92 <HAL_GPIO_Init+0xfa>
 8000cf8:	4a92      	ldr	r2, [pc, #584]	@ (8000f44 <HAL_GPIO_Init+0x2ac>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d863      	bhi.n	8000dc6 <HAL_GPIO_Init+0x12e>
 8000cfe:	4a92      	ldr	r2, [pc, #584]	@ (8000f48 <HAL_GPIO_Init+0x2b0>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d046      	beq.n	8000d92 <HAL_GPIO_Init+0xfa>
 8000d04:	4a90      	ldr	r2, [pc, #576]	@ (8000f48 <HAL_GPIO_Init+0x2b0>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d85d      	bhi.n	8000dc6 <HAL_GPIO_Init+0x12e>
 8000d0a:	2b12      	cmp	r3, #18
 8000d0c:	d82a      	bhi.n	8000d64 <HAL_GPIO_Init+0xcc>
 8000d0e:	2b12      	cmp	r3, #18
 8000d10:	d859      	bhi.n	8000dc6 <HAL_GPIO_Init+0x12e>
 8000d12:	a201      	add	r2, pc, #4	@ (adr r2, 8000d18 <HAL_GPIO_Init+0x80>)
 8000d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d18:	08000d93 	.word	0x08000d93
 8000d1c:	08000d6d 	.word	0x08000d6d
 8000d20:	08000d7f 	.word	0x08000d7f
 8000d24:	08000dc1 	.word	0x08000dc1
 8000d28:	08000dc7 	.word	0x08000dc7
 8000d2c:	08000dc7 	.word	0x08000dc7
 8000d30:	08000dc7 	.word	0x08000dc7
 8000d34:	08000dc7 	.word	0x08000dc7
 8000d38:	08000dc7 	.word	0x08000dc7
 8000d3c:	08000dc7 	.word	0x08000dc7
 8000d40:	08000dc7 	.word	0x08000dc7
 8000d44:	08000dc7 	.word	0x08000dc7
 8000d48:	08000dc7 	.word	0x08000dc7
 8000d4c:	08000dc7 	.word	0x08000dc7
 8000d50:	08000dc7 	.word	0x08000dc7
 8000d54:	08000dc7 	.word	0x08000dc7
 8000d58:	08000dc7 	.word	0x08000dc7
 8000d5c:	08000d75 	.word	0x08000d75
 8000d60:	08000d89 	.word	0x08000d89
 8000d64:	4a79      	ldr	r2, [pc, #484]	@ (8000f4c <HAL_GPIO_Init+0x2b4>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d013      	beq.n	8000d92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d6a:	e02c      	b.n	8000dc6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	623b      	str	r3, [r7, #32]
          break;
 8000d72:	e029      	b.n	8000dc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	3304      	adds	r3, #4
 8000d7a:	623b      	str	r3, [r7, #32]
          break;
 8000d7c:	e024      	b.n	8000dc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	68db      	ldr	r3, [r3, #12]
 8000d82:	3308      	adds	r3, #8
 8000d84:	623b      	str	r3, [r7, #32]
          break;
 8000d86:	e01f      	b.n	8000dc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	330c      	adds	r3, #12
 8000d8e:	623b      	str	r3, [r7, #32]
          break;
 8000d90:	e01a      	b.n	8000dc8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	689b      	ldr	r3, [r3, #8]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d102      	bne.n	8000da0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d9a:	2304      	movs	r3, #4
 8000d9c:	623b      	str	r3, [r7, #32]
          break;
 8000d9e:	e013      	b.n	8000dc8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d105      	bne.n	8000db4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000da8:	2308      	movs	r3, #8
 8000daa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	69fa      	ldr	r2, [r7, #28]
 8000db0:	611a      	str	r2, [r3, #16]
          break;
 8000db2:	e009      	b.n	8000dc8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000db4:	2308      	movs	r3, #8
 8000db6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	69fa      	ldr	r2, [r7, #28]
 8000dbc:	615a      	str	r2, [r3, #20]
          break;
 8000dbe:	e003      	b.n	8000dc8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	623b      	str	r3, [r7, #32]
          break;
 8000dc4:	e000      	b.n	8000dc8 <HAL_GPIO_Init+0x130>
          break;
 8000dc6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000dc8:	69bb      	ldr	r3, [r7, #24]
 8000dca:	2bff      	cmp	r3, #255	@ 0xff
 8000dcc:	d801      	bhi.n	8000dd2 <HAL_GPIO_Init+0x13a>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	e001      	b.n	8000dd6 <HAL_GPIO_Init+0x13e>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	3304      	adds	r3, #4
 8000dd6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	2bff      	cmp	r3, #255	@ 0xff
 8000ddc:	d802      	bhi.n	8000de4 <HAL_GPIO_Init+0x14c>
 8000dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	e002      	b.n	8000dea <HAL_GPIO_Init+0x152>
 8000de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000de6:	3b08      	subs	r3, #8
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	210f      	movs	r1, #15
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	fa01 f303 	lsl.w	r3, r1, r3
 8000df8:	43db      	mvns	r3, r3
 8000dfa:	401a      	ands	r2, r3
 8000dfc:	6a39      	ldr	r1, [r7, #32]
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	fa01 f303 	lsl.w	r3, r1, r3
 8000e04:	431a      	orrs	r2, r3
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	f000 80b1 	beq.w	8000f7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e18:	4b4d      	ldr	r3, [pc, #308]	@ (8000f50 <HAL_GPIO_Init+0x2b8>)
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	4a4c      	ldr	r2, [pc, #304]	@ (8000f50 <HAL_GPIO_Init+0x2b8>)
 8000e1e:	f043 0301 	orr.w	r3, r3, #1
 8000e22:	6193      	str	r3, [r2, #24]
 8000e24:	4b4a      	ldr	r3, [pc, #296]	@ (8000f50 <HAL_GPIO_Init+0x2b8>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	f003 0301 	and.w	r3, r3, #1
 8000e2c:	60bb      	str	r3, [r7, #8]
 8000e2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e30:	4a48      	ldr	r2, [pc, #288]	@ (8000f54 <HAL_GPIO_Init+0x2bc>)
 8000e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e34:	089b      	lsrs	r3, r3, #2
 8000e36:	3302      	adds	r3, #2
 8000e38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e40:	f003 0303 	and.w	r3, r3, #3
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	220f      	movs	r2, #15
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	4013      	ands	r3, r2
 8000e52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	4a40      	ldr	r2, [pc, #256]	@ (8000f58 <HAL_GPIO_Init+0x2c0>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d013      	beq.n	8000e84 <HAL_GPIO_Init+0x1ec>
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4a3f      	ldr	r2, [pc, #252]	@ (8000f5c <HAL_GPIO_Init+0x2c4>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d00d      	beq.n	8000e80 <HAL_GPIO_Init+0x1e8>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	4a3e      	ldr	r2, [pc, #248]	@ (8000f60 <HAL_GPIO_Init+0x2c8>)
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	d007      	beq.n	8000e7c <HAL_GPIO_Init+0x1e4>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	4a3d      	ldr	r2, [pc, #244]	@ (8000f64 <HAL_GPIO_Init+0x2cc>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d101      	bne.n	8000e78 <HAL_GPIO_Init+0x1e0>
 8000e74:	2303      	movs	r3, #3
 8000e76:	e006      	b.n	8000e86 <HAL_GPIO_Init+0x1ee>
 8000e78:	2304      	movs	r3, #4
 8000e7a:	e004      	b.n	8000e86 <HAL_GPIO_Init+0x1ee>
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	e002      	b.n	8000e86 <HAL_GPIO_Init+0x1ee>
 8000e80:	2301      	movs	r3, #1
 8000e82:	e000      	b.n	8000e86 <HAL_GPIO_Init+0x1ee>
 8000e84:	2300      	movs	r3, #0
 8000e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e88:	f002 0203 	and.w	r2, r2, #3
 8000e8c:	0092      	lsls	r2, r2, #2
 8000e8e:	4093      	lsls	r3, r2
 8000e90:	68fa      	ldr	r2, [r7, #12]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e96:	492f      	ldr	r1, [pc, #188]	@ (8000f54 <HAL_GPIO_Init+0x2bc>)
 8000e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e9a:	089b      	lsrs	r3, r3, #2
 8000e9c:	3302      	adds	r3, #2
 8000e9e:	68fa      	ldr	r2, [r7, #12]
 8000ea0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d006      	beq.n	8000ebe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000eb0:	4b2d      	ldr	r3, [pc, #180]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000eb2:	689a      	ldr	r2, [r3, #8]
 8000eb4:	492c      	ldr	r1, [pc, #176]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000eb6:	69bb      	ldr	r3, [r7, #24]
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	608b      	str	r3, [r1, #8]
 8000ebc:	e006      	b.n	8000ecc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ebe:	4b2a      	ldr	r3, [pc, #168]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000ec0:	689a      	ldr	r2, [r3, #8]
 8000ec2:	69bb      	ldr	r3, [r7, #24]
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	4928      	ldr	r1, [pc, #160]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000ec8:	4013      	ands	r3, r2
 8000eca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d006      	beq.n	8000ee6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ed8:	4b23      	ldr	r3, [pc, #140]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000eda:	68da      	ldr	r2, [r3, #12]
 8000edc:	4922      	ldr	r1, [pc, #136]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	60cb      	str	r3, [r1, #12]
 8000ee4:	e006      	b.n	8000ef4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ee6:	4b20      	ldr	r3, [pc, #128]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000ee8:	68da      	ldr	r2, [r3, #12]
 8000eea:	69bb      	ldr	r3, [r7, #24]
 8000eec:	43db      	mvns	r3, r3
 8000eee:	491e      	ldr	r1, [pc, #120]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d006      	beq.n	8000f0e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f00:	4b19      	ldr	r3, [pc, #100]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000f02:	685a      	ldr	r2, [r3, #4]
 8000f04:	4918      	ldr	r1, [pc, #96]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000f06:	69bb      	ldr	r3, [r7, #24]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	604b      	str	r3, [r1, #4]
 8000f0c:	e006      	b.n	8000f1c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f0e:	4b16      	ldr	r3, [pc, #88]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000f10:	685a      	ldr	r2, [r3, #4]
 8000f12:	69bb      	ldr	r3, [r7, #24]
 8000f14:	43db      	mvns	r3, r3
 8000f16:	4914      	ldr	r1, [pc, #80]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000f18:	4013      	ands	r3, r2
 8000f1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d021      	beq.n	8000f6c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f28:	4b0f      	ldr	r3, [pc, #60]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	490e      	ldr	r1, [pc, #56]	@ (8000f68 <HAL_GPIO_Init+0x2d0>)
 8000f2e:	69bb      	ldr	r3, [r7, #24]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	600b      	str	r3, [r1, #0]
 8000f34:	e021      	b.n	8000f7a <HAL_GPIO_Init+0x2e2>
 8000f36:	bf00      	nop
 8000f38:	10320000 	.word	0x10320000
 8000f3c:	10310000 	.word	0x10310000
 8000f40:	10220000 	.word	0x10220000
 8000f44:	10210000 	.word	0x10210000
 8000f48:	10120000 	.word	0x10120000
 8000f4c:	10110000 	.word	0x10110000
 8000f50:	40021000 	.word	0x40021000
 8000f54:	40010000 	.word	0x40010000
 8000f58:	40010800 	.word	0x40010800
 8000f5c:	40010c00 	.word	0x40010c00
 8000f60:	40011000 	.word	0x40011000
 8000f64:	40011400 	.word	0x40011400
 8000f68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f9c <HAL_GPIO_Init+0x304>)
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	43db      	mvns	r3, r3
 8000f74:	4909      	ldr	r1, [pc, #36]	@ (8000f9c <HAL_GPIO_Init+0x304>)
 8000f76:	4013      	ands	r3, r2
 8000f78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f86:	fa22 f303 	lsr.w	r3, r2, r3
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	f47f ae8e 	bne.w	8000cac <HAL_GPIO_Init+0x14>
  }
}
 8000f90:	bf00      	nop
 8000f92:	bf00      	nop
 8000f94:	372c      	adds	r7, #44	@ 0x2c
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bc80      	pop	{r7}
 8000f9a:	4770      	bx	lr
 8000f9c:	40010400 	.word	0x40010400

08000fa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	807b      	strh	r3, [r7, #2]
 8000fac:	4613      	mov	r3, r2
 8000fae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fb0:	787b      	ldrb	r3, [r7, #1]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d003      	beq.n	8000fbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fb6:	887a      	ldrh	r2, [r7, #2]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000fbc:	e003      	b.n	8000fc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000fbe:	887b      	ldrh	r3, [r7, #2]
 8000fc0:	041a      	lsls	r2, r3, #16
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	611a      	str	r2, [r3, #16]
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr

08000fd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000fda:	4b08      	ldr	r3, [pc, #32]	@ (8000ffc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000fdc:	695a      	ldr	r2, [r3, #20]
 8000fde:	88fb      	ldrh	r3, [r7, #6]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d006      	beq.n	8000ff4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000fe6:	4a05      	ldr	r2, [pc, #20]	@ (8000ffc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000fe8:	88fb      	ldrh	r3, [r7, #6]
 8000fea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000fec:	88fb      	ldrh	r3, [r7, #6]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fbbe 	bl	8000770 <HAL_GPIO_EXTI_Callback>
  }
}
 8000ff4:	bf00      	nop
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40010400 	.word	0x40010400

08001000 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800100e:	2301      	movs	r3, #1
 8001010:	e272      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	2b00      	cmp	r3, #0
 800101c:	f000 8087 	beq.w	800112e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001020:	4b92      	ldr	r3, [pc, #584]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f003 030c 	and.w	r3, r3, #12
 8001028:	2b04      	cmp	r3, #4
 800102a:	d00c      	beq.n	8001046 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800102c:	4b8f      	ldr	r3, [pc, #572]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 030c 	and.w	r3, r3, #12
 8001034:	2b08      	cmp	r3, #8
 8001036:	d112      	bne.n	800105e <HAL_RCC_OscConfig+0x5e>
 8001038:	4b8c      	ldr	r3, [pc, #560]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001040:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001044:	d10b      	bne.n	800105e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001046:	4b89      	ldr	r3, [pc, #548]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d06c      	beq.n	800112c <HAL_RCC_OscConfig+0x12c>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d168      	bne.n	800112c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	e24c      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001066:	d106      	bne.n	8001076 <HAL_RCC_OscConfig+0x76>
 8001068:	4b80      	ldr	r3, [pc, #512]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a7f      	ldr	r2, [pc, #508]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 800106e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001072:	6013      	str	r3, [r2, #0]
 8001074:	e02e      	b.n	80010d4 <HAL_RCC_OscConfig+0xd4>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d10c      	bne.n	8001098 <HAL_RCC_OscConfig+0x98>
 800107e:	4b7b      	ldr	r3, [pc, #492]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a7a      	ldr	r2, [pc, #488]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 8001084:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001088:	6013      	str	r3, [r2, #0]
 800108a:	4b78      	ldr	r3, [pc, #480]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a77      	ldr	r2, [pc, #476]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 8001090:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001094:	6013      	str	r3, [r2, #0]
 8001096:	e01d      	b.n	80010d4 <HAL_RCC_OscConfig+0xd4>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010a0:	d10c      	bne.n	80010bc <HAL_RCC_OscConfig+0xbc>
 80010a2:	4b72      	ldr	r3, [pc, #456]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a71      	ldr	r2, [pc, #452]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80010a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010ac:	6013      	str	r3, [r2, #0]
 80010ae:	4b6f      	ldr	r3, [pc, #444]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a6e      	ldr	r2, [pc, #440]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80010b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010b8:	6013      	str	r3, [r2, #0]
 80010ba:	e00b      	b.n	80010d4 <HAL_RCC_OscConfig+0xd4>
 80010bc:	4b6b      	ldr	r3, [pc, #428]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a6a      	ldr	r2, [pc, #424]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80010c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010c6:	6013      	str	r3, [r2, #0]
 80010c8:	4b68      	ldr	r3, [pc, #416]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a67      	ldr	r2, [pc, #412]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80010ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010d2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d013      	beq.n	8001104 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010dc:	f7ff fcf2 	bl	8000ac4 <HAL_GetTick>
 80010e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010e2:	e008      	b.n	80010f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010e4:	f7ff fcee 	bl	8000ac4 <HAL_GetTick>
 80010e8:	4602      	mov	r2, r0
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b64      	cmp	r3, #100	@ 0x64
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e200      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010f6:	4b5d      	ldr	r3, [pc, #372]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d0f0      	beq.n	80010e4 <HAL_RCC_OscConfig+0xe4>
 8001102:	e014      	b.n	800112e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001104:	f7ff fcde 	bl	8000ac4 <HAL_GetTick>
 8001108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800110a:	e008      	b.n	800111e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800110c:	f7ff fcda 	bl	8000ac4 <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	2b64      	cmp	r3, #100	@ 0x64
 8001118:	d901      	bls.n	800111e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e1ec      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800111e:	4b53      	ldr	r3, [pc, #332]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f0      	bne.n	800110c <HAL_RCC_OscConfig+0x10c>
 800112a:	e000      	b.n	800112e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800112c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	2b00      	cmp	r3, #0
 8001138:	d063      	beq.n	8001202 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800113a:	4b4c      	ldr	r3, [pc, #304]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f003 030c 	and.w	r3, r3, #12
 8001142:	2b00      	cmp	r3, #0
 8001144:	d00b      	beq.n	800115e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001146:	4b49      	ldr	r3, [pc, #292]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f003 030c 	and.w	r3, r3, #12
 800114e:	2b08      	cmp	r3, #8
 8001150:	d11c      	bne.n	800118c <HAL_RCC_OscConfig+0x18c>
 8001152:	4b46      	ldr	r3, [pc, #280]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800115a:	2b00      	cmp	r3, #0
 800115c:	d116      	bne.n	800118c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800115e:	4b43      	ldr	r3, [pc, #268]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	2b00      	cmp	r3, #0
 8001168:	d005      	beq.n	8001176 <HAL_RCC_OscConfig+0x176>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	691b      	ldr	r3, [r3, #16]
 800116e:	2b01      	cmp	r3, #1
 8001170:	d001      	beq.n	8001176 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e1c0      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001176:	4b3d      	ldr	r3, [pc, #244]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	695b      	ldr	r3, [r3, #20]
 8001182:	00db      	lsls	r3, r3, #3
 8001184:	4939      	ldr	r1, [pc, #228]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 8001186:	4313      	orrs	r3, r2
 8001188:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800118a:	e03a      	b.n	8001202 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	691b      	ldr	r3, [r3, #16]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d020      	beq.n	80011d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001194:	4b36      	ldr	r3, [pc, #216]	@ (8001270 <HAL_RCC_OscConfig+0x270>)
 8001196:	2201      	movs	r2, #1
 8001198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800119a:	f7ff fc93 	bl	8000ac4 <HAL_GetTick>
 800119e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011a0:	e008      	b.n	80011b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011a2:	f7ff fc8f 	bl	8000ac4 <HAL_GetTick>
 80011a6:	4602      	mov	r2, r0
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d901      	bls.n	80011b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80011b0:	2303      	movs	r3, #3
 80011b2:	e1a1      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011b4:	4b2d      	ldr	r3, [pc, #180]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0302 	and.w	r3, r3, #2
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d0f0      	beq.n	80011a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011c0:	4b2a      	ldr	r3, [pc, #168]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	695b      	ldr	r3, [r3, #20]
 80011cc:	00db      	lsls	r3, r3, #3
 80011ce:	4927      	ldr	r1, [pc, #156]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80011d0:	4313      	orrs	r3, r2
 80011d2:	600b      	str	r3, [r1, #0]
 80011d4:	e015      	b.n	8001202 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011d6:	4b26      	ldr	r3, [pc, #152]	@ (8001270 <HAL_RCC_OscConfig+0x270>)
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011dc:	f7ff fc72 	bl	8000ac4 <HAL_GetTick>
 80011e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011e2:	e008      	b.n	80011f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011e4:	f7ff fc6e 	bl	8000ac4 <HAL_GetTick>
 80011e8:	4602      	mov	r2, r0
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d901      	bls.n	80011f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	e180      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011f6:	4b1d      	ldr	r3, [pc, #116]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d1f0      	bne.n	80011e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 0308 	and.w	r3, r3, #8
 800120a:	2b00      	cmp	r3, #0
 800120c:	d03a      	beq.n	8001284 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d019      	beq.n	800124a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001216:	4b17      	ldr	r3, [pc, #92]	@ (8001274 <HAL_RCC_OscConfig+0x274>)
 8001218:	2201      	movs	r2, #1
 800121a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800121c:	f7ff fc52 	bl	8000ac4 <HAL_GetTick>
 8001220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001222:	e008      	b.n	8001236 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001224:	f7ff fc4e 	bl	8000ac4 <HAL_GetTick>
 8001228:	4602      	mov	r2, r0
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	2b02      	cmp	r3, #2
 8001230:	d901      	bls.n	8001236 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001232:	2303      	movs	r3, #3
 8001234:	e160      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001236:	4b0d      	ldr	r3, [pc, #52]	@ (800126c <HAL_RCC_OscConfig+0x26c>)
 8001238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d0f0      	beq.n	8001224 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001242:	2001      	movs	r0, #1
 8001244:	f000 faea 	bl	800181c <RCC_Delay>
 8001248:	e01c      	b.n	8001284 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800124a:	4b0a      	ldr	r3, [pc, #40]	@ (8001274 <HAL_RCC_OscConfig+0x274>)
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001250:	f7ff fc38 	bl	8000ac4 <HAL_GetTick>
 8001254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001256:	e00f      	b.n	8001278 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001258:	f7ff fc34 	bl	8000ac4 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d908      	bls.n	8001278 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e146      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
 800126a:	bf00      	nop
 800126c:	40021000 	.word	0x40021000
 8001270:	42420000 	.word	0x42420000
 8001274:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001278:	4b92      	ldr	r3, [pc, #584]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 800127a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800127c:	f003 0302 	and.w	r3, r3, #2
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1e9      	bne.n	8001258 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 0304 	and.w	r3, r3, #4
 800128c:	2b00      	cmp	r3, #0
 800128e:	f000 80a6 	beq.w	80013de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001292:	2300      	movs	r3, #0
 8001294:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001296:	4b8b      	ldr	r3, [pc, #556]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d10d      	bne.n	80012be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012a2:	4b88      	ldr	r3, [pc, #544]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	4a87      	ldr	r2, [pc, #540]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 80012a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012ac:	61d3      	str	r3, [r2, #28]
 80012ae:	4b85      	ldr	r3, [pc, #532]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012ba:	2301      	movs	r3, #1
 80012bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012be:	4b82      	ldr	r3, [pc, #520]	@ (80014c8 <HAL_RCC_OscConfig+0x4c8>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d118      	bne.n	80012fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012ca:	4b7f      	ldr	r3, [pc, #508]	@ (80014c8 <HAL_RCC_OscConfig+0x4c8>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a7e      	ldr	r2, [pc, #504]	@ (80014c8 <HAL_RCC_OscConfig+0x4c8>)
 80012d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012d6:	f7ff fbf5 	bl	8000ac4 <HAL_GetTick>
 80012da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012dc:	e008      	b.n	80012f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012de:	f7ff fbf1 	bl	8000ac4 <HAL_GetTick>
 80012e2:	4602      	mov	r2, r0
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	2b64      	cmp	r3, #100	@ 0x64
 80012ea:	d901      	bls.n	80012f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80012ec:	2303      	movs	r3, #3
 80012ee:	e103      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012f0:	4b75      	ldr	r3, [pc, #468]	@ (80014c8 <HAL_RCC_OscConfig+0x4c8>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d0f0      	beq.n	80012de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d106      	bne.n	8001312 <HAL_RCC_OscConfig+0x312>
 8001304:	4b6f      	ldr	r3, [pc, #444]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001306:	6a1b      	ldr	r3, [r3, #32]
 8001308:	4a6e      	ldr	r2, [pc, #440]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 800130a:	f043 0301 	orr.w	r3, r3, #1
 800130e:	6213      	str	r3, [r2, #32]
 8001310:	e02d      	b.n	800136e <HAL_RCC_OscConfig+0x36e>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	68db      	ldr	r3, [r3, #12]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d10c      	bne.n	8001334 <HAL_RCC_OscConfig+0x334>
 800131a:	4b6a      	ldr	r3, [pc, #424]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 800131c:	6a1b      	ldr	r3, [r3, #32]
 800131e:	4a69      	ldr	r2, [pc, #420]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001320:	f023 0301 	bic.w	r3, r3, #1
 8001324:	6213      	str	r3, [r2, #32]
 8001326:	4b67      	ldr	r3, [pc, #412]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001328:	6a1b      	ldr	r3, [r3, #32]
 800132a:	4a66      	ldr	r2, [pc, #408]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 800132c:	f023 0304 	bic.w	r3, r3, #4
 8001330:	6213      	str	r3, [r2, #32]
 8001332:	e01c      	b.n	800136e <HAL_RCC_OscConfig+0x36e>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	2b05      	cmp	r3, #5
 800133a:	d10c      	bne.n	8001356 <HAL_RCC_OscConfig+0x356>
 800133c:	4b61      	ldr	r3, [pc, #388]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 800133e:	6a1b      	ldr	r3, [r3, #32]
 8001340:	4a60      	ldr	r2, [pc, #384]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001342:	f043 0304 	orr.w	r3, r3, #4
 8001346:	6213      	str	r3, [r2, #32]
 8001348:	4b5e      	ldr	r3, [pc, #376]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 800134a:	6a1b      	ldr	r3, [r3, #32]
 800134c:	4a5d      	ldr	r2, [pc, #372]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 800134e:	f043 0301 	orr.w	r3, r3, #1
 8001352:	6213      	str	r3, [r2, #32]
 8001354:	e00b      	b.n	800136e <HAL_RCC_OscConfig+0x36e>
 8001356:	4b5b      	ldr	r3, [pc, #364]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001358:	6a1b      	ldr	r3, [r3, #32]
 800135a:	4a5a      	ldr	r2, [pc, #360]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 800135c:	f023 0301 	bic.w	r3, r3, #1
 8001360:	6213      	str	r3, [r2, #32]
 8001362:	4b58      	ldr	r3, [pc, #352]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001364:	6a1b      	ldr	r3, [r3, #32]
 8001366:	4a57      	ldr	r2, [pc, #348]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001368:	f023 0304 	bic.w	r3, r3, #4
 800136c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	68db      	ldr	r3, [r3, #12]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d015      	beq.n	80013a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001376:	f7ff fba5 	bl	8000ac4 <HAL_GetTick>
 800137a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800137c:	e00a      	b.n	8001394 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800137e:	f7ff fba1 	bl	8000ac4 <HAL_GetTick>
 8001382:	4602      	mov	r2, r0
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	f241 3288 	movw	r2, #5000	@ 0x1388
 800138c:	4293      	cmp	r3, r2
 800138e:	d901      	bls.n	8001394 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001390:	2303      	movs	r3, #3
 8001392:	e0b1      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001394:	4b4b      	ldr	r3, [pc, #300]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001396:	6a1b      	ldr	r3, [r3, #32]
 8001398:	f003 0302 	and.w	r3, r3, #2
 800139c:	2b00      	cmp	r3, #0
 800139e:	d0ee      	beq.n	800137e <HAL_RCC_OscConfig+0x37e>
 80013a0:	e014      	b.n	80013cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013a2:	f7ff fb8f 	bl	8000ac4 <HAL_GetTick>
 80013a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013a8:	e00a      	b.n	80013c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013aa:	f7ff fb8b 	bl	8000ac4 <HAL_GetTick>
 80013ae:	4602      	mov	r2, r0
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	1ad3      	subs	r3, r2, r3
 80013b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e09b      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013c0:	4b40      	ldr	r3, [pc, #256]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 80013c2:	6a1b      	ldr	r3, [r3, #32]
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d1ee      	bne.n	80013aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80013cc:	7dfb      	ldrb	r3, [r7, #23]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d105      	bne.n	80013de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013d2:	4b3c      	ldr	r3, [pc, #240]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	4a3b      	ldr	r2, [pc, #236]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 80013d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80013dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	f000 8087 	beq.w	80014f6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013e8:	4b36      	ldr	r3, [pc, #216]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f003 030c 	and.w	r3, r3, #12
 80013f0:	2b08      	cmp	r3, #8
 80013f2:	d061      	beq.n	80014b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	69db      	ldr	r3, [r3, #28]
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d146      	bne.n	800148a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013fc:	4b33      	ldr	r3, [pc, #204]	@ (80014cc <HAL_RCC_OscConfig+0x4cc>)
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001402:	f7ff fb5f 	bl	8000ac4 <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001408:	e008      	b.n	800141c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800140a:	f7ff fb5b 	bl	8000ac4 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	2b02      	cmp	r3, #2
 8001416:	d901      	bls.n	800141c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e06d      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800141c:	4b29      	ldr	r3, [pc, #164]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d1f0      	bne.n	800140a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a1b      	ldr	r3, [r3, #32]
 800142c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001430:	d108      	bne.n	8001444 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001432:	4b24      	ldr	r3, [pc, #144]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	4921      	ldr	r1, [pc, #132]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001440:	4313      	orrs	r3, r2
 8001442:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001444:	4b1f      	ldr	r3, [pc, #124]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6a19      	ldr	r1, [r3, #32]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001454:	430b      	orrs	r3, r1
 8001456:	491b      	ldr	r1, [pc, #108]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 8001458:	4313      	orrs	r3, r2
 800145a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800145c:	4b1b      	ldr	r3, [pc, #108]	@ (80014cc <HAL_RCC_OscConfig+0x4cc>)
 800145e:	2201      	movs	r2, #1
 8001460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001462:	f7ff fb2f 	bl	8000ac4 <HAL_GetTick>
 8001466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001468:	e008      	b.n	800147c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800146a:	f7ff fb2b 	bl	8000ac4 <HAL_GetTick>
 800146e:	4602      	mov	r2, r0
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	2b02      	cmp	r3, #2
 8001476:	d901      	bls.n	800147c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	e03d      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800147c:	4b11      	ldr	r3, [pc, #68]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0f0      	beq.n	800146a <HAL_RCC_OscConfig+0x46a>
 8001488:	e035      	b.n	80014f6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800148a:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <HAL_RCC_OscConfig+0x4cc>)
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001490:	f7ff fb18 	bl	8000ac4 <HAL_GetTick>
 8001494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001496:	e008      	b.n	80014aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001498:	f7ff fb14 	bl	8000ac4 <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e026      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014aa:	4b06      	ldr	r3, [pc, #24]	@ (80014c4 <HAL_RCC_OscConfig+0x4c4>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d1f0      	bne.n	8001498 <HAL_RCC_OscConfig+0x498>
 80014b6:	e01e      	b.n	80014f6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	69db      	ldr	r3, [r3, #28]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d107      	bne.n	80014d0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e019      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
 80014c4:	40021000 	.word	0x40021000
 80014c8:	40007000 	.word	0x40007000
 80014cc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80014d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001500 <HAL_RCC_OscConfig+0x500>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6a1b      	ldr	r3, [r3, #32]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d106      	bne.n	80014f2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d001      	beq.n	80014f6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e000      	b.n	80014f8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80014f6:	2300      	movs	r3, #0
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40021000 	.word	0x40021000

08001504 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d101      	bne.n	8001518 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e0d0      	b.n	80016ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001518:	4b6a      	ldr	r3, [pc, #424]	@ (80016c4 <HAL_RCC_ClockConfig+0x1c0>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0307 	and.w	r3, r3, #7
 8001520:	683a      	ldr	r2, [r7, #0]
 8001522:	429a      	cmp	r2, r3
 8001524:	d910      	bls.n	8001548 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001526:	4b67      	ldr	r3, [pc, #412]	@ (80016c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f023 0207 	bic.w	r2, r3, #7
 800152e:	4965      	ldr	r1, [pc, #404]	@ (80016c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	4313      	orrs	r3, r2
 8001534:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001536:	4b63      	ldr	r3, [pc, #396]	@ (80016c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	683a      	ldr	r2, [r7, #0]
 8001540:	429a      	cmp	r2, r3
 8001542:	d001      	beq.n	8001548 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	e0b8      	b.n	80016ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0302 	and.w	r3, r3, #2
 8001550:	2b00      	cmp	r3, #0
 8001552:	d020      	beq.n	8001596 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0304 	and.w	r3, r3, #4
 800155c:	2b00      	cmp	r3, #0
 800155e:	d005      	beq.n	800156c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001560:	4b59      	ldr	r3, [pc, #356]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	4a58      	ldr	r2, [pc, #352]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001566:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800156a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f003 0308 	and.w	r3, r3, #8
 8001574:	2b00      	cmp	r3, #0
 8001576:	d005      	beq.n	8001584 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001578:	4b53      	ldr	r3, [pc, #332]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	4a52      	ldr	r2, [pc, #328]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 800157e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001582:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001584:	4b50      	ldr	r3, [pc, #320]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	494d      	ldr	r1, [pc, #308]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001592:	4313      	orrs	r3, r2
 8001594:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 0301 	and.w	r3, r3, #1
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d040      	beq.n	8001624 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d107      	bne.n	80015ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015aa:	4b47      	ldr	r3, [pc, #284]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d115      	bne.n	80015e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e07f      	b.n	80016ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d107      	bne.n	80015d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015c2:	4b41      	ldr	r3, [pc, #260]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d109      	bne.n	80015e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e073      	b.n	80016ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015d2:	4b3d      	ldr	r3, [pc, #244]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d101      	bne.n	80015e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e06b      	b.n	80016ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015e2:	4b39      	ldr	r3, [pc, #228]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f023 0203 	bic.w	r2, r3, #3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	4936      	ldr	r1, [pc, #216]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 80015f0:	4313      	orrs	r3, r2
 80015f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015f4:	f7ff fa66 	bl	8000ac4 <HAL_GetTick>
 80015f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015fa:	e00a      	b.n	8001612 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015fc:	f7ff fa62 	bl	8000ac4 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800160a:	4293      	cmp	r3, r2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e053      	b.n	80016ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001612:	4b2d      	ldr	r3, [pc, #180]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f003 020c 	and.w	r2, r3, #12
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	429a      	cmp	r2, r3
 8001622:	d1eb      	bne.n	80015fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001624:	4b27      	ldr	r3, [pc, #156]	@ (80016c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0307 	and.w	r3, r3, #7
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	429a      	cmp	r2, r3
 8001630:	d210      	bcs.n	8001654 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001632:	4b24      	ldr	r3, [pc, #144]	@ (80016c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f023 0207 	bic.w	r2, r3, #7
 800163a:	4922      	ldr	r1, [pc, #136]	@ (80016c4 <HAL_RCC_ClockConfig+0x1c0>)
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	4313      	orrs	r3, r2
 8001640:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001642:	4b20      	ldr	r3, [pc, #128]	@ (80016c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 0307 	and.w	r3, r3, #7
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	429a      	cmp	r2, r3
 800164e:	d001      	beq.n	8001654 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e032      	b.n	80016ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f003 0304 	and.w	r3, r3, #4
 800165c:	2b00      	cmp	r3, #0
 800165e:	d008      	beq.n	8001672 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001660:	4b19      	ldr	r3, [pc, #100]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	4916      	ldr	r1, [pc, #88]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 800166e:	4313      	orrs	r3, r2
 8001670:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0308 	and.w	r3, r3, #8
 800167a:	2b00      	cmp	r3, #0
 800167c:	d009      	beq.n	8001692 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800167e:	4b12      	ldr	r3, [pc, #72]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	691b      	ldr	r3, [r3, #16]
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	490e      	ldr	r1, [pc, #56]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 800168e:	4313      	orrs	r3, r2
 8001690:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001692:	f000 f821 	bl	80016d8 <HAL_RCC_GetSysClockFreq>
 8001696:	4602      	mov	r2, r0
 8001698:	4b0b      	ldr	r3, [pc, #44]	@ (80016c8 <HAL_RCC_ClockConfig+0x1c4>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	091b      	lsrs	r3, r3, #4
 800169e:	f003 030f 	and.w	r3, r3, #15
 80016a2:	490a      	ldr	r1, [pc, #40]	@ (80016cc <HAL_RCC_ClockConfig+0x1c8>)
 80016a4:	5ccb      	ldrb	r3, [r1, r3]
 80016a6:	fa22 f303 	lsr.w	r3, r2, r3
 80016aa:	4a09      	ldr	r2, [pc, #36]	@ (80016d0 <HAL_RCC_ClockConfig+0x1cc>)
 80016ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80016ae:	4b09      	ldr	r3, [pc, #36]	@ (80016d4 <HAL_RCC_ClockConfig+0x1d0>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff f8ca 	bl	800084c <HAL_InitTick>

  return HAL_OK;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40022000 	.word	0x40022000
 80016c8:	40021000 	.word	0x40021000
 80016cc:	08005488 	.word	0x08005488
 80016d0:	20000004 	.word	0x20000004
 80016d4:	20000008 	.word	0x20000008

080016d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	b087      	sub	sp, #28
 80016dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016de:	2300      	movs	r3, #0
 80016e0:	60fb      	str	r3, [r7, #12]
 80016e2:	2300      	movs	r3, #0
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	2300      	movs	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]
 80016ea:	2300      	movs	r3, #0
 80016ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80016ee:	2300      	movs	r3, #0
 80016f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016f2:	4b1e      	ldr	r3, [pc, #120]	@ (800176c <HAL_RCC_GetSysClockFreq+0x94>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	f003 030c 	and.w	r3, r3, #12
 80016fe:	2b04      	cmp	r3, #4
 8001700:	d002      	beq.n	8001708 <HAL_RCC_GetSysClockFreq+0x30>
 8001702:	2b08      	cmp	r3, #8
 8001704:	d003      	beq.n	800170e <HAL_RCC_GetSysClockFreq+0x36>
 8001706:	e027      	b.n	8001758 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001708:	4b19      	ldr	r3, [pc, #100]	@ (8001770 <HAL_RCC_GetSysClockFreq+0x98>)
 800170a:	613b      	str	r3, [r7, #16]
      break;
 800170c:	e027      	b.n	800175e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	0c9b      	lsrs	r3, r3, #18
 8001712:	f003 030f 	and.w	r3, r3, #15
 8001716:	4a17      	ldr	r2, [pc, #92]	@ (8001774 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001718:	5cd3      	ldrb	r3, [r2, r3]
 800171a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d010      	beq.n	8001748 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001726:	4b11      	ldr	r3, [pc, #68]	@ (800176c <HAL_RCC_GetSysClockFreq+0x94>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	0c5b      	lsrs	r3, r3, #17
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	4a11      	ldr	r2, [pc, #68]	@ (8001778 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001732:	5cd3      	ldrb	r3, [r2, r3]
 8001734:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a0d      	ldr	r2, [pc, #52]	@ (8001770 <HAL_RCC_GetSysClockFreq+0x98>)
 800173a:	fb03 f202 	mul.w	r2, r3, r2
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	fbb2 f3f3 	udiv	r3, r2, r3
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	e004      	b.n	8001752 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	4a0c      	ldr	r2, [pc, #48]	@ (800177c <HAL_RCC_GetSysClockFreq+0xa4>)
 800174c:	fb02 f303 	mul.w	r3, r2, r3
 8001750:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	613b      	str	r3, [r7, #16]
      break;
 8001756:	e002      	b.n	800175e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001758:	4b05      	ldr	r3, [pc, #20]	@ (8001770 <HAL_RCC_GetSysClockFreq+0x98>)
 800175a:	613b      	str	r3, [r7, #16]
      break;
 800175c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800175e:	693b      	ldr	r3, [r7, #16]
}
 8001760:	4618      	mov	r0, r3
 8001762:	371c      	adds	r7, #28
 8001764:	46bd      	mov	sp, r7
 8001766:	bc80      	pop	{r7}
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	40021000 	.word	0x40021000
 8001770:	007a1200 	.word	0x007a1200
 8001774:	080054a0 	.word	0x080054a0
 8001778:	080054b0 	.word	0x080054b0
 800177c:	003d0900 	.word	0x003d0900

08001780 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001784:	4b02      	ldr	r3, [pc, #8]	@ (8001790 <HAL_RCC_GetHCLKFreq+0x10>)
 8001786:	681b      	ldr	r3, [r3, #0]
}
 8001788:	4618      	mov	r0, r3
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr
 8001790:	20000004 	.word	0x20000004

08001794 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001798:	f7ff fff2 	bl	8001780 <HAL_RCC_GetHCLKFreq>
 800179c:	4602      	mov	r2, r0
 800179e:	4b05      	ldr	r3, [pc, #20]	@ (80017b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	0a1b      	lsrs	r3, r3, #8
 80017a4:	f003 0307 	and.w	r3, r3, #7
 80017a8:	4903      	ldr	r1, [pc, #12]	@ (80017b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017aa:	5ccb      	ldrb	r3, [r1, r3]
 80017ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	40021000 	.word	0x40021000
 80017b8:	08005498 	.word	0x08005498

080017bc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	220f      	movs	r2, #15
 80017ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80017cc:	4b11      	ldr	r3, [pc, #68]	@ (8001814 <HAL_RCC_GetClockConfig+0x58>)
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f003 0203 	and.w	r2, r3, #3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80017d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001814 <HAL_RCC_GetClockConfig+0x58>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80017e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001814 <HAL_RCC_GetClockConfig+0x58>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80017f0:	4b08      	ldr	r3, [pc, #32]	@ (8001814 <HAL_RCC_GetClockConfig+0x58>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	08db      	lsrs	r3, r3, #3
 80017f6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80017fe:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <HAL_RCC_GetClockConfig+0x5c>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 0207 	and.w	r2, r3, #7
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr
 8001814:	40021000 	.word	0x40021000
 8001818:	40022000 	.word	0x40022000

0800181c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001824:	4b0a      	ldr	r3, [pc, #40]	@ (8001850 <RCC_Delay+0x34>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a0a      	ldr	r2, [pc, #40]	@ (8001854 <RCC_Delay+0x38>)
 800182a:	fba2 2303 	umull	r2, r3, r2, r3
 800182e:	0a5b      	lsrs	r3, r3, #9
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	fb02 f303 	mul.w	r3, r2, r3
 8001836:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001838:	bf00      	nop
  }
  while (Delay --);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	1e5a      	subs	r2, r3, #1
 800183e:	60fa      	str	r2, [r7, #12]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d1f9      	bne.n	8001838 <RCC_Delay+0x1c>
}
 8001844:	bf00      	nop
 8001846:	bf00      	nop
 8001848:	3714      	adds	r7, #20
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr
 8001850:	20000004 	.word	0x20000004
 8001854:	10624dd3 	.word	0x10624dd3

08001858 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d101      	bne.n	800186a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e041      	b.n	80018ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001870:	b2db      	uxtb	r3, r3
 8001872:	2b00      	cmp	r3, #0
 8001874:	d106      	bne.n	8001884 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2200      	movs	r2, #0
 800187a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f000 f839 	bl	80018f6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2202      	movs	r2, #2
 8001888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3304      	adds	r3, #4
 8001894:	4619      	mov	r1, r3
 8001896:	4610      	mov	r0, r2
 8001898:	f000 f99c 	bl	8001bd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2201      	movs	r2, #1
 80018a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2201      	movs	r2, #1
 80018b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2201      	movs	r2, #1
 80018c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2201      	movs	r2, #1
 80018c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2201      	movs	r2, #1
 80018d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2201      	movs	r2, #1
 80018d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2201      	movs	r2, #1
 80018e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2201      	movs	r2, #1
 80018e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr

08001908 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001916:	b2db      	uxtb	r3, r3
 8001918:	2b01      	cmp	r3, #1
 800191a:	d001      	beq.n	8001920 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e03a      	b.n	8001996 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2202      	movs	r2, #2
 8001924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	68da      	ldr	r2, [r3, #12]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f042 0201 	orr.w	r2, r2, #1
 8001936:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a18      	ldr	r2, [pc, #96]	@ (80019a0 <HAL_TIM_Base_Start_IT+0x98>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d00e      	beq.n	8001960 <HAL_TIM_Base_Start_IT+0x58>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800194a:	d009      	beq.n	8001960 <HAL_TIM_Base_Start_IT+0x58>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a14      	ldr	r2, [pc, #80]	@ (80019a4 <HAL_TIM_Base_Start_IT+0x9c>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d004      	beq.n	8001960 <HAL_TIM_Base_Start_IT+0x58>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a13      	ldr	r2, [pc, #76]	@ (80019a8 <HAL_TIM_Base_Start_IT+0xa0>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d111      	bne.n	8001984 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f003 0307 	and.w	r3, r3, #7
 800196a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	2b06      	cmp	r3, #6
 8001970:	d010      	beq.n	8001994 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f042 0201 	orr.w	r2, r2, #1
 8001980:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001982:	e007      	b.n	8001994 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f042 0201 	orr.w	r2, r2, #1
 8001992:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	40012c00 	.word	0x40012c00
 80019a4:	40000400 	.word	0x40000400
 80019a8:	40000800 	.word	0x40000800

080019ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	691b      	ldr	r3, [r3, #16]
 80019c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d020      	beq.n	8001a10 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f003 0302 	and.w	r3, r3, #2
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d01b      	beq.n	8001a10 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f06f 0202 	mvn.w	r2, #2
 80019e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2201      	movs	r2, #1
 80019e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	f003 0303 	and.w	r3, r3, #3
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d003      	beq.n	80019fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f000 f8d1 	bl	8001b9e <HAL_TIM_IC_CaptureCallback>
 80019fc:	e005      	b.n	8001a0a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f000 f8c4 	bl	8001b8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f000 f8d3 	bl	8001bb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	f003 0304 	and.w	r3, r3, #4
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d020      	beq.n	8001a5c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	f003 0304 	and.w	r3, r3, #4
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d01b      	beq.n	8001a5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f06f 0204 	mvn.w	r2, #4
 8001a2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2202      	movs	r2, #2
 8001a32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	699b      	ldr	r3, [r3, #24]
 8001a3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d003      	beq.n	8001a4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f000 f8ab 	bl	8001b9e <HAL_TIM_IC_CaptureCallback>
 8001a48:	e005      	b.n	8001a56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f000 f89e 	bl	8001b8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f000 f8ad 	bl	8001bb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	f003 0308 	and.w	r3, r3, #8
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d020      	beq.n	8001aa8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f003 0308 	and.w	r3, r3, #8
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d01b      	beq.n	8001aa8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f06f 0208 	mvn.w	r2, #8
 8001a78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2204      	movs	r2, #4
 8001a7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	f003 0303 	and.w	r3, r3, #3
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d003      	beq.n	8001a96 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f000 f885 	bl	8001b9e <HAL_TIM_IC_CaptureCallback>
 8001a94:	e005      	b.n	8001aa2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a96:	6878      	ldr	r0, [r7, #4]
 8001a98:	f000 f878 	bl	8001b8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f000 f887 	bl	8001bb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	f003 0310 	and.w	r3, r3, #16
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d020      	beq.n	8001af4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	f003 0310 	and.w	r3, r3, #16
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d01b      	beq.n	8001af4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f06f 0210 	mvn.w	r2, #16
 8001ac4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2208      	movs	r2, #8
 8001aca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	69db      	ldr	r3, [r3, #28]
 8001ad2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d003      	beq.n	8001ae2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f000 f85f 	bl	8001b9e <HAL_TIM_IC_CaptureCallback>
 8001ae0:	e005      	b.n	8001aee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f000 f852 	bl	8001b8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f000 f861 	bl	8001bb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d00c      	beq.n	8001b18 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d007      	beq.n	8001b18 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f06f 0201 	mvn.w	r2, #1
 8001b10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7fe fe1a 	bl	800074c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d00c      	beq.n	8001b3c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d007      	beq.n	8001b3c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f000 f8c3 	bl	8001cc2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d00c      	beq.n	8001b60 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d007      	beq.n	8001b60 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001b58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 f831 	bl	8001bc2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	f003 0320 	and.w	r3, r3, #32
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d00c      	beq.n	8001b84 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f003 0320 	and.w	r3, r3, #32
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d007      	beq.n	8001b84 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f06f 0220 	mvn.w	r2, #32
 8001b7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f000 f896 	bl	8001cb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b84:	bf00      	nop
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b94:	bf00      	nop
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	4770      	bx	lr

08001b9e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	b083      	sub	sp, #12
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ba6:	bf00      	nop
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr

08001bb0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001bb8:	bf00      	nop
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bc80      	pop	{r7}
 8001bc0:	4770      	bx	lr

08001bc2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	b083      	sub	sp, #12
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr

08001bd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	4a2f      	ldr	r2, [pc, #188]	@ (8001ca4 <TIM_Base_SetConfig+0xd0>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d00b      	beq.n	8001c04 <TIM_Base_SetConfig+0x30>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bf2:	d007      	beq.n	8001c04 <TIM_Base_SetConfig+0x30>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	4a2c      	ldr	r2, [pc, #176]	@ (8001ca8 <TIM_Base_SetConfig+0xd4>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d003      	beq.n	8001c04 <TIM_Base_SetConfig+0x30>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	4a2b      	ldr	r2, [pc, #172]	@ (8001cac <TIM_Base_SetConfig+0xd8>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d108      	bne.n	8001c16 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	68fa      	ldr	r2, [r7, #12]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a22      	ldr	r2, [pc, #136]	@ (8001ca4 <TIM_Base_SetConfig+0xd0>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d00b      	beq.n	8001c36 <TIM_Base_SetConfig+0x62>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c24:	d007      	beq.n	8001c36 <TIM_Base_SetConfig+0x62>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a1f      	ldr	r2, [pc, #124]	@ (8001ca8 <TIM_Base_SetConfig+0xd4>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d003      	beq.n	8001c36 <TIM_Base_SetConfig+0x62>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a1e      	ldr	r2, [pc, #120]	@ (8001cac <TIM_Base_SetConfig+0xd8>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d108      	bne.n	8001c48 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	68fa      	ldr	r2, [r7, #12]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	695b      	ldr	r3, [r3, #20]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	689a      	ldr	r2, [r3, #8]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4a0d      	ldr	r2, [pc, #52]	@ (8001ca4 <TIM_Base_SetConfig+0xd0>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d103      	bne.n	8001c7c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	691a      	ldr	r2, [r3, #16]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d005      	beq.n	8001c9a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	f023 0201 	bic.w	r2, r3, #1
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	611a      	str	r2, [r3, #16]
  }
}
 8001c9a:	bf00      	nop
 8001c9c:	3714      	adds	r7, #20
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc80      	pop	{r7}
 8001ca2:	4770      	bx	lr
 8001ca4:	40012c00 	.word	0x40012c00
 8001ca8:	40000400 	.word	0x40000400
 8001cac:	40000800 	.word	0x40000800

08001cb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001cb8:	bf00      	nop
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bc80      	pop	{r7}
 8001cc0:	4770      	bx	lr

08001cc2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	b083      	sub	sp, #12
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr

08001cd4 <__NVIC_SetPriority>:
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	6039      	str	r1, [r7, #0]
 8001cde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	db0a      	blt.n	8001cfe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	b2da      	uxtb	r2, r3
 8001cec:	490c      	ldr	r1, [pc, #48]	@ (8001d20 <__NVIC_SetPriority+0x4c>)
 8001cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf2:	0112      	lsls	r2, r2, #4
 8001cf4:	b2d2      	uxtb	r2, r2
 8001cf6:	440b      	add	r3, r1
 8001cf8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001cfc:	e00a      	b.n	8001d14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	b2da      	uxtb	r2, r3
 8001d02:	4908      	ldr	r1, [pc, #32]	@ (8001d24 <__NVIC_SetPriority+0x50>)
 8001d04:	79fb      	ldrb	r3, [r7, #7]
 8001d06:	f003 030f 	and.w	r3, r3, #15
 8001d0a:	3b04      	subs	r3, #4
 8001d0c:	0112      	lsls	r2, r2, #4
 8001d0e:	b2d2      	uxtb	r2, r2
 8001d10:	440b      	add	r3, r1
 8001d12:	761a      	strb	r2, [r3, #24]
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc80      	pop	{r7}
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	e000e100 	.word	0xe000e100
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8001d2c:	4b05      	ldr	r3, [pc, #20]	@ (8001d44 <SysTick_Handler+0x1c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001d30:	f001 fe18 	bl	8003964 <xTaskGetSchedulerState>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d001      	beq.n	8001d3e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8001d3a:	f002 fbbd 	bl	80044b8 <xPortSysTickHandler>
  }
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	e000e010 	.word	0xe000e010

08001d48 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	f06f 0004 	mvn.w	r0, #4
 8001d52:	f7ff ffbf 	bl	8001cd4 <__NVIC_SetPriority>
#endif
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d62:	f3ef 8305 	mrs	r3, IPSR
 8001d66:	603b      	str	r3, [r7, #0]
  return(result);
 8001d68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d003      	beq.n	8001d76 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8001d6e:	f06f 0305 	mvn.w	r3, #5
 8001d72:	607b      	str	r3, [r7, #4]
 8001d74:	e00c      	b.n	8001d90 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001d76:	4b09      	ldr	r3, [pc, #36]	@ (8001d9c <osKernelInitialize+0x40>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d105      	bne.n	8001d8a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001d7e:	4b07      	ldr	r3, [pc, #28]	@ (8001d9c <osKernelInitialize+0x40>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001d84:	2300      	movs	r3, #0
 8001d86:	607b      	str	r3, [r7, #4]
 8001d88:	e002      	b.n	8001d90 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d8e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001d90:	687b      	ldr	r3, [r7, #4]
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bc80      	pop	{r7}
 8001d9a:	4770      	bx	lr
 8001d9c:	2000010c 	.word	0x2000010c

08001da0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001da6:	f3ef 8305 	mrs	r3, IPSR
 8001daa:	603b      	str	r3, [r7, #0]
  return(result);
 8001dac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <osKernelStart+0x1a>
    stat = osErrorISR;
 8001db2:	f06f 0305 	mvn.w	r3, #5
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	e010      	b.n	8001ddc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001dba:	4b0b      	ldr	r3, [pc, #44]	@ (8001de8 <osKernelStart+0x48>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d109      	bne.n	8001dd6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001dc2:	f7ff ffc1 	bl	8001d48 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001dc6:	4b08      	ldr	r3, [pc, #32]	@ (8001de8 <osKernelStart+0x48>)
 8001dc8:	2202      	movs	r2, #2
 8001dca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001dcc:	f001 f97e 	bl	80030cc <vTaskStartScheduler>
      stat = osOK;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	607b      	str	r3, [r7, #4]
 8001dd4:	e002      	b.n	8001ddc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8001dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dda:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001ddc:	687b      	ldr	r3, [r7, #4]
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	2000010c 	.word	0x2000010c

08001dec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08e      	sub	sp, #56	@ 0x38
 8001df0:	af04      	add	r7, sp, #16
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001dfc:	f3ef 8305 	mrs	r3, IPSR
 8001e00:	617b      	str	r3, [r7, #20]
  return(result);
 8001e02:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d17f      	bne.n	8001f08 <osThreadNew+0x11c>
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d07c      	beq.n	8001f08 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 8001e0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e12:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8001e14:	2318      	movs	r3, #24
 8001e16:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8001e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e20:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d045      	beq.n	8001eb4 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d002      	beq.n	8001e36 <osThreadNew+0x4a>
        name = attr->name;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d002      	beq.n	8001e44 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d008      	beq.n	8001e5c <osThreadNew+0x70>
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	2b38      	cmp	r3, #56	@ 0x38
 8001e4e:	d805      	bhi.n	8001e5c <osThreadNew+0x70>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <osThreadNew+0x74>
        return (NULL);
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	e054      	b.n	8001f0a <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	695b      	ldr	r3, [r3, #20]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	695b      	ldr	r3, [r3, #20]
 8001e6c:	089b      	lsrs	r3, r3, #2
 8001e6e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d00e      	beq.n	8001e96 <osThreadNew+0xaa>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	2b5b      	cmp	r3, #91	@ 0x5b
 8001e7e:	d90a      	bls.n	8001e96 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d006      	beq.n	8001e96 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	695b      	ldr	r3, [r3, #20]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d002      	beq.n	8001e96 <osThreadNew+0xaa>
        mem = 1;
 8001e90:	2301      	movs	r3, #1
 8001e92:	61bb      	str	r3, [r7, #24]
 8001e94:	e010      	b.n	8001eb8 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d10c      	bne.n	8001eb8 <osThreadNew+0xcc>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d108      	bne.n	8001eb8 <osThreadNew+0xcc>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d104      	bne.n	8001eb8 <osThreadNew+0xcc>
          mem = 0;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61bb      	str	r3, [r7, #24]
 8001eb2:	e001      	b.n	8001eb8 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d110      	bne.n	8001ee0 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001ec6:	9202      	str	r2, [sp, #8]
 8001ec8:	9301      	str	r3, [sp, #4]
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	6a3a      	ldr	r2, [r7, #32]
 8001ed2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	f000 fe41 	bl	8002b5c <xTaskCreateStatic>
 8001eda:	4603      	mov	r3, r0
 8001edc:	613b      	str	r3, [r7, #16]
 8001ede:	e013      	b.n	8001f08 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d110      	bne.n	8001f08 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001ee6:	6a3b      	ldr	r3, [r7, #32]
 8001ee8:	b29a      	uxth	r2, r3
 8001eea:	f107 0310 	add.w	r3, r7, #16
 8001eee:	9301      	str	r3, [sp, #4]
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ef8:	68f8      	ldr	r0, [r7, #12]
 8001efa:	f000 fe8f 	bl	8002c1c <xTaskCreate>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d001      	beq.n	8001f08 <osThreadNew+0x11c>
            hTask = NULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001f08:	693b      	ldr	r3, [r7, #16]
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3728      	adds	r7, #40	@ 0x28
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b086      	sub	sp, #24
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f1e:	f3ef 8305 	mrs	r3, IPSR
 8001f22:	60bb      	str	r3, [r7, #8]
  return(result);
 8001f24:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <osThreadTerminate+0x20>
    stat = osErrorISR;
 8001f2a:	f06f 0305 	mvn.w	r3, #5
 8001f2e:	617b      	str	r3, [r7, #20]
 8001f30:	e017      	b.n	8001f62 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d103      	bne.n	8001f40 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 8001f38:	f06f 0303 	mvn.w	r3, #3
 8001f3c:	617b      	str	r3, [r7, #20]
 8001f3e:	e010      	b.n	8001f62 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8001f40:	6938      	ldr	r0, [r7, #16]
 8001f42:	f001 f85b 	bl	8002ffc <eTaskGetState>
 8001f46:	4603      	mov	r3, r0
 8001f48:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8001f4a:	7bfb      	ldrb	r3, [r7, #15]
 8001f4c:	2b04      	cmp	r3, #4
 8001f4e:	d005      	beq.n	8001f5c <osThreadTerminate+0x4a>
      stat = osOK;
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8001f54:	6938      	ldr	r0, [r7, #16]
 8001f56:	f000 ffa7 	bl	8002ea8 <vTaskDelete>
 8001f5a:	e002      	b.n	8001f62 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8001f5c:	f06f 0302 	mvn.w	r3, #2
 8001f60:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8001f62:	697b      	ldr	r3, [r7, #20]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3718      	adds	r7, #24
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f74:	f3ef 8305 	mrs	r3, IPSR
 8001f78:	60bb      	str	r3, [r7, #8]
  return(result);
 8001f7a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d003      	beq.n	8001f88 <osDelay+0x1c>
    stat = osErrorISR;
 8001f80:	f06f 0305 	mvn.w	r3, #5
 8001f84:	60fb      	str	r3, [r7, #12]
 8001f86:	e007      	b.n	8001f98 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d002      	beq.n	8001f98 <osDelay+0x2c>
      vTaskDelay(ticks);
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f000 fffc 	bl	8002f90 <vTaskDelay>
    }
  }

  return (stat);
 8001f98:	68fb      	ldr	r3, [r7, #12]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
	...

08001fa4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4a07      	ldr	r2, [pc, #28]	@ (8001fd0 <vApplicationGetIdleTaskMemory+0x2c>)
 8001fb4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	4a06      	ldr	r2, [pc, #24]	@ (8001fd4 <vApplicationGetIdleTaskMemory+0x30>)
 8001fba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001fc2:	601a      	str	r2, [r3, #0]
}
 8001fc4:	bf00      	nop
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	20000110 	.word	0x20000110
 8001fd4:	2000016c 	.word	0x2000016c

08001fd8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001fd8:	b480      	push	{r7}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4a07      	ldr	r2, [pc, #28]	@ (8002004 <vApplicationGetTimerTaskMemory+0x2c>)
 8001fe8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	4a06      	ldr	r2, [pc, #24]	@ (8002008 <vApplicationGetTimerTaskMemory+0x30>)
 8001fee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ff6:	601a      	str	r2, [r3, #0]
}
 8001ff8:	bf00      	nop
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bc80      	pop	{r7}
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	2000056c 	.word	0x2000056c
 8002008:	200005c8 	.word	0x200005c8

0800200c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f103 0208 	add.w	r2, r3, #8
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f04f 32ff 	mov.w	r2, #4294967295
 8002024:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f103 0208 	add.w	r2, r3, #8
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f103 0208 	add.w	r2, r3, #8
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	bc80      	pop	{r7}
 8002048:	4770      	bx	lr

0800204a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800204a:	b480      	push	{r7}
 800204c:	b083      	sub	sp, #12
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	bc80      	pop	{r7}
 8002060:	4770      	bx	lr

08002062 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002062:	b480      	push	{r7}
 8002064:	b085      	sub	sp, #20
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
 800206a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	68fa      	ldr	r2, [r7, #12]
 8002076:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	683a      	ldr	r2, [r7, #0]
 8002086:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	1c5a      	adds	r2, r3, #1
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	601a      	str	r2, [r3, #0]
}
 800209e:	bf00      	nop
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr

080020a8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020be:	d103      	bne.n	80020c8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	691b      	ldr	r3, [r3, #16]
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	e00c      	b.n	80020e2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3308      	adds	r3, #8
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	e002      	b.n	80020d6 <vListInsert+0x2e>
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68ba      	ldr	r2, [r7, #8]
 80020de:	429a      	cmp	r2, r3
 80020e0:	d2f6      	bcs.n	80020d0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	685a      	ldr	r2, [r3, #4]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	683a      	ldr	r2, [r7, #0]
 80020f0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	68fa      	ldr	r2, [r7, #12]
 80020f6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	683a      	ldr	r2, [r7, #0]
 80020fc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	1c5a      	adds	r2, r3, #1
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	601a      	str	r2, [r3, #0]
}
 800210e:	bf00      	nop
 8002110:	3714      	adds	r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr

08002118 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	691b      	ldr	r3, [r3, #16]
 8002124:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	6892      	ldr	r2, [r2, #8]
 800212e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	6852      	ldr	r2, [r2, #4]
 8002138:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	429a      	cmp	r2, r3
 8002142:	d103      	bne.n	800214c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	1e5a      	subs	r2, r3, #1
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
}
 8002160:	4618      	mov	r0, r3
 8002162:	3714      	adds	r7, #20
 8002164:	46bd      	mov	sp, r7
 8002166:	bc80      	pop	{r7}
 8002168:	4770      	bx	lr
	...

0800216c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d10b      	bne.n	8002198 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002184:	f383 8811 	msr	BASEPRI, r3
 8002188:	f3bf 8f6f 	isb	sy
 800218c:	f3bf 8f4f 	dsb	sy
 8002190:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002192:	bf00      	nop
 8002194:	bf00      	nop
 8002196:	e7fd      	b.n	8002194 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002198:	f002 f910 	bl	80043bc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021a4:	68f9      	ldr	r1, [r7, #12]
 80021a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80021a8:	fb01 f303 	mul.w	r3, r1, r3
 80021ac:	441a      	add	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2200      	movs	r2, #0
 80021b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021c8:	3b01      	subs	r3, #1
 80021ca:	68f9      	ldr	r1, [r7, #12]
 80021cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80021ce:	fb01 f303 	mul.w	r3, r1, r3
 80021d2:	441a      	add	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	22ff      	movs	r2, #255	@ 0xff
 80021dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	22ff      	movs	r2, #255	@ 0xff
 80021e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d114      	bne.n	8002218 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d01a      	beq.n	800222c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	3310      	adds	r3, #16
 80021fa:	4618      	mov	r0, r3
 80021fc:	f001 f9f2 	bl	80035e4 <xTaskRemoveFromEventList>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d012      	beq.n	800222c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002206:	4b0d      	ldr	r3, [pc, #52]	@ (800223c <xQueueGenericReset+0xd0>)
 8002208:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800220c:	601a      	str	r2, [r3, #0]
 800220e:	f3bf 8f4f 	dsb	sy
 8002212:	f3bf 8f6f 	isb	sy
 8002216:	e009      	b.n	800222c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	3310      	adds	r3, #16
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff fef5 	bl	800200c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	3324      	adds	r3, #36	@ 0x24
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff fef0 	bl	800200c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800222c:	f002 f8f6 	bl	800441c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002230:	2301      	movs	r3, #1
}
 8002232:	4618      	mov	r0, r3
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	e000ed04 	.word	0xe000ed04

08002240 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002240:	b580      	push	{r7, lr}
 8002242:	b08e      	sub	sp, #56	@ 0x38
 8002244:	af02      	add	r7, sp, #8
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
 800224c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d10b      	bne.n	800226c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002258:	f383 8811 	msr	BASEPRI, r3
 800225c:	f3bf 8f6f 	isb	sy
 8002260:	f3bf 8f4f 	dsb	sy
 8002264:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002266:	bf00      	nop
 8002268:	bf00      	nop
 800226a:	e7fd      	b.n	8002268 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d10b      	bne.n	800228a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002276:	f383 8811 	msr	BASEPRI, r3
 800227a:	f3bf 8f6f 	isb	sy
 800227e:	f3bf 8f4f 	dsb	sy
 8002282:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002284:	bf00      	nop
 8002286:	bf00      	nop
 8002288:	e7fd      	b.n	8002286 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d002      	beq.n	8002296 <xQueueGenericCreateStatic+0x56>
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <xQueueGenericCreateStatic+0x5a>
 8002296:	2301      	movs	r3, #1
 8002298:	e000      	b.n	800229c <xQueueGenericCreateStatic+0x5c>
 800229a:	2300      	movs	r3, #0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d10b      	bne.n	80022b8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80022a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022a4:	f383 8811 	msr	BASEPRI, r3
 80022a8:	f3bf 8f6f 	isb	sy
 80022ac:	f3bf 8f4f 	dsb	sy
 80022b0:	623b      	str	r3, [r7, #32]
}
 80022b2:	bf00      	nop
 80022b4:	bf00      	nop
 80022b6:	e7fd      	b.n	80022b4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d102      	bne.n	80022c4 <xQueueGenericCreateStatic+0x84>
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <xQueueGenericCreateStatic+0x88>
 80022c4:	2301      	movs	r3, #1
 80022c6:	e000      	b.n	80022ca <xQueueGenericCreateStatic+0x8a>
 80022c8:	2300      	movs	r3, #0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d10b      	bne.n	80022e6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80022ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022d2:	f383 8811 	msr	BASEPRI, r3
 80022d6:	f3bf 8f6f 	isb	sy
 80022da:	f3bf 8f4f 	dsb	sy
 80022de:	61fb      	str	r3, [r7, #28]
}
 80022e0:	bf00      	nop
 80022e2:	bf00      	nop
 80022e4:	e7fd      	b.n	80022e2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80022e6:	2350      	movs	r3, #80	@ 0x50
 80022e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	2b50      	cmp	r3, #80	@ 0x50
 80022ee:	d00b      	beq.n	8002308 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80022f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022f4:	f383 8811 	msr	BASEPRI, r3
 80022f8:	f3bf 8f6f 	isb	sy
 80022fc:	f3bf 8f4f 	dsb	sy
 8002300:	61bb      	str	r3, [r7, #24]
}
 8002302:	bf00      	nop
 8002304:	bf00      	nop
 8002306:	e7fd      	b.n	8002304 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002308:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800230e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002310:	2b00      	cmp	r3, #0
 8002312:	d00d      	beq.n	8002330 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002316:	2201      	movs	r2, #1
 8002318:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800231c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	4613      	mov	r3, r2
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	68b9      	ldr	r1, [r7, #8]
 800232a:	68f8      	ldr	r0, [r7, #12]
 800232c:	f000 f805 	bl	800233a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002332:	4618      	mov	r0, r3
 8002334:	3730      	adds	r7, #48	@ 0x30
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800233a:	b580      	push	{r7, lr}
 800233c:	b084      	sub	sp, #16
 800233e:	af00      	add	r7, sp, #0
 8002340:	60f8      	str	r0, [r7, #12]
 8002342:	60b9      	str	r1, [r7, #8]
 8002344:	607a      	str	r2, [r7, #4]
 8002346:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d103      	bne.n	8002356 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	e002      	b.n	800235c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	68ba      	ldr	r2, [r7, #8]
 8002366:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002368:	2101      	movs	r1, #1
 800236a:	69b8      	ldr	r0, [r7, #24]
 800236c:	f7ff fefe 	bl	800216c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	78fa      	ldrb	r2, [r7, #3]
 8002374:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002378:	bf00      	nop
 800237a:	3710      	adds	r7, #16
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08e      	sub	sp, #56	@ 0x38
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]
 800238c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800238e:	2300      	movs	r3, #0
 8002390:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002398:	2b00      	cmp	r3, #0
 800239a:	d10b      	bne.n	80023b4 <xQueueGenericSend+0x34>
	__asm volatile
 800239c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023a0:	f383 8811 	msr	BASEPRI, r3
 80023a4:	f3bf 8f6f 	isb	sy
 80023a8:	f3bf 8f4f 	dsb	sy
 80023ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80023ae:	bf00      	nop
 80023b0:	bf00      	nop
 80023b2:	e7fd      	b.n	80023b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d103      	bne.n	80023c2 <xQueueGenericSend+0x42>
 80023ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <xQueueGenericSend+0x46>
 80023c2:	2301      	movs	r3, #1
 80023c4:	e000      	b.n	80023c8 <xQueueGenericSend+0x48>
 80023c6:	2300      	movs	r3, #0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d10b      	bne.n	80023e4 <xQueueGenericSend+0x64>
	__asm volatile
 80023cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023d0:	f383 8811 	msr	BASEPRI, r3
 80023d4:	f3bf 8f6f 	isb	sy
 80023d8:	f3bf 8f4f 	dsb	sy
 80023dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80023de:	bf00      	nop
 80023e0:	bf00      	nop
 80023e2:	e7fd      	b.n	80023e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d103      	bne.n	80023f2 <xQueueGenericSend+0x72>
 80023ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d101      	bne.n	80023f6 <xQueueGenericSend+0x76>
 80023f2:	2301      	movs	r3, #1
 80023f4:	e000      	b.n	80023f8 <xQueueGenericSend+0x78>
 80023f6:	2300      	movs	r3, #0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10b      	bne.n	8002414 <xQueueGenericSend+0x94>
	__asm volatile
 80023fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002400:	f383 8811 	msr	BASEPRI, r3
 8002404:	f3bf 8f6f 	isb	sy
 8002408:	f3bf 8f4f 	dsb	sy
 800240c:	623b      	str	r3, [r7, #32]
}
 800240e:	bf00      	nop
 8002410:	bf00      	nop
 8002412:	e7fd      	b.n	8002410 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002414:	f001 faa6 	bl	8003964 <xTaskGetSchedulerState>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d102      	bne.n	8002424 <xQueueGenericSend+0xa4>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d101      	bne.n	8002428 <xQueueGenericSend+0xa8>
 8002424:	2301      	movs	r3, #1
 8002426:	e000      	b.n	800242a <xQueueGenericSend+0xaa>
 8002428:	2300      	movs	r3, #0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d10b      	bne.n	8002446 <xQueueGenericSend+0xc6>
	__asm volatile
 800242e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002432:	f383 8811 	msr	BASEPRI, r3
 8002436:	f3bf 8f6f 	isb	sy
 800243a:	f3bf 8f4f 	dsb	sy
 800243e:	61fb      	str	r3, [r7, #28]
}
 8002440:	bf00      	nop
 8002442:	bf00      	nop
 8002444:	e7fd      	b.n	8002442 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002446:	f001 ffb9 	bl	80043bc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800244a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800244c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800244e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002452:	429a      	cmp	r2, r3
 8002454:	d302      	bcc.n	800245c <xQueueGenericSend+0xdc>
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	2b02      	cmp	r3, #2
 800245a:	d129      	bne.n	80024b0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800245c:	683a      	ldr	r2, [r7, #0]
 800245e:	68b9      	ldr	r1, [r7, #8]
 8002460:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002462:	f000 fa0f 	bl	8002884 <prvCopyDataToQueue>
 8002466:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800246a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246c:	2b00      	cmp	r3, #0
 800246e:	d010      	beq.n	8002492 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002472:	3324      	adds	r3, #36	@ 0x24
 8002474:	4618      	mov	r0, r3
 8002476:	f001 f8b5 	bl	80035e4 <xTaskRemoveFromEventList>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d013      	beq.n	80024a8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002480:	4b3f      	ldr	r3, [pc, #252]	@ (8002580 <xQueueGenericSend+0x200>)
 8002482:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002486:	601a      	str	r2, [r3, #0]
 8002488:	f3bf 8f4f 	dsb	sy
 800248c:	f3bf 8f6f 	isb	sy
 8002490:	e00a      	b.n	80024a8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002494:	2b00      	cmp	r3, #0
 8002496:	d007      	beq.n	80024a8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002498:	4b39      	ldr	r3, [pc, #228]	@ (8002580 <xQueueGenericSend+0x200>)
 800249a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	f3bf 8f4f 	dsb	sy
 80024a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80024a8:	f001 ffb8 	bl	800441c <vPortExitCritical>
				return pdPASS;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e063      	b.n	8002578 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d103      	bne.n	80024be <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80024b6:	f001 ffb1 	bl	800441c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80024ba:	2300      	movs	r3, #0
 80024bc:	e05c      	b.n	8002578 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80024be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d106      	bne.n	80024d2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	4618      	mov	r0, r3
 80024ca:	f001 f8ef 	bl	80036ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80024ce:	2301      	movs	r3, #1
 80024d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80024d2:	f001 ffa3 	bl	800441c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80024d6:	f000 fe61 	bl	800319c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80024da:	f001 ff6f 	bl	80043bc <vPortEnterCritical>
 80024de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80024e4:	b25b      	sxtb	r3, r3
 80024e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ea:	d103      	bne.n	80024f4 <xQueueGenericSend+0x174>
 80024ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80024f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80024fa:	b25b      	sxtb	r3, r3
 80024fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002500:	d103      	bne.n	800250a <xQueueGenericSend+0x18a>
 8002502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800250a:	f001 ff87 	bl	800441c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800250e:	1d3a      	adds	r2, r7, #4
 8002510:	f107 0314 	add.w	r3, r7, #20
 8002514:	4611      	mov	r1, r2
 8002516:	4618      	mov	r0, r3
 8002518:	f001 f8de 	bl	80036d8 <xTaskCheckForTimeOut>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d124      	bne.n	800256c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002522:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002524:	f000 faa6 	bl	8002a74 <prvIsQueueFull>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d018      	beq.n	8002560 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800252e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002530:	3310      	adds	r3, #16
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	4611      	mov	r1, r2
 8002536:	4618      	mov	r0, r3
 8002538:	f001 f802 	bl	8003540 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800253c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800253e:	f000 fa31 	bl	80029a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002542:	f000 fe39 	bl	80031b8 <xTaskResumeAll>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	f47f af7c 	bne.w	8002446 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800254e:	4b0c      	ldr	r3, [pc, #48]	@ (8002580 <xQueueGenericSend+0x200>)
 8002550:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	f3bf 8f4f 	dsb	sy
 800255a:	f3bf 8f6f 	isb	sy
 800255e:	e772      	b.n	8002446 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002560:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002562:	f000 fa1f 	bl	80029a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002566:	f000 fe27 	bl	80031b8 <xTaskResumeAll>
 800256a:	e76c      	b.n	8002446 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800256c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800256e:	f000 fa19 	bl	80029a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002572:	f000 fe21 	bl	80031b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002576:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002578:	4618      	mov	r0, r3
 800257a:	3738      	adds	r7, #56	@ 0x38
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	e000ed04 	.word	0xe000ed04

08002584 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b090      	sub	sp, #64	@ 0x40
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
 8002590:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002598:	2b00      	cmp	r3, #0
 800259a:	d10b      	bne.n	80025b4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800259c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025a0:	f383 8811 	msr	BASEPRI, r3
 80025a4:	f3bf 8f6f 	isb	sy
 80025a8:	f3bf 8f4f 	dsb	sy
 80025ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80025ae:	bf00      	nop
 80025b0:	bf00      	nop
 80025b2:	e7fd      	b.n	80025b0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d103      	bne.n	80025c2 <xQueueGenericSendFromISR+0x3e>
 80025ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <xQueueGenericSendFromISR+0x42>
 80025c2:	2301      	movs	r3, #1
 80025c4:	e000      	b.n	80025c8 <xQueueGenericSendFromISR+0x44>
 80025c6:	2300      	movs	r3, #0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d10b      	bne.n	80025e4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80025cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025d0:	f383 8811 	msr	BASEPRI, r3
 80025d4:	f3bf 8f6f 	isb	sy
 80025d8:	f3bf 8f4f 	dsb	sy
 80025dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80025de:	bf00      	nop
 80025e0:	bf00      	nop
 80025e2:	e7fd      	b.n	80025e0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d103      	bne.n	80025f2 <xQueueGenericSendFromISR+0x6e>
 80025ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d101      	bne.n	80025f6 <xQueueGenericSendFromISR+0x72>
 80025f2:	2301      	movs	r3, #1
 80025f4:	e000      	b.n	80025f8 <xQueueGenericSendFromISR+0x74>
 80025f6:	2300      	movs	r3, #0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d10b      	bne.n	8002614 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80025fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002600:	f383 8811 	msr	BASEPRI, r3
 8002604:	f3bf 8f6f 	isb	sy
 8002608:	f3bf 8f4f 	dsb	sy
 800260c:	623b      	str	r3, [r7, #32]
}
 800260e:	bf00      	nop
 8002610:	bf00      	nop
 8002612:	e7fd      	b.n	8002610 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002614:	f001 ff94 	bl	8004540 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002618:	f3ef 8211 	mrs	r2, BASEPRI
 800261c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002620:	f383 8811 	msr	BASEPRI, r3
 8002624:	f3bf 8f6f 	isb	sy
 8002628:	f3bf 8f4f 	dsb	sy
 800262c:	61fa      	str	r2, [r7, #28]
 800262e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002630:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002632:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002636:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800263a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800263c:	429a      	cmp	r2, r3
 800263e:	d302      	bcc.n	8002646 <xQueueGenericSendFromISR+0xc2>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	2b02      	cmp	r3, #2
 8002644:	d12f      	bne.n	80026a6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002648:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800264c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002654:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	68b9      	ldr	r1, [r7, #8]
 800265a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800265c:	f000 f912 	bl	8002884 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002660:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002668:	d112      	bne.n	8002690 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800266a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800266c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266e:	2b00      	cmp	r3, #0
 8002670:	d016      	beq.n	80026a0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002674:	3324      	adds	r3, #36	@ 0x24
 8002676:	4618      	mov	r0, r3
 8002678:	f000 ffb4 	bl	80035e4 <xTaskRemoveFromEventList>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d00e      	beq.n	80026a0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00b      	beq.n	80026a0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	e007      	b.n	80026a0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002690:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002694:	3301      	adds	r3, #1
 8002696:	b2db      	uxtb	r3, r3
 8002698:	b25a      	sxtb	r2, r3
 800269a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800269c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80026a0:	2301      	movs	r3, #1
 80026a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80026a4:	e001      	b.n	80026aa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80026a6:	2300      	movs	r3, #0
 80026a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026ac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80026b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80026b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3740      	adds	r7, #64	@ 0x40
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08c      	sub	sp, #48	@ 0x30
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80026cc:	2300      	movs	r3, #0
 80026ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80026d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d10b      	bne.n	80026f2 <xQueueReceive+0x32>
	__asm volatile
 80026da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026de:	f383 8811 	msr	BASEPRI, r3
 80026e2:	f3bf 8f6f 	isb	sy
 80026e6:	f3bf 8f4f 	dsb	sy
 80026ea:	623b      	str	r3, [r7, #32]
}
 80026ec:	bf00      	nop
 80026ee:	bf00      	nop
 80026f0:	e7fd      	b.n	80026ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d103      	bne.n	8002700 <xQueueReceive+0x40>
 80026f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <xQueueReceive+0x44>
 8002700:	2301      	movs	r3, #1
 8002702:	e000      	b.n	8002706 <xQueueReceive+0x46>
 8002704:	2300      	movs	r3, #0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d10b      	bne.n	8002722 <xQueueReceive+0x62>
	__asm volatile
 800270a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800270e:	f383 8811 	msr	BASEPRI, r3
 8002712:	f3bf 8f6f 	isb	sy
 8002716:	f3bf 8f4f 	dsb	sy
 800271a:	61fb      	str	r3, [r7, #28]
}
 800271c:	bf00      	nop
 800271e:	bf00      	nop
 8002720:	e7fd      	b.n	800271e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002722:	f001 f91f 	bl	8003964 <xTaskGetSchedulerState>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d102      	bne.n	8002732 <xQueueReceive+0x72>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d101      	bne.n	8002736 <xQueueReceive+0x76>
 8002732:	2301      	movs	r3, #1
 8002734:	e000      	b.n	8002738 <xQueueReceive+0x78>
 8002736:	2300      	movs	r3, #0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d10b      	bne.n	8002754 <xQueueReceive+0x94>
	__asm volatile
 800273c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002740:	f383 8811 	msr	BASEPRI, r3
 8002744:	f3bf 8f6f 	isb	sy
 8002748:	f3bf 8f4f 	dsb	sy
 800274c:	61bb      	str	r3, [r7, #24]
}
 800274e:	bf00      	nop
 8002750:	bf00      	nop
 8002752:	e7fd      	b.n	8002750 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002754:	f001 fe32 	bl	80043bc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800275a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800275c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800275e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002760:	2b00      	cmp	r3, #0
 8002762:	d01f      	beq.n	80027a4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002764:	68b9      	ldr	r1, [r7, #8]
 8002766:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002768:	f000 f8f6 	bl	8002958 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800276c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276e:	1e5a      	subs	r2, r3, #1
 8002770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002772:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d00f      	beq.n	800279c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800277c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800277e:	3310      	adds	r3, #16
 8002780:	4618      	mov	r0, r3
 8002782:	f000 ff2f 	bl	80035e4 <xTaskRemoveFromEventList>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d007      	beq.n	800279c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800278c:	4b3c      	ldr	r3, [pc, #240]	@ (8002880 <xQueueReceive+0x1c0>)
 800278e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	f3bf 8f4f 	dsb	sy
 8002798:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800279c:	f001 fe3e 	bl	800441c <vPortExitCritical>
				return pdPASS;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e069      	b.n	8002878 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d103      	bne.n	80027b2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80027aa:	f001 fe37 	bl	800441c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80027ae:	2300      	movs	r3, #0
 80027b0:	e062      	b.n	8002878 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80027b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d106      	bne.n	80027c6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80027b8:	f107 0310 	add.w	r3, r7, #16
 80027bc:	4618      	mov	r0, r3
 80027be:	f000 ff75 	bl	80036ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80027c2:	2301      	movs	r3, #1
 80027c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80027c6:	f001 fe29 	bl	800441c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80027ca:	f000 fce7 	bl	800319c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80027ce:	f001 fdf5 	bl	80043bc <vPortEnterCritical>
 80027d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80027d8:	b25b      	sxtb	r3, r3
 80027da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027de:	d103      	bne.n	80027e8 <xQueueReceive+0x128>
 80027e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80027ee:	b25b      	sxtb	r3, r3
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f4:	d103      	bne.n	80027fe <xQueueReceive+0x13e>
 80027f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80027fe:	f001 fe0d 	bl	800441c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002802:	1d3a      	adds	r2, r7, #4
 8002804:	f107 0310 	add.w	r3, r7, #16
 8002808:	4611      	mov	r1, r2
 800280a:	4618      	mov	r0, r3
 800280c:	f000 ff64 	bl	80036d8 <xTaskCheckForTimeOut>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d123      	bne.n	800285e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002816:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002818:	f000 f916 	bl	8002a48 <prvIsQueueEmpty>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d017      	beq.n	8002852 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002824:	3324      	adds	r3, #36	@ 0x24
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	4611      	mov	r1, r2
 800282a:	4618      	mov	r0, r3
 800282c:	f000 fe88 	bl	8003540 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002830:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002832:	f000 f8b7 	bl	80029a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002836:	f000 fcbf 	bl	80031b8 <xTaskResumeAll>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d189      	bne.n	8002754 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002840:	4b0f      	ldr	r3, [pc, #60]	@ (8002880 <xQueueReceive+0x1c0>)
 8002842:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002846:	601a      	str	r2, [r3, #0]
 8002848:	f3bf 8f4f 	dsb	sy
 800284c:	f3bf 8f6f 	isb	sy
 8002850:	e780      	b.n	8002754 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002852:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002854:	f000 f8a6 	bl	80029a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002858:	f000 fcae 	bl	80031b8 <xTaskResumeAll>
 800285c:	e77a      	b.n	8002754 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800285e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002860:	f000 f8a0 	bl	80029a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002864:	f000 fca8 	bl	80031b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002868:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800286a:	f000 f8ed 	bl	8002a48 <prvIsQueueEmpty>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	f43f af6f 	beq.w	8002754 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002876:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002878:	4618      	mov	r0, r3
 800287a:	3730      	adds	r7, #48	@ 0x30
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	e000ed04 	.word	0xe000ed04

08002884 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002890:	2300      	movs	r3, #0
 8002892:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002898:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d10d      	bne.n	80028be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d14d      	bne.n	8002946 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f001 f876 	bl	80039a0 <xTaskPriorityDisinherit>
 80028b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2200      	movs	r2, #0
 80028ba:	609a      	str	r2, [r3, #8]
 80028bc:	e043      	b.n	8002946 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d119      	bne.n	80028f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6858      	ldr	r0, [r3, #4]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028cc:	461a      	mov	r2, r3
 80028ce:	68b9      	ldr	r1, [r7, #8]
 80028d0:	f002 f8b8 	bl	8004a44 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028dc:	441a      	add	r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	685a      	ldr	r2, [r3, #4]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d32b      	bcc.n	8002946 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	605a      	str	r2, [r3, #4]
 80028f6:	e026      	b.n	8002946 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	68d8      	ldr	r0, [r3, #12]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002900:	461a      	mov	r2, r3
 8002902:	68b9      	ldr	r1, [r7, #8]
 8002904:	f002 f89e 	bl	8004a44 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	68da      	ldr	r2, [r3, #12]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002910:	425b      	negs	r3, r3
 8002912:	441a      	add	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	68da      	ldr	r2, [r3, #12]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	429a      	cmp	r2, r3
 8002922:	d207      	bcs.n	8002934 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292c:	425b      	negs	r3, r3
 800292e:	441a      	add	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b02      	cmp	r3, #2
 8002938:	d105      	bne.n	8002946 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d002      	beq.n	8002946 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	3b01      	subs	r3, #1
 8002944:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1c5a      	adds	r2, r3, #1
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800294e:	697b      	ldr	r3, [r7, #20]
}
 8002950:	4618      	mov	r0, r3
 8002952:	3718      	adds	r7, #24
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002966:	2b00      	cmp	r3, #0
 8002968:	d018      	beq.n	800299c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	68da      	ldr	r2, [r3, #12]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002972:	441a      	add	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	68da      	ldr	r2, [r3, #12]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	429a      	cmp	r2, r3
 8002982:	d303      	bcc.n	800298c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	68d9      	ldr	r1, [r3, #12]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002994:	461a      	mov	r2, r3
 8002996:	6838      	ldr	r0, [r7, #0]
 8002998:	f002 f854 	bl	8004a44 <memcpy>
	}
}
 800299c:	bf00      	nop
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80029ac:	f001 fd06 	bl	80043bc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80029b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80029b8:	e011      	b.n	80029de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d012      	beq.n	80029e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	3324      	adds	r3, #36	@ 0x24
 80029c6:	4618      	mov	r0, r3
 80029c8:	f000 fe0c 	bl	80035e4 <xTaskRemoveFromEventList>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80029d2:	f000 fee5 	bl	80037a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
 80029d8:	3b01      	subs	r3, #1
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80029de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	dce9      	bgt.n	80029ba <prvUnlockQueue+0x16>
 80029e6:	e000      	b.n	80029ea <prvUnlockQueue+0x46>
					break;
 80029e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	22ff      	movs	r2, #255	@ 0xff
 80029ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80029f2:	f001 fd13 	bl	800441c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80029f6:	f001 fce1 	bl	80043bc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002a00:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002a02:	e011      	b.n	8002a28 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	691b      	ldr	r3, [r3, #16]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d012      	beq.n	8002a32 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3310      	adds	r3, #16
 8002a10:	4618      	mov	r0, r3
 8002a12:	f000 fde7 	bl	80035e4 <xTaskRemoveFromEventList>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002a1c:	f000 fec0 	bl	80037a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002a20:	7bbb      	ldrb	r3, [r7, #14]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002a28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	dce9      	bgt.n	8002a04 <prvUnlockQueue+0x60>
 8002a30:	e000      	b.n	8002a34 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002a32:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	22ff      	movs	r2, #255	@ 0xff
 8002a38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8002a3c:	f001 fcee 	bl	800441c <vPortExitCritical>
}
 8002a40:	bf00      	nop
 8002a42:	3710      	adds	r7, #16
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002a50:	f001 fcb4 	bl	80043bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d102      	bne.n	8002a62 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	e001      	b.n	8002a66 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002a62:	2300      	movs	r3, #0
 8002a64:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002a66:	f001 fcd9 	bl	800441c <vPortExitCritical>

	return xReturn;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3710      	adds	r7, #16
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002a7c:	f001 fc9e 	bl	80043bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d102      	bne.n	8002a92 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	60fb      	str	r3, [r7, #12]
 8002a90:	e001      	b.n	8002a96 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002a92:	2300      	movs	r3, #0
 8002a94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002a96:	f001 fcc1 	bl	800441c <vPortExitCritical>

	return xReturn;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3710      	adds	r7, #16
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60fb      	str	r3, [r7, #12]
 8002ab2:	e014      	b.n	8002ade <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002ab4:	4a0e      	ldr	r2, [pc, #56]	@ (8002af0 <vQueueAddToRegistry+0x4c>)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d10b      	bne.n	8002ad8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002ac0:	490b      	ldr	r1, [pc, #44]	@ (8002af0 <vQueueAddToRegistry+0x4c>)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	683a      	ldr	r2, [r7, #0]
 8002ac6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002aca:	4a09      	ldr	r2, [pc, #36]	@ (8002af0 <vQueueAddToRegistry+0x4c>)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	00db      	lsls	r3, r3, #3
 8002ad0:	4413      	add	r3, r2
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002ad6:	e006      	b.n	8002ae6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	3301      	adds	r3, #1
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2b07      	cmp	r3, #7
 8002ae2:	d9e7      	bls.n	8002ab4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002ae4:	bf00      	nop
 8002ae6:	bf00      	nop
 8002ae8:	3714      	adds	r7, #20
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr
 8002af0:	20000dc8 	.word	0x20000dc8

08002af4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002b04:	f001 fc5a 	bl	80043bc <vPortEnterCritical>
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002b0e:	b25b      	sxtb	r3, r3
 8002b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b14:	d103      	bne.n	8002b1e <vQueueWaitForMessageRestricted+0x2a>
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002b24:	b25b      	sxtb	r3, r3
 8002b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2a:	d103      	bne.n	8002b34 <vQueueWaitForMessageRestricted+0x40>
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002b34:	f001 fc72 	bl	800441c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d106      	bne.n	8002b4e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	3324      	adds	r3, #36	@ 0x24
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	68b9      	ldr	r1, [r7, #8]
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f000 fd1f 	bl	800358c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002b4e:	6978      	ldr	r0, [r7, #20]
 8002b50:	f7ff ff28 	bl	80029a4 <prvUnlockQueue>
	}
 8002b54:	bf00      	nop
 8002b56:	3718      	adds	r7, #24
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b08e      	sub	sp, #56	@ 0x38
 8002b60:	af04      	add	r7, sp, #16
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
 8002b68:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d10b      	bne.n	8002b88 <xTaskCreateStatic+0x2c>
	__asm volatile
 8002b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b74:	f383 8811 	msr	BASEPRI, r3
 8002b78:	f3bf 8f6f 	isb	sy
 8002b7c:	f3bf 8f4f 	dsb	sy
 8002b80:	623b      	str	r3, [r7, #32]
}
 8002b82:	bf00      	nop
 8002b84:	bf00      	nop
 8002b86:	e7fd      	b.n	8002b84 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10b      	bne.n	8002ba6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8002b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b92:	f383 8811 	msr	BASEPRI, r3
 8002b96:	f3bf 8f6f 	isb	sy
 8002b9a:	f3bf 8f4f 	dsb	sy
 8002b9e:	61fb      	str	r3, [r7, #28]
}
 8002ba0:	bf00      	nop
 8002ba2:	bf00      	nop
 8002ba4:	e7fd      	b.n	8002ba2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002ba6:	235c      	movs	r3, #92	@ 0x5c
 8002ba8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	2b5c      	cmp	r3, #92	@ 0x5c
 8002bae:	d00b      	beq.n	8002bc8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8002bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bb4:	f383 8811 	msr	BASEPRI, r3
 8002bb8:	f3bf 8f6f 	isb	sy
 8002bbc:	f3bf 8f4f 	dsb	sy
 8002bc0:	61bb      	str	r3, [r7, #24]
}
 8002bc2:	bf00      	nop
 8002bc4:	bf00      	nop
 8002bc6:	e7fd      	b.n	8002bc4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002bc8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d01e      	beq.n	8002c0e <xTaskCreateStatic+0xb2>
 8002bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d01b      	beq.n	8002c0e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bd8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bdc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002bde:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be2:	2202      	movs	r2, #2
 8002be4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002be8:	2300      	movs	r3, #0
 8002bea:	9303      	str	r3, [sp, #12]
 8002bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bee:	9302      	str	r3, [sp, #8]
 8002bf0:	f107 0314 	add.w	r3, r7, #20
 8002bf4:	9301      	str	r3, [sp, #4]
 8002bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bf8:	9300      	str	r3, [sp, #0]
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	68b9      	ldr	r1, [r7, #8]
 8002c00:	68f8      	ldr	r0, [r7, #12]
 8002c02:	f000 f850 	bl	8002ca6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002c06:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002c08:	f000 f8de 	bl	8002dc8 <prvAddNewTaskToReadyList>
 8002c0c:	e001      	b.n	8002c12 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002c12:	697b      	ldr	r3, [r7, #20]
	}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3728      	adds	r7, #40	@ 0x28
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b08c      	sub	sp, #48	@ 0x30
 8002c20:	af04      	add	r7, sp, #16
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	603b      	str	r3, [r7, #0]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002c2c:	88fb      	ldrh	r3, [r7, #6]
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f001 fcc5 	bl	80045c0 <pvPortMalloc>
 8002c36:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00e      	beq.n	8002c5c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002c3e:	205c      	movs	r0, #92	@ 0x5c
 8002c40:	f001 fcbe 	bl	80045c0 <pvPortMalloc>
 8002c44:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c52:	e005      	b.n	8002c60 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002c54:	6978      	ldr	r0, [r7, #20]
 8002c56:	f001 fd81 	bl	800475c <vPortFree>
 8002c5a:	e001      	b.n	8002c60 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d017      	beq.n	8002c96 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002c6e:	88fa      	ldrh	r2, [r7, #6]
 8002c70:	2300      	movs	r3, #0
 8002c72:	9303      	str	r3, [sp, #12]
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	9302      	str	r3, [sp, #8]
 8002c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c7a:	9301      	str	r3, [sp, #4]
 8002c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c7e:	9300      	str	r3, [sp, #0]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	68b9      	ldr	r1, [r7, #8]
 8002c84:	68f8      	ldr	r0, [r7, #12]
 8002c86:	f000 f80e 	bl	8002ca6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002c8a:	69f8      	ldr	r0, [r7, #28]
 8002c8c:	f000 f89c 	bl	8002dc8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002c90:	2301      	movs	r3, #1
 8002c92:	61bb      	str	r3, [r7, #24]
 8002c94:	e002      	b.n	8002c9c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002c96:	f04f 33ff 	mov.w	r3, #4294967295
 8002c9a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002c9c:	69bb      	ldr	r3, [r7, #24]
	}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3720      	adds	r7, #32
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b088      	sub	sp, #32
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	60f8      	str	r0, [r7, #12]
 8002cae:	60b9      	str	r1, [r7, #8]
 8002cb0:	607a      	str	r2, [r7, #4]
 8002cb2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cb6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	21a5      	movs	r1, #165	@ 0xa5
 8002cc0:	f001 fe8c 	bl	80049dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4413      	add	r3, r2
 8002cd4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	f023 0307 	bic.w	r3, r3, #7
 8002cdc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	f003 0307 	and.w	r3, r3, #7
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d00b      	beq.n	8002d00 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8002ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cec:	f383 8811 	msr	BASEPRI, r3
 8002cf0:	f3bf 8f6f 	isb	sy
 8002cf4:	f3bf 8f4f 	dsb	sy
 8002cf8:	617b      	str	r3, [r7, #20]
}
 8002cfa:	bf00      	nop
 8002cfc:	bf00      	nop
 8002cfe:	e7fd      	b.n	8002cfc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d01f      	beq.n	8002d46 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d06:	2300      	movs	r3, #0
 8002d08:	61fb      	str	r3, [r7, #28]
 8002d0a:	e012      	b.n	8002d32 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002d0c:	68ba      	ldr	r2, [r7, #8]
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	4413      	add	r3, r2
 8002d12:	7819      	ldrb	r1, [r3, #0]
 8002d14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	4413      	add	r3, r2
 8002d1a:	3334      	adds	r3, #52	@ 0x34
 8002d1c:	460a      	mov	r2, r1
 8002d1e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002d20:	68ba      	ldr	r2, [r7, #8]
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	4413      	add	r3, r2
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d006      	beq.n	8002d3a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	61fb      	str	r3, [r7, #28]
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	2b0f      	cmp	r3, #15
 8002d36:	d9e9      	bls.n	8002d0c <prvInitialiseNewTask+0x66>
 8002d38:	e000      	b.n	8002d3c <prvInitialiseNewTask+0x96>
			{
				break;
 8002d3a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d44:	e003      	b.n	8002d4e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d50:	2b37      	cmp	r3, #55	@ 0x37
 8002d52:	d901      	bls.n	8002d58 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002d54:	2337      	movs	r3, #55	@ 0x37
 8002d56:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d5c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d62:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d66:	2200      	movs	r2, #0
 8002d68:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d6c:	3304      	adds	r3, #4
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff f96b 	bl	800204a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d76:	3318      	adds	r3, #24
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff f966 	bl	800204a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d82:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d86:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8002d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d8c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d92:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d96:	2200      	movs	r2, #0
 8002d98:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	68f9      	ldr	r1, [r7, #12]
 8002da6:	69b8      	ldr	r0, [r7, #24]
 8002da8:	f001 fa16 	bl	80041d8 <pxPortInitialiseStack>
 8002dac:	4602      	mov	r2, r0
 8002dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002db0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d002      	beq.n	8002dbe <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002dbc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002dbe:	bf00      	nop
 8002dc0:	3720      	adds	r7, #32
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
	...

08002dc8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002dd0:	f001 faf4 	bl	80043bc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002dd4:	4b2d      	ldr	r3, [pc, #180]	@ (8002e8c <prvAddNewTaskToReadyList+0xc4>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	4a2c      	ldr	r2, [pc, #176]	@ (8002e8c <prvAddNewTaskToReadyList+0xc4>)
 8002ddc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002dde:	4b2c      	ldr	r3, [pc, #176]	@ (8002e90 <prvAddNewTaskToReadyList+0xc8>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d109      	bne.n	8002dfa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002de6:	4a2a      	ldr	r2, [pc, #168]	@ (8002e90 <prvAddNewTaskToReadyList+0xc8>)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002dec:	4b27      	ldr	r3, [pc, #156]	@ (8002e8c <prvAddNewTaskToReadyList+0xc4>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d110      	bne.n	8002e16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002df4:	f000 fcf8 	bl	80037e8 <prvInitialiseTaskLists>
 8002df8:	e00d      	b.n	8002e16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002dfa:	4b26      	ldr	r3, [pc, #152]	@ (8002e94 <prvAddNewTaskToReadyList+0xcc>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d109      	bne.n	8002e16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002e02:	4b23      	ldr	r3, [pc, #140]	@ (8002e90 <prvAddNewTaskToReadyList+0xc8>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d802      	bhi.n	8002e16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002e10:	4a1f      	ldr	r2, [pc, #124]	@ (8002e90 <prvAddNewTaskToReadyList+0xc8>)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002e16:	4b20      	ldr	r3, [pc, #128]	@ (8002e98 <prvAddNewTaskToReadyList+0xd0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	4a1e      	ldr	r2, [pc, #120]	@ (8002e98 <prvAddNewTaskToReadyList+0xd0>)
 8002e1e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002e20:	4b1d      	ldr	r3, [pc, #116]	@ (8002e98 <prvAddNewTaskToReadyList+0xd0>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002e9c <prvAddNewTaskToReadyList+0xd4>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d903      	bls.n	8002e3c <prvAddNewTaskToReadyList+0x74>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e38:	4a18      	ldr	r2, [pc, #96]	@ (8002e9c <prvAddNewTaskToReadyList+0xd4>)
 8002e3a:	6013      	str	r3, [r2, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e40:	4613      	mov	r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	4413      	add	r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	4a15      	ldr	r2, [pc, #84]	@ (8002ea0 <prvAddNewTaskToReadyList+0xd8>)
 8002e4a:	441a      	add	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	3304      	adds	r3, #4
 8002e50:	4619      	mov	r1, r3
 8002e52:	4610      	mov	r0, r2
 8002e54:	f7ff f905 	bl	8002062 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002e58:	f001 fae0 	bl	800441c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e94 <prvAddNewTaskToReadyList+0xcc>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d00e      	beq.n	8002e82 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002e64:	4b0a      	ldr	r3, [pc, #40]	@ (8002e90 <prvAddNewTaskToReadyList+0xc8>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d207      	bcs.n	8002e82 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002e72:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea4 <prvAddNewTaskToReadyList+0xdc>)
 8002e74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e78:	601a      	str	r2, [r3, #0]
 8002e7a:	f3bf 8f4f 	dsb	sy
 8002e7e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002e82:	bf00      	nop
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	200012dc 	.word	0x200012dc
 8002e90:	20000e08 	.word	0x20000e08
 8002e94:	200012e8 	.word	0x200012e8
 8002e98:	200012f8 	.word	0x200012f8
 8002e9c:	200012e4 	.word	0x200012e4
 8002ea0:	20000e0c 	.word	0x20000e0c
 8002ea4:	e000ed04 	.word	0xe000ed04

08002ea8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8002eb0:	f001 fa84 	bl	80043bc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d102      	bne.n	8002ec0 <vTaskDelete+0x18>
 8002eba:	4b2d      	ldr	r3, [pc, #180]	@ (8002f70 <vTaskDelete+0xc8>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	e000      	b.n	8002ec2 <vTaskDelete+0x1a>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	3304      	adds	r3, #4
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff f925 	bl	8002118 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d004      	beq.n	8002ee0 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	3318      	adds	r3, #24
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff f91c 	bl	8002118 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8002ee0:	4b24      	ldr	r3, [pc, #144]	@ (8002f74 <vTaskDelete+0xcc>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	4a23      	ldr	r2, [pc, #140]	@ (8002f74 <vTaskDelete+0xcc>)
 8002ee8:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8002eea:	4b21      	ldr	r3, [pc, #132]	@ (8002f70 <vTaskDelete+0xc8>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d10b      	bne.n	8002f0c <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	3304      	adds	r3, #4
 8002ef8:	4619      	mov	r1, r3
 8002efa:	481f      	ldr	r0, [pc, #124]	@ (8002f78 <vTaskDelete+0xd0>)
 8002efc:	f7ff f8b1 	bl	8002062 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8002f00:	4b1e      	ldr	r3, [pc, #120]	@ (8002f7c <vTaskDelete+0xd4>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	3301      	adds	r3, #1
 8002f06:	4a1d      	ldr	r2, [pc, #116]	@ (8002f7c <vTaskDelete+0xd4>)
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	e009      	b.n	8002f20 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8002f0c:	4b1c      	ldr	r3, [pc, #112]	@ (8002f80 <vTaskDelete+0xd8>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	3b01      	subs	r3, #1
 8002f12:	4a1b      	ldr	r2, [pc, #108]	@ (8002f80 <vTaskDelete+0xd8>)
 8002f14:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8002f16:	68f8      	ldr	r0, [r7, #12]
 8002f18:	f000 fcd4 	bl	80038c4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8002f1c:	f000 fd02 	bl	8003924 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8002f20:	f001 fa7c 	bl	800441c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8002f24:	4b17      	ldr	r3, [pc, #92]	@ (8002f84 <vTaskDelete+0xdc>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d01c      	beq.n	8002f66 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8002f2c:	4b10      	ldr	r3, [pc, #64]	@ (8002f70 <vTaskDelete+0xc8>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d117      	bne.n	8002f66 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8002f36:	4b14      	ldr	r3, [pc, #80]	@ (8002f88 <vTaskDelete+0xe0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00b      	beq.n	8002f56 <vTaskDelete+0xae>
	__asm volatile
 8002f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f42:	f383 8811 	msr	BASEPRI, r3
 8002f46:	f3bf 8f6f 	isb	sy
 8002f4a:	f3bf 8f4f 	dsb	sy
 8002f4e:	60bb      	str	r3, [r7, #8]
}
 8002f50:	bf00      	nop
 8002f52:	bf00      	nop
 8002f54:	e7fd      	b.n	8002f52 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8002f56:	4b0d      	ldr	r3, [pc, #52]	@ (8002f8c <vTaskDelete+0xe4>)
 8002f58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	f3bf 8f4f 	dsb	sy
 8002f62:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002f66:	bf00      	nop
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	20000e08 	.word	0x20000e08
 8002f74:	200012f8 	.word	0x200012f8
 8002f78:	200012b0 	.word	0x200012b0
 8002f7c:	200012c4 	.word	0x200012c4
 8002f80:	200012dc 	.word	0x200012dc
 8002f84:	200012e8 	.word	0x200012e8
 8002f88:	20001304 	.word	0x20001304
 8002f8c:	e000ed04 	.word	0xe000ed04

08002f90 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d018      	beq.n	8002fd4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002fa2:	4b14      	ldr	r3, [pc, #80]	@ (8002ff4 <vTaskDelay+0x64>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00b      	beq.n	8002fc2 <vTaskDelay+0x32>
	__asm volatile
 8002faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fae:	f383 8811 	msr	BASEPRI, r3
 8002fb2:	f3bf 8f6f 	isb	sy
 8002fb6:	f3bf 8f4f 	dsb	sy
 8002fba:	60bb      	str	r3, [r7, #8]
}
 8002fbc:	bf00      	nop
 8002fbe:	bf00      	nop
 8002fc0:	e7fd      	b.n	8002fbe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002fc2:	f000 f8eb 	bl	800319c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f000 fd59 	bl	8003a80 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002fce:	f000 f8f3 	bl	80031b8 <xTaskResumeAll>
 8002fd2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d107      	bne.n	8002fea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002fda:	4b07      	ldr	r3, [pc, #28]	@ (8002ff8 <vTaskDelay+0x68>)
 8002fdc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fe0:	601a      	str	r2, [r3, #0]
 8002fe2:	f3bf 8f4f 	dsb	sy
 8002fe6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002fea:	bf00      	nop
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20001304 	.word	0x20001304
 8002ff8:	e000ed04 	.word	0xe000ed04

08002ffc <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b088      	sub	sp, #32
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d10b      	bne.n	8003026 <eTaskGetState+0x2a>
	__asm volatile
 800300e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003012:	f383 8811 	msr	BASEPRI, r3
 8003016:	f3bf 8f6f 	isb	sy
 800301a:	f3bf 8f4f 	dsb	sy
 800301e:	60bb      	str	r3, [r7, #8]
}
 8003020:	bf00      	nop
 8003022:	bf00      	nop
 8003024:	e7fd      	b.n	8003022 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8003026:	4b24      	ldr	r3, [pc, #144]	@ (80030b8 <eTaskGetState+0xbc>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	69ba      	ldr	r2, [r7, #24]
 800302c:	429a      	cmp	r2, r3
 800302e:	d102      	bne.n	8003036 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8003030:	2300      	movs	r3, #0
 8003032:	77fb      	strb	r3, [r7, #31]
 8003034:	e03a      	b.n	80030ac <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 8003036:	f001 f9c1 	bl	80043bc <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8003040:	4b1e      	ldr	r3, [pc, #120]	@ (80030bc <eTaskGetState+0xc0>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8003046:	4b1e      	ldr	r3, [pc, #120]	@ (80030c0 <eTaskGetState+0xc4>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800304c:	f001 f9e6 	bl	800441c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8003050:	697a      	ldr	r2, [r7, #20]
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	429a      	cmp	r2, r3
 8003056:	d003      	beq.n	8003060 <eTaskGetState+0x64>
 8003058:	697a      	ldr	r2, [r7, #20]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	429a      	cmp	r2, r3
 800305e:	d102      	bne.n	8003066 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8003060:	2302      	movs	r3, #2
 8003062:	77fb      	strb	r3, [r7, #31]
 8003064:	e022      	b.n	80030ac <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	4a16      	ldr	r2, [pc, #88]	@ (80030c4 <eTaskGetState+0xc8>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d112      	bne.n	8003094 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800306e:	69bb      	ldr	r3, [r7, #24]
 8003070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003072:	2b00      	cmp	r3, #0
 8003074:	d10b      	bne.n	800308e <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800307c:	b2db      	uxtb	r3, r3
 800307e:	2b01      	cmp	r3, #1
 8003080:	d102      	bne.n	8003088 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 8003082:	2302      	movs	r3, #2
 8003084:	77fb      	strb	r3, [r7, #31]
 8003086:	e011      	b.n	80030ac <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8003088:	2303      	movs	r3, #3
 800308a:	77fb      	strb	r3, [r7, #31]
 800308c:	e00e      	b.n	80030ac <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800308e:	2302      	movs	r3, #2
 8003090:	77fb      	strb	r3, [r7, #31]
 8003092:	e00b      	b.n	80030ac <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	4a0c      	ldr	r2, [pc, #48]	@ (80030c8 <eTaskGetState+0xcc>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d002      	beq.n	80030a2 <eTaskGetState+0xa6>
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d102      	bne.n	80030a8 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 80030a2:	2304      	movs	r3, #4
 80030a4:	77fb      	strb	r3, [r7, #31]
 80030a6:	e001      	b.n	80030ac <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 80030a8:	2301      	movs	r3, #1
 80030aa:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 80030ac:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80030ae:	4618      	mov	r0, r3
 80030b0:	3720      	adds	r7, #32
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	20000e08 	.word	0x20000e08
 80030bc:	20001294 	.word	0x20001294
 80030c0:	20001298 	.word	0x20001298
 80030c4:	200012c8 	.word	0x200012c8
 80030c8:	200012b0 	.word	0x200012b0

080030cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b08a      	sub	sp, #40	@ 0x28
 80030d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80030d2:	2300      	movs	r3, #0
 80030d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80030d6:	2300      	movs	r3, #0
 80030d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80030da:	463a      	mov	r2, r7
 80030dc:	1d39      	adds	r1, r7, #4
 80030de:	f107 0308 	add.w	r3, r7, #8
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7fe ff5e 	bl	8001fa4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80030e8:	6839      	ldr	r1, [r7, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	68ba      	ldr	r2, [r7, #8]
 80030ee:	9202      	str	r2, [sp, #8]
 80030f0:	9301      	str	r3, [sp, #4]
 80030f2:	2300      	movs	r3, #0
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	2300      	movs	r3, #0
 80030f8:	460a      	mov	r2, r1
 80030fa:	4922      	ldr	r1, [pc, #136]	@ (8003184 <vTaskStartScheduler+0xb8>)
 80030fc:	4822      	ldr	r0, [pc, #136]	@ (8003188 <vTaskStartScheduler+0xbc>)
 80030fe:	f7ff fd2d 	bl	8002b5c <xTaskCreateStatic>
 8003102:	4603      	mov	r3, r0
 8003104:	4a21      	ldr	r2, [pc, #132]	@ (800318c <vTaskStartScheduler+0xc0>)
 8003106:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003108:	4b20      	ldr	r3, [pc, #128]	@ (800318c <vTaskStartScheduler+0xc0>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d002      	beq.n	8003116 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003110:	2301      	movs	r3, #1
 8003112:	617b      	str	r3, [r7, #20]
 8003114:	e001      	b.n	800311a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003116:	2300      	movs	r3, #0
 8003118:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	2b01      	cmp	r3, #1
 800311e:	d102      	bne.n	8003126 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003120:	f000 fd02 	bl	8003b28 <xTimerCreateTimerTask>
 8003124:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d116      	bne.n	800315a <vTaskStartScheduler+0x8e>
	__asm volatile
 800312c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003130:	f383 8811 	msr	BASEPRI, r3
 8003134:	f3bf 8f6f 	isb	sy
 8003138:	f3bf 8f4f 	dsb	sy
 800313c:	613b      	str	r3, [r7, #16]
}
 800313e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003140:	4b13      	ldr	r3, [pc, #76]	@ (8003190 <vTaskStartScheduler+0xc4>)
 8003142:	f04f 32ff 	mov.w	r2, #4294967295
 8003146:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003148:	4b12      	ldr	r3, [pc, #72]	@ (8003194 <vTaskStartScheduler+0xc8>)
 800314a:	2201      	movs	r2, #1
 800314c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800314e:	4b12      	ldr	r3, [pc, #72]	@ (8003198 <vTaskStartScheduler+0xcc>)
 8003150:	2200      	movs	r2, #0
 8003152:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003154:	f001 f8c0 	bl	80042d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003158:	e00f      	b.n	800317a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003160:	d10b      	bne.n	800317a <vTaskStartScheduler+0xae>
	__asm volatile
 8003162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003166:	f383 8811 	msr	BASEPRI, r3
 800316a:	f3bf 8f6f 	isb	sy
 800316e:	f3bf 8f4f 	dsb	sy
 8003172:	60fb      	str	r3, [r7, #12]
}
 8003174:	bf00      	nop
 8003176:	bf00      	nop
 8003178:	e7fd      	b.n	8003176 <vTaskStartScheduler+0xaa>
}
 800317a:	bf00      	nop
 800317c:	3718      	adds	r7, #24
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	080053bc 	.word	0x080053bc
 8003188:	080037b9 	.word	0x080037b9
 800318c:	20001300 	.word	0x20001300
 8003190:	200012fc 	.word	0x200012fc
 8003194:	200012e8 	.word	0x200012e8
 8003198:	200012e0 	.word	0x200012e0

0800319c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80031a0:	4b04      	ldr	r3, [pc, #16]	@ (80031b4 <vTaskSuspendAll+0x18>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	3301      	adds	r3, #1
 80031a6:	4a03      	ldr	r2, [pc, #12]	@ (80031b4 <vTaskSuspendAll+0x18>)
 80031a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80031aa:	bf00      	nop
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bc80      	pop	{r7}
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	20001304 	.word	0x20001304

080031b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80031be:	2300      	movs	r3, #0
 80031c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80031c2:	2300      	movs	r3, #0
 80031c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80031c6:	4b42      	ldr	r3, [pc, #264]	@ (80032d0 <xTaskResumeAll+0x118>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10b      	bne.n	80031e6 <xTaskResumeAll+0x2e>
	__asm volatile
 80031ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031d2:	f383 8811 	msr	BASEPRI, r3
 80031d6:	f3bf 8f6f 	isb	sy
 80031da:	f3bf 8f4f 	dsb	sy
 80031de:	603b      	str	r3, [r7, #0]
}
 80031e0:	bf00      	nop
 80031e2:	bf00      	nop
 80031e4:	e7fd      	b.n	80031e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80031e6:	f001 f8e9 	bl	80043bc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80031ea:	4b39      	ldr	r3, [pc, #228]	@ (80032d0 <xTaskResumeAll+0x118>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	3b01      	subs	r3, #1
 80031f0:	4a37      	ldr	r2, [pc, #220]	@ (80032d0 <xTaskResumeAll+0x118>)
 80031f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80031f4:	4b36      	ldr	r3, [pc, #216]	@ (80032d0 <xTaskResumeAll+0x118>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d162      	bne.n	80032c2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80031fc:	4b35      	ldr	r3, [pc, #212]	@ (80032d4 <xTaskResumeAll+0x11c>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d05e      	beq.n	80032c2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003204:	e02f      	b.n	8003266 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003206:	4b34      	ldr	r3, [pc, #208]	@ (80032d8 <xTaskResumeAll+0x120>)
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	3318      	adds	r3, #24
 8003212:	4618      	mov	r0, r3
 8003214:	f7fe ff80 	bl	8002118 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	3304      	adds	r3, #4
 800321c:	4618      	mov	r0, r3
 800321e:	f7fe ff7b 	bl	8002118 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003226:	4b2d      	ldr	r3, [pc, #180]	@ (80032dc <xTaskResumeAll+0x124>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	429a      	cmp	r2, r3
 800322c:	d903      	bls.n	8003236 <xTaskResumeAll+0x7e>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003232:	4a2a      	ldr	r2, [pc, #168]	@ (80032dc <xTaskResumeAll+0x124>)
 8003234:	6013      	str	r3, [r2, #0]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800323a:	4613      	mov	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	4413      	add	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4a27      	ldr	r2, [pc, #156]	@ (80032e0 <xTaskResumeAll+0x128>)
 8003244:	441a      	add	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	3304      	adds	r3, #4
 800324a:	4619      	mov	r1, r3
 800324c:	4610      	mov	r0, r2
 800324e:	f7fe ff08 	bl	8002062 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003256:	4b23      	ldr	r3, [pc, #140]	@ (80032e4 <xTaskResumeAll+0x12c>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800325c:	429a      	cmp	r2, r3
 800325e:	d302      	bcc.n	8003266 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003260:	4b21      	ldr	r3, [pc, #132]	@ (80032e8 <xTaskResumeAll+0x130>)
 8003262:	2201      	movs	r2, #1
 8003264:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003266:	4b1c      	ldr	r3, [pc, #112]	@ (80032d8 <xTaskResumeAll+0x120>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1cb      	bne.n	8003206 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d001      	beq.n	8003278 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003274:	f000 fb56 	bl	8003924 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003278:	4b1c      	ldr	r3, [pc, #112]	@ (80032ec <xTaskResumeAll+0x134>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d010      	beq.n	80032a6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003284:	f000 f844 	bl	8003310 <xTaskIncrementTick>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d002      	beq.n	8003294 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800328e:	4b16      	ldr	r3, [pc, #88]	@ (80032e8 <xTaskResumeAll+0x130>)
 8003290:	2201      	movs	r2, #1
 8003292:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3b01      	subs	r3, #1
 8003298:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d1f1      	bne.n	8003284 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80032a0:	4b12      	ldr	r3, [pc, #72]	@ (80032ec <xTaskResumeAll+0x134>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80032a6:	4b10      	ldr	r3, [pc, #64]	@ (80032e8 <xTaskResumeAll+0x130>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d009      	beq.n	80032c2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80032ae:	2301      	movs	r3, #1
 80032b0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80032b2:	4b0f      	ldr	r3, [pc, #60]	@ (80032f0 <xTaskResumeAll+0x138>)
 80032b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032b8:	601a      	str	r2, [r3, #0]
 80032ba:	f3bf 8f4f 	dsb	sy
 80032be:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80032c2:	f001 f8ab 	bl	800441c <vPortExitCritical>

	return xAlreadyYielded;
 80032c6:	68bb      	ldr	r3, [r7, #8]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20001304 	.word	0x20001304
 80032d4:	200012dc 	.word	0x200012dc
 80032d8:	2000129c 	.word	0x2000129c
 80032dc:	200012e4 	.word	0x200012e4
 80032e0:	20000e0c 	.word	0x20000e0c
 80032e4:	20000e08 	.word	0x20000e08
 80032e8:	200012f0 	.word	0x200012f0
 80032ec:	200012ec 	.word	0x200012ec
 80032f0:	e000ed04 	.word	0xe000ed04

080032f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80032fa:	4b04      	ldr	r3, [pc, #16]	@ (800330c <xTaskGetTickCount+0x18>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003300:	687b      	ldr	r3, [r7, #4]
}
 8003302:	4618      	mov	r0, r3
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	bc80      	pop	{r7}
 800330a:	4770      	bx	lr
 800330c:	200012e0 	.word	0x200012e0

08003310 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b086      	sub	sp, #24
 8003314:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003316:	2300      	movs	r3, #0
 8003318:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800331a:	4b4f      	ldr	r3, [pc, #316]	@ (8003458 <xTaskIncrementTick+0x148>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	f040 8090 	bne.w	8003444 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003324:	4b4d      	ldr	r3, [pc, #308]	@ (800345c <xTaskIncrementTick+0x14c>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	3301      	adds	r3, #1
 800332a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800332c:	4a4b      	ldr	r2, [pc, #300]	@ (800345c <xTaskIncrementTick+0x14c>)
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d121      	bne.n	800337c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003338:	4b49      	ldr	r3, [pc, #292]	@ (8003460 <xTaskIncrementTick+0x150>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00b      	beq.n	800335a <xTaskIncrementTick+0x4a>
	__asm volatile
 8003342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003346:	f383 8811 	msr	BASEPRI, r3
 800334a:	f3bf 8f6f 	isb	sy
 800334e:	f3bf 8f4f 	dsb	sy
 8003352:	603b      	str	r3, [r7, #0]
}
 8003354:	bf00      	nop
 8003356:	bf00      	nop
 8003358:	e7fd      	b.n	8003356 <xTaskIncrementTick+0x46>
 800335a:	4b41      	ldr	r3, [pc, #260]	@ (8003460 <xTaskIncrementTick+0x150>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	60fb      	str	r3, [r7, #12]
 8003360:	4b40      	ldr	r3, [pc, #256]	@ (8003464 <xTaskIncrementTick+0x154>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a3e      	ldr	r2, [pc, #248]	@ (8003460 <xTaskIncrementTick+0x150>)
 8003366:	6013      	str	r3, [r2, #0]
 8003368:	4a3e      	ldr	r2, [pc, #248]	@ (8003464 <xTaskIncrementTick+0x154>)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6013      	str	r3, [r2, #0]
 800336e:	4b3e      	ldr	r3, [pc, #248]	@ (8003468 <xTaskIncrementTick+0x158>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	3301      	adds	r3, #1
 8003374:	4a3c      	ldr	r2, [pc, #240]	@ (8003468 <xTaskIncrementTick+0x158>)
 8003376:	6013      	str	r3, [r2, #0]
 8003378:	f000 fad4 	bl	8003924 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800337c:	4b3b      	ldr	r3, [pc, #236]	@ (800346c <xTaskIncrementTick+0x15c>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	429a      	cmp	r2, r3
 8003384:	d349      	bcc.n	800341a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003386:	4b36      	ldr	r3, [pc, #216]	@ (8003460 <xTaskIncrementTick+0x150>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d104      	bne.n	800339a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003390:	4b36      	ldr	r3, [pc, #216]	@ (800346c <xTaskIncrementTick+0x15c>)
 8003392:	f04f 32ff 	mov.w	r2, #4294967295
 8003396:	601a      	str	r2, [r3, #0]
					break;
 8003398:	e03f      	b.n	800341a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800339a:	4b31      	ldr	r3, [pc, #196]	@ (8003460 <xTaskIncrementTick+0x150>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d203      	bcs.n	80033ba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80033b2:	4a2e      	ldr	r2, [pc, #184]	@ (800346c <xTaskIncrementTick+0x15c>)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80033b8:	e02f      	b.n	800341a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	3304      	adds	r3, #4
 80033be:	4618      	mov	r0, r3
 80033c0:	f7fe feaa 	bl	8002118 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d004      	beq.n	80033d6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	3318      	adds	r3, #24
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7fe fea1 	bl	8002118 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033da:	4b25      	ldr	r3, [pc, #148]	@ (8003470 <xTaskIncrementTick+0x160>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d903      	bls.n	80033ea <xTaskIncrementTick+0xda>
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e6:	4a22      	ldr	r2, [pc, #136]	@ (8003470 <xTaskIncrementTick+0x160>)
 80033e8:	6013      	str	r3, [r2, #0]
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033ee:	4613      	mov	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	4413      	add	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	4a1f      	ldr	r2, [pc, #124]	@ (8003474 <xTaskIncrementTick+0x164>)
 80033f8:	441a      	add	r2, r3
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	3304      	adds	r3, #4
 80033fe:	4619      	mov	r1, r3
 8003400:	4610      	mov	r0, r2
 8003402:	f7fe fe2e 	bl	8002062 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800340a:	4b1b      	ldr	r3, [pc, #108]	@ (8003478 <xTaskIncrementTick+0x168>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003410:	429a      	cmp	r2, r3
 8003412:	d3b8      	bcc.n	8003386 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003414:	2301      	movs	r3, #1
 8003416:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003418:	e7b5      	b.n	8003386 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800341a:	4b17      	ldr	r3, [pc, #92]	@ (8003478 <xTaskIncrementTick+0x168>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003420:	4914      	ldr	r1, [pc, #80]	@ (8003474 <xTaskIncrementTick+0x164>)
 8003422:	4613      	mov	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	4413      	add	r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	440b      	add	r3, r1
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d901      	bls.n	8003436 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003432:	2301      	movs	r3, #1
 8003434:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003436:	4b11      	ldr	r3, [pc, #68]	@ (800347c <xTaskIncrementTick+0x16c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d007      	beq.n	800344e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800343e:	2301      	movs	r3, #1
 8003440:	617b      	str	r3, [r7, #20]
 8003442:	e004      	b.n	800344e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003444:	4b0e      	ldr	r3, [pc, #56]	@ (8003480 <xTaskIncrementTick+0x170>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	3301      	adds	r3, #1
 800344a:	4a0d      	ldr	r2, [pc, #52]	@ (8003480 <xTaskIncrementTick+0x170>)
 800344c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800344e:	697b      	ldr	r3, [r7, #20]
}
 8003450:	4618      	mov	r0, r3
 8003452:	3718      	adds	r7, #24
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	20001304 	.word	0x20001304
 800345c:	200012e0 	.word	0x200012e0
 8003460:	20001294 	.word	0x20001294
 8003464:	20001298 	.word	0x20001298
 8003468:	200012f4 	.word	0x200012f4
 800346c:	200012fc 	.word	0x200012fc
 8003470:	200012e4 	.word	0x200012e4
 8003474:	20000e0c 	.word	0x20000e0c
 8003478:	20000e08 	.word	0x20000e08
 800347c:	200012f0 	.word	0x200012f0
 8003480:	200012ec 	.word	0x200012ec

08003484 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800348a:	4b28      	ldr	r3, [pc, #160]	@ (800352c <vTaskSwitchContext+0xa8>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003492:	4b27      	ldr	r3, [pc, #156]	@ (8003530 <vTaskSwitchContext+0xac>)
 8003494:	2201      	movs	r2, #1
 8003496:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003498:	e042      	b.n	8003520 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800349a:	4b25      	ldr	r3, [pc, #148]	@ (8003530 <vTaskSwitchContext+0xac>)
 800349c:	2200      	movs	r2, #0
 800349e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034a0:	4b24      	ldr	r3, [pc, #144]	@ (8003534 <vTaskSwitchContext+0xb0>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	60fb      	str	r3, [r7, #12]
 80034a6:	e011      	b.n	80034cc <vTaskSwitchContext+0x48>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10b      	bne.n	80034c6 <vTaskSwitchContext+0x42>
	__asm volatile
 80034ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034b2:	f383 8811 	msr	BASEPRI, r3
 80034b6:	f3bf 8f6f 	isb	sy
 80034ba:	f3bf 8f4f 	dsb	sy
 80034be:	607b      	str	r3, [r7, #4]
}
 80034c0:	bf00      	nop
 80034c2:	bf00      	nop
 80034c4:	e7fd      	b.n	80034c2 <vTaskSwitchContext+0x3e>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	3b01      	subs	r3, #1
 80034ca:	60fb      	str	r3, [r7, #12]
 80034cc:	491a      	ldr	r1, [pc, #104]	@ (8003538 <vTaskSwitchContext+0xb4>)
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	4613      	mov	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	4413      	add	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	440b      	add	r3, r1
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d0e3      	beq.n	80034a8 <vTaskSwitchContext+0x24>
 80034e0:	68fa      	ldr	r2, [r7, #12]
 80034e2:	4613      	mov	r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	4413      	add	r3, r2
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	4a13      	ldr	r2, [pc, #76]	@ (8003538 <vTaskSwitchContext+0xb4>)
 80034ec:	4413      	add	r3, r2
 80034ee:	60bb      	str	r3, [r7, #8]
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	605a      	str	r2, [r3, #4]
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	685a      	ldr	r2, [r3, #4]
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	3308      	adds	r3, #8
 8003502:	429a      	cmp	r2, r3
 8003504:	d104      	bne.n	8003510 <vTaskSwitchContext+0x8c>
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	605a      	str	r2, [r3, #4]
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	4a09      	ldr	r2, [pc, #36]	@ (800353c <vTaskSwitchContext+0xb8>)
 8003518:	6013      	str	r3, [r2, #0]
 800351a:	4a06      	ldr	r2, [pc, #24]	@ (8003534 <vTaskSwitchContext+0xb0>)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6013      	str	r3, [r2, #0]
}
 8003520:	bf00      	nop
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	bc80      	pop	{r7}
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	20001304 	.word	0x20001304
 8003530:	200012f0 	.word	0x200012f0
 8003534:	200012e4 	.word	0x200012e4
 8003538:	20000e0c 	.word	0x20000e0c
 800353c:	20000e08 	.word	0x20000e08

08003540 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d10b      	bne.n	8003568 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003554:	f383 8811 	msr	BASEPRI, r3
 8003558:	f3bf 8f6f 	isb	sy
 800355c:	f3bf 8f4f 	dsb	sy
 8003560:	60fb      	str	r3, [r7, #12]
}
 8003562:	bf00      	nop
 8003564:	bf00      	nop
 8003566:	e7fd      	b.n	8003564 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003568:	4b07      	ldr	r3, [pc, #28]	@ (8003588 <vTaskPlaceOnEventList+0x48>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	3318      	adds	r3, #24
 800356e:	4619      	mov	r1, r3
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f7fe fd99 	bl	80020a8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003576:	2101      	movs	r1, #1
 8003578:	6838      	ldr	r0, [r7, #0]
 800357a:	f000 fa81 	bl	8003a80 <prvAddCurrentTaskToDelayedList>
}
 800357e:	bf00      	nop
 8003580:	3710      	adds	r7, #16
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	20000e08 	.word	0x20000e08

0800358c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800358c:	b580      	push	{r7, lr}
 800358e:	b086      	sub	sp, #24
 8003590:	af00      	add	r7, sp, #0
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d10b      	bne.n	80035b6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800359e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035a2:	f383 8811 	msr	BASEPRI, r3
 80035a6:	f3bf 8f6f 	isb	sy
 80035aa:	f3bf 8f4f 	dsb	sy
 80035ae:	617b      	str	r3, [r7, #20]
}
 80035b0:	bf00      	nop
 80035b2:	bf00      	nop
 80035b4:	e7fd      	b.n	80035b2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80035b6:	4b0a      	ldr	r3, [pc, #40]	@ (80035e0 <vTaskPlaceOnEventListRestricted+0x54>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	3318      	adds	r3, #24
 80035bc:	4619      	mov	r1, r3
 80035be:	68f8      	ldr	r0, [r7, #12]
 80035c0:	f7fe fd4f 	bl	8002062 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d002      	beq.n	80035d0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80035ca:	f04f 33ff 	mov.w	r3, #4294967295
 80035ce:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80035d0:	6879      	ldr	r1, [r7, #4]
 80035d2:	68b8      	ldr	r0, [r7, #8]
 80035d4:	f000 fa54 	bl	8003a80 <prvAddCurrentTaskToDelayedList>
	}
 80035d8:	bf00      	nop
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	20000e08 	.word	0x20000e08

080035e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b086      	sub	sp, #24
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d10b      	bne.n	8003612 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80035fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035fe:	f383 8811 	msr	BASEPRI, r3
 8003602:	f3bf 8f6f 	isb	sy
 8003606:	f3bf 8f4f 	dsb	sy
 800360a:	60fb      	str	r3, [r7, #12]
}
 800360c:	bf00      	nop
 800360e:	bf00      	nop
 8003610:	e7fd      	b.n	800360e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	3318      	adds	r3, #24
 8003616:	4618      	mov	r0, r3
 8003618:	f7fe fd7e 	bl	8002118 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800361c:	4b1d      	ldr	r3, [pc, #116]	@ (8003694 <xTaskRemoveFromEventList+0xb0>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d11d      	bne.n	8003660 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	3304      	adds	r3, #4
 8003628:	4618      	mov	r0, r3
 800362a:	f7fe fd75 	bl	8002118 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003632:	4b19      	ldr	r3, [pc, #100]	@ (8003698 <xTaskRemoveFromEventList+0xb4>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	429a      	cmp	r2, r3
 8003638:	d903      	bls.n	8003642 <xTaskRemoveFromEventList+0x5e>
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363e:	4a16      	ldr	r2, [pc, #88]	@ (8003698 <xTaskRemoveFromEventList+0xb4>)
 8003640:	6013      	str	r3, [r2, #0]
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003646:	4613      	mov	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	4a13      	ldr	r2, [pc, #76]	@ (800369c <xTaskRemoveFromEventList+0xb8>)
 8003650:	441a      	add	r2, r3
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	3304      	adds	r3, #4
 8003656:	4619      	mov	r1, r3
 8003658:	4610      	mov	r0, r2
 800365a:	f7fe fd02 	bl	8002062 <vListInsertEnd>
 800365e:	e005      	b.n	800366c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	3318      	adds	r3, #24
 8003664:	4619      	mov	r1, r3
 8003666:	480e      	ldr	r0, [pc, #56]	@ (80036a0 <xTaskRemoveFromEventList+0xbc>)
 8003668:	f7fe fcfb 	bl	8002062 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003670:	4b0c      	ldr	r3, [pc, #48]	@ (80036a4 <xTaskRemoveFromEventList+0xc0>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003676:	429a      	cmp	r2, r3
 8003678:	d905      	bls.n	8003686 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800367a:	2301      	movs	r3, #1
 800367c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800367e:	4b0a      	ldr	r3, [pc, #40]	@ (80036a8 <xTaskRemoveFromEventList+0xc4>)
 8003680:	2201      	movs	r2, #1
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	e001      	b.n	800368a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003686:	2300      	movs	r3, #0
 8003688:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800368a:	697b      	ldr	r3, [r7, #20]
}
 800368c:	4618      	mov	r0, r3
 800368e:	3718      	adds	r7, #24
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	20001304 	.word	0x20001304
 8003698:	200012e4 	.word	0x200012e4
 800369c:	20000e0c 	.word	0x20000e0c
 80036a0:	2000129c 	.word	0x2000129c
 80036a4:	20000e08 	.word	0x20000e08
 80036a8:	200012f0 	.word	0x200012f0

080036ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80036b4:	4b06      	ldr	r3, [pc, #24]	@ (80036d0 <vTaskInternalSetTimeOutState+0x24>)
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80036bc:	4b05      	ldr	r3, [pc, #20]	@ (80036d4 <vTaskInternalSetTimeOutState+0x28>)
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	605a      	str	r2, [r3, #4]
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bc80      	pop	{r7}
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	200012f4 	.word	0x200012f4
 80036d4:	200012e0 	.word	0x200012e0

080036d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b088      	sub	sp, #32
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d10b      	bne.n	8003700 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80036e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ec:	f383 8811 	msr	BASEPRI, r3
 80036f0:	f3bf 8f6f 	isb	sy
 80036f4:	f3bf 8f4f 	dsb	sy
 80036f8:	613b      	str	r3, [r7, #16]
}
 80036fa:	bf00      	nop
 80036fc:	bf00      	nop
 80036fe:	e7fd      	b.n	80036fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d10b      	bne.n	800371e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800370a:	f383 8811 	msr	BASEPRI, r3
 800370e:	f3bf 8f6f 	isb	sy
 8003712:	f3bf 8f4f 	dsb	sy
 8003716:	60fb      	str	r3, [r7, #12]
}
 8003718:	bf00      	nop
 800371a:	bf00      	nop
 800371c:	e7fd      	b.n	800371a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800371e:	f000 fe4d 	bl	80043bc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003722:	4b1d      	ldr	r3, [pc, #116]	@ (8003798 <xTaskCheckForTimeOut+0xc0>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	69ba      	ldr	r2, [r7, #24]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373a:	d102      	bne.n	8003742 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800373c:	2300      	movs	r3, #0
 800373e:	61fb      	str	r3, [r7, #28]
 8003740:	e023      	b.n	800378a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	4b15      	ldr	r3, [pc, #84]	@ (800379c <xTaskCheckForTimeOut+0xc4>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	429a      	cmp	r2, r3
 800374c:	d007      	beq.n	800375e <xTaskCheckForTimeOut+0x86>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	69ba      	ldr	r2, [r7, #24]
 8003754:	429a      	cmp	r2, r3
 8003756:	d302      	bcc.n	800375e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003758:	2301      	movs	r3, #1
 800375a:	61fb      	str	r3, [r7, #28]
 800375c:	e015      	b.n	800378a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	697a      	ldr	r2, [r7, #20]
 8003764:	429a      	cmp	r2, r3
 8003766:	d20b      	bcs.n	8003780 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	1ad2      	subs	r2, r2, r3
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7ff ff99 	bl	80036ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800377a:	2300      	movs	r3, #0
 800377c:	61fb      	str	r3, [r7, #28]
 800377e:	e004      	b.n	800378a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	2200      	movs	r2, #0
 8003784:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003786:	2301      	movs	r3, #1
 8003788:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800378a:	f000 fe47 	bl	800441c <vPortExitCritical>

	return xReturn;
 800378e:	69fb      	ldr	r3, [r7, #28]
}
 8003790:	4618      	mov	r0, r3
 8003792:	3720      	adds	r7, #32
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	200012e0 	.word	0x200012e0
 800379c:	200012f4 	.word	0x200012f4

080037a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80037a4:	4b03      	ldr	r3, [pc, #12]	@ (80037b4 <vTaskMissedYield+0x14>)
 80037a6:	2201      	movs	r2, #1
 80037a8:	601a      	str	r2, [r3, #0]
}
 80037aa:	bf00      	nop
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bc80      	pop	{r7}
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	200012f0 	.word	0x200012f0

080037b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80037c0:	f000 f852 	bl	8003868 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80037c4:	4b06      	ldr	r3, [pc, #24]	@ (80037e0 <prvIdleTask+0x28>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d9f9      	bls.n	80037c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80037cc:	4b05      	ldr	r3, [pc, #20]	@ (80037e4 <prvIdleTask+0x2c>)
 80037ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037d2:	601a      	str	r2, [r3, #0]
 80037d4:	f3bf 8f4f 	dsb	sy
 80037d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80037dc:	e7f0      	b.n	80037c0 <prvIdleTask+0x8>
 80037de:	bf00      	nop
 80037e0:	20000e0c 	.word	0x20000e0c
 80037e4:	e000ed04 	.word	0xe000ed04

080037e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80037ee:	2300      	movs	r3, #0
 80037f0:	607b      	str	r3, [r7, #4]
 80037f2:	e00c      	b.n	800380e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	4613      	mov	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	4413      	add	r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	4a12      	ldr	r2, [pc, #72]	@ (8003848 <prvInitialiseTaskLists+0x60>)
 8003800:	4413      	add	r3, r2
 8003802:	4618      	mov	r0, r3
 8003804:	f7fe fc02 	bl	800200c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3301      	adds	r3, #1
 800380c:	607b      	str	r3, [r7, #4]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2b37      	cmp	r3, #55	@ 0x37
 8003812:	d9ef      	bls.n	80037f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003814:	480d      	ldr	r0, [pc, #52]	@ (800384c <prvInitialiseTaskLists+0x64>)
 8003816:	f7fe fbf9 	bl	800200c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800381a:	480d      	ldr	r0, [pc, #52]	@ (8003850 <prvInitialiseTaskLists+0x68>)
 800381c:	f7fe fbf6 	bl	800200c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003820:	480c      	ldr	r0, [pc, #48]	@ (8003854 <prvInitialiseTaskLists+0x6c>)
 8003822:	f7fe fbf3 	bl	800200c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003826:	480c      	ldr	r0, [pc, #48]	@ (8003858 <prvInitialiseTaskLists+0x70>)
 8003828:	f7fe fbf0 	bl	800200c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800382c:	480b      	ldr	r0, [pc, #44]	@ (800385c <prvInitialiseTaskLists+0x74>)
 800382e:	f7fe fbed 	bl	800200c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003832:	4b0b      	ldr	r3, [pc, #44]	@ (8003860 <prvInitialiseTaskLists+0x78>)
 8003834:	4a05      	ldr	r2, [pc, #20]	@ (800384c <prvInitialiseTaskLists+0x64>)
 8003836:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003838:	4b0a      	ldr	r3, [pc, #40]	@ (8003864 <prvInitialiseTaskLists+0x7c>)
 800383a:	4a05      	ldr	r2, [pc, #20]	@ (8003850 <prvInitialiseTaskLists+0x68>)
 800383c:	601a      	str	r2, [r3, #0]
}
 800383e:	bf00      	nop
 8003840:	3708      	adds	r7, #8
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	20000e0c 	.word	0x20000e0c
 800384c:	2000126c 	.word	0x2000126c
 8003850:	20001280 	.word	0x20001280
 8003854:	2000129c 	.word	0x2000129c
 8003858:	200012b0 	.word	0x200012b0
 800385c:	200012c8 	.word	0x200012c8
 8003860:	20001294 	.word	0x20001294
 8003864:	20001298 	.word	0x20001298

08003868 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800386e:	e019      	b.n	80038a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003870:	f000 fda4 	bl	80043bc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003874:	4b10      	ldr	r3, [pc, #64]	@ (80038b8 <prvCheckTasksWaitingTermination+0x50>)
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3304      	adds	r3, #4
 8003880:	4618      	mov	r0, r3
 8003882:	f7fe fc49 	bl	8002118 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003886:	4b0d      	ldr	r3, [pc, #52]	@ (80038bc <prvCheckTasksWaitingTermination+0x54>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	3b01      	subs	r3, #1
 800388c:	4a0b      	ldr	r2, [pc, #44]	@ (80038bc <prvCheckTasksWaitingTermination+0x54>)
 800388e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003890:	4b0b      	ldr	r3, [pc, #44]	@ (80038c0 <prvCheckTasksWaitingTermination+0x58>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	3b01      	subs	r3, #1
 8003896:	4a0a      	ldr	r2, [pc, #40]	@ (80038c0 <prvCheckTasksWaitingTermination+0x58>)
 8003898:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800389a:	f000 fdbf 	bl	800441c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 f810 	bl	80038c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80038a4:	4b06      	ldr	r3, [pc, #24]	@ (80038c0 <prvCheckTasksWaitingTermination+0x58>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1e1      	bne.n	8003870 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80038ac:	bf00      	nop
 80038ae:	bf00      	nop
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	200012b0 	.word	0x200012b0
 80038bc:	200012dc 	.word	0x200012dc
 80038c0:	200012c4 	.word	0x200012c4

080038c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d108      	bne.n	80038e8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 ff3e 	bl	800475c <vPortFree>
				vPortFree( pxTCB );
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 ff3b 	bl	800475c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80038e6:	e019      	b.n	800391c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d103      	bne.n	80038fa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 ff32 	bl	800475c <vPortFree>
	}
 80038f8:	e010      	b.n	800391c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003900:	2b02      	cmp	r3, #2
 8003902:	d00b      	beq.n	800391c <prvDeleteTCB+0x58>
	__asm volatile
 8003904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003908:	f383 8811 	msr	BASEPRI, r3
 800390c:	f3bf 8f6f 	isb	sy
 8003910:	f3bf 8f4f 	dsb	sy
 8003914:	60fb      	str	r3, [r7, #12]
}
 8003916:	bf00      	nop
 8003918:	bf00      	nop
 800391a:	e7fd      	b.n	8003918 <prvDeleteTCB+0x54>
	}
 800391c:	bf00      	nop
 800391e:	3710      	adds	r7, #16
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800392a:	4b0c      	ldr	r3, [pc, #48]	@ (800395c <prvResetNextTaskUnblockTime+0x38>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d104      	bne.n	800393e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003934:	4b0a      	ldr	r3, [pc, #40]	@ (8003960 <prvResetNextTaskUnblockTime+0x3c>)
 8003936:	f04f 32ff 	mov.w	r2, #4294967295
 800393a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800393c:	e008      	b.n	8003950 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800393e:	4b07      	ldr	r3, [pc, #28]	@ (800395c <prvResetNextTaskUnblockTime+0x38>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	4a04      	ldr	r2, [pc, #16]	@ (8003960 <prvResetNextTaskUnblockTime+0x3c>)
 800394e:	6013      	str	r3, [r2, #0]
}
 8003950:	bf00      	nop
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	bc80      	pop	{r7}
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	20001294 	.word	0x20001294
 8003960:	200012fc 	.word	0x200012fc

08003964 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800396a:	4b0b      	ldr	r3, [pc, #44]	@ (8003998 <xTaskGetSchedulerState+0x34>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d102      	bne.n	8003978 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003972:	2301      	movs	r3, #1
 8003974:	607b      	str	r3, [r7, #4]
 8003976:	e008      	b.n	800398a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003978:	4b08      	ldr	r3, [pc, #32]	@ (800399c <xTaskGetSchedulerState+0x38>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d102      	bne.n	8003986 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003980:	2302      	movs	r3, #2
 8003982:	607b      	str	r3, [r7, #4]
 8003984:	e001      	b.n	800398a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003986:	2300      	movs	r3, #0
 8003988:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800398a:	687b      	ldr	r3, [r7, #4]
	}
 800398c:	4618      	mov	r0, r3
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	bc80      	pop	{r7}
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	200012e8 	.word	0x200012e8
 800399c:	20001304 	.word	0x20001304

080039a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b086      	sub	sp, #24
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80039ac:	2300      	movs	r3, #0
 80039ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d058      	beq.n	8003a68 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80039b6:	4b2f      	ldr	r3, [pc, #188]	@ (8003a74 <xTaskPriorityDisinherit+0xd4>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d00b      	beq.n	80039d8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80039c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039c4:	f383 8811 	msr	BASEPRI, r3
 80039c8:	f3bf 8f6f 	isb	sy
 80039cc:	f3bf 8f4f 	dsb	sy
 80039d0:	60fb      	str	r3, [r7, #12]
}
 80039d2:	bf00      	nop
 80039d4:	bf00      	nop
 80039d6:	e7fd      	b.n	80039d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d10b      	bne.n	80039f8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80039e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039e4:	f383 8811 	msr	BASEPRI, r3
 80039e8:	f3bf 8f6f 	isb	sy
 80039ec:	f3bf 8f4f 	dsb	sy
 80039f0:	60bb      	str	r3, [r7, #8]
}
 80039f2:	bf00      	nop
 80039f4:	bf00      	nop
 80039f6:	e7fd      	b.n	80039f4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039fc:	1e5a      	subs	r2, r3, #1
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d02c      	beq.n	8003a68 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d128      	bne.n	8003a68 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	3304      	adds	r3, #4
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fe fb7c 	bl	8002118 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a2c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a38:	4b0f      	ldr	r3, [pc, #60]	@ (8003a78 <xTaskPriorityDisinherit+0xd8>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d903      	bls.n	8003a48 <xTaskPriorityDisinherit+0xa8>
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a44:	4a0c      	ldr	r2, [pc, #48]	@ (8003a78 <xTaskPriorityDisinherit+0xd8>)
 8003a46:	6013      	str	r3, [r2, #0]
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4413      	add	r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	4a09      	ldr	r2, [pc, #36]	@ (8003a7c <xTaskPriorityDisinherit+0xdc>)
 8003a56:	441a      	add	r2, r3
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	3304      	adds	r3, #4
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	4610      	mov	r0, r2
 8003a60:	f7fe faff 	bl	8002062 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003a64:	2301      	movs	r3, #1
 8003a66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003a68:	697b      	ldr	r3, [r7, #20]
	}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3718      	adds	r7, #24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	20000e08 	.word	0x20000e08
 8003a78:	200012e4 	.word	0x200012e4
 8003a7c:	20000e0c 	.word	0x20000e0c

08003a80 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003a8a:	4b21      	ldr	r3, [pc, #132]	@ (8003b10 <prvAddCurrentTaskToDelayedList+0x90>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a90:	4b20      	ldr	r3, [pc, #128]	@ (8003b14 <prvAddCurrentTaskToDelayedList+0x94>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	3304      	adds	r3, #4
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7fe fb3e 	bl	8002118 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aa2:	d10a      	bne.n	8003aba <prvAddCurrentTaskToDelayedList+0x3a>
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d007      	beq.n	8003aba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003aaa:	4b1a      	ldr	r3, [pc, #104]	@ (8003b14 <prvAddCurrentTaskToDelayedList+0x94>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	3304      	adds	r3, #4
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	4819      	ldr	r0, [pc, #100]	@ (8003b18 <prvAddCurrentTaskToDelayedList+0x98>)
 8003ab4:	f7fe fad5 	bl	8002062 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003ab8:	e026      	b.n	8003b08 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003aba:	68fa      	ldr	r2, [r7, #12]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4413      	add	r3, r2
 8003ac0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003ac2:	4b14      	ldr	r3, [pc, #80]	@ (8003b14 <prvAddCurrentTaskToDelayedList+0x94>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68ba      	ldr	r2, [r7, #8]
 8003ac8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003aca:	68ba      	ldr	r2, [r7, #8]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d209      	bcs.n	8003ae6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003ad2:	4b12      	ldr	r3, [pc, #72]	@ (8003b1c <prvAddCurrentTaskToDelayedList+0x9c>)
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8003b14 <prvAddCurrentTaskToDelayedList+0x94>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	3304      	adds	r3, #4
 8003adc:	4619      	mov	r1, r3
 8003ade:	4610      	mov	r0, r2
 8003ae0:	f7fe fae2 	bl	80020a8 <vListInsert>
}
 8003ae4:	e010      	b.n	8003b08 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8003b20 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	4b0a      	ldr	r3, [pc, #40]	@ (8003b14 <prvAddCurrentTaskToDelayedList+0x94>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	3304      	adds	r3, #4
 8003af0:	4619      	mov	r1, r3
 8003af2:	4610      	mov	r0, r2
 8003af4:	f7fe fad8 	bl	80020a8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003af8:	4b0a      	ldr	r3, [pc, #40]	@ (8003b24 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68ba      	ldr	r2, [r7, #8]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d202      	bcs.n	8003b08 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003b02:	4a08      	ldr	r2, [pc, #32]	@ (8003b24 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	6013      	str	r3, [r2, #0]
}
 8003b08:	bf00      	nop
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	200012e0 	.word	0x200012e0
 8003b14:	20000e08 	.word	0x20000e08
 8003b18:	200012c8 	.word	0x200012c8
 8003b1c:	20001298 	.word	0x20001298
 8003b20:	20001294 	.word	0x20001294
 8003b24:	200012fc 	.word	0x200012fc

08003b28 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b08a      	sub	sp, #40	@ 0x28
 8003b2c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003b32:	f000 fb11 	bl	8004158 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003b36:	4b1d      	ldr	r3, [pc, #116]	@ (8003bac <xTimerCreateTimerTask+0x84>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d021      	beq.n	8003b82 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003b42:	2300      	movs	r3, #0
 8003b44:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003b46:	1d3a      	adds	r2, r7, #4
 8003b48:	f107 0108 	add.w	r1, r7, #8
 8003b4c:	f107 030c 	add.w	r3, r7, #12
 8003b50:	4618      	mov	r0, r3
 8003b52:	f7fe fa41 	bl	8001fd8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003b56:	6879      	ldr	r1, [r7, #4]
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	68fa      	ldr	r2, [r7, #12]
 8003b5c:	9202      	str	r2, [sp, #8]
 8003b5e:	9301      	str	r3, [sp, #4]
 8003b60:	2302      	movs	r3, #2
 8003b62:	9300      	str	r3, [sp, #0]
 8003b64:	2300      	movs	r3, #0
 8003b66:	460a      	mov	r2, r1
 8003b68:	4911      	ldr	r1, [pc, #68]	@ (8003bb0 <xTimerCreateTimerTask+0x88>)
 8003b6a:	4812      	ldr	r0, [pc, #72]	@ (8003bb4 <xTimerCreateTimerTask+0x8c>)
 8003b6c:	f7fe fff6 	bl	8002b5c <xTaskCreateStatic>
 8003b70:	4603      	mov	r3, r0
 8003b72:	4a11      	ldr	r2, [pc, #68]	@ (8003bb8 <xTimerCreateTimerTask+0x90>)
 8003b74:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003b76:	4b10      	ldr	r3, [pc, #64]	@ (8003bb8 <xTimerCreateTimerTask+0x90>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d10b      	bne.n	8003ba0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8003b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b8c:	f383 8811 	msr	BASEPRI, r3
 8003b90:	f3bf 8f6f 	isb	sy
 8003b94:	f3bf 8f4f 	dsb	sy
 8003b98:	613b      	str	r3, [r7, #16]
}
 8003b9a:	bf00      	nop
 8003b9c:	bf00      	nop
 8003b9e:	e7fd      	b.n	8003b9c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003ba0:	697b      	ldr	r3, [r7, #20]
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3718      	adds	r7, #24
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	20001338 	.word	0x20001338
 8003bb0:	080053c4 	.word	0x080053c4
 8003bb4:	08003cf5 	.word	0x08003cf5
 8003bb8:	2000133c 	.word	0x2000133c

08003bbc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b08a      	sub	sp, #40	@ 0x28
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
 8003bc8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d10b      	bne.n	8003bec <xTimerGenericCommand+0x30>
	__asm volatile
 8003bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd8:	f383 8811 	msr	BASEPRI, r3
 8003bdc:	f3bf 8f6f 	isb	sy
 8003be0:	f3bf 8f4f 	dsb	sy
 8003be4:	623b      	str	r3, [r7, #32]
}
 8003be6:	bf00      	nop
 8003be8:	bf00      	nop
 8003bea:	e7fd      	b.n	8003be8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003bec:	4b19      	ldr	r3, [pc, #100]	@ (8003c54 <xTimerGenericCommand+0x98>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d02a      	beq.n	8003c4a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	2b05      	cmp	r3, #5
 8003c04:	dc18      	bgt.n	8003c38 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003c06:	f7ff fead 	bl	8003964 <xTaskGetSchedulerState>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d109      	bne.n	8003c24 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003c10:	4b10      	ldr	r3, [pc, #64]	@ (8003c54 <xTimerGenericCommand+0x98>)
 8003c12:	6818      	ldr	r0, [r3, #0]
 8003c14:	f107 0110 	add.w	r1, r7, #16
 8003c18:	2300      	movs	r3, #0
 8003c1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c1c:	f7fe fbb0 	bl	8002380 <xQueueGenericSend>
 8003c20:	6278      	str	r0, [r7, #36]	@ 0x24
 8003c22:	e012      	b.n	8003c4a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003c24:	4b0b      	ldr	r3, [pc, #44]	@ (8003c54 <xTimerGenericCommand+0x98>)
 8003c26:	6818      	ldr	r0, [r3, #0]
 8003c28:	f107 0110 	add.w	r1, r7, #16
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f7fe fba6 	bl	8002380 <xQueueGenericSend>
 8003c34:	6278      	str	r0, [r7, #36]	@ 0x24
 8003c36:	e008      	b.n	8003c4a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003c38:	4b06      	ldr	r3, [pc, #24]	@ (8003c54 <xTimerGenericCommand+0x98>)
 8003c3a:	6818      	ldr	r0, [r3, #0]
 8003c3c:	f107 0110 	add.w	r1, r7, #16
 8003c40:	2300      	movs	r3, #0
 8003c42:	683a      	ldr	r2, [r7, #0]
 8003c44:	f7fe fc9e 	bl	8002584 <xQueueGenericSendFromISR>
 8003c48:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3728      	adds	r7, #40	@ 0x28
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	20001338 	.word	0x20001338

08003c58 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b088      	sub	sp, #32
 8003c5c:	af02      	add	r7, sp, #8
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c62:	4b23      	ldr	r3, [pc, #140]	@ (8003cf0 <prvProcessExpiredTimer+0x98>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	3304      	adds	r3, #4
 8003c70:	4618      	mov	r0, r3
 8003c72:	f7fe fa51 	bl	8002118 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003c7c:	f003 0304 	and.w	r3, r3, #4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d023      	beq.n	8003ccc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	699a      	ldr	r2, [r3, #24]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	18d1      	adds	r1, r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	683a      	ldr	r2, [r7, #0]
 8003c90:	6978      	ldr	r0, [r7, #20]
 8003c92:	f000 f8d3 	bl	8003e3c <prvInsertTimerInActiveList>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d020      	beq.n	8003cde <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	6978      	ldr	r0, [r7, #20]
 8003ca8:	f7ff ff88 	bl	8003bbc <xTimerGenericCommand>
 8003cac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d114      	bne.n	8003cde <prvProcessExpiredTimer+0x86>
	__asm volatile
 8003cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cb8:	f383 8811 	msr	BASEPRI, r3
 8003cbc:	f3bf 8f6f 	isb	sy
 8003cc0:	f3bf 8f4f 	dsb	sy
 8003cc4:	60fb      	str	r3, [r7, #12]
}
 8003cc6:	bf00      	nop
 8003cc8:	bf00      	nop
 8003cca:	e7fd      	b.n	8003cc8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003cd2:	f023 0301 	bic.w	r3, r3, #1
 8003cd6:	b2da      	uxtb	r2, r3
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	6978      	ldr	r0, [r7, #20]
 8003ce4:	4798      	blx	r3
}
 8003ce6:	bf00      	nop
 8003ce8:	3718      	adds	r7, #24
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	20001330 	.word	0x20001330

08003cf4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003cfc:	f107 0308 	add.w	r3, r7, #8
 8003d00:	4618      	mov	r0, r3
 8003d02:	f000 f859 	bl	8003db8 <prvGetNextExpireTime>
 8003d06:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f000 f805 	bl	8003d1c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003d12:	f000 f8d5 	bl	8003ec0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003d16:	bf00      	nop
 8003d18:	e7f0      	b.n	8003cfc <prvTimerTask+0x8>
	...

08003d1c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003d26:	f7ff fa39 	bl	800319c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003d2a:	f107 0308 	add.w	r3, r7, #8
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f000 f864 	bl	8003dfc <prvSampleTimeNow>
 8003d34:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d130      	bne.n	8003d9e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d10a      	bne.n	8003d58 <prvProcessTimerOrBlockTask+0x3c>
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	429a      	cmp	r2, r3
 8003d48:	d806      	bhi.n	8003d58 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003d4a:	f7ff fa35 	bl	80031b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003d4e:	68f9      	ldr	r1, [r7, #12]
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f7ff ff81 	bl	8003c58 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003d56:	e024      	b.n	8003da2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d008      	beq.n	8003d70 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003d5e:	4b13      	ldr	r3, [pc, #76]	@ (8003dac <prvProcessTimerOrBlockTask+0x90>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d101      	bne.n	8003d6c <prvProcessTimerOrBlockTask+0x50>
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e000      	b.n	8003d6e <prvProcessTimerOrBlockTask+0x52>
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003d70:	4b0f      	ldr	r3, [pc, #60]	@ (8003db0 <prvProcessTimerOrBlockTask+0x94>)
 8003d72:	6818      	ldr	r0, [r3, #0]
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	f7fe feb9 	bl	8002af4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003d82:	f7ff fa19 	bl	80031b8 <xTaskResumeAll>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10a      	bne.n	8003da2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003d8c:	4b09      	ldr	r3, [pc, #36]	@ (8003db4 <prvProcessTimerOrBlockTask+0x98>)
 8003d8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d92:	601a      	str	r2, [r3, #0]
 8003d94:	f3bf 8f4f 	dsb	sy
 8003d98:	f3bf 8f6f 	isb	sy
}
 8003d9c:	e001      	b.n	8003da2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003d9e:	f7ff fa0b 	bl	80031b8 <xTaskResumeAll>
}
 8003da2:	bf00      	nop
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	20001334 	.word	0x20001334
 8003db0:	20001338 	.word	0x20001338
 8003db4:	e000ed04 	.word	0xe000ed04

08003db8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003db8:	b480      	push	{r7}
 8003dba:	b085      	sub	sp, #20
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8003df8 <prvGetNextExpireTime+0x40>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d101      	bne.n	8003dce <prvGetNextExpireTime+0x16>
 8003dca:	2201      	movs	r2, #1
 8003dcc:	e000      	b.n	8003dd0 <prvGetNextExpireTime+0x18>
 8003dce:	2200      	movs	r2, #0
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d105      	bne.n	8003de8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ddc:	4b06      	ldr	r3, [pc, #24]	@ (8003df8 <prvGetNextExpireTime+0x40>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	60fb      	str	r3, [r7, #12]
 8003de6:	e001      	b.n	8003dec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003de8:	2300      	movs	r3, #0
 8003dea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003dec:	68fb      	ldr	r3, [r7, #12]
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3714      	adds	r7, #20
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bc80      	pop	{r7}
 8003df6:	4770      	bx	lr
 8003df8:	20001330 	.word	0x20001330

08003dfc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003e04:	f7ff fa76 	bl	80032f4 <xTaskGetTickCount>
 8003e08:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e38 <prvSampleTimeNow+0x3c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68fa      	ldr	r2, [r7, #12]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d205      	bcs.n	8003e20 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003e14:	f000 f93a 	bl	800408c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	e002      	b.n	8003e26 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003e26:	4a04      	ldr	r2, [pc, #16]	@ (8003e38 <prvSampleTimeNow+0x3c>)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3710      	adds	r7, #16
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	20001340 	.word	0x20001340

08003e3c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b086      	sub	sp, #24
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]
 8003e48:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	68ba      	ldr	r2, [r7, #8]
 8003e52:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003e5a:	68ba      	ldr	r2, [r7, #8]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d812      	bhi.n	8003e88 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	1ad2      	subs	r2, r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	699b      	ldr	r3, [r3, #24]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d302      	bcc.n	8003e76 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003e70:	2301      	movs	r3, #1
 8003e72:	617b      	str	r3, [r7, #20]
 8003e74:	e01b      	b.n	8003eae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003e76:	4b10      	ldr	r3, [pc, #64]	@ (8003eb8 <prvInsertTimerInActiveList+0x7c>)
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	3304      	adds	r3, #4
 8003e7e:	4619      	mov	r1, r3
 8003e80:	4610      	mov	r0, r2
 8003e82:	f7fe f911 	bl	80020a8 <vListInsert>
 8003e86:	e012      	b.n	8003eae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d206      	bcs.n	8003e9e <prvInsertTimerInActiveList+0x62>
 8003e90:	68ba      	ldr	r2, [r7, #8]
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d302      	bcc.n	8003e9e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	617b      	str	r3, [r7, #20]
 8003e9c:	e007      	b.n	8003eae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003e9e:	4b07      	ldr	r3, [pc, #28]	@ (8003ebc <prvInsertTimerInActiveList+0x80>)
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	3304      	adds	r3, #4
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	4610      	mov	r0, r2
 8003eaa:	f7fe f8fd 	bl	80020a8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003eae:	697b      	ldr	r3, [r7, #20]
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3718      	adds	r7, #24
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	20001334 	.word	0x20001334
 8003ebc:	20001330 	.word	0x20001330

08003ec0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b08e      	sub	sp, #56	@ 0x38
 8003ec4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003ec6:	e0ce      	b.n	8004066 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	da19      	bge.n	8003f02 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003ece:	1d3b      	adds	r3, r7, #4
 8003ed0:	3304      	adds	r3, #4
 8003ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d10b      	bne.n	8003ef2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8003eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ede:	f383 8811 	msr	BASEPRI, r3
 8003ee2:	f3bf 8f6f 	isb	sy
 8003ee6:	f3bf 8f4f 	dsb	sy
 8003eea:	61fb      	str	r3, [r7, #28]
}
 8003eec:	bf00      	nop
 8003eee:	bf00      	nop
 8003ef0:	e7fd      	b.n	8003eee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ef8:	6850      	ldr	r0, [r2, #4]
 8003efa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003efc:	6892      	ldr	r2, [r2, #8]
 8003efe:	4611      	mov	r1, r2
 8003f00:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f2c0 80ae 	blt.w	8004066 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f10:	695b      	ldr	r3, [r3, #20]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d004      	beq.n	8003f20 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f18:	3304      	adds	r3, #4
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7fe f8fc 	bl	8002118 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003f20:	463b      	mov	r3, r7
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7ff ff6a 	bl	8003dfc <prvSampleTimeNow>
 8003f28:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2b09      	cmp	r3, #9
 8003f2e:	f200 8097 	bhi.w	8004060 <prvProcessReceivedCommands+0x1a0>
 8003f32:	a201      	add	r2, pc, #4	@ (adr r2, 8003f38 <prvProcessReceivedCommands+0x78>)
 8003f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f38:	08003f61 	.word	0x08003f61
 8003f3c:	08003f61 	.word	0x08003f61
 8003f40:	08003f61 	.word	0x08003f61
 8003f44:	08003fd7 	.word	0x08003fd7
 8003f48:	08003feb 	.word	0x08003feb
 8003f4c:	08004037 	.word	0x08004037
 8003f50:	08003f61 	.word	0x08003f61
 8003f54:	08003f61 	.word	0x08003f61
 8003f58:	08003fd7 	.word	0x08003fd7
 8003f5c:	08003feb 	.word	0x08003feb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003f66:	f043 0301 	orr.w	r3, r3, #1
 8003f6a:	b2da      	uxtb	r2, r3
 8003f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f76:	699b      	ldr	r3, [r3, #24]
 8003f78:	18d1      	adds	r1, r2, r3
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f80:	f7ff ff5c 	bl	8003e3c <prvInsertTimerInActiveList>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d06c      	beq.n	8004064 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f90:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003f98:	f003 0304 	and.w	r3, r3, #4
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d061      	beq.n	8004064 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003fa0:	68ba      	ldr	r2, [r7, #8]
 8003fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	441a      	add	r2, r3
 8003fa8:	2300      	movs	r3, #0
 8003faa:	9300      	str	r3, [sp, #0]
 8003fac:	2300      	movs	r3, #0
 8003fae:	2100      	movs	r1, #0
 8003fb0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003fb2:	f7ff fe03 	bl	8003bbc <xTimerGenericCommand>
 8003fb6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003fb8:	6a3b      	ldr	r3, [r7, #32]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d152      	bne.n	8004064 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8003fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fc2:	f383 8811 	msr	BASEPRI, r3
 8003fc6:	f3bf 8f6f 	isb	sy
 8003fca:	f3bf 8f4f 	dsb	sy
 8003fce:	61bb      	str	r3, [r7, #24]
}
 8003fd0:	bf00      	nop
 8003fd2:	bf00      	nop
 8003fd4:	e7fd      	b.n	8003fd2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fd8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003fdc:	f023 0301 	bic.w	r3, r3, #1
 8003fe0:	b2da      	uxtb	r2, r3
 8003fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003fe8:	e03d      	b.n	8004066 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003ff0:	f043 0301 	orr.w	r3, r3, #1
 8003ff4:	b2da      	uxtb	r2, r3
 8003ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ff8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003ffc:	68ba      	ldr	r2, [r7, #8]
 8003ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004000:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d10b      	bne.n	8004022 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800400a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800400e:	f383 8811 	msr	BASEPRI, r3
 8004012:	f3bf 8f6f 	isb	sy
 8004016:	f3bf 8f4f 	dsb	sy
 800401a:	617b      	str	r3, [r7, #20]
}
 800401c:	bf00      	nop
 800401e:	bf00      	nop
 8004020:	e7fd      	b.n	800401e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004024:	699a      	ldr	r2, [r3, #24]
 8004026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004028:	18d1      	adds	r1, r2, r3
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800402e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004030:	f7ff ff04 	bl	8003e3c <prvInsertTimerInActiveList>
					break;
 8004034:	e017      	b.n	8004066 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004038:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b00      	cmp	r3, #0
 8004042:	d103      	bne.n	800404c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004044:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004046:	f000 fb89 	bl	800475c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800404a:	e00c      	b.n	8004066 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800404c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800404e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004052:	f023 0301 	bic.w	r3, r3, #1
 8004056:	b2da      	uxtb	r2, r3
 8004058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800405a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800405e:	e002      	b.n	8004066 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004060:	bf00      	nop
 8004062:	e000      	b.n	8004066 <prvProcessReceivedCommands+0x1a6>
					break;
 8004064:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004066:	4b08      	ldr	r3, [pc, #32]	@ (8004088 <prvProcessReceivedCommands+0x1c8>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	1d39      	adds	r1, r7, #4
 800406c:	2200      	movs	r2, #0
 800406e:	4618      	mov	r0, r3
 8004070:	f7fe fb26 	bl	80026c0 <xQueueReceive>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	f47f af26 	bne.w	8003ec8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800407c:	bf00      	nop
 800407e:	bf00      	nop
 8004080:	3730      	adds	r7, #48	@ 0x30
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	20001338 	.word	0x20001338

0800408c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b088      	sub	sp, #32
 8004090:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004092:	e049      	b.n	8004128 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004094:	4b2e      	ldr	r3, [pc, #184]	@ (8004150 <prvSwitchTimerLists+0xc4>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800409e:	4b2c      	ldr	r3, [pc, #176]	@ (8004150 <prvSwitchTimerLists+0xc4>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	3304      	adds	r3, #4
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7fe f833 	bl	8002118 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6a1b      	ldr	r3, [r3, #32]
 80040b6:	68f8      	ldr	r0, [r7, #12]
 80040b8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80040c0:	f003 0304 	and.w	r3, r3, #4
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d02f      	beq.n	8004128 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	699b      	ldr	r3, [r3, #24]
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	4413      	add	r3, r2
 80040d0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80040d2:	68ba      	ldr	r2, [r7, #8]
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d90e      	bls.n	80040f8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	68ba      	ldr	r2, [r7, #8]
 80040de:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80040e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004150 <prvSwitchTimerLists+0xc4>)
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	3304      	adds	r3, #4
 80040ee:	4619      	mov	r1, r3
 80040f0:	4610      	mov	r0, r2
 80040f2:	f7fd ffd9 	bl	80020a8 <vListInsert>
 80040f6:	e017      	b.n	8004128 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80040f8:	2300      	movs	r3, #0
 80040fa:	9300      	str	r3, [sp, #0]
 80040fc:	2300      	movs	r3, #0
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	2100      	movs	r1, #0
 8004102:	68f8      	ldr	r0, [r7, #12]
 8004104:	f7ff fd5a 	bl	8003bbc <xTimerGenericCommand>
 8004108:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d10b      	bne.n	8004128 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004114:	f383 8811 	msr	BASEPRI, r3
 8004118:	f3bf 8f6f 	isb	sy
 800411c:	f3bf 8f4f 	dsb	sy
 8004120:	603b      	str	r3, [r7, #0]
}
 8004122:	bf00      	nop
 8004124:	bf00      	nop
 8004126:	e7fd      	b.n	8004124 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004128:	4b09      	ldr	r3, [pc, #36]	@ (8004150 <prvSwitchTimerLists+0xc4>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1b0      	bne.n	8004094 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004132:	4b07      	ldr	r3, [pc, #28]	@ (8004150 <prvSwitchTimerLists+0xc4>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004138:	4b06      	ldr	r3, [pc, #24]	@ (8004154 <prvSwitchTimerLists+0xc8>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a04      	ldr	r2, [pc, #16]	@ (8004150 <prvSwitchTimerLists+0xc4>)
 800413e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004140:	4a04      	ldr	r2, [pc, #16]	@ (8004154 <prvSwitchTimerLists+0xc8>)
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	6013      	str	r3, [r2, #0]
}
 8004146:	bf00      	nop
 8004148:	3718      	adds	r7, #24
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	20001330 	.word	0x20001330
 8004154:	20001334 	.word	0x20001334

08004158 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800415e:	f000 f92d 	bl	80043bc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004162:	4b15      	ldr	r3, [pc, #84]	@ (80041b8 <prvCheckForValidListAndQueue+0x60>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d120      	bne.n	80041ac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800416a:	4814      	ldr	r0, [pc, #80]	@ (80041bc <prvCheckForValidListAndQueue+0x64>)
 800416c:	f7fd ff4e 	bl	800200c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004170:	4813      	ldr	r0, [pc, #76]	@ (80041c0 <prvCheckForValidListAndQueue+0x68>)
 8004172:	f7fd ff4b 	bl	800200c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004176:	4b13      	ldr	r3, [pc, #76]	@ (80041c4 <prvCheckForValidListAndQueue+0x6c>)
 8004178:	4a10      	ldr	r2, [pc, #64]	@ (80041bc <prvCheckForValidListAndQueue+0x64>)
 800417a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800417c:	4b12      	ldr	r3, [pc, #72]	@ (80041c8 <prvCheckForValidListAndQueue+0x70>)
 800417e:	4a10      	ldr	r2, [pc, #64]	@ (80041c0 <prvCheckForValidListAndQueue+0x68>)
 8004180:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004182:	2300      	movs	r3, #0
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	4b11      	ldr	r3, [pc, #68]	@ (80041cc <prvCheckForValidListAndQueue+0x74>)
 8004188:	4a11      	ldr	r2, [pc, #68]	@ (80041d0 <prvCheckForValidListAndQueue+0x78>)
 800418a:	2110      	movs	r1, #16
 800418c:	200a      	movs	r0, #10
 800418e:	f7fe f857 	bl	8002240 <xQueueGenericCreateStatic>
 8004192:	4603      	mov	r3, r0
 8004194:	4a08      	ldr	r2, [pc, #32]	@ (80041b8 <prvCheckForValidListAndQueue+0x60>)
 8004196:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004198:	4b07      	ldr	r3, [pc, #28]	@ (80041b8 <prvCheckForValidListAndQueue+0x60>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d005      	beq.n	80041ac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80041a0:	4b05      	ldr	r3, [pc, #20]	@ (80041b8 <prvCheckForValidListAndQueue+0x60>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	490b      	ldr	r1, [pc, #44]	@ (80041d4 <prvCheckForValidListAndQueue+0x7c>)
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7fe fc7c 	bl	8002aa4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80041ac:	f000 f936 	bl	800441c <vPortExitCritical>
}
 80041b0:	bf00      	nop
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	20001338 	.word	0x20001338
 80041bc:	20001308 	.word	0x20001308
 80041c0:	2000131c 	.word	0x2000131c
 80041c4:	20001330 	.word	0x20001330
 80041c8:	20001334 	.word	0x20001334
 80041cc:	200013e4 	.word	0x200013e4
 80041d0:	20001344 	.word	0x20001344
 80041d4:	080053cc 	.word	0x080053cc

080041d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	3b04      	subs	r3, #4
 80041e8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80041f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	3b04      	subs	r3, #4
 80041f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	f023 0201 	bic.w	r2, r3, #1
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	3b04      	subs	r3, #4
 8004206:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004208:	4a08      	ldr	r2, [pc, #32]	@ (800422c <pxPortInitialiseStack+0x54>)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	3b14      	subs	r3, #20
 8004212:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	3b20      	subs	r3, #32
 800421e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004220:	68fb      	ldr	r3, [r7, #12]
}
 8004222:	4618      	mov	r0, r3
 8004224:	3714      	adds	r7, #20
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr
 800422c:	08004231 	.word	0x08004231

08004230 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004236:	2300      	movs	r3, #0
 8004238:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800423a:	4b12      	ldr	r3, [pc, #72]	@ (8004284 <prvTaskExitError+0x54>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004242:	d00b      	beq.n	800425c <prvTaskExitError+0x2c>
	__asm volatile
 8004244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004248:	f383 8811 	msr	BASEPRI, r3
 800424c:	f3bf 8f6f 	isb	sy
 8004250:	f3bf 8f4f 	dsb	sy
 8004254:	60fb      	str	r3, [r7, #12]
}
 8004256:	bf00      	nop
 8004258:	bf00      	nop
 800425a:	e7fd      	b.n	8004258 <prvTaskExitError+0x28>
	__asm volatile
 800425c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004260:	f383 8811 	msr	BASEPRI, r3
 8004264:	f3bf 8f6f 	isb	sy
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	60bb      	str	r3, [r7, #8]
}
 800426e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004270:	bf00      	nop
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0fc      	beq.n	8004272 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004278:	bf00      	nop
 800427a:	bf00      	nop
 800427c:	3714      	adds	r7, #20
 800427e:	46bd      	mov	sp, r7
 8004280:	bc80      	pop	{r7}
 8004282:	4770      	bx	lr
 8004284:	20000010 	.word	0x20000010
	...

08004290 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004290:	4b07      	ldr	r3, [pc, #28]	@ (80042b0 <pxCurrentTCBConst2>)
 8004292:	6819      	ldr	r1, [r3, #0]
 8004294:	6808      	ldr	r0, [r1, #0]
 8004296:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800429a:	f380 8809 	msr	PSP, r0
 800429e:	f3bf 8f6f 	isb	sy
 80042a2:	f04f 0000 	mov.w	r0, #0
 80042a6:	f380 8811 	msr	BASEPRI, r0
 80042aa:	f04e 0e0d 	orr.w	lr, lr, #13
 80042ae:	4770      	bx	lr

080042b0 <pxCurrentTCBConst2>:
 80042b0:	20000e08 	.word	0x20000e08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80042b4:	bf00      	nop
 80042b6:	bf00      	nop

080042b8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80042b8:	4806      	ldr	r0, [pc, #24]	@ (80042d4 <prvPortStartFirstTask+0x1c>)
 80042ba:	6800      	ldr	r0, [r0, #0]
 80042bc:	6800      	ldr	r0, [r0, #0]
 80042be:	f380 8808 	msr	MSP, r0
 80042c2:	b662      	cpsie	i
 80042c4:	b661      	cpsie	f
 80042c6:	f3bf 8f4f 	dsb	sy
 80042ca:	f3bf 8f6f 	isb	sy
 80042ce:	df00      	svc	0
 80042d0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80042d2:	bf00      	nop
 80042d4:	e000ed08 	.word	0xe000ed08

080042d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80042de:	4b32      	ldr	r3, [pc, #200]	@ (80043a8 <xPortStartScheduler+0xd0>)
 80042e0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	22ff      	movs	r2, #255	@ 0xff
 80042ee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80042f8:	78fb      	ldrb	r3, [r7, #3]
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004300:	b2da      	uxtb	r2, r3
 8004302:	4b2a      	ldr	r3, [pc, #168]	@ (80043ac <xPortStartScheduler+0xd4>)
 8004304:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004306:	4b2a      	ldr	r3, [pc, #168]	@ (80043b0 <xPortStartScheduler+0xd8>)
 8004308:	2207      	movs	r2, #7
 800430a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800430c:	e009      	b.n	8004322 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800430e:	4b28      	ldr	r3, [pc, #160]	@ (80043b0 <xPortStartScheduler+0xd8>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	3b01      	subs	r3, #1
 8004314:	4a26      	ldr	r2, [pc, #152]	@ (80043b0 <xPortStartScheduler+0xd8>)
 8004316:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004318:	78fb      	ldrb	r3, [r7, #3]
 800431a:	b2db      	uxtb	r3, r3
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	b2db      	uxtb	r3, r3
 8004320:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004322:	78fb      	ldrb	r3, [r7, #3]
 8004324:	b2db      	uxtb	r3, r3
 8004326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800432a:	2b80      	cmp	r3, #128	@ 0x80
 800432c:	d0ef      	beq.n	800430e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800432e:	4b20      	ldr	r3, [pc, #128]	@ (80043b0 <xPortStartScheduler+0xd8>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f1c3 0307 	rsb	r3, r3, #7
 8004336:	2b04      	cmp	r3, #4
 8004338:	d00b      	beq.n	8004352 <xPortStartScheduler+0x7a>
	__asm volatile
 800433a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800433e:	f383 8811 	msr	BASEPRI, r3
 8004342:	f3bf 8f6f 	isb	sy
 8004346:	f3bf 8f4f 	dsb	sy
 800434a:	60bb      	str	r3, [r7, #8]
}
 800434c:	bf00      	nop
 800434e:	bf00      	nop
 8004350:	e7fd      	b.n	800434e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004352:	4b17      	ldr	r3, [pc, #92]	@ (80043b0 <xPortStartScheduler+0xd8>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	021b      	lsls	r3, r3, #8
 8004358:	4a15      	ldr	r2, [pc, #84]	@ (80043b0 <xPortStartScheduler+0xd8>)
 800435a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800435c:	4b14      	ldr	r3, [pc, #80]	@ (80043b0 <xPortStartScheduler+0xd8>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004364:	4a12      	ldr	r2, [pc, #72]	@ (80043b0 <xPortStartScheduler+0xd8>)
 8004366:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	b2da      	uxtb	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004370:	4b10      	ldr	r3, [pc, #64]	@ (80043b4 <xPortStartScheduler+0xdc>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a0f      	ldr	r2, [pc, #60]	@ (80043b4 <xPortStartScheduler+0xdc>)
 8004376:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800437a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800437c:	4b0d      	ldr	r3, [pc, #52]	@ (80043b4 <xPortStartScheduler+0xdc>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a0c      	ldr	r2, [pc, #48]	@ (80043b4 <xPortStartScheduler+0xdc>)
 8004382:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004386:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004388:	f000 f8b8 	bl	80044fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800438c:	4b0a      	ldr	r3, [pc, #40]	@ (80043b8 <xPortStartScheduler+0xe0>)
 800438e:	2200      	movs	r2, #0
 8004390:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004392:	f7ff ff91 	bl	80042b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004396:	f7ff f875 	bl	8003484 <vTaskSwitchContext>
	prvTaskExitError();
 800439a:	f7ff ff49 	bl	8004230 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	e000e400 	.word	0xe000e400
 80043ac:	20001434 	.word	0x20001434
 80043b0:	20001438 	.word	0x20001438
 80043b4:	e000ed20 	.word	0xe000ed20
 80043b8:	20000010 	.word	0x20000010

080043bc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
	__asm volatile
 80043c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043c6:	f383 8811 	msr	BASEPRI, r3
 80043ca:	f3bf 8f6f 	isb	sy
 80043ce:	f3bf 8f4f 	dsb	sy
 80043d2:	607b      	str	r3, [r7, #4]
}
 80043d4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80043d6:	4b0f      	ldr	r3, [pc, #60]	@ (8004414 <vPortEnterCritical+0x58>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	3301      	adds	r3, #1
 80043dc:	4a0d      	ldr	r2, [pc, #52]	@ (8004414 <vPortEnterCritical+0x58>)
 80043de:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80043e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004414 <vPortEnterCritical+0x58>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d110      	bne.n	800440a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80043e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004418 <vPortEnterCritical+0x5c>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00b      	beq.n	800440a <vPortEnterCritical+0x4e>
	__asm volatile
 80043f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f6:	f383 8811 	msr	BASEPRI, r3
 80043fa:	f3bf 8f6f 	isb	sy
 80043fe:	f3bf 8f4f 	dsb	sy
 8004402:	603b      	str	r3, [r7, #0]
}
 8004404:	bf00      	nop
 8004406:	bf00      	nop
 8004408:	e7fd      	b.n	8004406 <vPortEnterCritical+0x4a>
	}
}
 800440a:	bf00      	nop
 800440c:	370c      	adds	r7, #12
 800440e:	46bd      	mov	sp, r7
 8004410:	bc80      	pop	{r7}
 8004412:	4770      	bx	lr
 8004414:	20000010 	.word	0x20000010
 8004418:	e000ed04 	.word	0xe000ed04

0800441c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004422:	4b12      	ldr	r3, [pc, #72]	@ (800446c <vPortExitCritical+0x50>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10b      	bne.n	8004442 <vPortExitCritical+0x26>
	__asm volatile
 800442a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800442e:	f383 8811 	msr	BASEPRI, r3
 8004432:	f3bf 8f6f 	isb	sy
 8004436:	f3bf 8f4f 	dsb	sy
 800443a:	607b      	str	r3, [r7, #4]
}
 800443c:	bf00      	nop
 800443e:	bf00      	nop
 8004440:	e7fd      	b.n	800443e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004442:	4b0a      	ldr	r3, [pc, #40]	@ (800446c <vPortExitCritical+0x50>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	3b01      	subs	r3, #1
 8004448:	4a08      	ldr	r2, [pc, #32]	@ (800446c <vPortExitCritical+0x50>)
 800444a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800444c:	4b07      	ldr	r3, [pc, #28]	@ (800446c <vPortExitCritical+0x50>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d105      	bne.n	8004460 <vPortExitCritical+0x44>
 8004454:	2300      	movs	r3, #0
 8004456:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	f383 8811 	msr	BASEPRI, r3
}
 800445e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004460:	bf00      	nop
 8004462:	370c      	adds	r7, #12
 8004464:	46bd      	mov	sp, r7
 8004466:	bc80      	pop	{r7}
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	20000010 	.word	0x20000010

08004470 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004470:	f3ef 8009 	mrs	r0, PSP
 8004474:	f3bf 8f6f 	isb	sy
 8004478:	4b0d      	ldr	r3, [pc, #52]	@ (80044b0 <pxCurrentTCBConst>)
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004480:	6010      	str	r0, [r2, #0]
 8004482:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004486:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800448a:	f380 8811 	msr	BASEPRI, r0
 800448e:	f7fe fff9 	bl	8003484 <vTaskSwitchContext>
 8004492:	f04f 0000 	mov.w	r0, #0
 8004496:	f380 8811 	msr	BASEPRI, r0
 800449a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800449e:	6819      	ldr	r1, [r3, #0]
 80044a0:	6808      	ldr	r0, [r1, #0]
 80044a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80044a6:	f380 8809 	msr	PSP, r0
 80044aa:	f3bf 8f6f 	isb	sy
 80044ae:	4770      	bx	lr

080044b0 <pxCurrentTCBConst>:
 80044b0:	20000e08 	.word	0x20000e08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80044b4:	bf00      	nop
 80044b6:	bf00      	nop

080044b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
	__asm volatile
 80044be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044c2:	f383 8811 	msr	BASEPRI, r3
 80044c6:	f3bf 8f6f 	isb	sy
 80044ca:	f3bf 8f4f 	dsb	sy
 80044ce:	607b      	str	r3, [r7, #4]
}
 80044d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80044d2:	f7fe ff1d 	bl	8003310 <xTaskIncrementTick>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d003      	beq.n	80044e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80044dc:	4b06      	ldr	r3, [pc, #24]	@ (80044f8 <xPortSysTickHandler+0x40>)
 80044de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	2300      	movs	r3, #0
 80044e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	f383 8811 	msr	BASEPRI, r3
}
 80044ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80044f0:	bf00      	nop
 80044f2:	3708      	adds	r7, #8
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	e000ed04 	.word	0xe000ed04

080044fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80044fc:	b480      	push	{r7}
 80044fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004500:	4b0a      	ldr	r3, [pc, #40]	@ (800452c <vPortSetupTimerInterrupt+0x30>)
 8004502:	2200      	movs	r2, #0
 8004504:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004506:	4b0a      	ldr	r3, [pc, #40]	@ (8004530 <vPortSetupTimerInterrupt+0x34>)
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800450c:	4b09      	ldr	r3, [pc, #36]	@ (8004534 <vPortSetupTimerInterrupt+0x38>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a09      	ldr	r2, [pc, #36]	@ (8004538 <vPortSetupTimerInterrupt+0x3c>)
 8004512:	fba2 2303 	umull	r2, r3, r2, r3
 8004516:	099b      	lsrs	r3, r3, #6
 8004518:	4a08      	ldr	r2, [pc, #32]	@ (800453c <vPortSetupTimerInterrupt+0x40>)
 800451a:	3b01      	subs	r3, #1
 800451c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800451e:	4b03      	ldr	r3, [pc, #12]	@ (800452c <vPortSetupTimerInterrupt+0x30>)
 8004520:	2207      	movs	r2, #7
 8004522:	601a      	str	r2, [r3, #0]
}
 8004524:	bf00      	nop
 8004526:	46bd      	mov	sp, r7
 8004528:	bc80      	pop	{r7}
 800452a:	4770      	bx	lr
 800452c:	e000e010 	.word	0xe000e010
 8004530:	e000e018 	.word	0xe000e018
 8004534:	20000004 	.word	0x20000004
 8004538:	10624dd3 	.word	0x10624dd3
 800453c:	e000e014 	.word	0xe000e014

08004540 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004546:	f3ef 8305 	mrs	r3, IPSR
 800454a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2b0f      	cmp	r3, #15
 8004550:	d915      	bls.n	800457e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004552:	4a17      	ldr	r2, [pc, #92]	@ (80045b0 <vPortValidateInterruptPriority+0x70>)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	4413      	add	r3, r2
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800455c:	4b15      	ldr	r3, [pc, #84]	@ (80045b4 <vPortValidateInterruptPriority+0x74>)
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	7afa      	ldrb	r2, [r7, #11]
 8004562:	429a      	cmp	r2, r3
 8004564:	d20b      	bcs.n	800457e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800456a:	f383 8811 	msr	BASEPRI, r3
 800456e:	f3bf 8f6f 	isb	sy
 8004572:	f3bf 8f4f 	dsb	sy
 8004576:	607b      	str	r3, [r7, #4]
}
 8004578:	bf00      	nop
 800457a:	bf00      	nop
 800457c:	e7fd      	b.n	800457a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800457e:	4b0e      	ldr	r3, [pc, #56]	@ (80045b8 <vPortValidateInterruptPriority+0x78>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004586:	4b0d      	ldr	r3, [pc, #52]	@ (80045bc <vPortValidateInterruptPriority+0x7c>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	429a      	cmp	r2, r3
 800458c:	d90b      	bls.n	80045a6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800458e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004592:	f383 8811 	msr	BASEPRI, r3
 8004596:	f3bf 8f6f 	isb	sy
 800459a:	f3bf 8f4f 	dsb	sy
 800459e:	603b      	str	r3, [r7, #0]
}
 80045a0:	bf00      	nop
 80045a2:	bf00      	nop
 80045a4:	e7fd      	b.n	80045a2 <vPortValidateInterruptPriority+0x62>
	}
 80045a6:	bf00      	nop
 80045a8:	3714      	adds	r7, #20
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bc80      	pop	{r7}
 80045ae:	4770      	bx	lr
 80045b0:	e000e3f0 	.word	0xe000e3f0
 80045b4:	20001434 	.word	0x20001434
 80045b8:	e000ed0c 	.word	0xe000ed0c
 80045bc:	20001438 	.word	0x20001438

080045c0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b08a      	sub	sp, #40	@ 0x28
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80045c8:	2300      	movs	r3, #0
 80045ca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80045cc:	f7fe fde6 	bl	800319c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80045d0:	4b5c      	ldr	r3, [pc, #368]	@ (8004744 <pvPortMalloc+0x184>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d101      	bne.n	80045dc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80045d8:	f000 f924 	bl	8004824 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80045dc:	4b5a      	ldr	r3, [pc, #360]	@ (8004748 <pvPortMalloc+0x188>)
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	4013      	ands	r3, r2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f040 8095 	bne.w	8004714 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d01e      	beq.n	800462e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80045f0:	2208      	movs	r2, #8
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4413      	add	r3, r2
 80045f6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f003 0307 	and.w	r3, r3, #7
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d015      	beq.n	800462e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f023 0307 	bic.w	r3, r3, #7
 8004608:	3308      	adds	r3, #8
 800460a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f003 0307 	and.w	r3, r3, #7
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00b      	beq.n	800462e <pvPortMalloc+0x6e>
	__asm volatile
 8004616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800461a:	f383 8811 	msr	BASEPRI, r3
 800461e:	f3bf 8f6f 	isb	sy
 8004622:	f3bf 8f4f 	dsb	sy
 8004626:	617b      	str	r3, [r7, #20]
}
 8004628:	bf00      	nop
 800462a:	bf00      	nop
 800462c:	e7fd      	b.n	800462a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d06f      	beq.n	8004714 <pvPortMalloc+0x154>
 8004634:	4b45      	ldr	r3, [pc, #276]	@ (800474c <pvPortMalloc+0x18c>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	429a      	cmp	r2, r3
 800463c:	d86a      	bhi.n	8004714 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800463e:	4b44      	ldr	r3, [pc, #272]	@ (8004750 <pvPortMalloc+0x190>)
 8004640:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004642:	4b43      	ldr	r3, [pc, #268]	@ (8004750 <pvPortMalloc+0x190>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004648:	e004      	b.n	8004654 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800464a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800464e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	429a      	cmp	r2, r3
 800465c:	d903      	bls.n	8004666 <pvPortMalloc+0xa6>
 800465e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1f1      	bne.n	800464a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004666:	4b37      	ldr	r3, [pc, #220]	@ (8004744 <pvPortMalloc+0x184>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800466c:	429a      	cmp	r2, r3
 800466e:	d051      	beq.n	8004714 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004670:	6a3b      	ldr	r3, [r7, #32]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2208      	movs	r2, #8
 8004676:	4413      	add	r3, r2
 8004678:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800467a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	6a3b      	ldr	r3, [r7, #32]
 8004680:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004684:	685a      	ldr	r2, [r3, #4]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	1ad2      	subs	r2, r2, r3
 800468a:	2308      	movs	r3, #8
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	429a      	cmp	r2, r3
 8004690:	d920      	bls.n	80046d4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004692:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	4413      	add	r3, r2
 8004698:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	f003 0307 	and.w	r3, r3, #7
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00b      	beq.n	80046bc <pvPortMalloc+0xfc>
	__asm volatile
 80046a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a8:	f383 8811 	msr	BASEPRI, r3
 80046ac:	f3bf 8f6f 	isb	sy
 80046b0:	f3bf 8f4f 	dsb	sy
 80046b4:	613b      	str	r3, [r7, #16]
}
 80046b6:	bf00      	nop
 80046b8:	bf00      	nop
 80046ba:	e7fd      	b.n	80046b8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80046bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	1ad2      	subs	r2, r2, r3
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80046c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80046ce:	69b8      	ldr	r0, [r7, #24]
 80046d0:	f000 f90a 	bl	80048e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80046d4:	4b1d      	ldr	r3, [pc, #116]	@ (800474c <pvPortMalloc+0x18c>)
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	4a1b      	ldr	r2, [pc, #108]	@ (800474c <pvPortMalloc+0x18c>)
 80046e0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80046e2:	4b1a      	ldr	r3, [pc, #104]	@ (800474c <pvPortMalloc+0x18c>)
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004754 <pvPortMalloc+0x194>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d203      	bcs.n	80046f6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80046ee:	4b17      	ldr	r3, [pc, #92]	@ (800474c <pvPortMalloc+0x18c>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a18      	ldr	r2, [pc, #96]	@ (8004754 <pvPortMalloc+0x194>)
 80046f4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80046f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	4b13      	ldr	r3, [pc, #76]	@ (8004748 <pvPortMalloc+0x188>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	431a      	orrs	r2, r3
 8004700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004702:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004706:	2200      	movs	r2, #0
 8004708:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800470a:	4b13      	ldr	r3, [pc, #76]	@ (8004758 <pvPortMalloc+0x198>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	3301      	adds	r3, #1
 8004710:	4a11      	ldr	r2, [pc, #68]	@ (8004758 <pvPortMalloc+0x198>)
 8004712:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004714:	f7fe fd50 	bl	80031b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	f003 0307 	and.w	r3, r3, #7
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00b      	beq.n	800473a <pvPortMalloc+0x17a>
	__asm volatile
 8004722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004726:	f383 8811 	msr	BASEPRI, r3
 800472a:	f3bf 8f6f 	isb	sy
 800472e:	f3bf 8f4f 	dsb	sy
 8004732:	60fb      	str	r3, [r7, #12]
}
 8004734:	bf00      	nop
 8004736:	bf00      	nop
 8004738:	e7fd      	b.n	8004736 <pvPortMalloc+0x176>
	return pvReturn;
 800473a:	69fb      	ldr	r3, [r7, #28]
}
 800473c:	4618      	mov	r0, r3
 800473e:	3728      	adds	r7, #40	@ 0x28
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	20003b54 	.word	0x20003b54
 8004748:	20003b68 	.word	0x20003b68
 800474c:	20003b58 	.word	0x20003b58
 8004750:	20003b4c 	.word	0x20003b4c
 8004754:	20003b5c 	.word	0x20003b5c
 8004758:	20003b60 	.word	0x20003b60

0800475c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b086      	sub	sp, #24
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d04f      	beq.n	800480e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800476e:	2308      	movs	r3, #8
 8004770:	425b      	negs	r3, r3
 8004772:	697a      	ldr	r2, [r7, #20]
 8004774:	4413      	add	r3, r2
 8004776:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	685a      	ldr	r2, [r3, #4]
 8004780:	4b25      	ldr	r3, [pc, #148]	@ (8004818 <vPortFree+0xbc>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4013      	ands	r3, r2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d10b      	bne.n	80047a2 <vPortFree+0x46>
	__asm volatile
 800478a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800478e:	f383 8811 	msr	BASEPRI, r3
 8004792:	f3bf 8f6f 	isb	sy
 8004796:	f3bf 8f4f 	dsb	sy
 800479a:	60fb      	str	r3, [r7, #12]
}
 800479c:	bf00      	nop
 800479e:	bf00      	nop
 80047a0:	e7fd      	b.n	800479e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00b      	beq.n	80047c2 <vPortFree+0x66>
	__asm volatile
 80047aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047ae:	f383 8811 	msr	BASEPRI, r3
 80047b2:	f3bf 8f6f 	isb	sy
 80047b6:	f3bf 8f4f 	dsb	sy
 80047ba:	60bb      	str	r3, [r7, #8]
}
 80047bc:	bf00      	nop
 80047be:	bf00      	nop
 80047c0:	e7fd      	b.n	80047be <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	685a      	ldr	r2, [r3, #4]
 80047c6:	4b14      	ldr	r3, [pc, #80]	@ (8004818 <vPortFree+0xbc>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4013      	ands	r3, r2
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d01e      	beq.n	800480e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d11a      	bne.n	800480e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	4b0e      	ldr	r3, [pc, #56]	@ (8004818 <vPortFree+0xbc>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	43db      	mvns	r3, r3
 80047e2:	401a      	ands	r2, r3
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80047e8:	f7fe fcd8 	bl	800319c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	685a      	ldr	r2, [r3, #4]
 80047f0:	4b0a      	ldr	r3, [pc, #40]	@ (800481c <vPortFree+0xc0>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4413      	add	r3, r2
 80047f6:	4a09      	ldr	r2, [pc, #36]	@ (800481c <vPortFree+0xc0>)
 80047f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80047fa:	6938      	ldr	r0, [r7, #16]
 80047fc:	f000 f874 	bl	80048e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004800:	4b07      	ldr	r3, [pc, #28]	@ (8004820 <vPortFree+0xc4>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	3301      	adds	r3, #1
 8004806:	4a06      	ldr	r2, [pc, #24]	@ (8004820 <vPortFree+0xc4>)
 8004808:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800480a:	f7fe fcd5 	bl	80031b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800480e:	bf00      	nop
 8004810:	3718      	adds	r7, #24
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	20003b68 	.word	0x20003b68
 800481c:	20003b58 	.word	0x20003b58
 8004820:	20003b64 	.word	0x20003b64

08004824 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004824:	b480      	push	{r7}
 8004826:	b085      	sub	sp, #20
 8004828:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800482a:	f242 7310 	movw	r3, #10000	@ 0x2710
 800482e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004830:	4b27      	ldr	r3, [pc, #156]	@ (80048d0 <prvHeapInit+0xac>)
 8004832:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f003 0307 	and.w	r3, r3, #7
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00c      	beq.n	8004858 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	3307      	adds	r3, #7
 8004842:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0307 	bic.w	r3, r3, #7
 800484a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800484c:	68ba      	ldr	r2, [r7, #8]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	4a1f      	ldr	r2, [pc, #124]	@ (80048d0 <prvHeapInit+0xac>)
 8004854:	4413      	add	r3, r2
 8004856:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800485c:	4a1d      	ldr	r2, [pc, #116]	@ (80048d4 <prvHeapInit+0xb0>)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004862:	4b1c      	ldr	r3, [pc, #112]	@ (80048d4 <prvHeapInit+0xb0>)
 8004864:	2200      	movs	r2, #0
 8004866:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	4413      	add	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004870:	2208      	movs	r2, #8
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	1a9b      	subs	r3, r3, r2
 8004876:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f023 0307 	bic.w	r3, r3, #7
 800487e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4a15      	ldr	r2, [pc, #84]	@ (80048d8 <prvHeapInit+0xb4>)
 8004884:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004886:	4b14      	ldr	r3, [pc, #80]	@ (80048d8 <prvHeapInit+0xb4>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2200      	movs	r2, #0
 800488c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800488e:	4b12      	ldr	r3, [pc, #72]	@ (80048d8 <prvHeapInit+0xb4>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2200      	movs	r2, #0
 8004894:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	1ad2      	subs	r2, r2, r3
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80048a4:	4b0c      	ldr	r3, [pc, #48]	@ (80048d8 <prvHeapInit+0xb4>)
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	4a0a      	ldr	r2, [pc, #40]	@ (80048dc <prvHeapInit+0xb8>)
 80048b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	4a09      	ldr	r2, [pc, #36]	@ (80048e0 <prvHeapInit+0xbc>)
 80048ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80048bc:	4b09      	ldr	r3, [pc, #36]	@ (80048e4 <prvHeapInit+0xc0>)
 80048be:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80048c2:	601a      	str	r2, [r3, #0]
}
 80048c4:	bf00      	nop
 80048c6:	3714      	adds	r7, #20
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bc80      	pop	{r7}
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	2000143c 	.word	0x2000143c
 80048d4:	20003b4c 	.word	0x20003b4c
 80048d8:	20003b54 	.word	0x20003b54
 80048dc:	20003b5c 	.word	0x20003b5c
 80048e0:	20003b58 	.word	0x20003b58
 80048e4:	20003b68 	.word	0x20003b68

080048e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80048f0:	4b27      	ldr	r3, [pc, #156]	@ (8004990 <prvInsertBlockIntoFreeList+0xa8>)
 80048f2:	60fb      	str	r3, [r7, #12]
 80048f4:	e002      	b.n	80048fc <prvInsertBlockIntoFreeList+0x14>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	60fb      	str	r3, [r7, #12]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	429a      	cmp	r2, r3
 8004904:	d8f7      	bhi.n	80048f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	4413      	add	r3, r2
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	429a      	cmp	r2, r3
 8004916:	d108      	bne.n	800492a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	685a      	ldr	r2, [r3, #4]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	441a      	add	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	441a      	add	r2, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	429a      	cmp	r2, r3
 800493c:	d118      	bne.n	8004970 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	4b14      	ldr	r3, [pc, #80]	@ (8004994 <prvInsertBlockIntoFreeList+0xac>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	429a      	cmp	r2, r3
 8004948:	d00d      	beq.n	8004966 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	441a      	add	r2, r3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	601a      	str	r2, [r3, #0]
 8004964:	e008      	b.n	8004978 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004966:	4b0b      	ldr	r3, [pc, #44]	@ (8004994 <prvInsertBlockIntoFreeList+0xac>)
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	e003      	b.n	8004978 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004978:	68fa      	ldr	r2, [r7, #12]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	429a      	cmp	r2, r3
 800497e:	d002      	beq.n	8004986 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004986:	bf00      	nop
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	bc80      	pop	{r7}
 800498e:	4770      	bx	lr
 8004990:	20003b4c 	.word	0x20003b4c
 8004994:	20003b54 	.word	0x20003b54

08004998 <siprintf>:
 8004998:	b40e      	push	{r1, r2, r3}
 800499a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800499e:	b510      	push	{r4, lr}
 80049a0:	2400      	movs	r4, #0
 80049a2:	b09d      	sub	sp, #116	@ 0x74
 80049a4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80049a6:	9002      	str	r0, [sp, #8]
 80049a8:	9006      	str	r0, [sp, #24]
 80049aa:	9107      	str	r1, [sp, #28]
 80049ac:	9104      	str	r1, [sp, #16]
 80049ae:	4809      	ldr	r0, [pc, #36]	@ (80049d4 <siprintf+0x3c>)
 80049b0:	4909      	ldr	r1, [pc, #36]	@ (80049d8 <siprintf+0x40>)
 80049b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80049b6:	9105      	str	r1, [sp, #20]
 80049b8:	6800      	ldr	r0, [r0, #0]
 80049ba:	a902      	add	r1, sp, #8
 80049bc:	9301      	str	r3, [sp, #4]
 80049be:	941b      	str	r4, [sp, #108]	@ 0x6c
 80049c0:	f000 f9a0 	bl	8004d04 <_svfiprintf_r>
 80049c4:	9b02      	ldr	r3, [sp, #8]
 80049c6:	701c      	strb	r4, [r3, #0]
 80049c8:	b01d      	add	sp, #116	@ 0x74
 80049ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049ce:	b003      	add	sp, #12
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	20000014 	.word	0x20000014
 80049d8:	ffff0208 	.word	0xffff0208

080049dc <memset>:
 80049dc:	4603      	mov	r3, r0
 80049de:	4402      	add	r2, r0
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d100      	bne.n	80049e6 <memset+0xa>
 80049e4:	4770      	bx	lr
 80049e6:	f803 1b01 	strb.w	r1, [r3], #1
 80049ea:	e7f9      	b.n	80049e0 <memset+0x4>

080049ec <__errno>:
 80049ec:	4b01      	ldr	r3, [pc, #4]	@ (80049f4 <__errno+0x8>)
 80049ee:	6818      	ldr	r0, [r3, #0]
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	20000014 	.word	0x20000014

080049f8 <__libc_init_array>:
 80049f8:	b570      	push	{r4, r5, r6, lr}
 80049fa:	2600      	movs	r6, #0
 80049fc:	4d0c      	ldr	r5, [pc, #48]	@ (8004a30 <__libc_init_array+0x38>)
 80049fe:	4c0d      	ldr	r4, [pc, #52]	@ (8004a34 <__libc_init_array+0x3c>)
 8004a00:	1b64      	subs	r4, r4, r5
 8004a02:	10a4      	asrs	r4, r4, #2
 8004a04:	42a6      	cmp	r6, r4
 8004a06:	d109      	bne.n	8004a1c <__libc_init_array+0x24>
 8004a08:	f000 fc76 	bl	80052f8 <_init>
 8004a0c:	2600      	movs	r6, #0
 8004a0e:	4d0a      	ldr	r5, [pc, #40]	@ (8004a38 <__libc_init_array+0x40>)
 8004a10:	4c0a      	ldr	r4, [pc, #40]	@ (8004a3c <__libc_init_array+0x44>)
 8004a12:	1b64      	subs	r4, r4, r5
 8004a14:	10a4      	asrs	r4, r4, #2
 8004a16:	42a6      	cmp	r6, r4
 8004a18:	d105      	bne.n	8004a26 <__libc_init_array+0x2e>
 8004a1a:	bd70      	pop	{r4, r5, r6, pc}
 8004a1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a20:	4798      	blx	r3
 8004a22:	3601      	adds	r6, #1
 8004a24:	e7ee      	b.n	8004a04 <__libc_init_array+0xc>
 8004a26:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a2a:	4798      	blx	r3
 8004a2c:	3601      	adds	r6, #1
 8004a2e:	e7f2      	b.n	8004a16 <__libc_init_array+0x1e>
 8004a30:	080054e8 	.word	0x080054e8
 8004a34:	080054e8 	.word	0x080054e8
 8004a38:	080054e8 	.word	0x080054e8
 8004a3c:	080054ec 	.word	0x080054ec

08004a40 <__retarget_lock_acquire_recursive>:
 8004a40:	4770      	bx	lr

08004a42 <__retarget_lock_release_recursive>:
 8004a42:	4770      	bx	lr

08004a44 <memcpy>:
 8004a44:	440a      	add	r2, r1
 8004a46:	4291      	cmp	r1, r2
 8004a48:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a4c:	d100      	bne.n	8004a50 <memcpy+0xc>
 8004a4e:	4770      	bx	lr
 8004a50:	b510      	push	{r4, lr}
 8004a52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a56:	4291      	cmp	r1, r2
 8004a58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a5c:	d1f9      	bne.n	8004a52 <memcpy+0xe>
 8004a5e:	bd10      	pop	{r4, pc}

08004a60 <_free_r>:
 8004a60:	b538      	push	{r3, r4, r5, lr}
 8004a62:	4605      	mov	r5, r0
 8004a64:	2900      	cmp	r1, #0
 8004a66:	d040      	beq.n	8004aea <_free_r+0x8a>
 8004a68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a6c:	1f0c      	subs	r4, r1, #4
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	bfb8      	it	lt
 8004a72:	18e4      	addlt	r4, r4, r3
 8004a74:	f000 f8de 	bl	8004c34 <__malloc_lock>
 8004a78:	4a1c      	ldr	r2, [pc, #112]	@ (8004aec <_free_r+0x8c>)
 8004a7a:	6813      	ldr	r3, [r2, #0]
 8004a7c:	b933      	cbnz	r3, 8004a8c <_free_r+0x2c>
 8004a7e:	6063      	str	r3, [r4, #4]
 8004a80:	6014      	str	r4, [r2, #0]
 8004a82:	4628      	mov	r0, r5
 8004a84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a88:	f000 b8da 	b.w	8004c40 <__malloc_unlock>
 8004a8c:	42a3      	cmp	r3, r4
 8004a8e:	d908      	bls.n	8004aa2 <_free_r+0x42>
 8004a90:	6820      	ldr	r0, [r4, #0]
 8004a92:	1821      	adds	r1, r4, r0
 8004a94:	428b      	cmp	r3, r1
 8004a96:	bf01      	itttt	eq
 8004a98:	6819      	ldreq	r1, [r3, #0]
 8004a9a:	685b      	ldreq	r3, [r3, #4]
 8004a9c:	1809      	addeq	r1, r1, r0
 8004a9e:	6021      	streq	r1, [r4, #0]
 8004aa0:	e7ed      	b.n	8004a7e <_free_r+0x1e>
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	b10b      	cbz	r3, 8004aac <_free_r+0x4c>
 8004aa8:	42a3      	cmp	r3, r4
 8004aaa:	d9fa      	bls.n	8004aa2 <_free_r+0x42>
 8004aac:	6811      	ldr	r1, [r2, #0]
 8004aae:	1850      	adds	r0, r2, r1
 8004ab0:	42a0      	cmp	r0, r4
 8004ab2:	d10b      	bne.n	8004acc <_free_r+0x6c>
 8004ab4:	6820      	ldr	r0, [r4, #0]
 8004ab6:	4401      	add	r1, r0
 8004ab8:	1850      	adds	r0, r2, r1
 8004aba:	4283      	cmp	r3, r0
 8004abc:	6011      	str	r1, [r2, #0]
 8004abe:	d1e0      	bne.n	8004a82 <_free_r+0x22>
 8004ac0:	6818      	ldr	r0, [r3, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	4408      	add	r0, r1
 8004ac6:	6010      	str	r0, [r2, #0]
 8004ac8:	6053      	str	r3, [r2, #4]
 8004aca:	e7da      	b.n	8004a82 <_free_r+0x22>
 8004acc:	d902      	bls.n	8004ad4 <_free_r+0x74>
 8004ace:	230c      	movs	r3, #12
 8004ad0:	602b      	str	r3, [r5, #0]
 8004ad2:	e7d6      	b.n	8004a82 <_free_r+0x22>
 8004ad4:	6820      	ldr	r0, [r4, #0]
 8004ad6:	1821      	adds	r1, r4, r0
 8004ad8:	428b      	cmp	r3, r1
 8004ada:	bf01      	itttt	eq
 8004adc:	6819      	ldreq	r1, [r3, #0]
 8004ade:	685b      	ldreq	r3, [r3, #4]
 8004ae0:	1809      	addeq	r1, r1, r0
 8004ae2:	6021      	streq	r1, [r4, #0]
 8004ae4:	6063      	str	r3, [r4, #4]
 8004ae6:	6054      	str	r4, [r2, #4]
 8004ae8:	e7cb      	b.n	8004a82 <_free_r+0x22>
 8004aea:	bd38      	pop	{r3, r4, r5, pc}
 8004aec:	20003cb0 	.word	0x20003cb0

08004af0 <sbrk_aligned>:
 8004af0:	b570      	push	{r4, r5, r6, lr}
 8004af2:	4e0f      	ldr	r6, [pc, #60]	@ (8004b30 <sbrk_aligned+0x40>)
 8004af4:	460c      	mov	r4, r1
 8004af6:	6831      	ldr	r1, [r6, #0]
 8004af8:	4605      	mov	r5, r0
 8004afa:	b911      	cbnz	r1, 8004b02 <sbrk_aligned+0x12>
 8004afc:	f000 fba8 	bl	8005250 <_sbrk_r>
 8004b00:	6030      	str	r0, [r6, #0]
 8004b02:	4621      	mov	r1, r4
 8004b04:	4628      	mov	r0, r5
 8004b06:	f000 fba3 	bl	8005250 <_sbrk_r>
 8004b0a:	1c43      	adds	r3, r0, #1
 8004b0c:	d103      	bne.n	8004b16 <sbrk_aligned+0x26>
 8004b0e:	f04f 34ff 	mov.w	r4, #4294967295
 8004b12:	4620      	mov	r0, r4
 8004b14:	bd70      	pop	{r4, r5, r6, pc}
 8004b16:	1cc4      	adds	r4, r0, #3
 8004b18:	f024 0403 	bic.w	r4, r4, #3
 8004b1c:	42a0      	cmp	r0, r4
 8004b1e:	d0f8      	beq.n	8004b12 <sbrk_aligned+0x22>
 8004b20:	1a21      	subs	r1, r4, r0
 8004b22:	4628      	mov	r0, r5
 8004b24:	f000 fb94 	bl	8005250 <_sbrk_r>
 8004b28:	3001      	adds	r0, #1
 8004b2a:	d1f2      	bne.n	8004b12 <sbrk_aligned+0x22>
 8004b2c:	e7ef      	b.n	8004b0e <sbrk_aligned+0x1e>
 8004b2e:	bf00      	nop
 8004b30:	20003cac 	.word	0x20003cac

08004b34 <_malloc_r>:
 8004b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b38:	1ccd      	adds	r5, r1, #3
 8004b3a:	f025 0503 	bic.w	r5, r5, #3
 8004b3e:	3508      	adds	r5, #8
 8004b40:	2d0c      	cmp	r5, #12
 8004b42:	bf38      	it	cc
 8004b44:	250c      	movcc	r5, #12
 8004b46:	2d00      	cmp	r5, #0
 8004b48:	4606      	mov	r6, r0
 8004b4a:	db01      	blt.n	8004b50 <_malloc_r+0x1c>
 8004b4c:	42a9      	cmp	r1, r5
 8004b4e:	d904      	bls.n	8004b5a <_malloc_r+0x26>
 8004b50:	230c      	movs	r3, #12
 8004b52:	6033      	str	r3, [r6, #0]
 8004b54:	2000      	movs	r0, #0
 8004b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b5a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c30 <_malloc_r+0xfc>
 8004b5e:	f000 f869 	bl	8004c34 <__malloc_lock>
 8004b62:	f8d8 3000 	ldr.w	r3, [r8]
 8004b66:	461c      	mov	r4, r3
 8004b68:	bb44      	cbnz	r4, 8004bbc <_malloc_r+0x88>
 8004b6a:	4629      	mov	r1, r5
 8004b6c:	4630      	mov	r0, r6
 8004b6e:	f7ff ffbf 	bl	8004af0 <sbrk_aligned>
 8004b72:	1c43      	adds	r3, r0, #1
 8004b74:	4604      	mov	r4, r0
 8004b76:	d158      	bne.n	8004c2a <_malloc_r+0xf6>
 8004b78:	f8d8 4000 	ldr.w	r4, [r8]
 8004b7c:	4627      	mov	r7, r4
 8004b7e:	2f00      	cmp	r7, #0
 8004b80:	d143      	bne.n	8004c0a <_malloc_r+0xd6>
 8004b82:	2c00      	cmp	r4, #0
 8004b84:	d04b      	beq.n	8004c1e <_malloc_r+0xea>
 8004b86:	6823      	ldr	r3, [r4, #0]
 8004b88:	4639      	mov	r1, r7
 8004b8a:	4630      	mov	r0, r6
 8004b8c:	eb04 0903 	add.w	r9, r4, r3
 8004b90:	f000 fb5e 	bl	8005250 <_sbrk_r>
 8004b94:	4581      	cmp	r9, r0
 8004b96:	d142      	bne.n	8004c1e <_malloc_r+0xea>
 8004b98:	6821      	ldr	r1, [r4, #0]
 8004b9a:	4630      	mov	r0, r6
 8004b9c:	1a6d      	subs	r5, r5, r1
 8004b9e:	4629      	mov	r1, r5
 8004ba0:	f7ff ffa6 	bl	8004af0 <sbrk_aligned>
 8004ba4:	3001      	adds	r0, #1
 8004ba6:	d03a      	beq.n	8004c1e <_malloc_r+0xea>
 8004ba8:	6823      	ldr	r3, [r4, #0]
 8004baa:	442b      	add	r3, r5
 8004bac:	6023      	str	r3, [r4, #0]
 8004bae:	f8d8 3000 	ldr.w	r3, [r8]
 8004bb2:	685a      	ldr	r2, [r3, #4]
 8004bb4:	bb62      	cbnz	r2, 8004c10 <_malloc_r+0xdc>
 8004bb6:	f8c8 7000 	str.w	r7, [r8]
 8004bba:	e00f      	b.n	8004bdc <_malloc_r+0xa8>
 8004bbc:	6822      	ldr	r2, [r4, #0]
 8004bbe:	1b52      	subs	r2, r2, r5
 8004bc0:	d420      	bmi.n	8004c04 <_malloc_r+0xd0>
 8004bc2:	2a0b      	cmp	r2, #11
 8004bc4:	d917      	bls.n	8004bf6 <_malloc_r+0xc2>
 8004bc6:	1961      	adds	r1, r4, r5
 8004bc8:	42a3      	cmp	r3, r4
 8004bca:	6025      	str	r5, [r4, #0]
 8004bcc:	bf18      	it	ne
 8004bce:	6059      	strne	r1, [r3, #4]
 8004bd0:	6863      	ldr	r3, [r4, #4]
 8004bd2:	bf08      	it	eq
 8004bd4:	f8c8 1000 	streq.w	r1, [r8]
 8004bd8:	5162      	str	r2, [r4, r5]
 8004bda:	604b      	str	r3, [r1, #4]
 8004bdc:	4630      	mov	r0, r6
 8004bde:	f000 f82f 	bl	8004c40 <__malloc_unlock>
 8004be2:	f104 000b 	add.w	r0, r4, #11
 8004be6:	1d23      	adds	r3, r4, #4
 8004be8:	f020 0007 	bic.w	r0, r0, #7
 8004bec:	1ac2      	subs	r2, r0, r3
 8004bee:	bf1c      	itt	ne
 8004bf0:	1a1b      	subne	r3, r3, r0
 8004bf2:	50a3      	strne	r3, [r4, r2]
 8004bf4:	e7af      	b.n	8004b56 <_malloc_r+0x22>
 8004bf6:	6862      	ldr	r2, [r4, #4]
 8004bf8:	42a3      	cmp	r3, r4
 8004bfa:	bf0c      	ite	eq
 8004bfc:	f8c8 2000 	streq.w	r2, [r8]
 8004c00:	605a      	strne	r2, [r3, #4]
 8004c02:	e7eb      	b.n	8004bdc <_malloc_r+0xa8>
 8004c04:	4623      	mov	r3, r4
 8004c06:	6864      	ldr	r4, [r4, #4]
 8004c08:	e7ae      	b.n	8004b68 <_malloc_r+0x34>
 8004c0a:	463c      	mov	r4, r7
 8004c0c:	687f      	ldr	r7, [r7, #4]
 8004c0e:	e7b6      	b.n	8004b7e <_malloc_r+0x4a>
 8004c10:	461a      	mov	r2, r3
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	42a3      	cmp	r3, r4
 8004c16:	d1fb      	bne.n	8004c10 <_malloc_r+0xdc>
 8004c18:	2300      	movs	r3, #0
 8004c1a:	6053      	str	r3, [r2, #4]
 8004c1c:	e7de      	b.n	8004bdc <_malloc_r+0xa8>
 8004c1e:	230c      	movs	r3, #12
 8004c20:	4630      	mov	r0, r6
 8004c22:	6033      	str	r3, [r6, #0]
 8004c24:	f000 f80c 	bl	8004c40 <__malloc_unlock>
 8004c28:	e794      	b.n	8004b54 <_malloc_r+0x20>
 8004c2a:	6005      	str	r5, [r0, #0]
 8004c2c:	e7d6      	b.n	8004bdc <_malloc_r+0xa8>
 8004c2e:	bf00      	nop
 8004c30:	20003cb0 	.word	0x20003cb0

08004c34 <__malloc_lock>:
 8004c34:	4801      	ldr	r0, [pc, #4]	@ (8004c3c <__malloc_lock+0x8>)
 8004c36:	f7ff bf03 	b.w	8004a40 <__retarget_lock_acquire_recursive>
 8004c3a:	bf00      	nop
 8004c3c:	20003ca8 	.word	0x20003ca8

08004c40 <__malloc_unlock>:
 8004c40:	4801      	ldr	r0, [pc, #4]	@ (8004c48 <__malloc_unlock+0x8>)
 8004c42:	f7ff befe 	b.w	8004a42 <__retarget_lock_release_recursive>
 8004c46:	bf00      	nop
 8004c48:	20003ca8 	.word	0x20003ca8

08004c4c <__ssputs_r>:
 8004c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c50:	461f      	mov	r7, r3
 8004c52:	688e      	ldr	r6, [r1, #8]
 8004c54:	4682      	mov	sl, r0
 8004c56:	42be      	cmp	r6, r7
 8004c58:	460c      	mov	r4, r1
 8004c5a:	4690      	mov	r8, r2
 8004c5c:	680b      	ldr	r3, [r1, #0]
 8004c5e:	d82d      	bhi.n	8004cbc <__ssputs_r+0x70>
 8004c60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004c64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004c68:	d026      	beq.n	8004cb8 <__ssputs_r+0x6c>
 8004c6a:	6965      	ldr	r5, [r4, #20]
 8004c6c:	6909      	ldr	r1, [r1, #16]
 8004c6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c72:	eba3 0901 	sub.w	r9, r3, r1
 8004c76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004c7a:	1c7b      	adds	r3, r7, #1
 8004c7c:	444b      	add	r3, r9
 8004c7e:	106d      	asrs	r5, r5, #1
 8004c80:	429d      	cmp	r5, r3
 8004c82:	bf38      	it	cc
 8004c84:	461d      	movcc	r5, r3
 8004c86:	0553      	lsls	r3, r2, #21
 8004c88:	d527      	bpl.n	8004cda <__ssputs_r+0x8e>
 8004c8a:	4629      	mov	r1, r5
 8004c8c:	f7ff ff52 	bl	8004b34 <_malloc_r>
 8004c90:	4606      	mov	r6, r0
 8004c92:	b360      	cbz	r0, 8004cee <__ssputs_r+0xa2>
 8004c94:	464a      	mov	r2, r9
 8004c96:	6921      	ldr	r1, [r4, #16]
 8004c98:	f7ff fed4 	bl	8004a44 <memcpy>
 8004c9c:	89a3      	ldrh	r3, [r4, #12]
 8004c9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004ca2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ca6:	81a3      	strh	r3, [r4, #12]
 8004ca8:	6126      	str	r6, [r4, #16]
 8004caa:	444e      	add	r6, r9
 8004cac:	6026      	str	r6, [r4, #0]
 8004cae:	463e      	mov	r6, r7
 8004cb0:	6165      	str	r5, [r4, #20]
 8004cb2:	eba5 0509 	sub.w	r5, r5, r9
 8004cb6:	60a5      	str	r5, [r4, #8]
 8004cb8:	42be      	cmp	r6, r7
 8004cba:	d900      	bls.n	8004cbe <__ssputs_r+0x72>
 8004cbc:	463e      	mov	r6, r7
 8004cbe:	4632      	mov	r2, r6
 8004cc0:	4641      	mov	r1, r8
 8004cc2:	6820      	ldr	r0, [r4, #0]
 8004cc4:	f000 faaa 	bl	800521c <memmove>
 8004cc8:	2000      	movs	r0, #0
 8004cca:	68a3      	ldr	r3, [r4, #8]
 8004ccc:	1b9b      	subs	r3, r3, r6
 8004cce:	60a3      	str	r3, [r4, #8]
 8004cd0:	6823      	ldr	r3, [r4, #0]
 8004cd2:	4433      	add	r3, r6
 8004cd4:	6023      	str	r3, [r4, #0]
 8004cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cda:	462a      	mov	r2, r5
 8004cdc:	f000 fad6 	bl	800528c <_realloc_r>
 8004ce0:	4606      	mov	r6, r0
 8004ce2:	2800      	cmp	r0, #0
 8004ce4:	d1e0      	bne.n	8004ca8 <__ssputs_r+0x5c>
 8004ce6:	4650      	mov	r0, sl
 8004ce8:	6921      	ldr	r1, [r4, #16]
 8004cea:	f7ff feb9 	bl	8004a60 <_free_r>
 8004cee:	230c      	movs	r3, #12
 8004cf0:	f8ca 3000 	str.w	r3, [sl]
 8004cf4:	89a3      	ldrh	r3, [r4, #12]
 8004cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cfe:	81a3      	strh	r3, [r4, #12]
 8004d00:	e7e9      	b.n	8004cd6 <__ssputs_r+0x8a>
	...

08004d04 <_svfiprintf_r>:
 8004d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d08:	4698      	mov	r8, r3
 8004d0a:	898b      	ldrh	r3, [r1, #12]
 8004d0c:	4607      	mov	r7, r0
 8004d0e:	061b      	lsls	r3, r3, #24
 8004d10:	460d      	mov	r5, r1
 8004d12:	4614      	mov	r4, r2
 8004d14:	b09d      	sub	sp, #116	@ 0x74
 8004d16:	d510      	bpl.n	8004d3a <_svfiprintf_r+0x36>
 8004d18:	690b      	ldr	r3, [r1, #16]
 8004d1a:	b973      	cbnz	r3, 8004d3a <_svfiprintf_r+0x36>
 8004d1c:	2140      	movs	r1, #64	@ 0x40
 8004d1e:	f7ff ff09 	bl	8004b34 <_malloc_r>
 8004d22:	6028      	str	r0, [r5, #0]
 8004d24:	6128      	str	r0, [r5, #16]
 8004d26:	b930      	cbnz	r0, 8004d36 <_svfiprintf_r+0x32>
 8004d28:	230c      	movs	r3, #12
 8004d2a:	603b      	str	r3, [r7, #0]
 8004d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d30:	b01d      	add	sp, #116	@ 0x74
 8004d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d36:	2340      	movs	r3, #64	@ 0x40
 8004d38:	616b      	str	r3, [r5, #20]
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d3e:	2320      	movs	r3, #32
 8004d40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004d44:	2330      	movs	r3, #48	@ 0x30
 8004d46:	f04f 0901 	mov.w	r9, #1
 8004d4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d4e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004ee8 <_svfiprintf_r+0x1e4>
 8004d52:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004d56:	4623      	mov	r3, r4
 8004d58:	469a      	mov	sl, r3
 8004d5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d5e:	b10a      	cbz	r2, 8004d64 <_svfiprintf_r+0x60>
 8004d60:	2a25      	cmp	r2, #37	@ 0x25
 8004d62:	d1f9      	bne.n	8004d58 <_svfiprintf_r+0x54>
 8004d64:	ebba 0b04 	subs.w	fp, sl, r4
 8004d68:	d00b      	beq.n	8004d82 <_svfiprintf_r+0x7e>
 8004d6a:	465b      	mov	r3, fp
 8004d6c:	4622      	mov	r2, r4
 8004d6e:	4629      	mov	r1, r5
 8004d70:	4638      	mov	r0, r7
 8004d72:	f7ff ff6b 	bl	8004c4c <__ssputs_r>
 8004d76:	3001      	adds	r0, #1
 8004d78:	f000 80a7 	beq.w	8004eca <_svfiprintf_r+0x1c6>
 8004d7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d7e:	445a      	add	r2, fp
 8004d80:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d82:	f89a 3000 	ldrb.w	r3, [sl]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	f000 809f 	beq.w	8004eca <_svfiprintf_r+0x1c6>
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8004d92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d96:	f10a 0a01 	add.w	sl, sl, #1
 8004d9a:	9304      	str	r3, [sp, #16]
 8004d9c:	9307      	str	r3, [sp, #28]
 8004d9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004da2:	931a      	str	r3, [sp, #104]	@ 0x68
 8004da4:	4654      	mov	r4, sl
 8004da6:	2205      	movs	r2, #5
 8004da8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dac:	484e      	ldr	r0, [pc, #312]	@ (8004ee8 <_svfiprintf_r+0x1e4>)
 8004dae:	f000 fa5f 	bl	8005270 <memchr>
 8004db2:	9a04      	ldr	r2, [sp, #16]
 8004db4:	b9d8      	cbnz	r0, 8004dee <_svfiprintf_r+0xea>
 8004db6:	06d0      	lsls	r0, r2, #27
 8004db8:	bf44      	itt	mi
 8004dba:	2320      	movmi	r3, #32
 8004dbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004dc0:	0711      	lsls	r1, r2, #28
 8004dc2:	bf44      	itt	mi
 8004dc4:	232b      	movmi	r3, #43	@ 0x2b
 8004dc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004dca:	f89a 3000 	ldrb.w	r3, [sl]
 8004dce:	2b2a      	cmp	r3, #42	@ 0x2a
 8004dd0:	d015      	beq.n	8004dfe <_svfiprintf_r+0xfa>
 8004dd2:	4654      	mov	r4, sl
 8004dd4:	2000      	movs	r0, #0
 8004dd6:	f04f 0c0a 	mov.w	ip, #10
 8004dda:	9a07      	ldr	r2, [sp, #28]
 8004ddc:	4621      	mov	r1, r4
 8004dde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004de2:	3b30      	subs	r3, #48	@ 0x30
 8004de4:	2b09      	cmp	r3, #9
 8004de6:	d94b      	bls.n	8004e80 <_svfiprintf_r+0x17c>
 8004de8:	b1b0      	cbz	r0, 8004e18 <_svfiprintf_r+0x114>
 8004dea:	9207      	str	r2, [sp, #28]
 8004dec:	e014      	b.n	8004e18 <_svfiprintf_r+0x114>
 8004dee:	eba0 0308 	sub.w	r3, r0, r8
 8004df2:	fa09 f303 	lsl.w	r3, r9, r3
 8004df6:	4313      	orrs	r3, r2
 8004df8:	46a2      	mov	sl, r4
 8004dfa:	9304      	str	r3, [sp, #16]
 8004dfc:	e7d2      	b.n	8004da4 <_svfiprintf_r+0xa0>
 8004dfe:	9b03      	ldr	r3, [sp, #12]
 8004e00:	1d19      	adds	r1, r3, #4
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	9103      	str	r1, [sp, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	bfbb      	ittet	lt
 8004e0a:	425b      	neglt	r3, r3
 8004e0c:	f042 0202 	orrlt.w	r2, r2, #2
 8004e10:	9307      	strge	r3, [sp, #28]
 8004e12:	9307      	strlt	r3, [sp, #28]
 8004e14:	bfb8      	it	lt
 8004e16:	9204      	strlt	r2, [sp, #16]
 8004e18:	7823      	ldrb	r3, [r4, #0]
 8004e1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e1c:	d10a      	bne.n	8004e34 <_svfiprintf_r+0x130>
 8004e1e:	7863      	ldrb	r3, [r4, #1]
 8004e20:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e22:	d132      	bne.n	8004e8a <_svfiprintf_r+0x186>
 8004e24:	9b03      	ldr	r3, [sp, #12]
 8004e26:	3402      	adds	r4, #2
 8004e28:	1d1a      	adds	r2, r3, #4
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	9203      	str	r2, [sp, #12]
 8004e2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004e32:	9305      	str	r3, [sp, #20]
 8004e34:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004eec <_svfiprintf_r+0x1e8>
 8004e38:	2203      	movs	r2, #3
 8004e3a:	4650      	mov	r0, sl
 8004e3c:	7821      	ldrb	r1, [r4, #0]
 8004e3e:	f000 fa17 	bl	8005270 <memchr>
 8004e42:	b138      	cbz	r0, 8004e54 <_svfiprintf_r+0x150>
 8004e44:	2240      	movs	r2, #64	@ 0x40
 8004e46:	9b04      	ldr	r3, [sp, #16]
 8004e48:	eba0 000a 	sub.w	r0, r0, sl
 8004e4c:	4082      	lsls	r2, r0
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	3401      	adds	r4, #1
 8004e52:	9304      	str	r3, [sp, #16]
 8004e54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e58:	2206      	movs	r2, #6
 8004e5a:	4825      	ldr	r0, [pc, #148]	@ (8004ef0 <_svfiprintf_r+0x1ec>)
 8004e5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004e60:	f000 fa06 	bl	8005270 <memchr>
 8004e64:	2800      	cmp	r0, #0
 8004e66:	d036      	beq.n	8004ed6 <_svfiprintf_r+0x1d2>
 8004e68:	4b22      	ldr	r3, [pc, #136]	@ (8004ef4 <_svfiprintf_r+0x1f0>)
 8004e6a:	bb1b      	cbnz	r3, 8004eb4 <_svfiprintf_r+0x1b0>
 8004e6c:	9b03      	ldr	r3, [sp, #12]
 8004e6e:	3307      	adds	r3, #7
 8004e70:	f023 0307 	bic.w	r3, r3, #7
 8004e74:	3308      	adds	r3, #8
 8004e76:	9303      	str	r3, [sp, #12]
 8004e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e7a:	4433      	add	r3, r6
 8004e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e7e:	e76a      	b.n	8004d56 <_svfiprintf_r+0x52>
 8004e80:	460c      	mov	r4, r1
 8004e82:	2001      	movs	r0, #1
 8004e84:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e88:	e7a8      	b.n	8004ddc <_svfiprintf_r+0xd8>
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	f04f 0c0a 	mov.w	ip, #10
 8004e90:	4619      	mov	r1, r3
 8004e92:	3401      	adds	r4, #1
 8004e94:	9305      	str	r3, [sp, #20]
 8004e96:	4620      	mov	r0, r4
 8004e98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e9c:	3a30      	subs	r2, #48	@ 0x30
 8004e9e:	2a09      	cmp	r2, #9
 8004ea0:	d903      	bls.n	8004eaa <_svfiprintf_r+0x1a6>
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d0c6      	beq.n	8004e34 <_svfiprintf_r+0x130>
 8004ea6:	9105      	str	r1, [sp, #20]
 8004ea8:	e7c4      	b.n	8004e34 <_svfiprintf_r+0x130>
 8004eaa:	4604      	mov	r4, r0
 8004eac:	2301      	movs	r3, #1
 8004eae:	fb0c 2101 	mla	r1, ip, r1, r2
 8004eb2:	e7f0      	b.n	8004e96 <_svfiprintf_r+0x192>
 8004eb4:	ab03      	add	r3, sp, #12
 8004eb6:	9300      	str	r3, [sp, #0]
 8004eb8:	462a      	mov	r2, r5
 8004eba:	4638      	mov	r0, r7
 8004ebc:	4b0e      	ldr	r3, [pc, #56]	@ (8004ef8 <_svfiprintf_r+0x1f4>)
 8004ebe:	a904      	add	r1, sp, #16
 8004ec0:	f3af 8000 	nop.w
 8004ec4:	1c42      	adds	r2, r0, #1
 8004ec6:	4606      	mov	r6, r0
 8004ec8:	d1d6      	bne.n	8004e78 <_svfiprintf_r+0x174>
 8004eca:	89ab      	ldrh	r3, [r5, #12]
 8004ecc:	065b      	lsls	r3, r3, #25
 8004ece:	f53f af2d 	bmi.w	8004d2c <_svfiprintf_r+0x28>
 8004ed2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004ed4:	e72c      	b.n	8004d30 <_svfiprintf_r+0x2c>
 8004ed6:	ab03      	add	r3, sp, #12
 8004ed8:	9300      	str	r3, [sp, #0]
 8004eda:	462a      	mov	r2, r5
 8004edc:	4638      	mov	r0, r7
 8004ede:	4b06      	ldr	r3, [pc, #24]	@ (8004ef8 <_svfiprintf_r+0x1f4>)
 8004ee0:	a904      	add	r1, sp, #16
 8004ee2:	f000 f87d 	bl	8004fe0 <_printf_i>
 8004ee6:	e7ed      	b.n	8004ec4 <_svfiprintf_r+0x1c0>
 8004ee8:	080054b2 	.word	0x080054b2
 8004eec:	080054b8 	.word	0x080054b8
 8004ef0:	080054bc 	.word	0x080054bc
 8004ef4:	00000000 	.word	0x00000000
 8004ef8:	08004c4d 	.word	0x08004c4d

08004efc <_printf_common>:
 8004efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f00:	4616      	mov	r6, r2
 8004f02:	4698      	mov	r8, r3
 8004f04:	688a      	ldr	r2, [r1, #8]
 8004f06:	690b      	ldr	r3, [r1, #16]
 8004f08:	4607      	mov	r7, r0
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	bfb8      	it	lt
 8004f0e:	4613      	movlt	r3, r2
 8004f10:	6033      	str	r3, [r6, #0]
 8004f12:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f16:	460c      	mov	r4, r1
 8004f18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f1c:	b10a      	cbz	r2, 8004f22 <_printf_common+0x26>
 8004f1e:	3301      	adds	r3, #1
 8004f20:	6033      	str	r3, [r6, #0]
 8004f22:	6823      	ldr	r3, [r4, #0]
 8004f24:	0699      	lsls	r1, r3, #26
 8004f26:	bf42      	ittt	mi
 8004f28:	6833      	ldrmi	r3, [r6, #0]
 8004f2a:	3302      	addmi	r3, #2
 8004f2c:	6033      	strmi	r3, [r6, #0]
 8004f2e:	6825      	ldr	r5, [r4, #0]
 8004f30:	f015 0506 	ands.w	r5, r5, #6
 8004f34:	d106      	bne.n	8004f44 <_printf_common+0x48>
 8004f36:	f104 0a19 	add.w	sl, r4, #25
 8004f3a:	68e3      	ldr	r3, [r4, #12]
 8004f3c:	6832      	ldr	r2, [r6, #0]
 8004f3e:	1a9b      	subs	r3, r3, r2
 8004f40:	42ab      	cmp	r3, r5
 8004f42:	dc2b      	bgt.n	8004f9c <_printf_common+0xa0>
 8004f44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f48:	6822      	ldr	r2, [r4, #0]
 8004f4a:	3b00      	subs	r3, #0
 8004f4c:	bf18      	it	ne
 8004f4e:	2301      	movne	r3, #1
 8004f50:	0692      	lsls	r2, r2, #26
 8004f52:	d430      	bmi.n	8004fb6 <_printf_common+0xba>
 8004f54:	4641      	mov	r1, r8
 8004f56:	4638      	mov	r0, r7
 8004f58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f5c:	47c8      	blx	r9
 8004f5e:	3001      	adds	r0, #1
 8004f60:	d023      	beq.n	8004faa <_printf_common+0xae>
 8004f62:	6823      	ldr	r3, [r4, #0]
 8004f64:	6922      	ldr	r2, [r4, #16]
 8004f66:	f003 0306 	and.w	r3, r3, #6
 8004f6a:	2b04      	cmp	r3, #4
 8004f6c:	bf14      	ite	ne
 8004f6e:	2500      	movne	r5, #0
 8004f70:	6833      	ldreq	r3, [r6, #0]
 8004f72:	f04f 0600 	mov.w	r6, #0
 8004f76:	bf08      	it	eq
 8004f78:	68e5      	ldreq	r5, [r4, #12]
 8004f7a:	f104 041a 	add.w	r4, r4, #26
 8004f7e:	bf08      	it	eq
 8004f80:	1aed      	subeq	r5, r5, r3
 8004f82:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004f86:	bf08      	it	eq
 8004f88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	bfc4      	itt	gt
 8004f90:	1a9b      	subgt	r3, r3, r2
 8004f92:	18ed      	addgt	r5, r5, r3
 8004f94:	42b5      	cmp	r5, r6
 8004f96:	d11a      	bne.n	8004fce <_printf_common+0xd2>
 8004f98:	2000      	movs	r0, #0
 8004f9a:	e008      	b.n	8004fae <_printf_common+0xb2>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	4652      	mov	r2, sl
 8004fa0:	4641      	mov	r1, r8
 8004fa2:	4638      	mov	r0, r7
 8004fa4:	47c8      	blx	r9
 8004fa6:	3001      	adds	r0, #1
 8004fa8:	d103      	bne.n	8004fb2 <_printf_common+0xb6>
 8004faa:	f04f 30ff 	mov.w	r0, #4294967295
 8004fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fb2:	3501      	adds	r5, #1
 8004fb4:	e7c1      	b.n	8004f3a <_printf_common+0x3e>
 8004fb6:	2030      	movs	r0, #48	@ 0x30
 8004fb8:	18e1      	adds	r1, r4, r3
 8004fba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004fbe:	1c5a      	adds	r2, r3, #1
 8004fc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004fc4:	4422      	add	r2, r4
 8004fc6:	3302      	adds	r3, #2
 8004fc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fcc:	e7c2      	b.n	8004f54 <_printf_common+0x58>
 8004fce:	2301      	movs	r3, #1
 8004fd0:	4622      	mov	r2, r4
 8004fd2:	4641      	mov	r1, r8
 8004fd4:	4638      	mov	r0, r7
 8004fd6:	47c8      	blx	r9
 8004fd8:	3001      	adds	r0, #1
 8004fda:	d0e6      	beq.n	8004faa <_printf_common+0xae>
 8004fdc:	3601      	adds	r6, #1
 8004fde:	e7d9      	b.n	8004f94 <_printf_common+0x98>

08004fe0 <_printf_i>:
 8004fe0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fe4:	7e0f      	ldrb	r7, [r1, #24]
 8004fe6:	4691      	mov	r9, r2
 8004fe8:	2f78      	cmp	r7, #120	@ 0x78
 8004fea:	4680      	mov	r8, r0
 8004fec:	460c      	mov	r4, r1
 8004fee:	469a      	mov	sl, r3
 8004ff0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ff2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ff6:	d807      	bhi.n	8005008 <_printf_i+0x28>
 8004ff8:	2f62      	cmp	r7, #98	@ 0x62
 8004ffa:	d80a      	bhi.n	8005012 <_printf_i+0x32>
 8004ffc:	2f00      	cmp	r7, #0
 8004ffe:	f000 80d1 	beq.w	80051a4 <_printf_i+0x1c4>
 8005002:	2f58      	cmp	r7, #88	@ 0x58
 8005004:	f000 80b8 	beq.w	8005178 <_printf_i+0x198>
 8005008:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800500c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005010:	e03a      	b.n	8005088 <_printf_i+0xa8>
 8005012:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005016:	2b15      	cmp	r3, #21
 8005018:	d8f6      	bhi.n	8005008 <_printf_i+0x28>
 800501a:	a101      	add	r1, pc, #4	@ (adr r1, 8005020 <_printf_i+0x40>)
 800501c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005020:	08005079 	.word	0x08005079
 8005024:	0800508d 	.word	0x0800508d
 8005028:	08005009 	.word	0x08005009
 800502c:	08005009 	.word	0x08005009
 8005030:	08005009 	.word	0x08005009
 8005034:	08005009 	.word	0x08005009
 8005038:	0800508d 	.word	0x0800508d
 800503c:	08005009 	.word	0x08005009
 8005040:	08005009 	.word	0x08005009
 8005044:	08005009 	.word	0x08005009
 8005048:	08005009 	.word	0x08005009
 800504c:	0800518b 	.word	0x0800518b
 8005050:	080050b7 	.word	0x080050b7
 8005054:	08005145 	.word	0x08005145
 8005058:	08005009 	.word	0x08005009
 800505c:	08005009 	.word	0x08005009
 8005060:	080051ad 	.word	0x080051ad
 8005064:	08005009 	.word	0x08005009
 8005068:	080050b7 	.word	0x080050b7
 800506c:	08005009 	.word	0x08005009
 8005070:	08005009 	.word	0x08005009
 8005074:	0800514d 	.word	0x0800514d
 8005078:	6833      	ldr	r3, [r6, #0]
 800507a:	1d1a      	adds	r2, r3, #4
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	6032      	str	r2, [r6, #0]
 8005080:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005084:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005088:	2301      	movs	r3, #1
 800508a:	e09c      	b.n	80051c6 <_printf_i+0x1e6>
 800508c:	6833      	ldr	r3, [r6, #0]
 800508e:	6820      	ldr	r0, [r4, #0]
 8005090:	1d19      	adds	r1, r3, #4
 8005092:	6031      	str	r1, [r6, #0]
 8005094:	0606      	lsls	r6, r0, #24
 8005096:	d501      	bpl.n	800509c <_printf_i+0xbc>
 8005098:	681d      	ldr	r5, [r3, #0]
 800509a:	e003      	b.n	80050a4 <_printf_i+0xc4>
 800509c:	0645      	lsls	r5, r0, #25
 800509e:	d5fb      	bpl.n	8005098 <_printf_i+0xb8>
 80050a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80050a4:	2d00      	cmp	r5, #0
 80050a6:	da03      	bge.n	80050b0 <_printf_i+0xd0>
 80050a8:	232d      	movs	r3, #45	@ 0x2d
 80050aa:	426d      	negs	r5, r5
 80050ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050b0:	230a      	movs	r3, #10
 80050b2:	4858      	ldr	r0, [pc, #352]	@ (8005214 <_printf_i+0x234>)
 80050b4:	e011      	b.n	80050da <_printf_i+0xfa>
 80050b6:	6821      	ldr	r1, [r4, #0]
 80050b8:	6833      	ldr	r3, [r6, #0]
 80050ba:	0608      	lsls	r0, r1, #24
 80050bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80050c0:	d402      	bmi.n	80050c8 <_printf_i+0xe8>
 80050c2:	0649      	lsls	r1, r1, #25
 80050c4:	bf48      	it	mi
 80050c6:	b2ad      	uxthmi	r5, r5
 80050c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80050ca:	6033      	str	r3, [r6, #0]
 80050cc:	bf14      	ite	ne
 80050ce:	230a      	movne	r3, #10
 80050d0:	2308      	moveq	r3, #8
 80050d2:	4850      	ldr	r0, [pc, #320]	@ (8005214 <_printf_i+0x234>)
 80050d4:	2100      	movs	r1, #0
 80050d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050da:	6866      	ldr	r6, [r4, #4]
 80050dc:	2e00      	cmp	r6, #0
 80050de:	60a6      	str	r6, [r4, #8]
 80050e0:	db05      	blt.n	80050ee <_printf_i+0x10e>
 80050e2:	6821      	ldr	r1, [r4, #0]
 80050e4:	432e      	orrs	r6, r5
 80050e6:	f021 0104 	bic.w	r1, r1, #4
 80050ea:	6021      	str	r1, [r4, #0]
 80050ec:	d04b      	beq.n	8005186 <_printf_i+0x1a6>
 80050ee:	4616      	mov	r6, r2
 80050f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80050f4:	fb03 5711 	mls	r7, r3, r1, r5
 80050f8:	5dc7      	ldrb	r7, [r0, r7]
 80050fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050fe:	462f      	mov	r7, r5
 8005100:	42bb      	cmp	r3, r7
 8005102:	460d      	mov	r5, r1
 8005104:	d9f4      	bls.n	80050f0 <_printf_i+0x110>
 8005106:	2b08      	cmp	r3, #8
 8005108:	d10b      	bne.n	8005122 <_printf_i+0x142>
 800510a:	6823      	ldr	r3, [r4, #0]
 800510c:	07df      	lsls	r7, r3, #31
 800510e:	d508      	bpl.n	8005122 <_printf_i+0x142>
 8005110:	6923      	ldr	r3, [r4, #16]
 8005112:	6861      	ldr	r1, [r4, #4]
 8005114:	4299      	cmp	r1, r3
 8005116:	bfde      	ittt	le
 8005118:	2330      	movle	r3, #48	@ 0x30
 800511a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800511e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005122:	1b92      	subs	r2, r2, r6
 8005124:	6122      	str	r2, [r4, #16]
 8005126:	464b      	mov	r3, r9
 8005128:	4621      	mov	r1, r4
 800512a:	4640      	mov	r0, r8
 800512c:	f8cd a000 	str.w	sl, [sp]
 8005130:	aa03      	add	r2, sp, #12
 8005132:	f7ff fee3 	bl	8004efc <_printf_common>
 8005136:	3001      	adds	r0, #1
 8005138:	d14a      	bne.n	80051d0 <_printf_i+0x1f0>
 800513a:	f04f 30ff 	mov.w	r0, #4294967295
 800513e:	b004      	add	sp, #16
 8005140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005144:	6823      	ldr	r3, [r4, #0]
 8005146:	f043 0320 	orr.w	r3, r3, #32
 800514a:	6023      	str	r3, [r4, #0]
 800514c:	2778      	movs	r7, #120	@ 0x78
 800514e:	4832      	ldr	r0, [pc, #200]	@ (8005218 <_printf_i+0x238>)
 8005150:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005154:	6823      	ldr	r3, [r4, #0]
 8005156:	6831      	ldr	r1, [r6, #0]
 8005158:	061f      	lsls	r7, r3, #24
 800515a:	f851 5b04 	ldr.w	r5, [r1], #4
 800515e:	d402      	bmi.n	8005166 <_printf_i+0x186>
 8005160:	065f      	lsls	r7, r3, #25
 8005162:	bf48      	it	mi
 8005164:	b2ad      	uxthmi	r5, r5
 8005166:	6031      	str	r1, [r6, #0]
 8005168:	07d9      	lsls	r1, r3, #31
 800516a:	bf44      	itt	mi
 800516c:	f043 0320 	orrmi.w	r3, r3, #32
 8005170:	6023      	strmi	r3, [r4, #0]
 8005172:	b11d      	cbz	r5, 800517c <_printf_i+0x19c>
 8005174:	2310      	movs	r3, #16
 8005176:	e7ad      	b.n	80050d4 <_printf_i+0xf4>
 8005178:	4826      	ldr	r0, [pc, #152]	@ (8005214 <_printf_i+0x234>)
 800517a:	e7e9      	b.n	8005150 <_printf_i+0x170>
 800517c:	6823      	ldr	r3, [r4, #0]
 800517e:	f023 0320 	bic.w	r3, r3, #32
 8005182:	6023      	str	r3, [r4, #0]
 8005184:	e7f6      	b.n	8005174 <_printf_i+0x194>
 8005186:	4616      	mov	r6, r2
 8005188:	e7bd      	b.n	8005106 <_printf_i+0x126>
 800518a:	6833      	ldr	r3, [r6, #0]
 800518c:	6825      	ldr	r5, [r4, #0]
 800518e:	1d18      	adds	r0, r3, #4
 8005190:	6961      	ldr	r1, [r4, #20]
 8005192:	6030      	str	r0, [r6, #0]
 8005194:	062e      	lsls	r6, r5, #24
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	d501      	bpl.n	800519e <_printf_i+0x1be>
 800519a:	6019      	str	r1, [r3, #0]
 800519c:	e002      	b.n	80051a4 <_printf_i+0x1c4>
 800519e:	0668      	lsls	r0, r5, #25
 80051a0:	d5fb      	bpl.n	800519a <_printf_i+0x1ba>
 80051a2:	8019      	strh	r1, [r3, #0]
 80051a4:	2300      	movs	r3, #0
 80051a6:	4616      	mov	r6, r2
 80051a8:	6123      	str	r3, [r4, #16]
 80051aa:	e7bc      	b.n	8005126 <_printf_i+0x146>
 80051ac:	6833      	ldr	r3, [r6, #0]
 80051ae:	2100      	movs	r1, #0
 80051b0:	1d1a      	adds	r2, r3, #4
 80051b2:	6032      	str	r2, [r6, #0]
 80051b4:	681e      	ldr	r6, [r3, #0]
 80051b6:	6862      	ldr	r2, [r4, #4]
 80051b8:	4630      	mov	r0, r6
 80051ba:	f000 f859 	bl	8005270 <memchr>
 80051be:	b108      	cbz	r0, 80051c4 <_printf_i+0x1e4>
 80051c0:	1b80      	subs	r0, r0, r6
 80051c2:	6060      	str	r0, [r4, #4]
 80051c4:	6863      	ldr	r3, [r4, #4]
 80051c6:	6123      	str	r3, [r4, #16]
 80051c8:	2300      	movs	r3, #0
 80051ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051ce:	e7aa      	b.n	8005126 <_printf_i+0x146>
 80051d0:	4632      	mov	r2, r6
 80051d2:	4649      	mov	r1, r9
 80051d4:	4640      	mov	r0, r8
 80051d6:	6923      	ldr	r3, [r4, #16]
 80051d8:	47d0      	blx	sl
 80051da:	3001      	adds	r0, #1
 80051dc:	d0ad      	beq.n	800513a <_printf_i+0x15a>
 80051de:	6823      	ldr	r3, [r4, #0]
 80051e0:	079b      	lsls	r3, r3, #30
 80051e2:	d413      	bmi.n	800520c <_printf_i+0x22c>
 80051e4:	68e0      	ldr	r0, [r4, #12]
 80051e6:	9b03      	ldr	r3, [sp, #12]
 80051e8:	4298      	cmp	r0, r3
 80051ea:	bfb8      	it	lt
 80051ec:	4618      	movlt	r0, r3
 80051ee:	e7a6      	b.n	800513e <_printf_i+0x15e>
 80051f0:	2301      	movs	r3, #1
 80051f2:	4632      	mov	r2, r6
 80051f4:	4649      	mov	r1, r9
 80051f6:	4640      	mov	r0, r8
 80051f8:	47d0      	blx	sl
 80051fa:	3001      	adds	r0, #1
 80051fc:	d09d      	beq.n	800513a <_printf_i+0x15a>
 80051fe:	3501      	adds	r5, #1
 8005200:	68e3      	ldr	r3, [r4, #12]
 8005202:	9903      	ldr	r1, [sp, #12]
 8005204:	1a5b      	subs	r3, r3, r1
 8005206:	42ab      	cmp	r3, r5
 8005208:	dcf2      	bgt.n	80051f0 <_printf_i+0x210>
 800520a:	e7eb      	b.n	80051e4 <_printf_i+0x204>
 800520c:	2500      	movs	r5, #0
 800520e:	f104 0619 	add.w	r6, r4, #25
 8005212:	e7f5      	b.n	8005200 <_printf_i+0x220>
 8005214:	080054c3 	.word	0x080054c3
 8005218:	080054d4 	.word	0x080054d4

0800521c <memmove>:
 800521c:	4288      	cmp	r0, r1
 800521e:	b510      	push	{r4, lr}
 8005220:	eb01 0402 	add.w	r4, r1, r2
 8005224:	d902      	bls.n	800522c <memmove+0x10>
 8005226:	4284      	cmp	r4, r0
 8005228:	4623      	mov	r3, r4
 800522a:	d807      	bhi.n	800523c <memmove+0x20>
 800522c:	1e43      	subs	r3, r0, #1
 800522e:	42a1      	cmp	r1, r4
 8005230:	d008      	beq.n	8005244 <memmove+0x28>
 8005232:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005236:	f803 2f01 	strb.w	r2, [r3, #1]!
 800523a:	e7f8      	b.n	800522e <memmove+0x12>
 800523c:	4601      	mov	r1, r0
 800523e:	4402      	add	r2, r0
 8005240:	428a      	cmp	r2, r1
 8005242:	d100      	bne.n	8005246 <memmove+0x2a>
 8005244:	bd10      	pop	{r4, pc}
 8005246:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800524a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800524e:	e7f7      	b.n	8005240 <memmove+0x24>

08005250 <_sbrk_r>:
 8005250:	b538      	push	{r3, r4, r5, lr}
 8005252:	2300      	movs	r3, #0
 8005254:	4d05      	ldr	r5, [pc, #20]	@ (800526c <_sbrk_r+0x1c>)
 8005256:	4604      	mov	r4, r0
 8005258:	4608      	mov	r0, r1
 800525a:	602b      	str	r3, [r5, #0]
 800525c:	f7fb fba8 	bl	80009b0 <_sbrk>
 8005260:	1c43      	adds	r3, r0, #1
 8005262:	d102      	bne.n	800526a <_sbrk_r+0x1a>
 8005264:	682b      	ldr	r3, [r5, #0]
 8005266:	b103      	cbz	r3, 800526a <_sbrk_r+0x1a>
 8005268:	6023      	str	r3, [r4, #0]
 800526a:	bd38      	pop	{r3, r4, r5, pc}
 800526c:	20003ca4 	.word	0x20003ca4

08005270 <memchr>:
 8005270:	4603      	mov	r3, r0
 8005272:	b510      	push	{r4, lr}
 8005274:	b2c9      	uxtb	r1, r1
 8005276:	4402      	add	r2, r0
 8005278:	4293      	cmp	r3, r2
 800527a:	4618      	mov	r0, r3
 800527c:	d101      	bne.n	8005282 <memchr+0x12>
 800527e:	2000      	movs	r0, #0
 8005280:	e003      	b.n	800528a <memchr+0x1a>
 8005282:	7804      	ldrb	r4, [r0, #0]
 8005284:	3301      	adds	r3, #1
 8005286:	428c      	cmp	r4, r1
 8005288:	d1f6      	bne.n	8005278 <memchr+0x8>
 800528a:	bd10      	pop	{r4, pc}

0800528c <_realloc_r>:
 800528c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005290:	4607      	mov	r7, r0
 8005292:	4614      	mov	r4, r2
 8005294:	460d      	mov	r5, r1
 8005296:	b921      	cbnz	r1, 80052a2 <_realloc_r+0x16>
 8005298:	4611      	mov	r1, r2
 800529a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800529e:	f7ff bc49 	b.w	8004b34 <_malloc_r>
 80052a2:	b92a      	cbnz	r2, 80052b0 <_realloc_r+0x24>
 80052a4:	f7ff fbdc 	bl	8004a60 <_free_r>
 80052a8:	4625      	mov	r5, r4
 80052aa:	4628      	mov	r0, r5
 80052ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052b0:	f000 f81a 	bl	80052e8 <_malloc_usable_size_r>
 80052b4:	4284      	cmp	r4, r0
 80052b6:	4606      	mov	r6, r0
 80052b8:	d802      	bhi.n	80052c0 <_realloc_r+0x34>
 80052ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80052be:	d8f4      	bhi.n	80052aa <_realloc_r+0x1e>
 80052c0:	4621      	mov	r1, r4
 80052c2:	4638      	mov	r0, r7
 80052c4:	f7ff fc36 	bl	8004b34 <_malloc_r>
 80052c8:	4680      	mov	r8, r0
 80052ca:	b908      	cbnz	r0, 80052d0 <_realloc_r+0x44>
 80052cc:	4645      	mov	r5, r8
 80052ce:	e7ec      	b.n	80052aa <_realloc_r+0x1e>
 80052d0:	42b4      	cmp	r4, r6
 80052d2:	4622      	mov	r2, r4
 80052d4:	4629      	mov	r1, r5
 80052d6:	bf28      	it	cs
 80052d8:	4632      	movcs	r2, r6
 80052da:	f7ff fbb3 	bl	8004a44 <memcpy>
 80052de:	4629      	mov	r1, r5
 80052e0:	4638      	mov	r0, r7
 80052e2:	f7ff fbbd 	bl	8004a60 <_free_r>
 80052e6:	e7f1      	b.n	80052cc <_realloc_r+0x40>

080052e8 <_malloc_usable_size_r>:
 80052e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052ec:	1f18      	subs	r0, r3, #4
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	bfbc      	itt	lt
 80052f2:	580b      	ldrlt	r3, [r1, r0]
 80052f4:	18c0      	addlt	r0, r0, r3
 80052f6:	4770      	bx	lr

080052f8 <_init>:
 80052f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052fa:	bf00      	nop
 80052fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052fe:	bc08      	pop	{r3}
 8005300:	469e      	mov	lr, r3
 8005302:	4770      	bx	lr

08005304 <_fini>:
 8005304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005306:	bf00      	nop
 8005308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800530a:	bc08      	pop	{r3}
 800530c:	469e      	mov	lr, r3
 800530e:	4770      	bx	lr
