<!doctype html>
<html>
<head>
<title>ISR (CAN) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___can.html")>CAN Module</a> &gt; ISR (CAN) Register</p><h1>ISR (CAN) Register</h1>
<h2>ISR (CAN) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ISR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000001C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF06001C (CAN0)<br/>0x00FF07001C (CAN1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00006000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Interrupt Status</td></tr>
</table>
<p>The Interrupt Status Register (ISR) contains bits that are set when a particular interrupt condition occurs. If the corresponding mask bit in the Interrupt Enable Register is set, an interrupt is generated. Interrupt bits in the ISR can be cleared by writing to the Interrupt Clear Register. For all bits in the ISR, a set condition takes priority over the clear condition and the bit continues to remain '1.'</p>
<h2>ISR (CAN) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:15</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>TXFEMP</td><td class="center">14</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Transmit FIFO EmptyInterrupt<br/>A 1 indicates that the Transmit FIFO is empty.<br/>The interrupt continues to assert as long as the TX FIFO is empty.<br/>This bit can be cleared only by writing to the ICR.</td></tr>
<tr valign=top><td>TXFWMEMP</td><td class="center">13</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Transmit FIFO Watermark Empty Interrupt<br/>A 1 indicates that the TX FIFO is empty based on watermark programming.<br/>The interrupt continues to assert as long as the number of empty spaces in the TX FIFO is greater than TX FIFO empty watermark.<br/>This bit can be cleared only by writing to the Interrupt Clear Register.</td></tr>
<tr valign=top><td>RXFWMFLL</td><td class="center">12</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Receive FIFO Watermark Full Interrupt<br/>A 1 indicates that the RX FIFO is full based on watermark programming.<br/>The interrupt continues to assert as long as the RX FIFO count is above RX FIFO Full watermark.<br/>This bit can be cleared only by writing to the Interrupt Clear Register.</td></tr>
<tr valign=top><td>WKUP</td><td class="center">11</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Wake up Interrupt<br/>A 1 indicates that the CAN controller entered Normal mode from Sleep Mode.<br/>This bit can be cleared by writing to the ICR.<br/>This bit is also cleared when a 0 is written to the CEN bit in the SRR.</td></tr>
<tr valign=top><td>SLP</td><td class="center">10</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Sleep Interrupt<br/>A 1 indicates that the CAN controller entered Sleep mode.<br/>This bit can be cleared by writing to the ICR.<br/>This bit is also cleared when a 0 is written to the CEN bit in the SRR.</td></tr>
<tr valign=top><td>BSOFF</td><td class="center"> 9</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Bus Off Interrupt<br/>A 1 indicates that the CAN controller entered the Bus Off state.<br/>This bit can be cleared by writing to the ICR.<br/>This bit is also cleared when a 0 is written to the CEN bit in the SRR.</td></tr>
<tr valign=top><td>ERROR</td><td class="center"> 8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Error Interrupt<br/>A 1 indicates that an error occurred during message transmission or reception.<br/>This bit can be cleared by writing to the ICR.<br/>This bit is also cleared when a 0 is written to the CEN bit in the SRR.</td></tr>
<tr valign=top><td>RXNEMP</td><td class="center"> 7</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Receive FIFO Not Empty Interrupt<br/>A 1 indicates that the Receive FIFO is not empty.<br/>This bit can be cleared only by writing to the ICR.</td></tr>
<tr valign=top><td>RXOFLW</td><td class="center"> 6</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>RX FIFO Overflow Interrupt<br/>A 1 indicates that a message has been lost. This condition occurs when a new message is being received and the Receive FIFO is Full.<br/>This bit can be cleared by writing to the ICR.<br/>This bit is also cleared when a 0 is written to the CEN bit in the SRR.</td></tr>
<tr valign=top><td>RXUFLW</td><td class="center"> 5</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>RX FIFO Underflow Interrupt<br/>A 1 indicates that a read operation was attempted on an empty RX FIFO.<br/>This bit can be cleared only by writing to the ICR.</td></tr>
<tr valign=top><td>RXOK</td><td class="center"> 4</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>New Message Received Interrupt<br/>A 1 indicates that a message was received successfully and stored into the RX FIFO.<br/>This bit can be cleared by writing to the ICR.<br/>This bit is also cleared when a 0 is written to the CEN bit in the SRR.</td></tr>
<tr valign=top><td>TXBFLL</td><td class="center"> 3</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>High Priority Transmit Buffer Full Interrupt<br/>A 1 indicates that the High Priority Transmit Buffer is full.<br/>The status of the bit is unaffected if write transactions occur on the High Priority Transmit Buffer when it is already full.<br/>This bit can be cleared only by writing to the ICR.</td></tr>
<tr valign=top><td>TXFLL</td><td class="center"> 2</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Transmit FIFO Full Interrupt<br/>A 1 indicates that the TX FIFO is full.<br/>The status of the bit is unaffected if write transactions occur on the Transmit FIFO when it is already full.<br/>This bit can be cleared only by writing to the Interrupt Clear Register.</td></tr>
<tr valign=top><td>TXOK</td><td class="center"> 1</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Transmission Successful Interrupt<br/>A 1 indicates that a message was transmitted successfully.<br/>This bit can be cleared by writing to the ICR.<br/>This bit is also cleared when a 0 is written to the CEN bit in the SRR.<br/>In Loopback mode, both TXOK and RXOK bits are set. The RXOK bit is set before the TXOK bit.</td></tr>
<tr valign=top><td>ARBLST</td><td class="center"> 0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Arbitration Lost Interrupt<br/>A 1 indicates that arbitration was lost during message transmission.<br/>This bit can be cleared by writing to the ICR.<br/>This bit is also cleared when a 0 is written to the CEN bit in the SRR.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>