/*
 * asp_codec_mad_path.C codec driver.
 *
 * Copyright (c) 2021 Huawei Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */

#ifndef __ASP_CODEC_MAD_REGS_H__
#define __ASP_CODEC_MAD_REGS_H__

/* mad_cfg Base address of Module's Register */
#define MAD_CFG_VERSION_REG                    (MAD_CFG_BASE + 0x0)
#define MAD_CFG_VERSION_LEN    32
#define MAD_CFG_VERSION_OFFSET 0

#define MAD_CFG_AW_DLOCK_REG                   (MAD_CFG_BASE + 0x4)
#define MAD_CFG_DLOCK_AND_DBG_CLR_LEN    1
#define MAD_CFG_DLOCK_AND_DBG_CLR_OFFSET 8
#define MAD_CFG_HIAXI_IDLE_LEN           1
#define MAD_CFG_HIAXI_IDLE_OFFSET        7
#define MAD_CFG_DLOCK_IRQ_LEN            1
#define MAD_CFG_DLOCK_IRQ_OFFSET         6
#define MAD_CFG_DLOCK_SLV_LEN            4
#define MAD_CFG_DLOCK_SLV_OFFSET         2
#define MAD_CFG_DLOCK_MST_LEN            2
#define MAD_CFG_DLOCK_MST_OFFSET         0

#define MAD_CFG_MAD_FIFO_EMPTY_REG             (MAD_CFG_BASE + 0x8)
#define MAD_CFG_MAD_FIFO_EMPTY_LEN    1
#define MAD_CFG_MAD_FIFO_EMPTY_OFFSET 0

#define MAD_CFG_DSPIF_DEBUG_REG                (MAD_CFG_BASE + 0xC)
#define MAD_CFG_DSPIF_DEBUG_LEN    32
#define MAD_CFG_DSPIF_DEBUG_OFFSET 0

#define MAD_CFG_MAD_CLK_EN_REG                 (MAD_CFG_BASE + 0x1C)
#define MAD_CFG_VAD_MIC_SEL_CLKEN_LEN       1
#define MAD_CFG_VAD_MIC_SEL_CLKEN_OFFSET    31
#define MAD_CFG_VAD_HPF_CLKEN_LEN           1
#define MAD_CFG_VAD_HPF_CLKEN_OFFSET        30
#define MAD_CFG_VAD_CLKEN_LEN               1
#define MAD_CFG_VAD_CLKEN_OFFSET            29
#define MAD_CFG_ABM_CLKEN_LEN               1
#define MAD_CFG_ABM_CLKEN_OFFSET            28
#define MAD_CFG_TIMER_CLKEN_LEN             1
#define MAD_CFG_TIMER_CLKEN_OFFSET          27
#define MAD_CFG_MAD_CLKEN_LEN               1
#define MAD_CFG_MAD_CLKEN_OFFSET            26
#define MAD_CFG_MAD_DSPIF_CLKEN2_LEN        1
#define MAD_CFG_MAD_DSPIF_CLKEN2_OFFSET     25
#define MAD_CFG_MAD_DSPIF_CLKEN1_LEN        1
#define MAD_CFG_MAD_DSPIF_CLKEN1_OFFSET     24
#define MAD_CFG_MAD_DSPIF_CLKEN_LEN         1
#define MAD_CFG_MAD_DSPIF_CLKEN_OFFSET      23
#define MAD_CFG_SRCDN4_12288K_CLKEN_LEN     1
#define MAD_CFG_SRCDN4_12288K_CLKEN_OFFSET  22
#define MAD_CFG_SRCDN3_12288K_CLKEN_LEN     1
#define MAD_CFG_SRCDN3_12288K_CLKEN_OFFSET  21
#define MAD_CFG_SRCDN2_12288K_CLKEN_LEN     1
#define MAD_CFG_SRCDN2_12288K_CLKEN_OFFSET  20
#define MAD_CFG_SRCDN1_12288K_CLKEN_LEN     1
#define MAD_CFG_SRCDN1_12288K_CLKEN_OFFSET  19
#define MAD_CFG_HPF4_768K_CLKEN_LEN         1
#define MAD_CFG_HPF4_768K_CLKEN_OFFSET      18
#define MAD_CFG_HPF3_768K_CLKEN_LEN         1
#define MAD_CFG_HPF3_768K_CLKEN_OFFSET      17
#define MAD_CFG_HPF2_768K_CLKEN_LEN         1
#define MAD_CFG_HPF2_768K_CLKEN_OFFSET      16
#define MAD_CFG_HPF1_768K_CLKEN_LEN         1
#define MAD_CFG_HPF1_768K_CLKEN_OFFSET      15
#define MAD_CFG_MAD_CIC4_CLKEN_LEN          1
#define MAD_CFG_MAD_CIC4_CLKEN_OFFSET       14
#define MAD_CFG_MAD_CIC3_CLKEN_LEN          1
#define MAD_CFG_MAD_CIC3_CLKEN_OFFSET       13
#define MAD_CFG_MAD_CIC2_CLKEN_LEN          1
#define MAD_CFG_MAD_CIC2_CLKEN_OFFSET       12
#define MAD_CFG_MAD_CIC1_CLKEN_LEN          1
#define MAD_CFG_MAD_CIC1_CLKEN_OFFSET       11
#define MAD_CFG_MAD_DMIC34_CLKEN_LEN        1
#define MAD_CFG_MAD_DMIC34_CLKEN_OFFSET     10
#define MAD_CFG_MAD_DMIC12_CLKEN_LEN        1
#define MAD_CFG_MAD_DMIC12_CLKEN_OFFSET     9
#define MAD_CFG_MAD_ADC4_FILER_CLKEN_LEN    1
#define MAD_CFG_MAD_ADC4_FILER_CLKEN_OFFSET 8
#define MAD_CFG_MAD_ADC3_FILER_CLKEN_LEN    1
#define MAD_CFG_MAD_ADC3_FILER_CLKEN_OFFSET 7
#define MAD_CFG_MAD_ADC2_FILER_CLKEN_LEN    1
#define MAD_CFG_MAD_ADC2_FILER_CLKEN_OFFSET 6
#define MAD_CFG_MAD_ADC1_FILER_CLKEN_LEN    1
#define MAD_CFG_MAD_ADC1_FILER_CLKEN_OFFSET 5
#define MAD_CFG_MAD_SRCDN4_CLKEN_LEN        1
#define MAD_CFG_MAD_SRCDN4_CLKEN_OFFSET     4
#define MAD_CFG_MAD_SRCDN3_CLKEN_LEN        1
#define MAD_CFG_MAD_SRCDN3_CLKEN_OFFSET     3
#define MAD_CFG_MAD_SRCDN2_CLKEN_LEN        1
#define MAD_CFG_MAD_SRCDN2_CLKEN_OFFSET     2
#define MAD_CFG_MAD_SRCDN1_CLKEN_LEN        1
#define MAD_CFG_MAD_SRCDN1_CLKEN_OFFSET     1
#define MAD_CFG_MAD_BUFFER_CLKEN_LEN        1
#define MAD_CFG_MAD_BUFFER_CLKEN_OFFSET     0

#define MAD_CFG_MAD_SRC_CTRL_REG               (MAD_CFG_BASE + 0x20)
#define MAD_CFG_MAD_SRCDN4_SFT_CFG_LEN    2
#define MAD_CFG_MAD_SRCDN4_SFT_CFG_OFFSET 6
#define MAD_CFG_MAD_SRCDN3_SFT_CFG_LEN    2
#define MAD_CFG_MAD_SRCDN3_SFT_CFG_OFFSET 4
#define MAD_CFG_MAD_SRCDN2_SFT_CFG_LEN    2
#define MAD_CFG_MAD_SRCDN2_SFT_CFG_OFFSET 2
#define MAD_CFG_MAD_SRCDN1_SFT_CFG_LEN    2
#define MAD_CFG_MAD_SRCDN1_SFT_CFG_OFFSET 0

#define MAD_CFG_MAD_CTRL_REG                   (MAD_CFG_BASE + 0x24)
#define MAD_CFG_MAD4_WIND_SEL_LEN    3
#define MAD_CFG_MAD4_WIND_SEL_OFFSET 12
#define MAD_CFG_MAD3_WIND_SEL_LEN    3
#define MAD_CFG_MAD3_WIND_SEL_OFFSET 9
#define MAD_CFG_MAD2_WIND_SEL_LEN    3
#define MAD_CFG_MAD2_WIND_SEL_OFFSET 6
#define MAD_CFG_MAD_VAD_AO_LEN       1
#define MAD_CFG_MAD_VAD_AO_OFFSET    5
#define MAD_CFG_MAD_INT_EN_LEN       1
#define MAD_CFG_MAD_INT_EN_OFFSET    4
#define MAD_CFG_MAD1_WIND_SEL_LEN    3
#define MAD_CFG_MAD1_WIND_SEL_OFFSET 1
#define MAD_CFG_MAD_EN_LEN           1
#define MAD_CFG_MAD_EN_OFFSET        0

#define MAD_CFG_MAD_AUTO_ACT_TIME_REG          (MAD_CFG_BASE + 0x28)
#define MAD_CFG_MAD_AUTO_ACT_TIME_LEN    5
#define MAD_CFG_MAD_AUTO_ACT_TIME_OFFSET 0

#define MAD_CFG_MAD_ANA_TIME_REG               (MAD_CFG_BASE + 0x2C)
#define MAD_CFG_MAD_ANA_TIME_LEN    12
#define MAD_CFG_MAD_ANA_TIME_OFFSET 0

#define MAD_CFG_MAD_PLL_TIME_REG               (MAD_CFG_BASE + 0x30)
#define MAD_CFG_MAD_PLL_TIME_LEN    12
#define MAD_CFG_MAD_PLL_TIME_OFFSET 0

#define MAD_CFG_MAD_ADC_TIME_REG               (MAD_CFG_BASE + 0x34)
#define MAD_CFG_MAD_ADC_TIME_LEN    12
#define MAD_CFG_MAD_ADC_TIME_OFFSET 0

#define MAD_CFG_MAD_OMIT_SAMP_REG              (MAD_CFG_BASE + 0x38)
#define MAD_CFG_MAD_OMIT_SAMP_LEN    8
#define MAD_CFG_MAD_OMIT_SAMP_OFFSET 0

#define MAD_CFG_MAD_VAD_NUM_REG                (MAD_CFG_BASE + 0x3C)
#define MAD_CFG_MAD_VAD_NUM_LEN    8
#define MAD_CFG_MAD_VAD_NUM_OFFSET 0

#define MAD_CFG_MAD_VAD_TIME_REG               (MAD_CFG_BASE + 0x40)
#define MAD_CFG_MAD_VAD_TIME_LEN    16
#define MAD_CFG_MAD_VAD_TIME_OFFSET 0

#define MAD_CFG_MAD_SLEEP_TIME_REG             (MAD_CFG_BASE + 0x44)
#define MAD_CFG_MAD_SLEEP_TIME_LEN    14
#define MAD_CFG_MAD_SLEEP_TIME_OFFSET 0

#define MAD_CFG_MAD_ANA_EN_BPCLTRL_REG         (MAD_CFG_BASE + 0x48)
#define MAD_CFG_MAD_ANA_EN_BPCTRL_LEN    8
#define MAD_CFG_MAD_ANA_EN_BPCTRL_OFFSET 0

#define MAD_CFG_MAD_ALPHA_PREP_REG             (MAD_CFG_BASE + 0x4C)
#define MAD_CFG_MAD_ALPHA_PREP_LEN    5
#define MAD_CFG_MAD_ALPHA_PREP_OFFSET 0

#define MAD_CFG_MAD_ALPHA1_REG                 (MAD_CFG_BASE + 0x50)
#define MAD_CFG_MAD_ALPHA1_LEN    12
#define MAD_CFG_MAD_ALPHA1_OFFSET 0

#define MAD_CFG_MAD_ALPHA2_REG                 (MAD_CFG_BASE + 0x54)
#define MAD_CFG_MAD_ALPHA2_LEN    12
#define MAD_CFG_MAD_ALPHA2_OFFSET 0

#define MAD_CFG_MAD_ALPHA3_REG                 (MAD_CFG_BASE + 0x58)
#define MAD_CFG_MAD_ALPHA3_LEN    12
#define MAD_CFG_MAD_ALPHA3_OFFSET 0

#define MAD_CFG_MAD_MIN_CHAN_ENG_REG           (MAD_CFG_BASE + 0x5C)
#define MAD_CFG_MAD_MIN_CHAN_ENG_LEN    8
#define MAD_CFG_MAD_MIN_CHAN_ENG_OFFSET 0

#define MAD_CFG_MAD_IFRAME_REG                 (MAD_CFG_BASE + 0x60)
#define MAD_CFG_MAD_LFRAME_LEN    3
#define MAD_CFG_MAD_LFRAME_OFFSET 0

#define MAD_CFG_MAD_INE_REG                    (MAD_CFG_BASE + 0x64)
#define MAD_CFG_MAD_INE_LEN    8
#define MAD_CFG_MAD_INE_OFFSET 0

#define MAD_CFG_MAD_SNR_THRE_REG               (MAD_CFG_BASE + 0x68)
#define MAD_CFG_MAD_SNR_THRE_LEN    6
#define MAD_CFG_MAD_SNR_THRE_OFFSET 0

#define MAD_CFG_MAD_BAND_THRE_REG              (MAD_CFG_BASE + 0x6C)
#define MAD_CFG_MAD_BAND_THRE_LEN    4
#define MAD_CFG_MAD_BAND_THRE_OFFSET 0

#define MAD_CFG_MAD_SNR_THRE_SUM_REG           (MAD_CFG_BASE + 0x70)
#define MAD_CFG_MAD_SNR_THRE_SUM_LEN    8
#define MAD_CFG_MAD_SNR_THRE_SUM_OFFSET 0

#define MAD_CFG_MAD_SNR_MIN_REG                (MAD_CFG_BASE + 0x74)
#define MAD_CFG_MAD_SNR_MIN_LEN    5
#define MAD_CFG_MAD_SNR_MIN_OFFSET 0

#define MAD_CFG_MAD_SCALE_REG                  (MAD_CFG_BASE + 0x78)
#define MAD_CFG_MAD_SCALE_LEN    3
#define MAD_CFG_MAD_SCALE_OFFSET 0

#define MAD_CFG_MAD_CNT_THRE_REG               (MAD_CFG_BASE + 0x7C)
#define MAD_CFG_MAD_ALPHA_EN1_LEN    4
#define MAD_CFG_MAD_ALPHA_EN1_OFFSET 8
#define MAD_CFG_MAD_CNT_THRE_LEN     6
#define MAD_CFG_MAD_CNT_THRE_OFFSET  0

#define MAD_CFG_MAD_SI_CTRL_REG                (MAD_CFG_BASE + 0x80)
#define MAD_CFG_MAD_SI_THRE_L_LEN    8
#define MAD_CFG_MAD_SI_THRE_L_OFFSET 24
#define MAD_CFG_MAD_SI_THRE_H_LEN    8
#define MAD_CFG_MAD_SI_THRE_H_OFFSET 16
#define MAD_CFG_MAD_SI_FRAME_LEN     4
#define MAD_CFG_MAD_SI_FRAME_OFFSET  8
#define MAD_CFG_MAD_SI_ALPHA_LEN     4
#define MAD_CFG_MAD_SI_ALPHA_OFFSET  4
#define MAD_CFG_MAD_SI_BYPASS_LEN    1
#define MAD_CFG_MAD_SI_BYPASS_OFFSET 0

#define MAD_CFG_MAD_TH_SIFRAME_REG             (MAD_CFG_BASE + 0x84)
#define MAD_CFG_MAD_LP_MODE_LEN        2
#define MAD_CFG_MAD_LP_MODE_OFFSET     8
#define MAD_CFG_MAD_SI_THRE_SUM_LEN    8
#define MAD_CFG_MAD_SI_THRE_SUM_OFFSET 0

#define MAD_CFG_MAD_BUFFER_CTRL_REG            (MAD_CFG_BASE + 0x88)
#define MAD_CFG_MAD_BUF_EN_LEN           1
#define MAD_CFG_MAD_BUF_EN_OFFSET        13
#define MAD_CFG_MAD_BUF_FIFO_THRE_LEN    13
#define MAD_CFG_MAD_BUF_FIFO_THRE_OFFSET 0

#define MAD_CFG_MAD_MUX_SEL_REG                (MAD_CFG_BASE + 0x8C)
#define MAD_CFG_MAD_DATA_DIN_SEL_LEN    1
#define MAD_CFG_MAD_DATA_DIN_SEL_OFFSET 0

#define MAD_CFG_ADC_CTRL_REG                   (MAD_CFG_BASE + 0x90)
#define MAD_CFG_ADC4_COMPD_BYPASS_EN_LEN    1
#define MAD_CFG_ADC4_COMPD_BYPASS_EN_OFFSET 15
#define MAD_CFG_ADC4_HBF2D_BYPASS_EN_LEN    1
#define MAD_CFG_ADC4_HBF2D_BYPASS_EN_OFFSET 14
#define MAD_CFG_ADC4_HBFVD_BYPASS_EN_LEN    1
#define MAD_CFG_ADC4_HBFVD_BYPASS_EN_OFFSET 13
#define MAD_CFG_ADC4_HPF_BYPASS_EN_LEN      1
#define MAD_CFG_ADC4_HPF_BYPASS_EN_OFFSET   12
#define MAD_CFG_ADC3_COMPD_BYPASS_EN_LEN    1
#define MAD_CFG_ADC3_COMPD_BYPASS_EN_OFFSET 11
#define MAD_CFG_ADC3_HBF2D_BYPASS_EN_LEN    1
#define MAD_CFG_ADC3_HBF2D_BYPASS_EN_OFFSET 10
#define MAD_CFG_ADC3_HBFVD_BYPASS_EN_LEN    1
#define MAD_CFG_ADC3_HBFVD_BYPASS_EN_OFFSET 9
#define MAD_CFG_ADC3_HPF_BYPASS_EN_LEN      1
#define MAD_CFG_ADC3_HPF_BYPASS_EN_OFFSET   8
#define MAD_CFG_ADC2_COMPD_BYPASS_EN_LEN    1
#define MAD_CFG_ADC2_COMPD_BYPASS_EN_OFFSET 7
#define MAD_CFG_ADC2_HBF2D_BYPASS_EN_LEN    1
#define MAD_CFG_ADC2_HBF2D_BYPASS_EN_OFFSET 6
#define MAD_CFG_ADC2_HBFVD_BYPASS_EN_LEN    1
#define MAD_CFG_ADC2_HBFVD_BYPASS_EN_OFFSET 5
#define MAD_CFG_ADC2_HPF_BYPASS_EN_LEN      1
#define MAD_CFG_ADC2_HPF_BYPASS_EN_OFFSET   4
#define MAD_CFG_ADC1_COMPD_BYPASS_EN_LEN    1
#define MAD_CFG_ADC1_COMPD_BYPASS_EN_OFFSET 3
#define MAD_CFG_ADC1_HBF2D_BYPASS_EN_LEN    1
#define MAD_CFG_ADC1_HBF2D_BYPASS_EN_OFFSET 2
#define MAD_CFG_ADC1_HBFVD_BYPASS_EN_LEN    1
#define MAD_CFG_ADC1_HBFVD_BYPASS_EN_OFFSET 1
#define MAD_CFG_ADC1_HPF_BYPASS_EN_LEN      1
#define MAD_CFG_ADC1_HPF_BYPASS_EN_OFFSET   0

#define MAD_CFG_CIC_GAIN_REG                   (MAD_CFG_BASE + 0x94)
#define MAD_CFG_CIC4_GAIN_LEN    6
#define MAD_CFG_CIC4_GAIN_OFFSET 24
#define MAD_CFG_CIC3_GAIN_LEN    6
#define MAD_CFG_CIC3_GAIN_OFFSET 16
#define MAD_CFG_CIC2_GAIN_LEN    6
#define MAD_CFG_CIC2_GAIN_OFFSET 8
#define MAD_CFG_CIC1_GAIN_LEN    6
#define MAD_CFG_CIC1_GAIN_OFFSET 0

#define MAD_CFG_MEMORY_CTRL_REG                (MAD_CFG_BASE + 0x98)
#define MAD_CFG_MEM_CTRL_D1W2R_LEN    16
#define MAD_CFG_MEM_CTRL_D1W2R_OFFSET 0

#define MAD_CFG_MAD_DMIC_CTRL_REG              (MAD_CFG_BASE + 0x9C)
#define MAD_CFG_DMIC34_REVERSE_LEN         1
#define MAD_CFG_DMIC34_REVERSE_OFFSET      3
#define MAD_CFG_DMIC34_SW_DMIC_MODE_LEN    1
#define MAD_CFG_DMIC34_SW_DMIC_MODE_OFFSET 2
#define MAD_CFG_DMIC12_REVERSE_LEN         1
#define MAD_CFG_DMIC12_REVERSE_OFFSET      1
#define MAD_CFG_DMIC12_SW_DMIC_MODE_LEN    1
#define MAD_CFG_DMIC12_SW_DMIC_MODE_OFFSET 0

#define MAD_CFG_MAD_DMIC_DIV_REG               (MAD_CFG_BASE + 0xA0)
#define MAD_CFG_FS_DMIC34_LEN    4
#define MAD_CFG_FS_DMIC34_OFFSET 4
#define MAD_CFG_FS_DMIC12_LEN    4
#define MAD_CFG_FS_DMIC12_OFFSET 0

#define MAD_CFG_MAD_CLK_DIV_REG                (MAD_CFG_BASE + 0xA4)
#define MAD_CFG_MAD_CLK_DIV_NUM_LEN    3
#define MAD_CFG_MAD_CLK_DIV_NUM_OFFSET 0

#define MAD_CFG_MAD_DEBUG_REG                  (MAD_CFG_BASE + 0xA8)
#define MAD_CFG_MAD_DEBUG_LEN    32
#define MAD_CFG_MAD_DEBUG_OFFSET 0

#define MAD_CFG_BUS_PRIORITY_REG               (MAD_CFG_BASE + 0xAC)
#define MAD_CFG_PRI_UPD_EN_LEN         1
#define MAD_CFG_PRI_UPD_EN_OFFSET      5
#define MAD_CFG_SLV_PRIORITY_S2_LEN    2
#define MAD_CFG_SLV_PRIORITY_S2_OFFSET 3
#define MAD_CFG_SLV_PRIORITY_S1_LEN    2
#define MAD_CFG_SLV_PRIORITY_S1_OFFSET 1
#define MAD_CFG_MST_PRIORITY_M1_LEN    1
#define MAD_CFG_MST_PRIORITY_M1_OFFSET 0

#define MAD_CFG_MEM_CTRL_S_REG                 (MAD_CFG_BASE + 0xB0)
#define MAD_CFG_MEM_CTRL_S_LEN    32
#define MAD_CFG_MEM_CTRL_S_OFFSET 0

#define MAD_CFG_MAD_BUF_FIFO_CNT_REG           (MAD_CFG_BASE + 0xB4)
#define MAD_CFG_MAD_BUF_FIFO_CNT_LEN    14
#define MAD_CFG_MAD_BUF_FIFO_CNT_OFFSET 0

#define MAD_CFG_DSP_IF1_THRE_REG               (MAD_CFG_BASE + 0xB8)
#define MAD_CFG_DSPIF1_THRE_DN_LEN    4
#define MAD_CFG_DSPIF1_THRE_DN_OFFSET 4
#define MAD_CFG_DSPIF1_THRE_UP_LEN    4
#define MAD_CFG_DSPIF1_THRE_UP_OFFSET 0

#define MAD_CFG_ADC1_HPF_DC_GAIN_REG           (MAD_CFG_BASE + 0xBC)
#define MAD_CFG_HPF1_DC_GAIN_LEN    24
#define MAD_CFG_HPF1_DC_GAIN_OFFSET 0

#define MAD_CFG_ADC2_HPF_DC_GAIN_REG           (MAD_CFG_BASE + 0xC0)
#define MAD_CFG_HPF2_DC_GAIN_LEN    24
#define MAD_CFG_HPF2_DC_GAIN_OFFSET 0

#define MAD_CFG_ADC3_HPF_DC_GAIN_REG           (MAD_CFG_BASE + 0xC4)
#define MAD_CFG_HPF3_DC_GAIN_LEN    24
#define MAD_CFG_HPF3_DC_GAIN_OFFSET 0

#define MAD_CFG_ADC4_HPF_DC_GAIN_REG           (MAD_CFG_BASE + 0xC8)
#define MAD_CFG_HPF4_DC_GAIN_LEN    24
#define MAD_CFG_HPF4_DC_GAIN_OFFSET 0

#define MAD_CFG_DMA_REQ_MASK_REG               (MAD_CFG_BASE + 0xCC)
#define MAD_CFG_VAD_INT_MASK_LEN             1
#define MAD_CFG_VAD_INT_MASK_OFFSET          5
#define MAD_CFG_TIME2_INT_MASK_LEN           1
#define MAD_CFG_TIME2_INT_MASK_OFFSET        4
#define MAD_CFG_MAD_INTR_MASK_LEN            1
#define MAD_CFG_MAD_INTR_MASK_OFFSET         3
#define MAD_CFG_TIME1_INT_MASK_LEN           1
#define MAD_CFG_TIME1_INT_MASK_OFFSET        2
#define MAD_CFG_DMA_REQ_UP_AUDIO_MASK_LEN    1
#define MAD_CFG_DMA_REQ_UP_AUDIO_MASK_OFFSET 0

#define MAD_CFG_DSP_IF_THRE2_REG               (MAD_CFG_BASE + 0xD0)
#define MAD_CFG_DSPIF2_THRE_DN_LEN    4
#define MAD_CFG_DSPIF2_THRE_DN_OFFSET 4
#define MAD_CFG_DSPIF2_THRE_UP_LEN    4
#define MAD_CFG_DSPIF2_THRE_UP_OFFSET 0

#define MAD_CFG_INT_CHECK_REG                  (MAD_CFG_BASE + 0xD4)
#define MAD_CFG_ABM_MIC_SEL_R_LEN    4
#define MAD_CFG_ABM_MIC_SEL_R_OFFSET 4
#define MAD_CFG_VAD_INT_R_LEN        1
#define MAD_CFG_VAD_INT_R_OFFSET     3
#define MAD_CFG_TIMER2_INT_R_LEN     1
#define MAD_CFG_TIMER2_INT_R_OFFSET  2
#define MAD_CFG_TIMER1_INT_R_LEN     1
#define MAD_CFG_TIMER1_INT_R_OFFSET  1
#define MAD_CFG_MAD_INT_R_LEN        1
#define MAD_CFG_MAD_INT_R_OFFSET     0

#define MAD_CFG_TZPC_REG                       (MAD_CFG_BASE + 0xD8)
#define MAD_CFG_DSPIF_TZPC_LEN    1
#define MAD_CFG_DSPIF_TZPC_OFFSET 0

#define MAD_CFG_SRCDN_12288K__CTRL_REG         (MAD_CFG_BASE + 0xDC)
#define MAD_CFG_SRCDN4_12288K_MODE_LEN        3
#define MAD_CFG_SRCDN4_12288K_MODE_OFFSET     13
#define MAD_CFG_SRCDN4_12288K_FIFO_CLR_LEN    1
#define MAD_CFG_SRCDN4_12288K_FIFO_CLR_OFFSET 12
#define MAD_CFG_SRCDN3_12288K_MODE_LEN        3
#define MAD_CFG_SRCDN3_12288K_MODE_OFFSET     9
#define MAD_CFG_SRCDN3_12288K_FIFO_CLR_LEN    1
#define MAD_CFG_SRCDN3_12288K_FIFO_CLR_OFFSET 8
#define MAD_CFG_SRCDN2_12288K_MODE_LEN        3
#define MAD_CFG_SRCDN2_12288K_MODE_OFFSET     5
#define MAD_CFG_SRCDN2_12288K_FIFO_CLR_LEN    1
#define MAD_CFG_SRCDN2_12288K_FIFO_CLR_OFFSET 4
#define MAD_CFG_SRCDN1_12288K_MODE_LEN        3
#define MAD_CFG_SRCDN1_12288K_MODE_OFFSET     1
#define MAD_CFG_SRCDN1_12288K_FIFO_CLR_LEN    1
#define MAD_CFG_SRCDN1_12288K_FIFO_CLR_OFFSET 0

#define MAD_CFG_BM_SRCDN_12288K_WIND_SEL_REG   (MAD_CFG_BASE + 0xE0)
#define MAD_CFG_BM_SRCDN4_12288K_WIND_SEL_LEN    3
#define MAD_CFG_BM_SRCDN4_12288K_WIND_SEL_OFFSET 12
#define MAD_CFG_BM_SRCDN3_12288K_WIND_SEL_LEN    3
#define MAD_CFG_BM_SRCDN3_12288K_WIND_SEL_OFFSET 8
#define MAD_CFG_BM_SRCDN2_12288K_WIND_SEL_LEN    3
#define MAD_CFG_BM_SRCDN2_12288K_WIND_SEL_OFFSET 4
#define MAD_CFG_BM_SRCDN1_12288K_WIND_SEL_LEN    3
#define MAD_CFG_BM_SRCDN1_12288K_WIND_SEL_OFFSET 0

#define MAD_CFG_HPF1_768K_CTRL_REG             (MAD_CFG_BASE + 0xE4)
#define MAD_CFG_HPF1_768K_DC_LEN           24
#define MAD_CFG_HPF1_768K_DC_OFFSET        1
#define MAD_CFG_HPF1_768K_BYPASS_EN_LEN    1
#define MAD_CFG_HPF1_768K_BYPASS_EN_OFFSET 0

#define MAD_CFG_HPF2_768K_CTRL_REG             (MAD_CFG_BASE + 0xE8)
#define MAD_CFG_HPF2_768K_DC_LEN           24
#define MAD_CFG_HPF2_768K_DC_OFFSET        1
#define MAD_CFG_HPF2_768K_BYPASS_EN_LEN    1
#define MAD_CFG_HPF2_768K_BYPASS_EN_OFFSET 0

#define MAD_CFG_HPF3_768K_CTRL_REG             (MAD_CFG_BASE + 0xEC)
#define MAD_CFG_HPF3_768K_DC_LEN           24
#define MAD_CFG_HPF3_768K_DC_OFFSET        1
#define MAD_CFG_HPF3_768K_BYPASS_EN_LEN    1
#define MAD_CFG_HPF3_768K_BYPASS_EN_OFFSET 0

#define MAD_CFG_HPF4_768K_CTRL_REG             (MAD_CFG_BASE + 0xF0)
#define MAD_CFG_HPF4_768K_DC_LEN           24
#define MAD_CFG_HPF4_768K_DC_OFFSET        1
#define MAD_CFG_HPF4_768K_BYPASS_EN_LEN    1
#define MAD_CFG_HPF4_768K_BYPASS_EN_OFFSET 0

#define MAD_CFG_AUTO_CLK_GATE_REG              (MAD_CFG_BASE + 0xF4)
#define MAD_CFG_HIAXI_CG_EN_LEN    1
#define MAD_CFG_HIAXI_CG_EN_OFFSET 0

#define MAD_CFG_HUB_SEL_REG                    (MAD_CFG_BASE + 0xF8)
#define MAD_CFG_HUB_SEL_LEN    3
#define MAD_CFG_HUB_SEL_OFFSET 0

#define MAD_CFG_DLOCK_AVOID_REG                (MAD_CFG_BASE + 0xFC)
#define MAD_CFG_DLOCK_BP_TIMER_LEN    1
#define MAD_CFG_DLOCK_BP_TIMER_OFFSET 0

#define MAD_CFG_TC_SECURE_N_REG                (MAD_CFG_BASE + 0x100)
#define MAD_CFG_TC_SECURE_REG_LEN    1
#define MAD_CFG_TC_SECURE_REG_OFFSET 1
#define MAD_CFG_TC_SECURE_N_LEN      1
#define MAD_CFG_TC_SECURE_N_OFFSET   0

#define MAD_CFG_ABM_CLKEN_REG                  (MAD_CFG_BASE + 0x104)
#define MAD_CFG_TIMER_DEBUG_EN_LEN           2
#define MAD_CFG_TIMER_DEBUG_EN_OFFSET        30
#define MAD_CFG_X2P_CKG_EN_LEN               1
#define MAD_CFG_X2P_CKG_EN_OFFSET            29
#define MAD_CFG_X2RAM_CKG_EN_LEN             1
#define MAD_CFG_X2RAM_CKG_EN_OFFSET          28
#define MAD_CFG_ADC7_PGA_CLKEN_LEN           1
#define MAD_CFG_ADC7_PGA_CLKEN_OFFSET        15
#define MAD_CFG_ADC6_PGA_CLKEN_LEN           1
#define MAD_CFG_ADC6_PGA_CLKEN_OFFSET        14
#define MAD_CFG_ADC5_PGA_CLKEN_LEN           1
#define MAD_CFG_ADC5_PGA_CLKEN_OFFSET        13
#define MAD_CFG_ADC4_PGA_CLKEN_LEN           1
#define MAD_CFG_ADC4_PGA_CLKEN_OFFSET        12
#define MAD_CFG_ADC3_PGA_CLKEN_LEN           1
#define MAD_CFG_ADC3_PGA_CLKEN_OFFSET        11
#define MAD_CFG_ADC2_PGA_CLKEN_LEN           1
#define MAD_CFG_ADC2_PGA_CLKEN_OFFSET        10
#define MAD_CFG_ADC1_PGA_CLKEN_LEN           1
#define MAD_CFG_ADC1_PGA_CLKEN_OFFSET        9
#define MAD_CFG_ADC0_PGA_CLKEN_LEN           1
#define MAD_CFG_ADC0_PGA_CLKEN_OFFSET        8
#define MAD_CFG_ABM_MIC3_HPF_CLKEN_LEN       1
#define MAD_CFG_ABM_MIC3_HPF_CLKEN_OFFSET    7
#define MAD_CFG_ABM_MIC2_HPF_CLKEN_LEN       1
#define MAD_CFG_ABM_MIC2_HPF_CLKEN_OFFSET    6
#define MAD_CFG_ABM_MIC1_HPF_CLKEN_LEN       1
#define MAD_CFG_ABM_MIC1_HPF_CLKEN_OFFSET    5
#define MAD_CFG_ABM_MIC0_HPF_CLKEN_LEN       1
#define MAD_CFG_ABM_MIC0_HPF_CLKEN_OFFSET    4
#define MAD_CFG_ABM_MIC3_SRCDN2_CLKEN_LEN    1
#define MAD_CFG_ABM_MIC3_SRCDN2_CLKEN_OFFSET 3
#define MAD_CFG_ABM_MIC2_SRCDN2_CLKEN_LEN    1
#define MAD_CFG_ABM_MIC2_SRCDN2_CLKEN_OFFSET 2
#define MAD_CFG_ABM_MIC1_SRCDN2_CLKEN_LEN    1
#define MAD_CFG_ABM_MIC1_SRCDN2_CLKEN_OFFSET 1
#define MAD_CFG_ABM_MIC0_SRCDN2_CLKEN_LEN    1
#define MAD_CFG_ABM_MIC0_SRCDN2_CLKEN_OFFSET 0

#define MAD_CFG_ABM_MIC0_SUBFILTERCOEF_REG     (MAD_CFG_BASE + 0x108)
#define MAD_CFG_ABM_MIC0_SUBFILTERCOEF_B_LEN    16
#define MAD_CFG_ABM_MIC0_SUBFILTERCOEF_B_OFFSET 16
#define MAD_CFG_ABM_MIC0_SUBFILTERCOEF_A_LEN    16
#define MAD_CFG_ABM_MIC0_SUBFILTERCOEF_A_OFFSET 0

#define MAD_CFG_ABM_MIC1_SUBFILTERCOEF_REG     (MAD_CFG_BASE + 0x10C)
#define MAD_CFG_ABM_MIC1_SUBFILTERCOEF_B_LEN    16
#define MAD_CFG_ABM_MIC1_SUBFILTERCOEF_B_OFFSET 16
#define MAD_CFG_ABM_MIC1_SUBFILTERCOEF_A_LEN    16
#define MAD_CFG_ABM_MIC1_SUBFILTERCOEF_A_OFFSET 0

#define MAD_CFG_ABM_MIC2_SUBFILTERCOEF_REG     (MAD_CFG_BASE + 0x110)
#define MAD_CFG_ABM_MIC2_SUBFILTERCOEF_B_LEN    16
#define MAD_CFG_ABM_MIC2_SUBFILTERCOEF_B_OFFSET 16
#define MAD_CFG_ABM_MIC2_SUBFILTERCOEF_A_LEN    16
#define MAD_CFG_ABM_MIC2_SUBFILTERCOEF_A_OFFSET 0

#define MAD_CFG_ABM_MIC3_SUBFILTERCOEF_REG     (MAD_CFG_BASE + 0x114)
#define MAD_CFG_ABM_MIC3_SUBFILTERCOEF_B_LEN    16
#define MAD_CFG_ABM_MIC3_SUBFILTERCOEF_B_OFFSET 16
#define MAD_CFG_ABM_MIC3_SUBFILTERCOEF_A_LEN    16
#define MAD_CFG_ABM_MIC3_SUBFILTERCOEF_A_OFFSET 0

#define MAD_CFG_ABM_SRCDN2_RDY_REG             (MAD_CFG_BASE + 0x118)
#define MAD_CFG_ABM_MIC3_SRCDN_RDY_LEN    1
#define MAD_CFG_ABM_MIC3_SRCDN_RDY_OFFSET 3
#define MAD_CFG_ABM_MIC2_SRCDN_RDY_LEN    1
#define MAD_CFG_ABM_MIC2_SRCDN_RDY_OFFSET 2
#define MAD_CFG_ABM_MIC1_SRCDN_RDY_LEN    1
#define MAD_CFG_ABM_MIC1_SRCDN_RDY_OFFSET 1
#define MAD_CFG_ABM_MIC0_SRCDN_RDY_LEN    1
#define MAD_CFG_ABM_MIC0_SRCDN_RDY_OFFSET 0

#define MAD_CFG_ABM_MIC0_SRCDN2_DC_REG         (MAD_CFG_BASE + 0x11C)
#define MAD_CFG_ABM_MIC0_SRCDN2_DC_LEN    32
#define MAD_CFG_ABM_MIC0_SRCDN2_DC_OFFSET 0

#define MAD_CFG_ABM_MIC1_SRCDN2_DC_REG         (MAD_CFG_BASE + 0x120)
#define MAD_CFG_ABM_MIC1_SRCDN2_DC_LEN    32
#define MAD_CFG_ABM_MIC1_SRCDN2_DC_OFFSET 0

#define MAD_CFG_ABM_MIC2_SRCDN2_DC_REG         (MAD_CFG_BASE + 0x124)
#define MAD_CFG_ABM_MIC2_SRCDN2_DC_LEN    32
#define MAD_CFG_ABM_MIC2_SRCDN2_DC_OFFSET 0

#define MAD_CFG_ABM_MIC3_SRCDN2_DC_REG         (MAD_CFG_BASE + 0x128)
#define MAD_CFG_ABM_MIC3_SRCDN2_DC_LEN    32
#define MAD_CFG_ABM_MIC3_SRCDN2_DC_OFFSET 0

#define MAD_CFG_ABM_MIC0_HPF_DC_REG            (MAD_CFG_BASE + 0x12C)
#define MAD_CFG_ABM_MIC0_HPF_DC_LEN    32
#define MAD_CFG_ABM_MIC0_HPF_DC_OFFSET 0

#define MAD_CFG_ABM_MIC1_HPF_DC_REG            (MAD_CFG_BASE + 0x130)
#define MAD_CFG_ABM_MIC1_HPF_DC_LEN    32
#define MAD_CFG_ABM_MIC1_HPF_DC_OFFSET 0

#define MAD_CFG_ABM_MIC2_HPF_DC_REG            (MAD_CFG_BASE + 0x134)
#define MAD_CFG_ABM_MIC2_HPF_DC_LEN    32
#define MAD_CFG_ABM_MIC2_HPF_DC_OFFSET 0

#define MAD_CFG_ABM_MIC3_HPF_DC_REG            (MAD_CFG_BASE + 0x138)
#define MAD_CFG_ABM_MIC3_HPF_DC_LEN    32
#define MAD_CFG_ABM_MIC3_HPF_DC_OFFSET 0

#define MAD_CFG_ABM_HPF_BYPASS_REG             (MAD_CFG_BASE + 0x13C)
#define MAD_CFG_ABM_MIC3_HPF_BYPASS_LEN    1
#define MAD_CFG_ABM_MIC3_HPF_BYPASS_OFFSET 3
#define MAD_CFG_ABM_MIC2_HPF_BYPASS_LEN    1
#define MAD_CFG_ABM_MIC2_HPF_BYPASS_OFFSET 2
#define MAD_CFG_ABM_MIC1_HPF_BYPASS_LEN    1
#define MAD_CFG_ABM_MIC1_HPF_BYPASS_OFFSET 1
#define MAD_CFG_ABM_MIC0_HPF_BYPASS_LEN    1
#define MAD_CFG_ABM_MIC0_HPF_BYPASS_OFFSET 0

#define MAD_CFG_ABM_MIC0_GAIN0_OFFSET_REG      (MAD_CFG_BASE + 0x140)
#define MAD_CFG_ABM_MIC0_GAIN0_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC0_GAIN0_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC0_GAIN1_OFFSET_REG      (MAD_CFG_BASE + 0x144)
#define MAD_CFG_ABM_MIC0_GAIN1_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC0_GAIN1_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC0_GAIN2_OFFSET_REG      (MAD_CFG_BASE + 0x148)
#define MAD_CFG_ABM_MIC0_GAIN2_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC0_GAIN2_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC0_GAIN3_OFFSET_REG      (MAD_CFG_BASE + 0x14C)
#define MAD_CFG_ABM_MIC0_GAIN3_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC0_GAIN3_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC1_GAIN0_OFFSET_REG      (MAD_CFG_BASE + 0x150)
#define MAD_CFG_ABM_MIC1_GAIN0_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC1_GAIN0_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC1_GAIN1_OFFSET_REG      (MAD_CFG_BASE + 0x154)
#define MAD_CFG_ABM_MIC1_GAIN1_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC1_GAIN1_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC1_GAIN2_OFFSET_REG      (MAD_CFG_BASE + 0x158)
#define MAD_CFG_ABM_MIC1_GAIN2_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC1_GAIN2_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC1_GAIN3_OFFSET_REG      (MAD_CFG_BASE + 0x15C)
#define MAD_CFG_ABM_MIC1_GAIN3_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC1_GAIN3_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC2_GAIN0_OFFSET_REG      (MAD_CFG_BASE + 0x160)
#define MAD_CFG_ABM_MIC2_GAIN0_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC2_GAIN0_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC2_GAIN1_OFFSET_REG      (MAD_CFG_BASE + 0x164)
#define MAD_CFG_ABM_MIC2_GAIN1_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC2_GAIN1_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC2_GAIN2_OFFSET_REG      (MAD_CFG_BASE + 0x168)
#define MAD_CFG_ABM_MIC2_GAIN2_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC2_GAIN2_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC2_GAIN3_OFFSET_REG      (MAD_CFG_BASE + 0x16C)
#define MAD_CFG_ABM_MIC2_GAIN3_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC2_GAIN3_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC3_GAIN0_OFFSET_REG      (MAD_CFG_BASE + 0x170)
#define MAD_CFG_ABM_MIC3_GAIN0_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC3_GAIN0_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC3_GAIN1_OFFSET_REG      (MAD_CFG_BASE + 0x174)
#define MAD_CFG_ABM_MIC3_GAIN1_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC3_GAIN1_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC3_GAIN2_OFFSET_REG      (MAD_CFG_BASE + 0x178)
#define MAD_CFG_ABM_MIC3_GAIN2_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC3_GAIN2_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC3_GAIN3_OFFSET_REG      (MAD_CFG_BASE + 0x17C)
#define MAD_CFG_ABM_MIC3_GAIN3_OFFSET_LEN    32
#define MAD_CFG_ABM_MIC3_GAIN3_OFFSET_OFFSET 0

#define MAD_CFG_ABM_MIC01_ENERGY2_ABSTHR_REG   (MAD_CFG_BASE + 0x180)
#define MAD_CFG_ABM_MIC01_ENERGY2_ABSTHR_LEN    32
#define MAD_CFG_ABM_MIC01_ENERGY2_ABSTHR_OFFSET 0

#define MAD_CFG_ABM_MIC01_ENERGY3_ABSTHR_REG   (MAD_CFG_BASE + 0x184)
#define MAD_CFG_ABM_MIC01_ENERGY3_ABSTHR_LEN    32
#define MAD_CFG_ABM_MIC01_ENERGY3_ABSTHR_OFFSET 0

#define MAD_CFG_ABM_MIC02_ENERGY2_ABSTHR_REG   (MAD_CFG_BASE + 0x188)
#define MAD_CFG_ABM_MIC02_ENERGY2_ABSTHR_LEN    32
#define MAD_CFG_ABM_MIC02_ENERGY2_ABSTHR_OFFSET 0

#define MAD_CFG_ABM_MIC02_ENERGY3_ABSTHR_REG   (MAD_CFG_BASE + 0x18C)
#define MAD_CFG_ABM_MIC02_ENERGY3_ABSTHR_LEN    32
#define MAD_CFG_ABM_MIC02_ENERGY3_ABSTHR_OFFSET 0

#define MAD_CFG_ABM_MIC03_ENERGY2_ABSTHR_REG   (MAD_CFG_BASE + 0x190)
#define MAD_CFG_ABM_MIC03_ENERGY2_ABSTHR_LEN    32
#define MAD_CFG_ABM_MIC03_ENERGY2_ABSTHR_OFFSET 0

#define MAD_CFG_ABM_MIC03_ENERGY3_ABSTHR_REG   (MAD_CFG_BASE + 0x194)
#define MAD_CFG_ABM_MIC03_ENERGY3_ABSTHR_LEN    32
#define MAD_CFG_ABM_MIC03_ENERGY3_ABSTHR_OFFSET 0

#define MAD_CFG_ABM_MIC12_ENERGY2_ABSTHR_REG   (MAD_CFG_BASE + 0x198)
#define MAD_CFG_ABM_MIC12_ENERGY2_ABSTHR_LEN    32
#define MAD_CFG_ABM_MIC12_ENERGY2_ABSTHR_OFFSET 0

#define MAD_CFG_ABM_MIC12_ENERGY3_ABSTHR_REG   (MAD_CFG_BASE + 0x19C)
#define MAD_CFG_ABM_MIC12_ENERGY3_ABSTHR_LEN    32
#define MAD_CFG_ABM_MIC12_ENERGY3_ABSTHR_OFFSET 0

#define MAD_CFG_ABM_MIC13_ENERGY2_ABSTHR_REG   (MAD_CFG_BASE + 0x1A0)
#define MAD_CFG_ABM_MIC13_ENERGY2_ABSTHR_LEN    32
#define MAD_CFG_ABM_MIC13_ENERGY2_ABSTHR_OFFSET 0

#define MAD_CFG_ABM_MIC13_ENERGY3_ABSTHR_REG   (MAD_CFG_BASE + 0x1A4)
#define MAD_CFG_ABM_MIC13_ENERGY3_ABSTHR_LEN    32
#define MAD_CFG_ABM_MIC13_ENERGY3_ABSTHR_OFFSET 0

#define MAD_CFG_ABM_MIC23_ENERGY2_ABSTHR_REG   (MAD_CFG_BASE + 0x1A8)
#define MAD_CFG_ABM_MIC23_ENERGY2_ABSTHR_LEN    32
#define MAD_CFG_ABM_MIC23_ENERGY2_ABSTHR_OFFSET 0

#define MAD_CFG_ABM_MIC23_ENERGY3_ABSTHR_REG   (MAD_CFG_BASE + 0x1AC)
#define MAD_CFG_ABM_MIC23_ENERGY3_ABSTHR_LEN    32
#define MAD_CFG_ABM_MIC23_ENERGY3_ABSTHR_OFFSET 0

#define MAD_CFG_ABM_MIC01_ENERGY2_DELTATHR_REG (MAD_CFG_BASE + 0x1B0)
#define MAD_CFG_ABM_MIC01_ENERGY2_DELTATHR_LEN    32
#define MAD_CFG_ABM_MIC01_ENERGY2_DELTATHR_OFFSET 0

#define MAD_CFG_ABM_MIC01_ENERGY3_DELTATHR_REG (MAD_CFG_BASE + 0x1B4)
#define MAD_CFG_ABM_MIC01_ENERGY3_DELTATHR_LEN    32
#define MAD_CFG_ABM_MIC01_ENERGY3_DELTATHR_OFFSET 0

#define MAD_CFG_ABM_MIC02_ENERGY2_DELTATHR_REG (MAD_CFG_BASE + 0x1B8)
#define MAD_CFG_ABM_MIC02_ENERGY2_DELTATHR_LEN    32
#define MAD_CFG_ABM_MIC02_ENERGY2_DELTATHR_OFFSET 0

#define MAD_CFG_ABM_MIC02_ENERGY3_DELTATHR_REG (MAD_CFG_BASE + 0x1BC)
#define MAD_CFG_ABM_MIC02_ENERGY3_DELTATHR_LEN    32
#define MAD_CFG_ABM_MIC02_ENERGY3_DELTATHR_OFFSET 0

#define MAD_CFG_ABM_MIC03_ENERGY2_DELTATHR_REG (MAD_CFG_BASE + 0x1C0)
#define MAD_CFG_ABM_MIC03_ENERGY2_DELTATHR_LEN    32
#define MAD_CFG_ABM_MIC03_ENERGY2_DELTATHR_OFFSET 0

#define MAD_CFG_ABM_MIC03_ENERGY3_DELTATHR_REG (MAD_CFG_BASE + 0x1C4)
#define MAD_CFG_ABM_MIC03_ENERGY3_DELTATHR_LEN    32
#define MAD_CFG_ABM_MIC03_ENERGY3_DELTATHR_OFFSET 0

#define MAD_CFG_ABM_MIC12_ENERGY2_DELTATHR_REG (MAD_CFG_BASE + 0x1C8)
#define MAD_CFG_ABM_MIC12_ENERGY2_DELTATHR_LEN    32
#define MAD_CFG_ABM_MIC12_ENERGY2_DELTATHR_OFFSET 0

#define MAD_CFG_ABM_MIC12_ENERGY3_DELTATHR_REG (MAD_CFG_BASE + 0x1CC)
#define MAD_CFG_ABM_MIC12_ENERGY3_DELTATHR_LEN    32
#define MAD_CFG_ABM_MIC12_ENERGY3_DELTATHR_OFFSET 0

#define MAD_CFG_ABM_MIC13_ENERGY2_DELTATHR_REG (MAD_CFG_BASE + 0x1D0)
#define MAD_CFG_ABM_MIC13_ENERGY2_DELTATHR_LEN    32
#define MAD_CFG_ABM_MIC13_ENERGY2_DELTATHR_OFFSET 0

#define MAD_CFG_ABM_MIC13_ENERGY3_DELTATHR_REG (MAD_CFG_BASE + 0x1D4)
#define MAD_CFG_ABM_MIC13_ENERGY3_DELTATHR_LEN    32
#define MAD_CFG_ABM_MIC13_ENERGY3_DELTATHR_OFFSET 0

#define MAD_CFG_ABM_MIC23_ENERGY2_DELTATHR_REG (MAD_CFG_BASE + 0x1D8)
#define MAD_CFG_ABM_MIC23_ENERGY2_DELTATHR_LEN    32
#define MAD_CFG_ABM_MIC23_ENERGY2_DELTATHR_OFFSET 0

#define MAD_CFG_ABM_MIC23_ENERGY3_DELTATHR_REG (MAD_CFG_BASE + 0x1DC)
#define MAD_CFG_ABM_MIC23_ENERGY3_DELTATHR_LEN    32
#define MAD_CFG_ABM_MIC23_ENERGY3_DELTATHR_OFFSET 0

#define MAD_CFG_ABM_MBC_THR_MIC0_REG           (MAD_CFG_BASE + 0x1E0)
#define MAD_CFG_ABM_MBC_THR_MIC0_LEN    7
#define MAD_CFG_ABM_MBC_THR_MIC0_OFFSET 0

#define MAD_CFG_ABM_MBC_THR_MIC1_REG           (MAD_CFG_BASE + 0x1E4)
#define MAD_CFG_ABM_MBC_THR_MIC1_LEN    7
#define MAD_CFG_ABM_MBC_THR_MIC1_OFFSET 0

#define MAD_CFG_ABM_MBC_THR_MIC2_REG           (MAD_CFG_BASE + 0x1E8)
#define MAD_CFG_ABM_MBC_THR_MIC2_LEN    7
#define MAD_CFG_ABM_MBC_THR_MIC2_OFFSET 0

#define MAD_CFG_ABM_MBC_THR_MIC3_REG           (MAD_CFG_BASE + 0x1EC)
#define MAD_CFG_ABM_MBC_THR_MIC3_LEN    7
#define MAD_CFG_ABM_MBC_THR_MIC3_OFFSET 0

#define MAD_CFG_ABM_MBC_MAX_CNT_MIC0_REG       (MAD_CFG_BASE + 0x1F0)
#define MAD_CFG_ABM_MBC_MAX_CNT_MIC0_LEN    8
#define MAD_CFG_ABM_MBC_MAX_CNT_MIC0_OFFSET 0

#define MAD_CFG_ABM_MBC_MAX_CNT_MIC1_REG       (MAD_CFG_BASE + 0x1F4)
#define MAD_CFG_ABM_MBC_MAX_CNT_MIC1_LEN    8
#define MAD_CFG_ABM_MBC_MAX_CNT_MIC1_OFFSET 0

#define MAD_CFG_ABM_MBC_MAX_CNT_MIC2_REG       (MAD_CFG_BASE + 0x1F8)
#define MAD_CFG_ABM_MBC_MAX_CNT_MIC2_LEN    8
#define MAD_CFG_ABM_MBC_MAX_CNT_MIC2_OFFSET 0

#define MAD_CFG_ABM_MBC_MAX_CNT_MIC3_REG       (MAD_CFG_BASE + 0x1FC)
#define MAD_CFG_ABM_MBC_MAX_CNT_MIC3_LEN    8
#define MAD_CFG_ABM_MBC_MAX_CNT_MIC3_OFFSET 0

#define MAD_CFG_ABM_VAD_PARA_REG               (MAD_CFG_BASE + 0x200)
#define MAD_CFG_ABM_VAD_PARA_LEN    16
#define MAD_CFG_ABM_VAD_PARA_OFFSET 0

#define MAD_CFG_ABM_VAD_THRED_REG              (MAD_CFG_BASE + 0x204)
#define MAD_CFG_ABM_VAD_THRED_LEN    16
#define MAD_CFG_ABM_VAD_THRED_OFFSET 0

#define MAD_CFG_ABM_THR_MIC_REG                (MAD_CFG_BASE + 0x208)
#define MAD_CFG_ABM_THR_MIC_LEN    8
#define MAD_CFG_ABM_THR_MIC_OFFSET 0

#define MAD_CFG_ABM_MBC_REG                    (MAD_CFG_BASE + 0x20C)
#define MAD_CFG_ABM_MBC_MIC3_LEN    8
#define MAD_CFG_ABM_MBC_MIC3_OFFSET 24
#define MAD_CFG_ABM_MBC_MIC2_LEN    8
#define MAD_CFG_ABM_MBC_MIC2_OFFSET 16
#define MAD_CFG_ABM_MBC_MIC1_LEN    8
#define MAD_CFG_ABM_MBC_MIC1_OFFSET 8
#define MAD_CFG_ABM_MBC_MIC0_LEN    8
#define MAD_CFG_ABM_MBC_MIC0_OFFSET 0

#define MAD_CFG_VAD_CFG_HPF_BYPASS_REG         (MAD_CFG_BASE + 0x220)
#define MAD_CFG_VAD_CFG_HPF_BYPASS_LEN    1
#define MAD_CFG_VAD_CFG_HPF_BYPASS_OFFSET 0

#define MAD_CFG_VAD_CFG_HPF_EN_REG             (MAD_CFG_BASE + 0x224)
#define MAD_CFG_VAD_CFG_HPF_EN_LEN    1
#define MAD_CFG_VAD_CFG_HPF_EN_OFFSET 0

#define MAD_CFG_VAD_RMS_THRD_INIT_REG          (MAD_CFG_BASE + 0x228)
#define MAD_CFG_VAD_RMS_THRD_INIT_LEN    18
#define MAD_CFG_VAD_RMS_THRD_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_SPEECH_LEVEL_THRED_REG (MAD_CFG_BASE + 0x22C)
#define MAD_CFG_VAD_CFG_SPEECH_LEVEL_THRED_LEN    16
#define MAD_CFG_VAD_CFG_SPEECH_LEVEL_THRED_OFFSET 0

#define MAD_CFG_VAD_CFG_SNR_THRED_INIT_REG     (MAD_CFG_BASE + 0x230)
#define MAD_CFG_VAD_CFG_SNR_THRED_INIT_LEN    32
#define MAD_CFG_VAD_CFG_SNR_THRED_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_SNR_THRED_STABLE_REG   (MAD_CFG_BASE + 0x234)
#define MAD_CFG_VAD_CFG_SNR_THRED_STABLE_LEN    32
#define MAD_CFG_VAD_CFG_SNR_THRED_STABLE_OFFSET 0

#define MAD_CFG_VAD_CFG_COEF_THRED_REG         (MAD_CFG_BASE + 0x238)
#define MAD_CFG_VAD_CFG_COEF_THRED_LEN    16
#define MAD_CFG_VAD_CFG_COEF_THRED_OFFSET 0

#define MAD_CFG_VAD_CFG_ALLRMS_THRED_REG       (MAD_CFG_BASE + 0x23C)
#define MAD_CFG_VAD_CFG_ALLRMS_THRED_LEN    18
#define MAD_CFG_VAD_CFG_ALLRMS_THRED_OFFSET 0

#define MAD_CFG_VAD_CFG_FILTER_COEFF_REG       (MAD_CFG_BASE + 0x240)
#define MAD_CFG_VAD_CFG_FILTER_COEFF_HIGH_LEN    16
#define MAD_CFG_VAD_CFG_FILTER_COEFF_HIGH_OFFSET 16
#define MAD_CFG_VAD_CFG_FILTER_COEFF_LOW_LEN     16
#define MAD_CFG_VAD_CFG_FILTER_COEFF_LOW_OFFSET  0

#define MAD_CFG_VAD_CFG_RMS_ALPHA1_REG         (MAD_CFG_BASE + 0x244)
#define MAD_CFG_VAD_CFG_RMS_ALPHA3_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA3_OFFSET 24
#define MAD_CFG_VAD_CFG_RMS_ALPHA2_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA2_OFFSET 16
#define MAD_CFG_VAD_CFG_RMS_ALPHA1_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA1_OFFSET 8
#define MAD_CFG_VAD_CFG_RMS_ALPHA0_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA0_OFFSET 0

#define MAD_CFG_VAD_CFG_RMS_ALPHA2_REG         (MAD_CFG_BASE + 0x248)
#define MAD_CFG_VAD_CFG_RMS_ALPHA7_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA7_OFFSET 24
#define MAD_CFG_VAD_CFG_RMS_ALPHA6_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA6_OFFSET 16
#define MAD_CFG_VAD_CFG_RMS_ALPHA5_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA5_OFFSET 8
#define MAD_CFG_VAD_CFG_RMS_ALPHA4_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA4_OFFSET 0

#define MAD_CFG_VAD_CFG_RMS_ALPHA3_REG         (MAD_CFG_BASE + 0x24C)
#define MAD_CFG_VAD_CFG_RMS_ALPHA11_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA11_OFFSET 24
#define MAD_CFG_VAD_CFG_RMS_ALPHA10_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA10_OFFSET 16
#define MAD_CFG_VAD_CFG_RMS_ALPHA9_LEN     6
#define MAD_CFG_VAD_CFG_RMS_ALPHA9_OFFSET  8
#define MAD_CFG_VAD_CFG_RMS_ALPHA8_LEN     6
#define MAD_CFG_VAD_CFG_RMS_ALPHA8_OFFSET  0

#define MAD_CFG_VAD_CFG_RMS_ALPHA4_REG         (MAD_CFG_BASE + 0x250)
#define MAD_CFG_VAD_CFG_RMS_ALPHA15_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA15_OFFSET 24
#define MAD_CFG_VAD_CFG_RMS_ALPHA14_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA14_OFFSET 16
#define MAD_CFG_VAD_CFG_RMS_ALPHA13_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA13_OFFSET 8
#define MAD_CFG_VAD_CFG_RMS_ALPHA12_LEN    6
#define MAD_CFG_VAD_CFG_RMS_ALPHA12_OFFSET 0

#define MAD_CFG_VAD_CFG_NBS0_INIT_REG          (MAD_CFG_BASE + 0x254)
#define MAD_CFG_VAD_CFG_NBS0_INIT_LEN    32
#define MAD_CFG_VAD_CFG_NBS0_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_NBS1_INIT_REG          (MAD_CFG_BASE + 0x258)
#define MAD_CFG_VAD_CFG_NBS1_INIT_LEN    32
#define MAD_CFG_VAD_CFG_NBS1_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_NBS2_INIT_REG          (MAD_CFG_BASE + 0x25C)
#define MAD_CFG_VAD_CFG_NBS2_INIT_LEN    32
#define MAD_CFG_VAD_CFG_NBS2_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_NBS3_INIT_REG          (MAD_CFG_BASE + 0x260)
#define MAD_CFG_VAD_CFG_NBS3_INIT_LEN    32
#define MAD_CFG_VAD_CFG_NBS3_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_NEL0_INIT_REG          (MAD_CFG_BASE + 0x264)
#define MAD_CFG_VAD_CFG_NEL0_INIT_LEN    32
#define MAD_CFG_VAD_CFG_NEL0_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_NEL1_INIT_REG          (MAD_CFG_BASE + 0x268)
#define MAD_CFG_VAD_CFG_NEL1_INIT_LEN    32
#define MAD_CFG_VAD_CFG_NEL1_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_NEL2_INIT_REG          (MAD_CFG_BASE + 0x26C)
#define MAD_CFG_VAD_CFG_NEL2_INIT_LEN    32
#define MAD_CFG_VAD_CFG_NEL2_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_NEL3_INIT_REG          (MAD_CFG_BASE + 0x270)
#define MAD_CFG_VAD_CFG_NEL3_INIT_LEN    32
#define MAD_CFG_VAD_CFG_NEL3_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_INVNEL0_INIT_REG       (MAD_CFG_BASE + 0x274)
#define MAD_CFG_VAD_CFG_INVNEL0_INIT_LEN    32
#define MAD_CFG_VAD_CFG_INVNEL0_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_INVNEL1_INIT_REG       (MAD_CFG_BASE + 0x278)
#define MAD_CFG_VAD_CFG_INVNEL1_INIT_LEN    32
#define MAD_CFG_VAD_CFG_INVNEL1_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_INVNEL2_INIT_REG       (MAD_CFG_BASE + 0x27C)
#define MAD_CFG_VAD_CFG_INVNEL2_INIT_LEN    32
#define MAD_CFG_VAD_CFG_INVNEL2_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_INVNEL3_INIT_REG       (MAD_CFG_BASE + 0x280)
#define MAD_CFG_VAD_CFG_INVNEL3_INIT_LEN    32
#define MAD_CFG_VAD_CFG_INVNEL3_INIT_OFFSET 0

#define MAD_CFG_VAD_CFG_WEIGHT0_REG            (MAD_CFG_BASE + 0x284)
#define MAD_CFG_VAD_CFG_WEIGHT0_LEN    5
#define MAD_CFG_VAD_CFG_WEIGHT0_OFFSET 0

#define MAD_CFG_VAD_CFG_WEIGHT1_REG            (MAD_CFG_BASE + 0x288)
#define MAD_CFG_VAD_CFG_WEIGHT1_LEN    5
#define MAD_CFG_VAD_CFG_WEIGHT1_OFFSET 0

#define MAD_CFG_VAD_CFG_WEIGHT2_REG            (MAD_CFG_BASE + 0x28C)
#define MAD_CFG_VAD_CFG_WEIGHT2_LEN    5
#define MAD_CFG_VAD_CFG_WEIGHT2_OFFSET 0

#define MAD_CFG_VAD_CFG_WEIGHT3_REG            (MAD_CFG_BASE + 0x290)
#define MAD_CFG_VAD_CFG_WEIGHT3_LEN    5
#define MAD_CFG_VAD_CFG_WEIGHT3_OFFSET 0

#define MAD_CFG_VAD_CFG_HANG_OVER_REG          (MAD_CFG_BASE + 0x294)
#define MAD_CFG_VAD_CFG_HANG_OVER_LEN    8
#define MAD_CFG_VAD_CFG_HANG_OVER_OFFSET 0

#define MAD_CFG_VAD_CFG_CONTIOUS_SPEECH_REG    (MAD_CFG_BASE + 0x298)
#define MAD_CFG_VAD_CFG_CONTIOUS_SPEECH_LEN    3
#define MAD_CFG_VAD_CFG_CONTIOUS_SPEECH_OFFSET 0

#define MAD_CFG_VAD_CFG_ACTIVE_SPEECH_REG      (MAD_CFG_BASE + 0x29C)
#define MAD_CFG_VAD_CFG_JUDGE_SEL_LEN        1
#define MAD_CFG_VAD_CFG_JUDGE_SEL_OFFSET     4
#define MAD_CFG_VAD_CFG_ACITVE_SPEECH_LEN    4
#define MAD_CFG_VAD_CFG_ACITVE_SPEECH_OFFSET 0

#define MAD_CFG_VAD_CFG_INT_CLR_REG            (MAD_CFG_BASE + 0x2A0)
#define MAD_CFG_VAD_CFG_INT_CLR_LEN    1
#define MAD_CFG_VAD_CFG_INT_CLR_OFFSET 0

#define MAD_CFG_VAD_CFG_INT_MSK_REG            (MAD_CFG_BASE + 0x2A4)
#define MAD_CFG_VAD_CFG_INT_MSK_LEN    1
#define MAD_CFG_VAD_CFG_INT_MSK_OFFSET 0

#define MAD_CFG_VAD_CFG_INT_ST_REG             (MAD_CFG_BASE + 0x2A8)
#define MAD_CFG_VAD_CFG_INT_ST_LEN    1
#define MAD_CFG_VAD_CFG_INT_ST_OFFSET 0

#define MAD_CFG_VAD_CFG_FRM_CNT_THRD_REG       (MAD_CFG_BASE + 0x2AC)
#define MAD_CFG_VAD_CFG_FRM_CNT_THRD_LEN    32
#define MAD_CFG_VAD_CFG_FRM_CNT_THRD_OFFSET 0

#define MAD_CFG_VAD_MIC_SEL_FLAG_REG           (MAD_CFG_BASE + 0x2B0)
#define MAD_CFG_VAD_MIC_SEL_FLAG_LEN    1
#define MAD_CFG_VAD_MIC_SEL_FLAG_OFFSET 0

#define MAD_CFG_CLKEN_SEC_REG                  (MAD_CFG_BASE + 0x2B4)
#define MAD_CFG_CLKEN_SEC_LEN    1
#define MAD_CFG_CLKEN_SEC_OFFSET 0

#define MAD_CFG_PGA_THRE_CTRL0_REG             (MAD_CFG_BASE + 0x2B8)
#define MAD_CFG_PGA_MIXER_THRE_CTRL0_LEN    32
#define MAD_CFG_PGA_MIXER_THRE_CTRL0_OFFSET 0

#define MAD_CFG_PGA_THRE_CTRL1_REG             (MAD_CFG_BASE + 0x2BC)
#define MAD_CFG_PGA_MIXER_THRE_CTRL1_LEN    32
#define MAD_CFG_PGA_MIXER_THRE_CTRL1_OFFSET 0

#define MAD_CFG_PGA_THRE_CTRL2_REG             (MAD_CFG_BASE + 0x2C0)
#define MAD_CFG_PGA_MIXER_THRE_CTRL2_LEN    32
#define MAD_CFG_PGA_MIXER_THRE_CTRL2_OFFSET 0

#define MAD_CFG_PGA_GAINOFFSET_CTRL0_REG       (MAD_CFG_BASE + 0x2C4)
#define MAD_CFG_ADC3_PGA_GAINOFFSET_LEN    8
#define MAD_CFG_ADC3_PGA_GAINOFFSET_OFFSET 24
#define MAD_CFG_ADC2_PGA_GAINOFFSET_LEN    8
#define MAD_CFG_ADC2_PGA_GAINOFFSET_OFFSET 16
#define MAD_CFG_ADC1_PGA_GAINOFFSET_LEN    8
#define MAD_CFG_ADC1_PGA_GAINOFFSET_OFFSET 8
#define MAD_CFG_ADC0_PGA_GAINOFFSET_LEN    8
#define MAD_CFG_ADC0_PGA_GAINOFFSET_OFFSET 0

#define MAD_CFG_ADC0_PGA_CTRL_REG              (MAD_CFG_BASE + 0x2C8)
#define MAD_CFG_ADC0_PGA_GAIN_LEN          8
#define MAD_CFG_ADC0_PGA_GAIN_OFFSET       24
#define MAD_CFG_ADC0_PGA_CFG_LEN           3
#define MAD_CFG_ADC0_PGA_CFG_OFFSET        21
#define MAD_CFG_ADC0_PGA_FADE_IN_LEN       5
#define MAD_CFG_ADC0_PGA_FADE_IN_OFFSET    16
#define MAD_CFG_ADC0_PGA_FADE_OUT_LEN      5
#define MAD_CFG_ADC0_PGA_FADE_OUT_OFFSET   11
#define MAD_CFG_ADC0_PGA_BYPASS_LEN        1
#define MAD_CFG_ADC0_PGA_BYPASS_OFFSET     10
#define MAD_CFG_ADC0_PGA_NOISE_EN_LEN      1
#define MAD_CFG_ADC0_PGA_NOISE_EN_OFFSET   9
#define MAD_CFG_ADC0_PGA_THRE_ID_LEN       2
#define MAD_CFG_ADC0_PGA_THRE_ID_OFFSET    7
#define MAD_CFG_ADC0_PGA_ZERO_NUM_LEN      5
#define MAD_CFG_ADC0_PGA_ZERO_NUM_OFFSET   2
#define MAD_CFG_ADC0_PGA_LINEAR_SEL_LEN    1
#define MAD_CFG_ADC0_PGA_LINEAR_SEL_OFFSET 1

#define MAD_CFG_ADC1_PGA_CTRL_REG              (MAD_CFG_BASE + 0x2CC)
#define MAD_CFG_ADC1_PGA_GAIN_LEN          8
#define MAD_CFG_ADC1_PGA_GAIN_OFFSET       24
#define MAD_CFG_ADC1_PGA_CFG_LEN           3
#define MAD_CFG_ADC1_PGA_CFG_OFFSET        21
#define MAD_CFG_ADC1_PGA_FADE_IN_LEN       5
#define MAD_CFG_ADC1_PGA_FADE_IN_OFFSET    16
#define MAD_CFG_ADC1_PGA_FADE_OUT_LEN      5
#define MAD_CFG_ADC1_PGA_FADE_OUT_OFFSET   11
#define MAD_CFG_ADC1_PGA_BYPASS_LEN        1
#define MAD_CFG_ADC1_PGA_BYPASS_OFFSET     10
#define MAD_CFG_ADC1_PGA_NOISE_EN_LEN      1
#define MAD_CFG_ADC1_PGA_NOISE_EN_OFFSET   9
#define MAD_CFG_ADC1_PGA_THRE_ID_LEN       2
#define MAD_CFG_ADC1_PGA_THRE_ID_OFFSET    7
#define MAD_CFG_ADC1_PGA_ZERO_NUM_LEN      5
#define MAD_CFG_ADC1_PGA_ZERO_NUM_OFFSET   2
#define MAD_CFG_ADC1_PGA_LINEAR_SEL_LEN    1
#define MAD_CFG_ADC1_PGA_LINEAR_SEL_OFFSET 1

#define MAD_CFG_ADC2_PGA_CTRL_REG              (MAD_CFG_BASE + 0x2D0)
#define MAD_CFG_ADC2_PGA_GAIN_LEN          8
#define MAD_CFG_ADC2_PGA_GAIN_OFFSET       24
#define MAD_CFG_ADC2_PGA_CFG_LEN           3
#define MAD_CFG_ADC2_PGA_CFG_OFFSET        21
#define MAD_CFG_ADC2_PGA_FADE_IN_LEN       5
#define MAD_CFG_ADC2_PGA_FADE_IN_OFFSET    16
#define MAD_CFG_ADC2_PGA_FADE_OUT_LEN      5
#define MAD_CFG_ADC2_PGA_FADE_OUT_OFFSET   11
#define MAD_CFG_ADC2_PGA_BYPASS_LEN        1
#define MAD_CFG_ADC2_PGA_BYPASS_OFFSET     10
#define MAD_CFG_ADC2_PGA_NOISE_EN_LEN      1
#define MAD_CFG_ADC2_PGA_NOISE_EN_OFFSET   9
#define MAD_CFG_ADC2_PGA_THRE_ID_LEN       2
#define MAD_CFG_ADC2_PGA_THRE_ID_OFFSET    7
#define MAD_CFG_ADC2_PGA_ZERO_NUM_LEN      5
#define MAD_CFG_ADC2_PGA_ZERO_NUM_OFFSET   2
#define MAD_CFG_ADC2_PGA_LINEAR_SEL_LEN    1
#define MAD_CFG_ADC2_PGA_LINEAR_SEL_OFFSET 1

#define MAD_CFG_ADC3_PGA_CTRL_REG              (MAD_CFG_BASE + 0x2D4)
#define MAD_CFG_ADC3_PGA_GAIN_LEN          8
#define MAD_CFG_ADC3_PGA_GAIN_OFFSET       24
#define MAD_CFG_ADC3_PGA_CFG_LEN           3
#define MAD_CFG_ADC3_PGA_CFG_OFFSET        21
#define MAD_CFG_ADC3_PGA_FADE_IN_LEN       5
#define MAD_CFG_ADC3_PGA_FADE_IN_OFFSET    16
#define MAD_CFG_ADC3_PGA_FADE_OUT_LEN      5
#define MAD_CFG_ADC3_PGA_FADE_OUT_OFFSET   11
#define MAD_CFG_ADC3_PGA_BYPASS_LEN        1
#define MAD_CFG_ADC3_PGA_BYPASS_OFFSET     10
#define MAD_CFG_ADC3_PGA_NOISE_EN_LEN      1
#define MAD_CFG_ADC3_PGA_NOISE_EN_OFFSET   9
#define MAD_CFG_ADC3_PGA_THRE_ID_LEN       2
#define MAD_CFG_ADC3_PGA_THRE_ID_OFFSET    7
#define MAD_CFG_ADC3_PGA_ZERO_NUM_LEN      5
#define MAD_CFG_ADC3_PGA_ZERO_NUM_OFFSET   2
#define MAD_CFG_ADC3_PGA_LINEAR_SEL_LEN    1
#define MAD_CFG_ADC3_PGA_LINEAR_SEL_OFFSET 1

#define MAD_CFG_PGA_GAINOFFSET_CTRL1_REG       (MAD_CFG_BASE + 0x2D8)
#define MAD_CFG_ADC7_PGA_GAINOFFSET_LEN    8
#define MAD_CFG_ADC7_PGA_GAINOFFSET_OFFSET 24
#define MAD_CFG_ADC6_PGA_GAINOFFSET_LEN    8
#define MAD_CFG_ADC6_PGA_GAINOFFSET_OFFSET 16
#define MAD_CFG_ADC5_PGA_GAINOFFSET_LEN    8
#define MAD_CFG_ADC5_PGA_GAINOFFSET_OFFSET 8
#define MAD_CFG_ADC4_PGA_GAINOFFSET_LEN    8
#define MAD_CFG_ADC4_PGA_GAINOFFSET_OFFSET 0

#define MAD_CFG_ADC4_PGA_CTRL_REG              (MAD_CFG_BASE + 0x2DC)
#define MAD_CFG_ADC4_PGA_GAIN_LEN          8
#define MAD_CFG_ADC4_PGA_GAIN_OFFSET       24
#define MAD_CFG_ADC4_PGA_CFG_LEN           3
#define MAD_CFG_ADC4_PGA_CFG_OFFSET        21
#define MAD_CFG_ADC4_PGA_FADE_IN_LEN       5
#define MAD_CFG_ADC4_PGA_FADE_IN_OFFSET    16
#define MAD_CFG_ADC4_PGA_FADE_OUT_LEN      5
#define MAD_CFG_ADC4_PGA_FADE_OUT_OFFSET   11
#define MAD_CFG_ADC4_PGA_BYPASS_LEN        1
#define MAD_CFG_ADC4_PGA_BYPASS_OFFSET     10
#define MAD_CFG_ADC4_PGA_NOISE_EN_LEN      1
#define MAD_CFG_ADC4_PGA_NOISE_EN_OFFSET   9
#define MAD_CFG_ADC4_PGA_THRE_ID_LEN       2
#define MAD_CFG_ADC4_PGA_THRE_ID_OFFSET    7
#define MAD_CFG_ADC4_PGA_ZERO_NUM_LEN      5
#define MAD_CFG_ADC4_PGA_ZERO_NUM_OFFSET   2
#define MAD_CFG_ADC4_PGA_LINEAR_SEL_LEN    1
#define MAD_CFG_ADC4_PGA_LINEAR_SEL_OFFSET 1

#define MAD_CFG_ADC5_PGA_CTRL_REG              (MAD_CFG_BASE + 0x2E0)
#define MAD_CFG_ADC5_PGA_GAIN_LEN          8
#define MAD_CFG_ADC5_PGA_GAIN_OFFSET       24
#define MAD_CFG_ADC5_PGA_CFG_LEN           3
#define MAD_CFG_ADC5_PGA_CFG_OFFSET        21
#define MAD_CFG_ADC5_PGA_FADE_IN_LEN       5
#define MAD_CFG_ADC5_PGA_FADE_IN_OFFSET    16
#define MAD_CFG_ADC5_PGA_FADE_OUT_LEN      5
#define MAD_CFG_ADC5_PGA_FADE_OUT_OFFSET   11
#define MAD_CFG_ADC5_PGA_BYPASS_LEN        1
#define MAD_CFG_ADC5_PGA_BYPASS_OFFSET     10
#define MAD_CFG_ADC5_PGA_NOISE_EN_LEN      1
#define MAD_CFG_ADC5_PGA_NOISE_EN_OFFSET   9
#define MAD_CFG_ADC5_PGA_THRE_ID_LEN       2
#define MAD_CFG_ADC5_PGA_THRE_ID_OFFSET    7
#define MAD_CFG_ADC5_PGA_ZERO_NUM_LEN      5
#define MAD_CFG_ADC5_PGA_ZERO_NUM_OFFSET   2
#define MAD_CFG_ADC5_PGA_LINEAR_SEL_LEN    1
#define MAD_CFG_ADC5_PGA_LINEAR_SEL_OFFSET 1

#define MAD_CFG_ADC6_PGA_CTRL_REG              (MAD_CFG_BASE + 0x2E4)
#define MAD_CFG_ADC6_PGA_GAIN_LEN          8
#define MAD_CFG_ADC6_PGA_GAIN_OFFSET       24
#define MAD_CFG_ADC6_PGA_CFG_LEN           3
#define MAD_CFG_ADC6_PGA_CFG_OFFSET        21
#define MAD_CFG_ADC6_PGA_FADE_IN_LEN       5
#define MAD_CFG_ADC6_PGA_FADE_IN_OFFSET    16
#define MAD_CFG_ADC6_PGA_FADE_OUT_LEN      5
#define MAD_CFG_ADC6_PGA_FADE_OUT_OFFSET   11
#define MAD_CFG_ADC6_PGA_BYPASS_LEN        1
#define MAD_CFG_ADC6_PGA_BYPASS_OFFSET     10
#define MAD_CFG_ADC6_PGA_NOISE_EN_LEN      1
#define MAD_CFG_ADC6_PGA_NOISE_EN_OFFSET   9
#define MAD_CFG_ADC6_PGA_THRE_ID_LEN       2
#define MAD_CFG_ADC6_PGA_THRE_ID_OFFSET    7
#define MAD_CFG_ADC6_PGA_ZERO_NUM_LEN      5
#define MAD_CFG_ADC6_PGA_ZERO_NUM_OFFSET   2
#define MAD_CFG_ADC6_PGA_LINEAR_SEL_LEN    1
#define MAD_CFG_ADC6_PGA_LINEAR_SEL_OFFSET 1

#define MAD_CFG_ADC7_PGA_CTRL_REG              (MAD_CFG_BASE + 0x2E8)
#define MAD_CFG_ADC7_PGA_GAIN_LEN          8
#define MAD_CFG_ADC7_PGA_GAIN_OFFSET       24
#define MAD_CFG_ADC7_PGA_CFG_LEN           3
#define MAD_CFG_ADC7_PGA_CFG_OFFSET        21
#define MAD_CFG_ADC7_PGA_FADE_IN_LEN       5
#define MAD_CFG_ADC7_PGA_FADE_IN_OFFSET    16
#define MAD_CFG_ADC7_PGA_FADE_OUT_LEN      5
#define MAD_CFG_ADC7_PGA_FADE_OUT_OFFSET   11
#define MAD_CFG_ADC7_PGA_BYPASS_LEN        1
#define MAD_CFG_ADC7_PGA_BYPASS_OFFSET     10
#define MAD_CFG_ADC7_PGA_NOISE_EN_LEN      1
#define MAD_CFG_ADC7_PGA_NOISE_EN_OFFSET   9
#define MAD_CFG_ADC7_PGA_THRE_ID_LEN       2
#define MAD_CFG_ADC7_PGA_THRE_ID_OFFSET    7
#define MAD_CFG_ADC7_PGA_ZERO_NUM_LEN      5
#define MAD_CFG_ADC7_PGA_ZERO_NUM_OFFSET   2
#define MAD_CFG_ADC7_PGA_LINEAR_SEL_LEN    1
#define MAD_CFG_ADC7_PGA_LINEAR_SEL_OFFSET 1

#define MAD_CFG_MAD_CLK_EN1_REG                (MAD_CFG_BASE + 0x2EC)
#define MAD_CFG_SIF_6144K_CLKEN_LEN    1
#define MAD_CFG_SIF_6144K_CLKEN_OFFSET 0

#define MAD_CFG_MIC_ADC1_DIN_SEL_REG           (MAD_CFG_BASE + 0x2F0)
#define MAD_CFG_MIC_ADC1_DIN_SEL_LEN    1
#define MAD_CFG_MIC_ADC1_DIN_SEL_OFFSET 0

#define MAD_CFG_MAD_BM_CTRL_REG                (MAD_CFG_BASE + 0x2F4)
#define MAD_CFG_MAD_BM_SIF_CTRL_LEN    3
#define MAD_CFG_MAD_BM_SIF_CTRL_OFFSET 0

#define MAD_CFG_MEM_CTRL_SPEA_REG              (MAD_CFG_BASE + 0x2F8)
#define MAD_CFG_MEM_CTRL_SPEA_LEN    26
#define MAD_CFG_MEM_CTRL_SPEA_OFFSET 0

#endif // __MAD_CFG_REG_OFFSET_FIELD_H__
