Info: Generated by version: 19.4 build 64
Info: Starting: Create simulation model
Info: qsys-generate /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub --family="Stratix 10" --part=1SG280LN2F43E1VG
Info: FpSub.fp_functions_0: /opt/altera/19.4/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/19.4/quartus/dspba/backend/linux64 -target Stratix10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: FpSub.fp_functions_0: /opt/altera/19.4/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/19.4/quartus/dspba/backend/linux64 -target Stratix10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: FpSub: "Transforming system: FpSub"
Info: FpSub: "Naming system components in system: FpSub"
Info: FpSub: "Processing generation queue"
Info: FpSub: "Generating: FpSub"
Info: FpSub: "Generating: FpSub_altera_fp_functions_191_ftpkbti"
Info: fp_functions_0: /opt/altera/19.4/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/19.4/quartus/dspba/backend/linux64 -target Stratix10 -frequency 200 -name FpSub_altera_fp_functions_191_ftpkbti -noChanValid -enable -enableHardFP 1 -printMachineReadable -lang VHDL -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: Latency on Stratix 10 is 3 cycles
Info: fp_functions_0: DSP Blocks Used: 2
Info: fp_functions_0: LUTs Used: 0
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: FpSub: Done "FpSub" with 2 modules, 4 files
Info: Generating the following file(s) for MODELSIM simulator in /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub.ip --output-directory=/home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for RIVIERA simulator in /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub.ip --block-symbol-file --output-directory=/home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub --family="Stratix 10" --part=1SG280LN2F43E1VG
Info: FpSub.fp_functions_0: /opt/altera/19.4/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/19.4/quartus/dspba/backend/linux64 -target Stratix10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: FpSub.fp_functions_0: /opt/altera/19.4/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/19.4/quartus/dspba/backend/linux64 -target Stratix10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub.ip --synthesis=VERILOG --output-directory=/home/anthony/ec953sp2020/gitrepos/md_lr/ip/FpSub/FpSub --family="Stratix 10" --part=1SG280LN2F43E1VG
Info: FpSub.fp_functions_0: /opt/altera/19.4/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/19.4/quartus/dspba/backend/linux64 -target Stratix10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: FpSub.fp_functions_0: /opt/altera/19.4/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/19.4/quartus/dspba/backend/linux64 -target Stratix10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: FpSub: "Transforming system: FpSub"
Info: FpSub: "Naming system components in system: FpSub"
Info: FpSub: "Processing generation queue"
Info: FpSub: "Generating: FpSub"
Info: FpSub: "Generating: FpSub_altera_fp_functions_191_ftpkbti"
Info: fp_functions_0: /opt/altera/19.4/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/19.4/quartus/dspba/backend/linux64 -target Stratix10 -frequency 200 -name FpSub_altera_fp_functions_191_ftpkbti -noChanValid -enable -enableHardFP 1 -printMachineReadable -lang VHDL -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: Latency on Stratix 10 is 3 cycles
Info: fp_functions_0: DSP Blocks Used: 2
Info: fp_functions_0: LUTs Used: 0
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: FpSub: Done "FpSub" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in FpSub. No files generated.
Info: Finished: Generate IP Core Documentation
