<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2025.1.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>7.484</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>7.484</CP_FINAL>
  <CP_ROUTE>7.484</CP_ROUTE>
  <CP_SYNTH>6.637</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>2.516</SLACK_FINAL>
  <SLACK_ROUTE>2.516</SLACK_ROUTE>
  <SLACK_SYNTH>3.363</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.516</WNS_FINAL>
  <WNS_ROUTE>2.516</WNS_ROUTE>
  <WNS_SYNTH>3.363</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>67</BRAM>
    <CLB>458</CLB>
    <DSP>1</DSP>
    <FF>2784</FF>
    <LATCH>0</LATCH>
    <LUT>1970</LUT>
    <SRL>133</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>432</BRAM>
    <CLB>8820</CLB>
    <DSP>360</DSP>
    <FF>141120</FF>
    <LUT>70560</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="top_kernel" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="8">A_1_U A_m_axi_U C_1_U C_m_axi_U control_s_axi_U mul_24s_17s_41_1_1_U2 sdiv_38ns_24s_38_42_seq_1_U1 tmp_U</SubModules>
    <Resources BRAM="67" DSP="1" FF="2784" LUT="1970" LogicLUT="1837" RAMB18="1" RAMB36="33" SRL="133"/>
    <LocalResources FF="614" LUT="104" LogicLUT="103" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/A_1_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_1_RAM_AUTO_1R1W">
    <Resources BRAM="22" LUT="101" LogicLUT="101" RAMB36="11"/>
  </RtlModule>
  <RtlModule CELL="inst/A_m_axi_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_m_axi">
    <Resources BRAM="1" FF="741" LUT="493" LogicLUT="460" RAMB18="1" SRL="33"/>
  </RtlModule>
  <RtlModule CELL="inst/C_1_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_1_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/C_m_axi_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_C_m_axi">
    <Resources FF="998" LUT="683" LogicLUT="584" SRL="99"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_control_s_axi">
    <Resources FF="181" LUT="176" LogicLUT="176"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_24s_17s_41_1_1_U2" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_mul_24s_17s_41_1_1">
    <Resources DSP="1" LUT="59" LogicLUT="59"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U1" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <SubModules count="1">top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u</SubModules>
    <Resources FF="250" LUT="225" LogicLUT="225"/>
    <LocalResources FF="87" LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u" DEPTH="2" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq">
    <Resources FF="163" LUT="196" LogicLUT="196"/>
  </RtlModule>
  <RtlModule CELL="inst/tmp_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_1_RAM_AUTO_1R1W">
    <Resources BRAM="22" LUT="98" LogicLUT="98" RAMB36="11"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="7.320" DATAPATH_LOGIC_DELAY="5.044" DATAPATH_NET_DELAY="2.276" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[20]/S" LOGIC_LEVELS="18" MAX_FANOUT="24" SLACK="2.516" STARTPOINT_PIN="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="1901"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[20]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="715"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.320" DATAPATH_LOGIC_DELAY="5.044" DATAPATH_NET_DELAY="2.276" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[21]/S" LOGIC_LEVELS="18" MAX_FANOUT="24" SLACK="2.516" STARTPOINT_PIN="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="1901"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[21]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="715"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.320" DATAPATH_LOGIC_DELAY="5.044" DATAPATH_NET_DELAY="2.276" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[22]/S" LOGIC_LEVELS="18" MAX_FANOUT="24" SLACK="2.516" STARTPOINT_PIN="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="1901"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[22]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="715"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.319" DATAPATH_LOGIC_DELAY="5.162" DATAPATH_NET_DELAY="2.157" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[20]/D" LOGIC_LEVELS="19" MAX_FANOUT="23" SLACK="2.615" STARTPOINT_PIN="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="1901"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[20]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[20]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="715"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.303" DATAPATH_LOGIC_DELAY="5.182" DATAPATH_NET_DELAY="2.121" ENDPOINT_PIN="bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[21]/D" LOGIC_LEVELS="19" MAX_FANOUT="23" SLACK="2.631" STARTPOINT_PIN="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_A_1_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="1901"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="988"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[21]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/select_ln56_3_reg_1580_reg[21]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="715"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/top_kernel_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/top_kernel_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/top_kernel_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/top_kernel_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/top_kernel_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/top_kernel_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/top_kernel_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/top_kernel_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
