INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KC/Documents/CompOrgnewlab/CompOrgnewlab.srcs/sources_1/new/Alu4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KC/Documents/CompOrgnewlab/CompOrgnewlab.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
