

================================================================
== Vitis HLS Report for 'Rayleigh_Pipeline_VITIS_LOOP_69_6'
================================================================
* Date:           Wed May 25 16:33:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        normalRNG.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  2.340 us|  2.340 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_6  |       37|       37|        10|          4|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %codeRepl"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [Rayleigh.cpp:69]   --->   Operation 16 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "%icmp_ln69 = icmp_eq  i4 %i_3, i4 8" [Rayleigh.cpp:69]   --->   Operation 18 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln69 = add i4 %i_3, i4 1" [Rayleigh.cpp:69]   --->   Operation 20 'add' 'add_ln69' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %.split32, void %.exitStub" [Rayleigh.cpp:69]   --->   Operation 21 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_3, i3 0" [Rayleigh.cpp:73]   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i7 %tmp_s" [Rayleigh.cpp:73]   --->   Operation 23 'zext' 'zext_ln73' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%H_rvd_addr = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln73" [Rayleigh.cpp:73]   --->   Operation 24 'getelementptr' 'H_rvd_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln73 = or i7 %tmp_s, i7 1" [Rayleigh.cpp:73]   --->   Operation 25 'or' 'or_ln73' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73" [Rayleigh.cpp:73]   --->   Operation 26 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%H_rvd_addr_1 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_3" [Rayleigh.cpp:73]   --->   Operation 27 'getelementptr' 'H_rvd_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.71ns)   --->   "%H_rvd_load = load i6 %H_rvd_addr" [Rayleigh.cpp:73]   --->   Operation 28 'load' 'H_rvd_load' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 29 [2/2] (0.71ns)   --->   "%H_rvd_load_1 = load i6 %H_rvd_addr_1" [Rayleigh.cpp:73]   --->   Operation 29 'load' 'H_rvd_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln69 = store i4 %add_ln69, i4 %i" [Rayleigh.cpp:69]   --->   Operation 30 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 40.6>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln73_1 = or i7 %tmp_s, i7 2" [Rayleigh.cpp:73]   --->   Operation 31 'or' 'or_ln73_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73_1" [Rayleigh.cpp:73]   --->   Operation 32 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%H_rvd_addr_2 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_4" [Rayleigh.cpp:73]   --->   Operation 33 'getelementptr' 'H_rvd_addr_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln73_2 = or i7 %tmp_s, i7 3" [Rayleigh.cpp:73]   --->   Operation 34 'or' 'or_ln73_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73_2" [Rayleigh.cpp:73]   --->   Operation 35 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%H_rvd_addr_3 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_5" [Rayleigh.cpp:73]   --->   Operation 36 'getelementptr' 'H_rvd_addr_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.71ns)   --->   "%H_rvd_load = load i6 %H_rvd_addr" [Rayleigh.cpp:73]   --->   Operation 37 'load' 'H_rvd_load' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/1] (39.9ns)   --->   "%mul = dmul i64 %H_rvd_load, i64 -0.710938" [Rayleigh.cpp:73]   --->   Operation 38 'dmul' 'mul' <Predicate = (!icmp_ln69)> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/2] (0.71ns)   --->   "%H_rvd_load_1 = load i6 %H_rvd_addr_1" [Rayleigh.cpp:73]   --->   Operation 39 'load' 'H_rvd_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 40 [1/1] (39.9ns)   --->   "%mul_1 = dmul i64 %H_rvd_load_1, i64 0.707031" [Rayleigh.cpp:73]   --->   Operation 40 'dmul' 'mul_1' <Predicate = (!icmp_ln69)> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [2/2] (0.71ns)   --->   "%H_rvd_load_2 = load i6 %H_rvd_addr_2" [Rayleigh.cpp:73]   --->   Operation 41 'load' 'H_rvd_load_2' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 42 [2/2] (0.71ns)   --->   "%H_rvd_load_3 = load i6 %H_rvd_addr_3" [Rayleigh.cpp:73]   --->   Operation 42 'load' 'H_rvd_load_3' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 40.6>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln73_3 = or i7 %tmp_s, i7 4" [Rayleigh.cpp:73]   --->   Operation 43 'or' 'or_ln73_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73_3" [Rayleigh.cpp:73]   --->   Operation 44 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%H_rvd_addr_4 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_6" [Rayleigh.cpp:73]   --->   Operation 45 'getelementptr' 'H_rvd_addr_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln73_4 = or i7 %tmp_s, i7 5" [Rayleigh.cpp:73]   --->   Operation 46 'or' 'or_ln73_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73_4" [Rayleigh.cpp:73]   --->   Operation 47 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%H_rvd_addr_5 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_7" [Rayleigh.cpp:73]   --->   Operation 48 'getelementptr' 'H_rvd_addr_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (35.4ns)   --->   "%add = dadd i64 %mul, i64 0" [Rayleigh.cpp:73]   --->   Operation 49 'dadd' 'add' <Predicate = (!icmp_ln69)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/2] (0.71ns)   --->   "%H_rvd_load_2 = load i6 %H_rvd_addr_2" [Rayleigh.cpp:73]   --->   Operation 50 'load' 'H_rvd_load_2' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 51 [1/1] (39.9ns)   --->   "%mul_2 = dmul i64 %H_rvd_load_2, i64 -0.710938" [Rayleigh.cpp:73]   --->   Operation 51 'dmul' 'mul_2' <Predicate = (!icmp_ln69)> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (0.71ns)   --->   "%H_rvd_load_3 = load i6 %H_rvd_addr_3" [Rayleigh.cpp:73]   --->   Operation 52 'load' 'H_rvd_load_3' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 53 [1/1] (39.9ns)   --->   "%mul_3 = dmul i64 %H_rvd_load_3, i64 -0.710938" [Rayleigh.cpp:73]   --->   Operation 53 'dmul' 'mul_3' <Predicate = (!icmp_ln69)> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (0.71ns)   --->   "%H_rvd_load_4 = load i6 %H_rvd_addr_4" [Rayleigh.cpp:73]   --->   Operation 54 'load' 'H_rvd_load_4' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 55 [2/2] (0.71ns)   --->   "%H_rvd_load_5 = load i6 %H_rvd_addr_5" [Rayleigh.cpp:73]   --->   Operation 55 'load' 'H_rvd_load_5' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 40.6>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln73_5 = or i7 %tmp_s, i7 6" [Rayleigh.cpp:73]   --->   Operation 56 'or' 'or_ln73_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73_5" [Rayleigh.cpp:73]   --->   Operation 57 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%H_rvd_addr_6 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_8" [Rayleigh.cpp:73]   --->   Operation 58 'getelementptr' 'H_rvd_addr_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln73_6 = or i7 %tmp_s, i7 7" [Rayleigh.cpp:73]   --->   Operation 59 'or' 'or_ln73_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln73_6" [Rayleigh.cpp:73]   --->   Operation 60 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%H_rvd_addr_7 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_9" [Rayleigh.cpp:73]   --->   Operation 61 'getelementptr' 'H_rvd_addr_7' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (35.4ns)   --->   "%add_1 = dadd i64 %add, i64 %mul_1" [Rayleigh.cpp:73]   --->   Operation 62 'dadd' 'add_1' <Predicate = (!icmp_ln69)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/2] (0.71ns)   --->   "%H_rvd_load_4 = load i6 %H_rvd_addr_4" [Rayleigh.cpp:73]   --->   Operation 63 'load' 'H_rvd_load_4' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 64 [1/1] (39.9ns)   --->   "%mul_4 = dmul i64 %H_rvd_load_4, i64 -0.710938" [Rayleigh.cpp:73]   --->   Operation 64 'dmul' 'mul_4' <Predicate = (!icmp_ln69)> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/2] (0.71ns)   --->   "%H_rvd_load_5 = load i6 %H_rvd_addr_5" [Rayleigh.cpp:73]   --->   Operation 65 'load' 'H_rvd_load_5' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 66 [1/1] (39.9ns)   --->   "%mul_5 = dmul i64 %H_rvd_load_5, i64 -0.710938" [Rayleigh.cpp:73]   --->   Operation 66 'dmul' 'mul_5' <Predicate = (!icmp_ln69)> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [2/2] (0.71ns)   --->   "%H_rvd_load_6 = load i6 %H_rvd_addr_6" [Rayleigh.cpp:73]   --->   Operation 67 'load' 'H_rvd_load_6' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 68 [2/2] (0.71ns)   --->   "%H_rvd_load_7 = load i6 %H_rvd_addr_7" [Rayleigh.cpp:73]   --->   Operation 68 'load' 'H_rvd_load_7' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 40.6>
ST_5 : Operation 69 [1/1] (35.4ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul_2" [Rayleigh.cpp:73]   --->   Operation 69 'dadd' 'add_2' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/2] (0.71ns)   --->   "%H_rvd_load_6 = load i6 %H_rvd_addr_6" [Rayleigh.cpp:73]   --->   Operation 70 'load' 'H_rvd_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 71 [1/1] (39.9ns)   --->   "%mul_6 = dmul i64 %H_rvd_load_6, i64 0.707031" [Rayleigh.cpp:73]   --->   Operation 71 'dmul' 'mul_6' <Predicate = true> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/2] (0.71ns)   --->   "%H_rvd_load_7 = load i6 %H_rvd_addr_7" [Rayleigh.cpp:73]   --->   Operation 72 'load' 'H_rvd_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 73 [1/1] (39.9ns)   --->   "%mul_7 = dmul i64 %H_rvd_load_7, i64 -0.710938" [Rayleigh.cpp:73]   --->   Operation 73 'dmul' 'mul_7' <Predicate = true> <Delay = 39.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 0> <II = 1> <Delay = 39.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 35.4>
ST_6 : Operation 74 [1/1] (35.4ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul_3" [Rayleigh.cpp:73]   --->   Operation 74 'dadd' 'add_3' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 35.4>
ST_7 : Operation 75 [1/1] (35.4ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul_4" [Rayleigh.cpp:73]   --->   Operation 75 'dadd' 'add_4' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 35.4>
ST_8 : Operation 76 [1/1] (35.4ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul_5" [Rayleigh.cpp:73]   --->   Operation 76 'dadd' 'add_5' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 35.4>
ST_9 : Operation 77 [1/1] (35.4ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul_6" [Rayleigh.cpp:73]   --->   Operation 77 'dadd' 'add_6' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 36.1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%i_5_cast = zext i4 %i_3" [Rayleigh.cpp:69]   --->   Operation 78 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [Rayleigh.cpp:23]   --->   Operation 79 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%H_mul_x_addr = getelementptr i64 %H_mul_x, i64 0, i64 %i_5_cast" [Rayleigh.cpp:70]   --->   Operation 80 'getelementptr' 'H_mul_x_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (35.4ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul_7" [Rayleigh.cpp:73]   --->   Operation 81 'dadd' 'add_7' <Predicate = true> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.71ns)   --->   "%store_ln73 = store i64 %add_7, i3 %H_mul_x_addr" [Rayleigh.cpp:73]   --->   Operation 82 'store' 'store_ln73' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %codeRepl"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ H_rvd]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ H_mul_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01000000000]
store_ln0         (store            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
i_3               (load             ) [ 01111111111]
specpipeline_ln0  (specpipeline     ) [ 00000000000]
icmp_ln69         (icmp             ) [ 01111110000]
empty             (speclooptripcount) [ 00000000000]
add_ln69          (add              ) [ 00000000000]
br_ln69           (br               ) [ 00000000000]
tmp_s             (bitconcatenate   ) [ 00111000000]
zext_ln73         (zext             ) [ 00000000000]
H_rvd_addr        (getelementptr    ) [ 00100000000]
or_ln73           (or               ) [ 00000000000]
tmp_3             (bitconcatenate   ) [ 00000000000]
H_rvd_addr_1      (getelementptr    ) [ 00100000000]
store_ln69        (store            ) [ 00000000000]
or_ln73_1         (or               ) [ 00000000000]
tmp_4             (bitconcatenate   ) [ 00000000000]
H_rvd_addr_2      (getelementptr    ) [ 00010000000]
or_ln73_2         (or               ) [ 00000000000]
tmp_5             (bitconcatenate   ) [ 00000000000]
H_rvd_addr_3      (getelementptr    ) [ 00010000000]
H_rvd_load        (load             ) [ 00000000000]
mul               (dmul             ) [ 00010000000]
H_rvd_load_1      (load             ) [ 00000000000]
mul_1             (dmul             ) [ 00011000000]
or_ln73_3         (or               ) [ 00000000000]
tmp_6             (bitconcatenate   ) [ 00000000000]
H_rvd_addr_4      (getelementptr    ) [ 00001000000]
or_ln73_4         (or               ) [ 00000000000]
tmp_7             (bitconcatenate   ) [ 00000000000]
H_rvd_addr_5      (getelementptr    ) [ 00001000000]
add               (dadd             ) [ 00001000000]
H_rvd_load_2      (load             ) [ 00000000000]
mul_2             (dmul             ) [ 01001100000]
H_rvd_load_3      (load             ) [ 00000000000]
mul_3             (dmul             ) [ 01101110000]
or_ln73_5         (or               ) [ 00000000000]
tmp_8             (bitconcatenate   ) [ 00000000000]
H_rvd_addr_6      (getelementptr    ) [ 01000100000]
or_ln73_6         (or               ) [ 00000000000]
tmp_9             (bitconcatenate   ) [ 00000000000]
H_rvd_addr_7      (getelementptr    ) [ 01000100000]
add_1             (dadd             ) [ 01000100000]
H_rvd_load_4      (load             ) [ 00000000000]
mul_4             (dmul             ) [ 01110111000]
H_rvd_load_5      (load             ) [ 00000000000]
mul_5             (dmul             ) [ 01111111100]
add_2             (dadd             ) [ 00100010000]
H_rvd_load_6      (load             ) [ 00000000000]
mul_6             (dmul             ) [ 01111011110]
H_rvd_load_7      (load             ) [ 00000000000]
mul_7             (dmul             ) [ 01111011111]
add_3             (dadd             ) [ 00010001000]
add_4             (dadd             ) [ 00001000100]
add_5             (dadd             ) [ 01000000010]
add_6             (dadd             ) [ 00100000001]
i_5_cast          (zext             ) [ 00000000000]
specloopname_ln23 (specloopname     ) [ 00000000000]
H_mul_x_addr      (getelementptr    ) [ 00000000000]
add_7             (dadd             ) [ 00000000000]
store_ln73        (store            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
ret_ln0           (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="H_rvd">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_rvd"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="H_mul_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_mul_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i57.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="H_rvd_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="7" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="H_rvd_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="64" slack="0"/>
<pin id="73" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="0"/>
<pin id="81" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="82" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="64" slack="0"/>
<pin id="84" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_rvd_load/1 H_rvd_load_1/1 H_rvd_load_2/2 H_rvd_load_3/2 H_rvd_load_4/3 H_rvd_load_5/3 H_rvd_load_6/4 H_rvd_load_7/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="H_rvd_addr_2_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="64" slack="0"/>
<pin id="91" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_2/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="H_rvd_addr_3_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_3/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="H_rvd_addr_4_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="64" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_4/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="H_rvd_addr_5_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_5/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="H_rvd_addr_6_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="64" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_6/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="H_rvd_addr_7_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_7/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="H_mul_x_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_mul_x_addr/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln73_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/10 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/3 add_1/4 add_2/5 add_3/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="0" index="1" bw="64" slack="3"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_4/7 add_5/8 add_6/9 add_7/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/2 mul_2/3 mul_4/4 mul_6/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_1/2 mul_3/3 mul_5/4 mul_7/5 "/>
</bind>
</comp>

<comp id="172" class="1005" name="reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul mul_2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add add_1 add_2 add_3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_4 add_5 add_6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_3_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln69_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln69_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_s_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln73_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln73_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln69_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="or_ln73_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="1"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="or_ln73_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="1"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_2/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_5_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="or_ln73_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="2"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_3/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln73_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="2"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_4/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_7_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln73_5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="3"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_5/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="or_ln73_6_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="3"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_6/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_9_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="i_5_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="9"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast/10 "/>
</bind>
</comp>

<comp id="330" class="1005" name="i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="9"/>
<pin id="339" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="icmp_ln69_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_s_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="1"/>
<pin id="348" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="356" class="1005" name="H_rvd_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="1"/>
<pin id="358" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="H_rvd_addr_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="1"/>
<pin id="363" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="H_rvd_addr_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="1"/>
<pin id="368" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="H_rvd_addr_3_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="1"/>
<pin id="373" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="mul_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="2"/>
<pin id="378" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="H_rvd_addr_4_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="1"/>
<pin id="383" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_4 "/>
</bind>
</comp>

<comp id="386" class="1005" name="H_rvd_addr_5_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="1"/>
<pin id="388" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_5 "/>
</bind>
</comp>

<comp id="391" class="1005" name="mul_3_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="3"/>
<pin id="393" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="mul_3 "/>
</bind>
</comp>

<comp id="396" class="1005" name="H_rvd_addr_6_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="1"/>
<pin id="398" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_6 "/>
</bind>
</comp>

<comp id="401" class="1005" name="H_rvd_addr_7_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="1"/>
<pin id="403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_7 "/>
</bind>
</comp>

<comp id="406" class="1005" name="mul_4_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="3"/>
<pin id="408" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="mul_4 "/>
</bind>
</comp>

<comp id="411" class="1005" name="mul_5_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="4"/>
<pin id="413" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="mul_5 "/>
</bind>
</comp>

<comp id="416" class="1005" name="mul_6_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="4"/>
<pin id="418" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="mul_6 "/>
</bind>
</comp>

<comp id="421" class="1005" name="mul_7_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="5"/>
<pin id="423" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="mul_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="85"><net_src comp="62" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="86"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="87" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="102"><net_src comp="94" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="103" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="119" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="134"><net_src comp="126" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="153" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="162"><net_src comp="76" pin="7"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="76" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="175"><net_src comp="158" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="181"><net_src comp="148" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="187"><net_src comp="153" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="194" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="194" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="226"><net_src comp="209" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="222" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="236"><net_src comp="228" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="241"><net_src comp="203" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="242" pin="2"/><net_sink comp="247" pin=2"/></net>

<net id="255"><net_src comp="247" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="256" pin="2"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="261" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="270" pin="2"/><net_sink comp="275" pin=2"/></net>

<net id="283"><net_src comp="275" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="284" pin="2"/><net_sink comp="289" pin=2"/></net>

<net id="297"><net_src comp="289" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="298" pin="2"/><net_sink comp="303" pin=2"/></net>

<net id="311"><net_src comp="303" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="312" pin="2"/><net_sink comp="317" pin=2"/></net>

<net id="325"><net_src comp="317" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="333"><net_src comp="58" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="340"><net_src comp="194" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="345"><net_src comp="197" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="209" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="359"><net_src comp="62" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="364"><net_src comp="69" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="369"><net_src comp="87" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="374"><net_src comp="94" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="379"><net_src comp="164" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="384"><net_src comp="103" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="389"><net_src comp="110" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="394"><net_src comp="164" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="399"><net_src comp="119" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="404"><net_src comp="126" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="409"><net_src comp="158" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="414"><net_src comp="164" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="419"><net_src comp="158" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="424"><net_src comp="164" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="153" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: H_mul_x | {10 }
 - Input state : 
	Port: Rayleigh_Pipeline_VITIS_LOOP_69_6 : H_rvd | {1 2 3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln69 : 2
		add_ln69 : 2
		br_ln69 : 3
		tmp_s : 2
		zext_ln73 : 3
		H_rvd_addr : 4
		or_ln73 : 3
		tmp_3 : 3
		H_rvd_addr_1 : 4
		H_rvd_load : 5
		H_rvd_load_1 : 5
		store_ln69 : 3
	State 2
		H_rvd_addr_2 : 1
		H_rvd_addr_3 : 1
		mul : 1
		mul_1 : 1
		H_rvd_load_2 : 2
		H_rvd_load_3 : 2
	State 3
		H_rvd_addr_4 : 1
		H_rvd_addr_5 : 1
		mul_2 : 1
		mul_3 : 1
		H_rvd_load_4 : 2
		H_rvd_load_5 : 2
	State 4
		H_rvd_addr_6 : 1
		H_rvd_addr_7 : 1
		mul_4 : 1
		mul_5 : 1
		H_rvd_load_6 : 2
		H_rvd_load_7 : 2
	State 5
		mul_6 : 1
		mul_7 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
		H_mul_x_addr : 1
		store_ln73 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   dadd   |    grp_fu_148    |    3    |    0    |   708   |
|          |    grp_fu_153    |    3    |    0    |   708   |
|----------|------------------|---------|---------|---------|
|   dmul   |    grp_fu_158    |    8    |    0    |   106   |
|          |    grp_fu_164    |    8    |    0    |   106   |
|----------|------------------|---------|---------|---------|
|    add   |  add_ln69_fu_203 |    0    |    0    |    12   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln69_fu_197 |    0    |    0    |    9    |
|----------|------------------|---------|---------|---------|
|          |   tmp_s_fu_209   |    0    |    0    |    0    |
|          |   tmp_3_fu_228   |    0    |    0    |    0    |
|          |   tmp_4_fu_247   |    0    |    0    |    0    |
|bitconcatenate|   tmp_5_fu_261   |    0    |    0    |    0    |
|          |   tmp_6_fu_275   |    0    |    0    |    0    |
|          |   tmp_7_fu_289   |    0    |    0    |    0    |
|          |   tmp_8_fu_303   |    0    |    0    |    0    |
|          |   tmp_9_fu_317   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln73_fu_217 |    0    |    0    |    0    |
|          |  i_5_cast_fu_326 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|          |  or_ln73_fu_222  |    0    |    0    |    0    |
|          | or_ln73_1_fu_242 |    0    |    0    |    0    |
|          | or_ln73_2_fu_256 |    0    |    0    |    0    |
|    or    | or_ln73_3_fu_270 |    0    |    0    |    0    |
|          | or_ln73_4_fu_284 |    0    |    0    |    0    |
|          | or_ln73_5_fu_298 |    0    |    0    |    0    |
|          | or_ln73_6_fu_312 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    22   |    0    |   1649  |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|H_rvd_addr_1_reg_361|    6   |
|H_rvd_addr_2_reg_366|    6   |
|H_rvd_addr_3_reg_371|    6   |
|H_rvd_addr_4_reg_381|    6   |
|H_rvd_addr_5_reg_386|    6   |
|H_rvd_addr_6_reg_396|    6   |
|H_rvd_addr_7_reg_401|    6   |
| H_rvd_addr_reg_356 |    6   |
|     i_3_reg_337    |    4   |
|      i_reg_330     |    4   |
|  icmp_ln69_reg_342 |    1   |
|    mul_1_reg_376   |   64   |
|    mul_3_reg_391   |   64   |
|    mul_4_reg_406   |   64   |
|    mul_5_reg_411   |   64   |
|    mul_6_reg_416   |   64   |
|    mul_7_reg_421   |   64   |
|       reg_172      |   64   |
|       reg_178      |   64   |
|       reg_184      |   64   |
|    tmp_s_reg_346   |    7   |
+--------------------+--------+
|        Total       |   640  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   8  |   6  |   48   ||    43   |
| grp_access_fu_76 |  p2  |   8  |   0  |    0   ||    43   |
|    grp_fu_148    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_148    |  p1  |   4  |  64  |   256  ||    20   |
|    grp_fu_153    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_153    |  p1  |   4  |  64  |   256  ||    20   |
|    grp_fu_158    |  p1  |   2  |  64  |   128  |
|    grp_fu_164    |  p1  |   2  |  64  |   128  |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1072  || 3.62171 ||   144   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |    0   |  1649  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   144  |
|  Register |    -   |    -   |   640  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |    3   |   640  |  1793  |
+-----------+--------+--------+--------+--------+
