
13_output_compare.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000240  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003d8  080003e0  000103e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003d8  080003d8  000103e0  2**0
                  CONTENTS
  4 .ARM          00000000  080003d8  080003d8  000103e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003d8  080003e0  000103e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003d8  080003d8  000103d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003dc  080003dc  000103dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080003e0  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080003e0  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000103e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000053f  00000000  00000000  00010410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000011d  00000000  00000000  0001094f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000070  00000000  00000000  00010a70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000048  00000000  00000000  00010ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000001eb  00000000  00000000  00010b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000a51  00000000  00000000  00010d13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004f6c3  00000000  00000000  00011764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00060e27  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000a8  00000000  00000000  00060e78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080003c0 	.word	0x080003c0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	080003c0 	.word	0x080003c0

080001d8 <main>:
#include "tim.h"

void TIM_Config(void);

int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	tim4_pd12_output_compare();
 80001dc:	f000 f802 	bl	80001e4 <tim4_pd12_output_compare>

	while(1)
 80001e0:	e7fe      	b.n	80001e0 <main+0x8>
	...

080001e4 <tim4_pd12_output_compare>:
	/*Enable Timer */
	TIM4->CR1 = CR1_CEN;
}

void tim4_pd12_output_compare(void)
{
 80001e4:	b480      	push	{r7}
 80001e6:	af00      	add	r7, sp, #0
	/* Enable clock access to GPIOD */
	RCC->AHB1ENR |= GPIODEN;
 80001e8:	4b4b      	ldr	r3, [pc, #300]	; (8000318 <tim4_pd12_output_compare+0x134>)
 80001ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001ec:	4a4a      	ldr	r2, [pc, #296]	; (8000318 <tim4_pd12_output_compare+0x134>)
 80001ee:	f043 0308 	orr.w	r3, r3, #8
 80001f2:	6313      	str	r3, [r2, #48]	; 0x30
	/*Set GPIOD pins 12 - 15 to alternate mode */
	GPIOD->MODER &=~ (1U<<24);
 80001f4:	4b49      	ldr	r3, [pc, #292]	; (800031c <tim4_pd12_output_compare+0x138>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4a48      	ldr	r2, [pc, #288]	; (800031c <tim4_pd12_output_compare+0x138>)
 80001fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80001fe:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= (1U<<25);
 8000200:	4b46      	ldr	r3, [pc, #280]	; (800031c <tim4_pd12_output_compare+0x138>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a45      	ldr	r2, [pc, #276]	; (800031c <tim4_pd12_output_compare+0x138>)
 8000206:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800020a:	6013      	str	r3, [r2, #0]

	GPIOD->MODER &=~ (1U<<26);
 800020c:	4b43      	ldr	r3, [pc, #268]	; (800031c <tim4_pd12_output_compare+0x138>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	4a42      	ldr	r2, [pc, #264]	; (800031c <tim4_pd12_output_compare+0x138>)
 8000212:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000216:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= (1U<<27);
 8000218:	4b40      	ldr	r3, [pc, #256]	; (800031c <tim4_pd12_output_compare+0x138>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a3f      	ldr	r2, [pc, #252]	; (800031c <tim4_pd12_output_compare+0x138>)
 800021e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000222:	6013      	str	r3, [r2, #0]

	GPIOD->MODER &=~ (1U<<28);
 8000224:	4b3d      	ldr	r3, [pc, #244]	; (800031c <tim4_pd12_output_compare+0x138>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a3c      	ldr	r2, [pc, #240]	; (800031c <tim4_pd12_output_compare+0x138>)
 800022a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800022e:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= (1U<<29);
 8000230:	4b3a      	ldr	r3, [pc, #232]	; (800031c <tim4_pd12_output_compare+0x138>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a39      	ldr	r2, [pc, #228]	; (800031c <tim4_pd12_output_compare+0x138>)
 8000236:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800023a:	6013      	str	r3, [r2, #0]

	GPIOD->MODER &=~ (1U<<30);
 800023c:	4b37      	ldr	r3, [pc, #220]	; (800031c <tim4_pd12_output_compare+0x138>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	4a36      	ldr	r2, [pc, #216]	; (800031c <tim4_pd12_output_compare+0x138>)
 8000242:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8000246:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= (1U<<31);
 8000248:	4b34      	ldr	r3, [pc, #208]	; (800031c <tim4_pd12_output_compare+0x138>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a33      	ldr	r2, [pc, #204]	; (800031c <tim4_pd12_output_compare+0x138>)
 800024e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000252:	6013      	str	r3, [r2, #0]

	/* Set alternate function to AF2 (TIM4) */
	GPIOD->AFR[1] |= (1U<<17);
 8000254:	4b31      	ldr	r3, [pc, #196]	; (800031c <tim4_pd12_output_compare+0x138>)
 8000256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000258:	4a30      	ldr	r2, [pc, #192]	; (800031c <tim4_pd12_output_compare+0x138>)
 800025a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800025e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] |= (1U<<21);
 8000260:	4b2e      	ldr	r3, [pc, #184]	; (800031c <tim4_pd12_output_compare+0x138>)
 8000262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000264:	4a2d      	ldr	r2, [pc, #180]	; (800031c <tim4_pd12_output_compare+0x138>)
 8000266:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800026a:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] |= (1U<<25);
 800026c:	4b2b      	ldr	r3, [pc, #172]	; (800031c <tim4_pd12_output_compare+0x138>)
 800026e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000270:	4a2a      	ldr	r2, [pc, #168]	; (800031c <tim4_pd12_output_compare+0x138>)
 8000272:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000276:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] |= (1U<<29);
 8000278:	4b28      	ldr	r3, [pc, #160]	; (800031c <tim4_pd12_output_compare+0x138>)
 800027a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800027c:	4a27      	ldr	r2, [pc, #156]	; (800031c <tim4_pd12_output_compare+0x138>)
 800027e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000282:	6253      	str	r3, [r2, #36]	; 0x24

	/*Enable clock access */
	RCC->APB1ENR |= TIM4EN;
 8000284:	4b24      	ldr	r3, [pc, #144]	; (8000318 <tim4_pd12_output_compare+0x134>)
 8000286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000288:	4a23      	ldr	r2, [pc, #140]	; (8000318 <tim4_pd12_output_compare+0x134>)
 800028a:	f043 0304 	orr.w	r3, r3, #4
 800028e:	6413      	str	r3, [r2, #64]	; 0x40
	/*Set Prescaler value*/
	TIM4->PSC = 1600 - 1; //16 000 000 / 1600 = 10 000
 8000290:	4b23      	ldr	r3, [pc, #140]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 8000292:	f240 623f 	movw	r2, #1599	; 0x63f
 8000296:	629a      	str	r2, [r3, #40]	; 0x28
	/*Set auto-reload value */
	TIM4->ARR = 1000 - 1; // 10000 / 10000 = 1
 8000298:	4b21      	ldr	r3, [pc, #132]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 800029a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800029e:	62da      	str	r2, [r3, #44]	; 0x2c
	/*Set output compare toggle mode	 */
	TIM4->CCMR1 |= OC_TOGGLE;
 80002a0:	4b1f      	ldr	r3, [pc, #124]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	4a1e      	ldr	r2, [pc, #120]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002a6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80002aa:	6193      	str	r3, [r2, #24]
	TIM4->CCMR1 |= OC_TOGGLE2;
 80002ac:	4b1c      	ldr	r3, [pc, #112]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	4a1b      	ldr	r2, [pc, #108]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002b2:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80002b6:	6193      	str	r3, [r2, #24]
	TIM4->CCMR2 |= OC_TOGGLE;
 80002b8:	4b19      	ldr	r3, [pc, #100]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002ba:	69db      	ldr	r3, [r3, #28]
 80002bc:	4a18      	ldr	r2, [pc, #96]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002be:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80002c2:	61d3      	str	r3, [r2, #28]
	TIM4->CCMR2 |= OC_TOGGLE2;
 80002c4:	4b16      	ldr	r3, [pc, #88]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002c6:	69db      	ldr	r3, [r3, #28]
 80002c8:	4a15      	ldr	r2, [pc, #84]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002ca:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80002ce:	61d3      	str	r3, [r2, #28]
	/*Enable tim4 ch1 in compare mode */
	TIM4->CCER |= CCER_CCR1E;
 80002d0:	4b13      	ldr	r3, [pc, #76]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002d2:	6a1b      	ldr	r3, [r3, #32]
 80002d4:	4a12      	ldr	r2, [pc, #72]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002d6:	f043 0301 	orr.w	r3, r3, #1
 80002da:	6213      	str	r3, [r2, #32]
	TIM4->CCER |= CCER_CCR2E;
 80002dc:	4b10      	ldr	r3, [pc, #64]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002de:	6a1b      	ldr	r3, [r3, #32]
 80002e0:	4a0f      	ldr	r2, [pc, #60]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002e2:	f043 0310 	orr.w	r3, r3, #16
 80002e6:	6213      	str	r3, [r2, #32]
	TIM4->CCER |= CCER_CCR3E;
 80002e8:	4b0d      	ldr	r3, [pc, #52]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002ea:	6a1b      	ldr	r3, [r3, #32]
 80002ec:	4a0c      	ldr	r2, [pc, #48]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002f2:	6213      	str	r3, [r2, #32]
	TIM4->CCER |= CCER_CCR4E;
 80002f4:	4b0a      	ldr	r3, [pc, #40]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002f6:	6a1b      	ldr	r3, [r3, #32]
 80002f8:	4a09      	ldr	r2, [pc, #36]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 80002fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80002fe:	6213      	str	r3, [r2, #32]

	/*clear counter */
	TIM4->CNT = 0;
 8000300:	4b07      	ldr	r3, [pc, #28]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 8000302:	2200      	movs	r2, #0
 8000304:	625a      	str	r2, [r3, #36]	; 0x24
	/*Enable Timer */
	TIM4->CR1 = CR1_CEN;
 8000306:	4b06      	ldr	r3, [pc, #24]	; (8000320 <tim4_pd12_output_compare+0x13c>)
 8000308:	2201      	movs	r2, #1
 800030a:	601a      	str	r2, [r3, #0]
}
 800030c:	bf00      	nop
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	40023800 	.word	0x40023800
 800031c:	40020c00 	.word	0x40020c00
 8000320:	40000800 	.word	0x40000800

08000324 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000324:	480d      	ldr	r0, [pc, #52]	; (800035c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000326:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000328:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800032c:	480c      	ldr	r0, [pc, #48]	; (8000360 <LoopForever+0x6>)
  ldr r1, =_edata
 800032e:	490d      	ldr	r1, [pc, #52]	; (8000364 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000330:	4a0d      	ldr	r2, [pc, #52]	; (8000368 <LoopForever+0xe>)
  movs r3, #0
 8000332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000334:	e002      	b.n	800033c <LoopCopyDataInit>

08000336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800033a:	3304      	adds	r3, #4

0800033c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800033c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800033e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000340:	d3f9      	bcc.n	8000336 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000342:	4a0a      	ldr	r2, [pc, #40]	; (800036c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000344:	4c0a      	ldr	r4, [pc, #40]	; (8000370 <LoopForever+0x16>)
  movs r3, #0
 8000346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000348:	e001      	b.n	800034e <LoopFillZerobss>

0800034a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800034a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800034c:	3204      	adds	r2, #4

0800034e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800034e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000350:	d3fb      	bcc.n	800034a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000352:	f000 f811 	bl	8000378 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000356:	f7ff ff3f 	bl	80001d8 <main>

0800035a <LoopForever>:

LoopForever:
  b LoopForever
 800035a:	e7fe      	b.n	800035a <LoopForever>
  ldr   r0, =_estack
 800035c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000360:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000364:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000368:	080003e0 	.word	0x080003e0
  ldr r2, =_sbss
 800036c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000370:	2000001c 	.word	0x2000001c

08000374 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000374:	e7fe      	b.n	8000374 <ADC_IRQHandler>
	...

08000378 <__libc_init_array>:
 8000378:	b570      	push	{r4, r5, r6, lr}
 800037a:	4d0d      	ldr	r5, [pc, #52]	; (80003b0 <__libc_init_array+0x38>)
 800037c:	4c0d      	ldr	r4, [pc, #52]	; (80003b4 <__libc_init_array+0x3c>)
 800037e:	1b64      	subs	r4, r4, r5
 8000380:	10a4      	asrs	r4, r4, #2
 8000382:	2600      	movs	r6, #0
 8000384:	42a6      	cmp	r6, r4
 8000386:	d109      	bne.n	800039c <__libc_init_array+0x24>
 8000388:	4d0b      	ldr	r5, [pc, #44]	; (80003b8 <__libc_init_array+0x40>)
 800038a:	4c0c      	ldr	r4, [pc, #48]	; (80003bc <__libc_init_array+0x44>)
 800038c:	f000 f818 	bl	80003c0 <_init>
 8000390:	1b64      	subs	r4, r4, r5
 8000392:	10a4      	asrs	r4, r4, #2
 8000394:	2600      	movs	r6, #0
 8000396:	42a6      	cmp	r6, r4
 8000398:	d105      	bne.n	80003a6 <__libc_init_array+0x2e>
 800039a:	bd70      	pop	{r4, r5, r6, pc}
 800039c:	f855 3b04 	ldr.w	r3, [r5], #4
 80003a0:	4798      	blx	r3
 80003a2:	3601      	adds	r6, #1
 80003a4:	e7ee      	b.n	8000384 <__libc_init_array+0xc>
 80003a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80003aa:	4798      	blx	r3
 80003ac:	3601      	adds	r6, #1
 80003ae:	e7f2      	b.n	8000396 <__libc_init_array+0x1e>
 80003b0:	080003d8 	.word	0x080003d8
 80003b4:	080003d8 	.word	0x080003d8
 80003b8:	080003d8 	.word	0x080003d8
 80003bc:	080003dc 	.word	0x080003dc

080003c0 <_init>:
 80003c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003c2:	bf00      	nop
 80003c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003c6:	bc08      	pop	{r3}
 80003c8:	469e      	mov	lr, r3
 80003ca:	4770      	bx	lr

080003cc <_fini>:
 80003cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ce:	bf00      	nop
 80003d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003d2:	bc08      	pop	{r3}
 80003d4:	469e      	mov	lr, r3
 80003d6:	4770      	bx	lr
