#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbdedc03f90 .scope module, "adder_test" "adder_test" 2 2;
 .timescale 0 0;
v0x7fbdedc14460_0 .var "in1", 31 0;
v0x7fbdedc14510_0 .var "in2", 31 0;
v0x7fbdedc145c0_0 .net "out", 31 0, L_0x7fbdedc14690;  1 drivers
S_0x7fbdedc040f0 .scope module, "add" "adder" 2 7, 3 1 0, S_0x7fbdedc03f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
v0x7fbdedc04250_0 .net "in1", 31 0, v0x7fbdedc14460_0;  1 drivers
v0x7fbdedc142a0_0 .net "in2", 31 0, v0x7fbdedc14510_0;  1 drivers
v0x7fbdedc14350_0 .net "out", 31 0, L_0x7fbdedc14690;  alias, 1 drivers
L_0x7fbdedc14690 .arith/sum 32, v0x7fbdedc14460_0, v0x7fbdedc14510_0;
    .scope S_0x7fbdedc03f90;
T_0 ;
    %vpi_call 2 10 "$dumpfile", "tests/simulation/adder_test.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbdedc040f0 {0 0 0};
    %vpi_call 2 12 "$monitor", "out: %b, in1: %b, in2: %b", v0x7fbdedc145c0_0, v0x7fbdedc14460_0, v0x7fbdedc14510_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fbdedc03f90;
T_1 ;
    %fork t_1, S_0x7fbdedc03f90;
    %fork t_2, S_0x7fbdedc03f90;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 5, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x7fbdedc14460_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fbdedc14510_0, 0;
    %end;
t_2 ;
    %delay 15, 0;
    %pushi/vec4 300, 0, 32;
    %assign/vec4 v0x7fbdedc14460_0, 0;
    %pushi/vec4 40, 0, 32;
    %assign/vec4 v0x7fbdedc14510_0, 0;
    %end;
    .scope S_0x7fbdedc03f90;
t_0 ;
    %end;
    .thread T_1;
    .scope S_0x7fbdedc03f90;
T_2 ;
    %delay 15, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tests/adder_test.v";
    "components/combinational_components/adder.v";
