/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_dwidth_converter_v2_1_17
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_dwidth_converter_v2_1_17 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_dwidth_converter_v2_1_17
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work axi_dwidth_converter_v2_1_17 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_dwidth_converter_v2_1_17/.cxl.verilog.axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17.lin64.cmf
