{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649903889364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649903889364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 19:38:09 2022 " "Processing started: Wed Apr 13 19:38:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649903889364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649903889364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scoreboard_controller -c scoreboard_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off scoreboard_controller -c scoreboard_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649903889364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649903889912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649903889912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file scoreboard_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreboard_controller " "Found entity 1: scoreboard_controller" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649903900161 ""} { "Info" "ISGN_ENTITY_NAME" "2 Seven_Segment_Hex_Decoder " "Found entity 2: Seven_Segment_Hex_Decoder" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649903900161 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debouncer " "Found entity 3: Debouncer" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649903900161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649903900161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "scoreboard_controller " "Elaborating entity \"scoreboard_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649903900193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreboard_controller.v(87) " "Verilog HDL assignment warning at scoreboard_controller.v(87): truncated value with size 32 to match size of target (4)" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649903900193 "|scoreboard_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreboard_controller.v(98) " "Verilog HDL assignment warning at scoreboard_controller.v(98): truncated value with size 32 to match size of target (4)" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649903900193 "|scoreboard_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreboard_controller.v(105) " "Verilog HDL assignment warning at scoreboard_controller.v(105): truncated value with size 32 to match size of target (4)" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649903900193 "|scoreboard_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreboard_controller.v(125) " "Verilog HDL assignment warning at scoreboard_controller.v(125): truncated value with size 32 to match size of target (4)" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649903900193 "|scoreboard_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment_Hex_Decoder Seven_Segment_Hex_Decoder:SSHD1 " "Elaborating entity \"Seven_Segment_Hex_Decoder\" for hierarchy \"Seven_Segment_Hex_Decoder:SSHD1\"" {  } { { "scoreboard_controller.v" "SSHD1" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649903900209 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S scoreboard_controller.v(147) " "Verilog HDL Always Construct warning at scoreboard_controller.v(147): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649903900209 "|scoreboard_controller|Seven_Segment_Hex_Decoder:SSHD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] scoreboard_controller.v(151) " "Inferred latch for \"S\[0\]\" at scoreboard_controller.v(151)" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649903900209 "|scoreboard_controller|Seven_Segment_Hex_Decoder:SSHD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] scoreboard_controller.v(151) " "Inferred latch for \"S\[1\]\" at scoreboard_controller.v(151)" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649903900209 "|scoreboard_controller|Seven_Segment_Hex_Decoder:SSHD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] scoreboard_controller.v(151) " "Inferred latch for \"S\[2\]\" at scoreboard_controller.v(151)" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649903900209 "|scoreboard_controller|Seven_Segment_Hex_Decoder:SSHD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] scoreboard_controller.v(151) " "Inferred latch for \"S\[3\]\" at scoreboard_controller.v(151)" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649903900209 "|scoreboard_controller|Seven_Segment_Hex_Decoder:SSHD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] scoreboard_controller.v(151) " "Inferred latch for \"S\[4\]\" at scoreboard_controller.v(151)" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649903900209 "|scoreboard_controller|Seven_Segment_Hex_Decoder:SSHD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] scoreboard_controller.v(151) " "Inferred latch for \"S\[5\]\" at scoreboard_controller.v(151)" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649903900209 "|scoreboard_controller|Seven_Segment_Hex_Decoder:SSHD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] scoreboard_controller.v(151) " "Inferred latch for \"S\[6\]\" at scoreboard_controller.v(151)" {  } { { "scoreboard_controller.v" "" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649903900209 "|scoreboard_controller|Seven_Segment_Hex_Decoder:SSHD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:D0 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:D0\"" {  } { { "scoreboard_controller.v" "D0" { Text "C:/Users/Jin/Desktop/ENGR378/lab5/scoreboard_controller.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649903900209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649903900770 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649903900975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649903901083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649903901083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649903901130 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649903901130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649903901130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649903901130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649903901146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 19:38:21 2022 " "Processing ended: Wed Apr 13 19:38:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649903901146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649903901146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649903901146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649903901146 ""}
