V 000044 55 6830          1580965202209 imp
(_unit VHDL(ld_arith_reg 0 113(imp 0 161))
	(_version vde)
	(_time 1580965202233 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 7d7e2f7c2d297f6b297f6f27257a797b75782b7a7f)
	(_ent
		(_time 1580965201898)
	)
	(_comp
		(MULT_AND
			(_object
				(_port(_int LO -4 0 165(_ent (_out))))
				(_port(_int I1 -4 0 166(_ent (_in))))
				(_port(_int I0 -4 0 167(_ent (_in))))
			)
		)
		(MUXCY
			(_object
				(_port(_int DI -3 0 172(_ent (_in))))
				(_port(_int CI -3 0 173(_ent (_in))))
				(_port(_int S -3 0 174(_ent (_in))))
				(_port(_int O -3 0 175(_ent (_out))))
			)
		)
		(XORCY
			(_object
				(_port(_int LI -3 0 180(_ent (_in))))
				(_port(_int CI -3 0 181(_ent (_in))))
				(_port(_int O -3 0 182(_ent (_out))))
			)
		)
		(FDRE
			(_object
				(_port(_int Q -3 0 187(_ent (_out))))
				(_port(_int C -3 0 188(_ent (_in))))
				(_port(_int CE -3 0 189(_ent (_in))))
				(_port(_int D -3 0 190(_ent (_in))))
				(_port(_int R -3 0 191(_ent (_in))))
			)
		)
		(FDSE
			(_object
				(_port(_int Q -3 0 197(_ent (_out))))
				(_port(_int C -3 0 198(_ent (_in))))
				(_port(_int CE -3 0 199(_ent (_in))))
				(_port(_int D -3 0 200(_ent (_in))))
				(_port(_int S -3 0 201(_ent (_in))))
			)
		)
	)
	(_generate PERBIT_GEN 0 230(_for 6 )
		(_generate D_ZERO_GEN 0 237(_if 11)
			(_object
				(_prcs
					(line__239(_arch 4 0 239(_assignment(_alias((load_bit)(_string \"0"\)))(_trgt(12)))))
				)
			)
		)
		(_generate D_NON_ZERO_GEN 0 241(_if 12)
			(_object
				(_prcs
					(line__244(_arch 5 0 244(_assignment(_trgt(12))(_sens(3(_index 13)))(_read(3(_index 14))))))
				)
			)
			(_part (3(_index 15))
			)
		)
		(_generate AD_ZERO_GEN 0 250(_if 16)
			(_object
				(_prcs
					(line__253(_arch 6 0 253(_assignment(_alias((arith_bit)(_string \"0"\)))(_trgt(13)))))
				)
			)
		)
		(_generate AD_NON_ZERO_GEN 0 255(_if 17)
			(_object
				(_prcs
					(line__258(_arch 7 0 258(_assignment(_trgt(13))(_sens(4(_index 18)))(_read(4(_index 19))))))
				)
			)
			(_part (4(_index 20))
			)
		)
		(_generate Q_I_GEN_ADD 0 266(_if 21)
			(_object
				(_prcs
					(line__267(_arch 8 0 267(_assignment(_trgt(8(_object 7)))(_sens(7(_object 7))(12)(13)(6))(_read(7(_object 7))))))
				)
			)
		)
		(_generate Q_I_GEN_SUB 0 272(_if 22)
			(_object
				(_prcs
					(line__273(_arch 9 0 273(_assignment(_trgt(8(_object 7)))(_sens(7(_object 7))(12)(13)(6))(_read(7(_object 7))))))
				)
			)
		)
		(_inst MULT_AND_i1 0 281(_comp MULT_AND)
			(_port
				((LO)(gen_cry_kill_n(_object 7)))
				((I1)(OP))
				((I0)(Q_i(_object 7)))
			)
			(_use(_ent unisim MULT_AND)
				(_port
					((LO)(LO))
					((I0)(I0))
					((I1)(I1))
				)
			)
		)
		(_inst MUXCY_i1 0 291(_comp MUXCY)
			(_port
				((DI)(gen_cry_kill_n(_object 7)))
				((CI)(cry(_index 23)))
				((S)(q_i_ns(_object 7)))
				((O)(cry(_object 7)))
			)
			(_use(_ent unisim MUXCY)
				(_port
					((O)(O))
					((CI)(CI))
					((DI)(DI))
					((S)(S))
				)
			)
		)
		(_inst XORCY_i1 0 302(_comp XORCY)
			(_port
				((LI)(q_i_ns(_object 7)))
				((CI)(cry(_index 24)))
				((O)(xorcy_out(_object 7)))
			)
			(_use(_ent unisim XORCY)
				(_port
					((O)(O))
					((CI)(CI))
					((LI)(LI))
				)
			)
		)
		(_generate FF_RST0_GEN 0 317(_if 25)
			(_inst FDRE_i1 0 318(_comp FDRE)
				(_port
					((Q)(q_i(_object 7)))
					((C)(CK))
					((CE)(CE))
					((D)(xorcy_out(_object 7)))
					((R)(RST))
				)
				(_use(_ent unisim FDRE)
				)
			)
		)
		(_generate FF_RST1_GEN 0 327(_if 26)
			(_inst FDSE_i1 0 328(_comp FDSE)
				(_port
					((Q)(q_i(_object 7)))
					((C)(CK))
					((CE)(CE))
					((D)(xorcy_out(_object 7)))
					((S)(RST))
				)
				(_use(_ent unisim FDSE)
				)
			)
		)
		(_object
			(_cnst(_int j 6 0 230(_arch)))
			(_sig(_int load_bit -3 0 231(_arch(_uni))))
			(_sig(_int arith_bit -3 0 231(_arch(_uni))))
			(_sig(_int CE -3 0 231(_arch(_uni))))
			(_prcs
				(line__310(_arch 10 0 310(_assignment(_trgt(14))(_sens(5)(6)))))
			)
		)
	)
	(_object
		(_gen(_int C_ADD_SUB_NOT -1 0 117 \false\ (_ent gms((i 0)))))
		(_gen(_int C_REG_WIDTH -2 0 120 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 123(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_RESET_VALUE 0 0 123(_ent)))
		(_gen(_int C_LD_WIDTH -2 0 126 \8\ (_ent gms((i 8)))))
		(_gen(_int C_LD_OFFSET -2 0 129 \0\ (_ent gms((i 0)))))
		(_gen(_int C_AD_WIDTH -2 0 132 \8\ (_ent gms((i 8)))))
		(_gen(_int C_AD_OFFSET -2 0 135 \0\ (_ent gms((i 0)))))
		(_port(_int CK -3 0 142(_ent(_in))))
		(_port(_int RST -3 0 143(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH-1}~12 0 144(_array -3((_to i 0 c 27)))))
		(_port(_int Q 1 0 144(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_LD_WIDTH-1}~12 0 145(_array -3((_to i 0 c 28)))))
		(_port(_int LD 2 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AD_WIDTH-1}~12 0 146(_array -3((_to i 0 c 29)))))
		(_port(_int AD 3 0 146(_ent(_in))))
		(_port(_int LOAD -3 0 147(_ent(_in))))
		(_port(_int OP -3 0 148(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH-1}~13 0 208(_array -3((_to i 0 c 30)))))
		(_sig(_int q_i 4 0 205(_arch(_uni))))
		(_sig(_int q_i_ns 4 0 206(_arch(_uni))))
		(_sig(_int xorcy_out 4 0 207(_arch(_uni))))
		(_sig(_int gen_cry_kill_n 4 0 208(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH}~13 0 209(_array -3((_to i 0 c 31)))))
		(_sig(_int cry 5 0 209(_arch(_uni))))
		(_type(_int ~INTEGER~range~C_REG_WIDTH-1~downto~0~13 0 230(_scalar (_dto c 32 i 0))))
		(_prcs
			(line__215(_arch 0 0 215(_assertion(_mon))))
			(line__219(_arch 1 0 219(_assertion(_mon))))
			(line__226(_arch 2 0 226(_assignment(_trgt(2))(_sens(7)))))
			(line__228(_arch 3 0 228(_assignment(_trgt(11(_object 1)))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1633641580 1752459634 1734701663 1868767276 1920234350 1953392993 1701798944 1869488243 1869095028 540697708 1145855811 1145657183 723535956 1281311520 1179606852 1413829446 540884000 1163026243 1230462791 4740164)
		(1633641580 1752459634 1734701663 1868767276 1920234350 1953392993 1701798944 1869488243 1869095028 540697708 1145134915 1145657183 723535956 1096762144 1179606852 1413829446 540884000 1163026243 1230462791 4740164)
	)
	(_model . imp 33 -1)
)
V 000044 55 4310          1580965202245 imp
(_unit VHDL(mux_onehot_f 0 490(imp 0 503))
	(_version vde)
	(_time 1580965202246 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 8c8fd983dadad0998b8bcad6888a898a848ada8b88)
	(_ent
		(_time 1580965202243)
	)
	(_comp
		(MUXCY
			(_object
				(_port(_int O -6 0 534(_ent (_out))))
				(_port(_int CI -6 0 535(_ent (_in))))
				(_port(_int DI -6 0 536(_ent (_in))))
				(_port(_int S -6 0 537(_ent (_in))))
			)
		)
	)
	(_generate WA_GEN 0 545(_if 8)
		(_object
			(_var(_int m -1 0 547(_prcs 0)))
			(_var(_int n -1 0 547(_prcs 0)))
			(_prcs
				(REORD(_arch 0 0 546(_prcs(_simple)(_trgt(3))(_sens(0))(_read(3)))))
			)
		)
	)
	(_generate GEN 0 577(_if 9)
		(_generate DATA_WIDTH_GEN 0 583(_for 5 )
			(_generate NUM_BUSES_GEN 0 590(_for 10 )
				(_generate MUXCY_GEN 0 598(_if 10)
					(_inst MUXCY_I 0 599(_comp MUXCY)
						(_port
							((O)(cyout(_index 11)))
							((CI)(cyout(_object 11)))
							((DI)((i 3)))
							((S)(lutout(_object 11)))
						)
						(_use(_ent unisim MUXCY)
							(_port
								((O)(O))
								((CI)(CI))
								((DI)(DI))
								((S)(S))
							)
						)
					)
				)
				(_object
					(_cnst(_int j 10 0 590(_arch)))
					(_cnst(_int BTL -7 0 591(_arch gms(_code 12))))
					(_prcs
						(line__594(_arch 3 0 594(_assignment(_trgt(6(_object 11)))(_sens(3(_range 13))(4(_range 14)))(_read(3(_range 15))(4(_range 16))))))
					)
				)
			)
			(_object
				(_cnst(_int i 5 0 583(_arch)))
				(_type(_int ~NATURAL~range~0~to~NUMLUTS~13 0 584(_scalar (_to i 0 c 17))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NUMLUTS}~13 0 584(_array -3((_to i 0 c 18)))))
				(_sig(_int cyout 7 0 584(_arch(_uni))))
				(_type(_int ~NATURAL~range~0~to~NUMLUTS-1~13 0 585(_scalar (_to i 0 c 19))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NUMLUTS-1}~13 0 585(_array -3((_to i 0 c 20)))))
				(_sig(_int lutout 9 0 585(_arch(_uni))))
				(_type(_int ~INTEGER~range~0~to~NUMLUTS-1~13 0 590(_scalar (_to i 0 c 21))))
				(_prcs
					(line__588(_arch 2 0 588(_assignment(_trgt(5(0))))))
					(line__608(_arch 4 0 608(_assignment(_trgt(2(_object 10)))(_sens(5(_object 9))(6(0)))(_read(5(_object 9))))))
				)
			)
		)
		(_object
			(_cnst(_int BPL -7 0 578(_arch((i 3)))))
			(_cnst(_int NUMLUTS -7 0 580(_arch gms(_code 22))))
			(_type(_int ~INTEGER~range~0~to~C_DW-1~133 0 583(_scalar (_to i 0 c 23))))
		)
	)
	(_generate ONE_GEN 0 615(_if 24)
		(_object
			(_prcs
				(line__616(_arch 5 0 616(_assignment(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen(_int C_DW -1 0 491 \32\ (_ent gms((i 32)))))
		(_gen(_int C_NB -1 0 492 \5\ (_ent gms((i 5)))))
		(_type(_int ~STRING~12 0 493(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 493(_ent(_string \"virtexe"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DW*C_NB-1}~12 0 495(_array -3((_to i 0 c 25)))))
		(_port(_int D 1 0 495(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NB-1}~12 0 496(_array -3((_to i 0 c 26)))))
		(_port(_int S 2 0 496(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DW-1}~12 0 497(_array -3((_to i 0 c 27)))))
		(_port(_int Y 3 0 497(_ent(_out))))
		(_cnst(_int NLS -4 0 505(_arch((i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DW*C_NB-1}~13 0 525(_array -3((_to i 0 c 28)))))
		(_sig(_int Dreord 4 0 525(_arch(_uni))))
		(_sig(_int sel 4 0 526(_arch(_uni))))
		(_var(_int i -1 0 566(_prcs 0)))
		(_var(_int j -1 0 566(_prcs 0)))
		(_prcs
			(REPSELS_PROCESS(_arch 1 0 565(_prcs(_simple)(_trgt(4))(_sens(1))(_read(4)))))
		)
		(_subprogram
			(_int lut_val 6 0 508(_arch(_func)))
			(_int min 7 0 517(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . imp 29 -1)
)
V 000039 55 8783 1580965202251 mac_pkg
(_unit VHDL(mac_pkg 0 738(mac_pkg 0 862))
	(_version vde)
	(_time 1580965202254 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 9c9fc993cecbcb89ca9ac893dec6ca9ac89a9d9a9f99ca)
	(_ent
		(_time 1580965202251)
	)
	(_object
		(_type(_int tx_state_name 0 741(_enum1 idle txencheck loadbytecnt checkbytecnt checkbytecntovrwrtsrcadr requestfiford requestfifordovrwrtsrcadr waitfifoempty decbytecnt decbytecntovrwrtsrcadr checkbusfifofull checkbusfifofullovrwrtsrcadr loadbusfifo loadbusfifoovrwrtsrcadr txdone preamble sfd loadbusfifosrcadr loadbusfifojam checkbusfifofullsrcadr loadbusfifopad checkbusfifofullpad loadbusfifocrc checkbusfifofullcrc checkbusfifofulljam latecollision excessdeferal collisionretry cleanpacketcheckbytecnt cleanpacketrequestfiford cleanpacketdecbytecnt retrywaitfifoempty retryreset tlrread checkbusfifofullsfd txdone2 (_to i 0 i 35))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~15 0 758(_array -1((_to i 0 i 3)))))
		(_cnst(_int XEMAC_MAJOR_VERSION 1 0 758(_ent(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~15 0 761(_array -1((_to i 0 i 6)))))
		(_cnst(_int XEMAC_MINOR_VERSION 2 0 761(_ent(_string \"0000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~15 0 764(_array -1((_to i 0 i 4)))))
		(_cnst(_int XEMAC_REVISION 3 0 764(_ent(_string \"00001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~15 0 767(_array -1((_to i 0 i 7)))))
		(_cnst(_int XEMAC_BLOCK_TYPE 4 0 767(_ent(_string \"00000001"\))))
		(_cnst(_int RESET_ACTIVE -1 0 770(_ent((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~15 0 773(_array -1((_to i 0 i 15)))))
		(_cnst(_int MinimumPacketLength 5 0 773(_ent(_string \"0000000000111100"\))))
		(_cnst(_int MAXENetPktLength -2 0 776(_ent((i 1500)))))
		(_cnst(_int MINENetPktLength -2 0 777(_ent((i 46)))))
		(_cnst(_int dbw4 -2 0 783(_ent((i 4)))))
		(_cnst(_int abw4 -2 0 784(_ent((i 12)))))
		(_cnst(_int dbw8 -2 0 785(_ent((i 8)))))
		(_cnst(_int abw8 -2 0 786(_ent((i 11)))))
		(_cnst(_int dbw16 -2 0 787(_ent((i 16)))))
		(_cnst(_int abw16 -2 0 788(_ent((i 10)))))
		(_cnst(_int CRCDataWidth -2 0 790(_ent((i 32)))))
		(_type(_int UNSIGNED30BIT 0 792(_array -1((_to i 0 i 29)))))
		(_type(_int UNSIGNED29BIT 0 793(_array -1((_to i 0 i 28)))))
		(_type(_int UNSIGNED27BIT 0 794(_array -1((_to i 0 i 26)))))
		(_type(_int UNSIGNED24BIT 0 795(_array -1((_to i 0 i 23)))))
		(_type(_int UNSIGNED23BIT 0 796(_array -1((_to i 0 i 22)))))
		(_type(_int UNSIGNED22BIT 0 797(_array -1((_to i 0 i 21)))))
		(_type(_int UNSIGNED21BIT 0 798(_array -1((_to i 0 i 20)))))
		(_type(_int UNSIGNED20BIT 0 799(_array -1((_to i 0 i 19)))))
		(_type(_int UNSIGNED18BIT 0 800(_array -1((_to i 0 i 17)))))
		(_type(_int UNSIGNED16BIT 0 801(_array -1((_to i 0 i 15)))))
		(_type(_int UNSIGNED12BIT 0 802(_array -1((_to i 0 i 11)))))
		(_type(_int UNSIGNED11BIT 0 803(_array -1((_to i 0 i 10)))))
		(_type(_int UNSIGNED10BIT 0 804(_array -1((_to i 0 i 9)))))
		(_type(_int UNSIGNED9BIT 0 805(_array -1((_to i 0 i 8)))))
		(_type(_int UNSIGNED8BIT 0 806(_array -1((_to i 0 i 7)))))
		(_type(_int UNSIGNED6BIT 0 807(_array -1((_to i 0 i 5)))))
		(_type(_int ENetAddr 0 809(_array -1((_dto i 47 i 0)))))
		(_type(_int IPAddress 0 810(_array -1((_dto i 31 i 0)))))
		(_type(_int TwoBit 0 813(_array -1((_dto i 1 i 0)))))
		(_type(_int Nibble 0 814(_array -1((_dto i 3 i 0)))))
		(_type(_int Byte 0 815(_array -1((_dto i 7 i 0)))))
		(_type(_int Monk 0 816(_array -1((_dto i 8 i 0)))))
		(_type(_int Deck 0 817(_array -1((_dto i 9 i 0)))))
		(_type(_int Word 0 818(_array -1((_dto i 15 i 0)))))
		(_type(_int DWord 0 819(_array -1((_dto i 31 i 0)))))
		(_type(_int CRCData 0 822(_array -1((_dto i 31 i 0)))))
		(_type(_int NibbleAddress 0 828(_array -1((_dto i 11 i 0)))))
		(_type(_int ByteAddress 0 829(_array -1((_dto i 10 i 0)))))
		(_type(_int WordAddress 0 830(_array -1((_dto i 9 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~15 0 845(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~156 0 848(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~158 0 848(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1510 0 849(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1512 0 849(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1514 0 853(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1516 0 853(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1518 0 854(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1520 0 854(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~15 0 858(_array -7((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~16 0 868(_array -7((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~16 0 914(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~162 0 916(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~169 0 927(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1611 0 927(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1613 0 928(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1615 0 928(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1617 0 930(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1619 0 947(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1621 0 947(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1623 0 948(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1625 0 948(_array -7((_dto i 15 i 0)))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~1627 0 950(_array -7((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~16 0 1025(_array -1((_dto i 63 i 0)))))
		(_subprogram
			(_int getENetAddr 0 0 988(_ent(_func 22(_range(_to 1 2147483647)))))
			(_int revBitOrder 1 0 1041(_ent(_func -4(_range(_to 0 2147483647))(_uto))))
			(_int convENetAddr 2 0 1024(_ent(_func -5(_uto))))
			(_int revNibOrder 3 0 1074(_ent(_func -4(_range(_to 0 2147483647))(_uto))))
			(_int getIPAddr 4 0 1089(_ent(_func 23(_range(_to 1 2147483647)))))
			(_int allZeroes 5 0 1123(_ent(_func -6(_range(_to 0 2147483647)))))
			(_int allOnes 6 0 1135(_ent(_func -6(_range(_to 0 2147483647)))))
			(_int zExtend 7 0 1163(_ent(_func)))
			(_int maxNat 8 0 1150(_ent(_func)))
			(_int netOrder 9 0 1195(_ent(_func 29)))
			(_int netOrder 10 0 914(_ent(_func -5(_uto))))
			(_int GetInitString4 11 0 926(_ent(_func)))
			(_int GetInitVector4 12 0 946(_ent(_func)))
			(_int to_string 13 0 892(_ent(_func -3(_range(_to 0 2147483647))(_uto))))
			(_int to_string 14 0 904(_ent(_func -3(_uto))))
			(_int to_character 15 0 867(_ent(_func -9)))
			(_int conv_std_logic_vector 16 0 963(_arch(_func -4(_uto))))
			(_int swapNibbles 17 0 1055(_arch(_func -4(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BIT_VECTOR(1 BIT_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1701344357 1952804466 1684300064 1936942450 1919903264 544498029 807433065 540680241 975188786 540357664 926294074 941636128 540680249 1830838881 539845235 1936465982 98)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1629507657 1701995620 1713402739 1634562671 1936269428 774975520 875442994 926297653 1651731744 540942381 6452076)
		(48)
		(49)
		(1701998197 1852272483 1684370281 1953063456 1818326560 25973)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
		(1701998197 1852272483 1684370281 1634231072 1952670066 29285)
	)
	(_model . mac_pkg 18 -1)
)
V 000044 55 2824          1580965202269 imp
(_unit VHDL(lfsr16 0 1365(imp 0 1382))
	(_version vde)
	(_time 1580965202270 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 9c9fce93c9cacb8b96cb8dc3cb9acf9a9a9b9f9b9e)
	(_ent
		(_time 1580965202267)
	)
	(_comp
		(SRL16E
			(_object
				(_type(_int ~BIT_VECTOR~13 0 1410(_array -2((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 0 0 1410(_ent(_string \"0000000000000000"\))))
				(_port(_int Q -1 0 1413(_ent (_out))))
				(_port(_int A0 -1 0 1414(_ent (_in))))
				(_port(_int A1 -1 0 1415(_ent (_in))))
				(_port(_int A2 -1 0 1416(_ent (_in))))
				(_port(_int A3 -1 0 1417(_ent (_in))))
				(_port(_int D -1 0 1418(_ent (_in))))
				(_port(_int Clk -1 0 1419(_ent (_in))))
				(_port(_int CE -1 0 1420(_ent (_in))))
			)
		)
	)
	(_inst SHREG0 0 1428(_comp SRL16E)
		(_gen
			((INIT)(_string \"0101101001011010"\))
		)
		(_port
			((Q)(Bit14))
			((A0)(zero))
			((A1)(zero))
			((A2)(one))
			((A3)(one))
			((D)(Bit1))
			((Clk)(Clk))
			((CE)(combo_enbl))
		)
		(_use(_ent unisim SRL16E)
			(_gen
				((INIT)(_string \"0101101001011010"\))
			)
			(_port
				((Q)(Q))
				((A0)(A0))
				((A1)(A1))
				((A2)(A2))
				((A3)(A3))
				((CE)(CE))
				((CLK)(Clk))
				((D)(D))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 1368(_ent(_in)(_event))))
		(_port(_int Rst -1 0 1369(_ent(_in))))
		(_port(_int Clken -1 0 1370(_ent(_in))))
		(_port(_int Enbl -1 0 1371(_ent(_in))))
		(_port(_int Shftout -1 0 1372(_ent(_out))))
		(_sig(_int Bit1 -1 0 1396(_arch(_uni))))
		(_sig(_int Bit15 -1 0 1397(_arch(_uni))))
		(_sig(_int Bit14 -1 0 1398(_arch(_uni))))
		(_sig(_int XNORGateOutput -1 0 1399(_arch(_uni))))
		(_sig(_int zero -1 0 1400(_arch(_uni))))
		(_sig(_int one -1 0 1401(_arch(_uni))))
		(_sig(_int combo_enbl -1 0 1402(_arch(_uni))))
		(_prcs
			(line__1425(_arch 0 0 1425(_assignment(_alias((zero)(_string \"0"\)))(_trgt(9)))))
			(line__1426(_arch 1 0 1426(_assignment(_alias((one)(_string \"1"\)))(_trgt(10)))))
			(line__1441(_arch 2 0 1441(_assignment(_trgt(11))(_sens(2)(3)))))
			(REG0_PROCESS(_arch 3 0 1446(_prcs(_trgt(6))(_sens(0)(7)(1))(_dssslsensitivity 1)(_read(11)))))
			(REG1_PROCESS(_arch 4 0 1460(_prcs(_trgt(5))(_sens(0)(8)(1))(_dssslsensitivity 1)(_read(11)))))
			(line__1472(_arch 5 0 1472(_assignment(_trgt(8))(_sens(6)(7)))))
			(line__1474(_arch 6 0 1474(_assignment(_alias((Shftout)(Bit1)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS))(.(mac_pkg)))
	(_model . imp 7 -1)
)
V 000055 55 1525          1580965202276 implementation
(_unit VHDL(defer_state 0 1625(implementation 0 1651))
	(_version vde)
	(_time 1580965202277 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code acafa9fbfafbfebaf8f8bef5ababafaba8aaadaba8)
	(_ent
		(_time 1580965202274)
	)
	(_object
		(_port(_int Clk -1 0 1627(_ent(_in)(_event))))
		(_port(_int Rst -1 0 1628(_ent(_in))))
		(_port(_int TxEn -1 0 1629(_ent(_in))))
		(_port(_int Txrst -1 0 1630(_ent(_in))))
		(_port(_int Ifgp2Done -1 0 1631(_ent(_in))))
		(_port(_int Ifgp1Done -1 0 1632(_ent(_in))))
		(_port(_int BackingOff -1 0 1633(_ent(_in))))
		(_port(_int Crs -1 0 1634(_ent(_in))))
		(_port(_int Full_half_n -1 0 1635(_ent(_in))))
		(_port(_int Deferring -1 0 1636(_ent(_out))))
		(_port(_int CntrEnbl -1 0 1637(_ent(_out))))
		(_port(_int CntrLd -1 0 1638(_ent(_out))))
		(_type(_int StateName 0 1665(_enum1 loadcntr startifgp1cnt startifgp2cnt cntdone (_to i 0 i 3))))
		(_sig(_int thisState 0 0 1666(_arch(_uni))))
		(_sig(_int nextState 0 0 1667(_arch(_uni))))
		(_prcs
			(FSMR(_arch 0 0 1681(_prcs(_trgt(12))(_sens(0)(13)(1)(3))(_dssslsensitivity 1))))
			(FSMC(_arch 1 0 1695(_prcs(_simple)(_trgt(13))(_sens(12)(2)(4)(5)(6)(7)(8)))))
			(FSMD(_arch 2 0 1749(_prcs(_simple)(_trgt(9)(10)(11))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(mac_pkg)))
	(_model . implementation 3 -1)
)
V 000055 55 1513          1580965202284 implementation
(_unit VHDL(crcnibshiftreg 0 1905(implementation 0 1918))
	(_version vde)
	(_time 1580965202285 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code acafaefafdfbfbbafda2b5f6ffabafaaa4aaa5aaaa)
	(_ent
		(_time 1580965202282)
	)
	(_object
		(_port(_int Clk -1 0 1908(_ent(_in)(_event))))
		(_port(_int Rst -1 0 1909(_ent(_in))))
		(_port(_int Clken -1 0 1910(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 1911(_array -1((_dto i 31 i 0)))))
		(_port(_int Din 0 0 1911(_ent(_in))))
		(_port(_int Load -1 0 1912(_ent(_in))))
		(_port(_int Shift -1 0 1913(_ent(_in))))
		(_port(_int Dout 0 0 1914(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 1927(_array -1((_dto i 31 i 0)))))
		(_sig(_int nibData 1 0 1927(_arch(_uni))))
		(_prcs
			(SHIFTER(_arch 0 0 1936(_prcs(_trgt(7(d_31_28))(7(d_27_24))(7(d_23_20))(7(d_19_16))(7(d_15_12))(7(d_11_8))(7(d_7_4))(7(d_3_0))(7))(_sens(0)(7(d_31_28))(7(d_27_24))(7(d_23_20))(7(d_19_16))(7(d_15_12))(7(d_11_8))(7(d_7_4))(1)(3)(4)(5))(_dssslsensitivity 1)(_read(2)))))
			(line__1959(_arch 1 0 1959(_assignment(_alias((Dout)(nibData)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
	)
	(_model . implementation 2 -1)
)
V 000055 55 1653          1580965202292 implementation
(_unit VHDL(cntr5bit 0 2106(implementation 0 2119))
	(_version vde)
	(_time 1580965202293 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code bbb8b9efbcedebacbfb8aee1e8bdb2bcbfbdb8bdee)
	(_ent
		(_time 1580965202290)
	)
	(_object
		(_port(_int Clk -1 0 2109(_ent(_in)(_event))))
		(_port(_int Rst -1 0 2110(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~12 0 2111(_array -1((_to i 0 i 4)))))
		(_port(_int Cntout 0 0 2111(_ent(_out))))
		(_port(_int En -1 0 2112(_ent(_in))))
		(_port(_int Ld -1 0 2113(_ent(_in))))
		(_port(_int Load_in 0 0 2114(_ent(_in))))
		(_port(_int Zero -1 0 2115(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 2132(_array -1((_to i 0 i 4)))))
		(_sig(_int count 1 0 2132(_arch(_uni))))
		(_sig(_int zero_i -1 0 2133(_arch(_uni))))
		(_prcs
			(line__2136(_arch 0 0 2136(_assignment(_alias((Cntout)(count)))(_trgt(2))(_sens(7)))))
			(INT_COUNT_PROCESS1(_arch 1 0 2142(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(3)(4)(5))(_dssslsensitivity 1))))
			(INT_COUNT_PROCESS2(_arch 2 0 2157(_prcs(_trgt(8))(_sens(0)(7)(1))(_dssslsensitivity 1))))
			(line__2173(_arch 3 0 2173(_assignment(_alias((Zero)(zero_i)))(_simpleassign BUF)(_trgt(6))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_var(_ext axi_ethernetlite_v3_0_18.mac_pkg.RESET_ACTIVE(1 RESET_ACTIVE)))
	)
	(_use(ieee(std_logic_1164))(.(mac_pkg))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50529027 3)
		(33686018 3)
	)
	(_model . implementation 4 -1)
)
V 000055 55 35266         1580965202301 implementation
(_unit VHDL(tx_statemachine 0 2371(implementation 0 2440))
	(_version vde)
	(_time 1580965202302 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code cbc9ce9f919fc9dcc8c99ec4da909ecdcecd9fcdcacdc8)
	(_ent
		(_time 1580965202297)
	)
	(_comp
		(FDS
			(_object
				(_port(_int Q -2 0 2630(_ent (_out))))
				(_port(_int C -2 0 2631(_ent (_in))))
				(_port(_int D -2 0 2632(_ent (_in))))
				(_port(_int S -2 0 2633(_ent (_in))))
			)
		)
		(FDR
			(_object
				(_port(_int Q -2 0 2620(_ent (_out))))
				(_port(_int C -2 0 2621(_ent (_in))))
				(_port(_int D -2 0 2622(_ent (_in))))
				(_port(_int R -2 0 2623(_ent (_in))))
			)
		)
	)
	(_inst PRE_SFD_count 0 2683(_ent . cntr5bit)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Cntout)(_open))
			((En)(TxClkEn))
			((Ld)(phytx_en_i_n))
			((Load_in)(_code 121))
			((Zero)(pre_SFD_zero))
		)
	)
	(_inst STATE0A 0 2769(_comp FDS)
		(_port
			((Q)(idle))
			((C)(Clk))
			((D)(idle_D))
			((S)(state_machine_rst))
		)
		(_use(_ent unisim FDS)
		)
	)
	(_inst STATE5A 0 2801(_comp FDR)
		(_port
			((Q)(lngthDelay1))
			((C)(Clk))
			((D)(lngthDelay1_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE6A 0 2816(_comp FDR)
		(_port
			((Q)(lngthDelay2))
			((C)(Clk))
			((D)(lngthDelay2_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE7A 0 2834(_comp FDR)
		(_port
			((Q)(ldLngthCntr))
			((C)(Clk))
			((D)(ldLngthCntr_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE8A 0 2852(_comp FDR)
		(_port
			((Q)(preamble))
			((C)(Clk))
			((D)(preamble_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE9A 0 2869(_comp FDR)
		(_port
			((Q)(checkBusFifoFullSFD))
			((C)(Clk))
			((D)(checkBusFifoFullSFD_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE10A 0 2886(_comp FDR)
		(_port
			((Q)(SFD))
			((C)(Clk))
			((D)(SFD_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE11A 0 2909(_comp FDR)
		(_port
			((Q)(checkBusFifoFull))
			((C)(Clk))
			((D)(checkBusFifoFull_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE12A 0 2925(_comp FDR)
		(_port
			((Q)(loadBusFifo))
			((C)(Clk))
			((D)(loadBusFifo_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE13A 0 2941(_comp FDR)
		(_port
			((Q)(checkCrc))
			((C)(Clk))
			((D)(checkCrc_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE14A 0 2964(_comp FDR)
		(_port
			((Q)(checkBusFifoFullCrc))
			((C)(Clk))
			((D)(checkBusFifoFullCrc_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE15A 0 2980(_comp FDR)
		(_port
			((Q)(loadBusFifoCrc))
			((C)(Clk))
			((D)(loadBusFifoCrc_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE16A 0 3000(_comp FDR)
		(_port
			((Q)(waitFifoEmpty))
			((C)(Clk))
			((D)(waitFifoEmpty_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE17A 0 3018(_comp FDR)
		(_port
			((Q)(txDone))
			((C)(Clk))
			((D)(txDone_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE18A 0 3042(_comp FDR)
		(_port
			((Q)(checkBusFifoFullJam))
			((C)(Clk))
			((D)(checkBusFifoFullJam_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE19A 0 3059(_comp FDR)
		(_port
			((Q)(loadBusFifoJam))
			((C)(Clk))
			((D)(loadBusFifoJam_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE20A 0 3080(_comp FDR)
		(_port
			((Q)(half_dup_error))
			((C)(Clk))
			((D)(half_dup_error_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE21A 0 3099(_comp FDR)
		(_port
			((Q)(collisionRetry))
			((C)(Clk))
			((D)(collisionRetry_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE22A 0 3117(_comp FDR)
		(_port
			((Q)(retryWaitFifoEmpty))
			((C)(Clk))
			((D)(retryWaitFifoEmpty_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE23A 0 3133(_comp FDR)
		(_port
			((Q)(retryReset))
			((C)(Clk))
			((D)(retryReset_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE24A 0 3149(_comp FDR)
		(_port
			((Q)(txDone2))
			((C)(Clk))
			((D)(txDone2_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE25A 0 3165(_comp FDR)
		(_port
			((Q)(txDonePause))
			((C)(Clk))
			((D)(txDonePause_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE26A 0 3181(_comp FDR)
		(_port
			((Q)(chgMacAdr1))
			((C)(Clk))
			((D)(chgMacAdr1_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE27A 0 3197(_comp FDR)
		(_port
			((Q)(chgMacAdr2))
			((C)(Clk))
			((D)(chgMacAdr2_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE28A 0 3213(_comp FDR)
		(_port
			((Q)(chgMacAdr3))
			((C)(Clk))
			((D)(chgMacAdr3_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE29A 0 3229(_comp FDR)
		(_port
			((Q)(chgMacAdr4))
			((C)(Clk))
			((D)(chgMacAdr4_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE30A 0 3245(_comp FDR)
		(_port
			((Q)(chgMacAdr5))
			((C)(Clk))
			((D)(chgMacAdr5_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE31A 0 3261(_comp FDR)
		(_port
			((Q)(chgMacAdr6))
			((C)(Clk))
			((D)(chgMacAdr6_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE32A 0 3277(_comp FDR)
		(_port
			((Q)(chgMacAdr7))
			((C)(Clk))
			((D)(chgMacAdr7_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE33A 0 3293(_comp FDR)
		(_port
			((Q)(chgMacAdr8))
			((C)(Clk))
			((D)(chgMacAdr8_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE34A 0 3309(_comp FDR)
		(_port
			((Q)(chgMacAdr9))
			((C)(Clk))
			((D)(chgMacAdr9_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE35A 0 3325(_comp FDR)
		(_port
			((Q)(chgMacAdr10))
			((C)(Clk))
			((D)(chgMacAdr10_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE36A 0 3341(_comp FDR)
		(_port
			((Q)(chgMacAdr11))
			((C)(Clk))
			((D)(chgMacAdr11_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE37A 0 3357(_comp FDR)
		(_port
			((Q)(chgMacAdr12))
			((C)(Clk))
			((D)(chgMacAdr12_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE38A 0 3373(_comp FDR)
		(_port
			((Q)(chgMacAdr13))
			((C)(Clk))
			((D)(chgMacAdr13_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst STATE39A 0 3389(_comp FDR)
		(_port
			((Q)(chgMacAdr14))
			((C)(Clk))
			((D)(chgMacAdr14_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_object
		(_gen(_int C_DUPLEX -1 0 2374 \1\ (_ent((i 1)))))
		(_port(_int Clk -2 0 2379(_ent(_in)(_event))))
		(_port(_int Rst -2 0 2380(_ent(_in))))
		(_port(_int TxClkEn -2 0 2381(_ent(_in))))
		(_port(_int Jam_rst -2 0 2382(_ent(_out))))
		(_port(_int TxRst -2 0 2383(_ent(_in))))
		(_port(_int Deferring -2 0 2384(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~12 0 2385(_array -2((_to i 0 i 4)))))
		(_port(_int ColRetryCnt 0 0 2385(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 2386(_array -2((_to i 0 i 7)))))
		(_port(_int ColWindowNibCnt 1 0 2386(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 2387(_array -2((_to i 0 i 3)))))
		(_port(_int JamTxNibCnt 2 0 2387(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 2388(_array -2((_to i 0 i 11)))))
		(_port(_int TxNibbleCnt 3 0 2388(_ent(_in))))
		(_port(_int BusFifoWrNibbleCnt 3 0 2389(_ent(_in))))
		(_port(_int CrcCnt 2 0 2390(_ent(_in))))
		(_port(_int BusFifoFull -2 0 2391(_ent(_in))))
		(_port(_int BusFifoEmpty -2 0 2392(_ent(_in))))
		(_port(_int PhyCollision -2 0 2393(_ent(_in))))
		(_port(_int Tx_pong_ping_l -2 0 2394(_ent(_in))))
		(_port(_int InitBackoff -2 0 2395(_ent(_out))))
		(_port(_int TxRetryRst -2 0 2396(_ent(_out))))
		(_port(_int TxExcessDefrlRst -2 0 2397(_ent(_out))))
		(_port(_int TxLateColnRst -2 0 2398(_ent(_out))))
		(_port(_int TxColRetryCntRst_n -2 0 2399(_ent(_out))))
		(_port(_int TxColRetryCntEnbl -2 0 2400(_ent(_out))))
		(_port(_int TxNibbleCntRst -2 0 2401(_ent(_out))))
		(_port(_int TxEnNibbleCnt -2 0 2402(_ent(_out))))
		(_port(_int TxNibbleCntLd -2 0 2403(_ent(_out))))
		(_port(_int BusFifoWrCntRst -2 0 2404(_ent(_out))))
		(_port(_int BusFifoWrCntEn -2 0 2405(_ent(_out))))
		(_port(_int EnblPre -2 0 2406(_ent(_out))))
		(_port(_int EnblSFD -2 0 2407(_ent(_out))))
		(_port(_int EnblData -2 0 2408(_ent(_out))))
		(_port(_int EnblJam -2 0 2409(_ent(_out))))
		(_port(_int EnblCRC -2 0 2410(_ent(_out))))
		(_port(_int BusFifoWr -2 0 2411(_ent(_out))))
		(_port(_int Phytx_en -2 0 2412(_ent(_out))))
		(_port(_int TxCrcEn -2 0 2413(_ent(_out))))
		(_port(_int TxCrcShftOutEn -2 0 2414(_ent(_out))))
		(_port(_int Tx_addr_en -2 0 2415(_ent(_out))))
		(_port(_int Tx_start -2 0 2416(_ent(_out))))
		(_port(_int Tx_done -2 0 2417(_ent(_out))))
		(_port(_int Tx_idle -2 0 2418(_ent(_out))))
		(_port(_int Tx_DPM_ce -2 0 2419(_ent(_out))))
		(_port(_int Tx_DPM_wr_data 2 0 2420(_ent(_out))))
		(_port(_int Tx_DPM_wr_rd_n -2 0 2421(_ent(_out))))
		(_port(_int Enblclear -2 0 2422(_ent(_out))))
		(_port(_int Transmit_start -2 0 2423(_ent(_in))))
		(_port(_int Mac_program_start -2 0 2424(_ent(_in))))
		(_port(_int Mac_addr_ram_we -2 0 2425(_ent(_out))))
		(_port(_int Mac_addr_ram_addr_wr 2 0 2426(_ent(_out))))
		(_port(_int Pre_sfd_done -2 0 2427(_ent(_out))))
		(_sig(_int idle -2 0 2453(_arch(_uni))))
		(_sig(_int lngthDelay1 -2 0 2454(_arch(_uni))))
		(_sig(_int lngthDelay2 -2 0 2455(_arch(_uni))))
		(_sig(_int ldLngthCntr -2 0 2456(_arch(_uni))))
		(_sig(_int preamble -2 0 2457(_arch(_uni))))
		(_sig(_int checkBusFifoFullSFD -2 0 2458(_arch(_uni))))
		(_sig(_int SFD -2 0 2459(_arch(_uni))))
		(_sig(_int checkBusFifoFull -2 0 2460(_arch(_uni))))
		(_sig(_int loadBusFifo -2 0 2461(_arch(_uni))))
		(_sig(_int checkCrc -2 0 2462(_arch(_uni))))
		(_sig(_int checkBusFifoFullCrc -2 0 2463(_arch(_uni))))
		(_sig(_int loadBusFifoCrc -2 0 2464(_arch(_uni))))
		(_sig(_int waitFifoEmpty -2 0 2465(_arch(_uni))))
		(_sig(_int txDone -2 0 2466(_arch(_uni))))
		(_sig(_int checkBusFifoFullJam -2 0 2467(_arch(_uni))))
		(_sig(_int loadBusFifoJam -2 0 2468(_arch(_uni))))
		(_sig(_int half_dup_error -2 0 2469(_arch(_uni))))
		(_sig(_int collisionRetry -2 0 2470(_arch(_uni))))
		(_sig(_int retryWaitFifoEmpty -2 0 2471(_arch(_uni))))
		(_sig(_int retryReset -2 0 2472(_arch(_uni))))
		(_sig(_int txDone2 -2 0 2473(_arch(_uni))))
		(_sig(_int txDonePause -2 0 2474(_arch(_uni))))
		(_sig(_int chgMacAdr1 -2 0 2475(_arch(_uni))))
		(_sig(_int chgMacAdr2 -2 0 2476(_arch(_uni))))
		(_sig(_int chgMacAdr3 -2 0 2477(_arch(_uni))))
		(_sig(_int chgMacAdr4 -2 0 2478(_arch(_uni))))
		(_sig(_int chgMacAdr5 -2 0 2479(_arch(_uni))))
		(_sig(_int chgMacAdr6 -2 0 2480(_arch(_uni))))
		(_sig(_int chgMacAdr7 -2 0 2481(_arch(_uni))))
		(_sig(_int chgMacAdr8 -2 0 2482(_arch(_uni))))
		(_sig(_int chgMacAdr9 -2 0 2483(_arch(_uni))))
		(_sig(_int chgMacAdr10 -2 0 2484(_arch(_uni))))
		(_sig(_int chgMacAdr11 -2 0 2485(_arch(_uni))))
		(_sig(_int chgMacAdr12 -2 0 2486(_arch(_uni))))
		(_sig(_int chgMacAdr13 -2 0 2487(_arch(_uni))))
		(_sig(_int chgMacAdr14 -2 0 2488(_arch(_uni))))
		(_sig(_int idle_D -2 0 2489(_arch(_uni))))
		(_sig(_int txLngthRdNib1_D -2 0 2490(_arch(_uni))))
		(_sig(_int lngthDelay1_D -2 0 2491(_arch(_uni))))
		(_sig(_int lngthDelay2_D -2 0 2492(_arch(_uni))))
		(_sig(_int ldLngthCntr_D -2 0 2493(_arch(_uni))))
		(_sig(_int preamble_D -2 0 2494(_arch(_uni))))
		(_sig(_int checkBusFifoFullSFD_D -2 0 2495(_arch(_uni))))
		(_sig(_int SFD_D -2 0 2496(_arch(_uni))))
		(_sig(_int checkBusFifoFull_D -2 0 2497(_arch(_uni))))
		(_sig(_int loadBusFifo_D -2 0 2498(_arch(_uni))))
		(_sig(_int checkCrc_D -2 0 2499(_arch(_uni))))
		(_sig(_int checkBusFifoFullCrc_D -2 0 2500(_arch(_uni))))
		(_sig(_int loadBusFifoCrc_D -2 0 2501(_arch(_uni))))
		(_sig(_int waitFifoEmpty_D -2 0 2502(_arch(_uni))))
		(_sig(_int txDone_D -2 0 2503(_arch(_uni))))
		(_sig(_int checkBusFifoFullJam_D -2 0 2504(_arch(_uni))))
		(_sig(_int loadBusFifoJam_D -2 0 2505(_arch(_uni))))
		(_sig(_int half_dup_error_D -2 0 2506(_arch(_uni))))
		(_sig(_int collisionRetry_D -2 0 2507(_arch(_uni))))
		(_sig(_int retryWaitFifoEmpty_D -2 0 2508(_arch(_uni))))
		(_sig(_int retryReset_D -2 0 2509(_arch(_uni))))
		(_sig(_int txDone2_D -2 0 2510(_arch(_uni))))
		(_sig(_int txDonePause_D -2 0 2511(_arch(_uni))))
		(_sig(_int chgMacAdr1_D -2 0 2512(_arch(_uni))))
		(_sig(_int chgMacAdr2_D -2 0 2513(_arch(_uni))))
		(_sig(_int chgMacAdr3_D -2 0 2514(_arch(_uni))))
		(_sig(_int chgMacAdr4_D -2 0 2515(_arch(_uni))))
		(_sig(_int chgMacAdr5_D -2 0 2516(_arch(_uni))))
		(_sig(_int chgMacAdr6_D -2 0 2517(_arch(_uni))))
		(_sig(_int chgMacAdr7_D -2 0 2518(_arch(_uni))))
		(_sig(_int chgMacAdr8_D -2 0 2519(_arch(_uni))))
		(_sig(_int chgMacAdr9_D -2 0 2520(_arch(_uni))))
		(_sig(_int chgMacAdr10_D -2 0 2521(_arch(_uni))))
		(_sig(_int chgMacAdr11_D -2 0 2522(_arch(_uni))))
		(_sig(_int chgMacAdr12_D -2 0 2523(_arch(_uni))))
		(_sig(_int chgMacAdr13_D -2 0 2524(_arch(_uni))))
		(_sig(_int chgMacAdr14_D -2 0 2525(_arch(_uni))))
		(_sig(_int txNibbleCntRst_i -2 0 2526(_arch(_uni))))
		(_sig(_int txEnNibbleCnt_i -2 0 2527(_arch(_uni))))
		(_sig(_int txNibbleCntLd_i -2 0 2528(_arch(_uni))))
		(_sig(_int busFifoWr_i -2 0 2529(_arch(_uni))))
		(_sig(_int phytx_en_i -2 0 2530(_arch(_uni))))
		(_sig(_int phytx_en_i_n -2 0 2531(_arch(_uni))))
		(_sig(_int txCrcEn_i -2 0 2532(_arch(_uni))))
		(_sig(_int retrying_i -2 0 2533(_arch(_uni))))
		(_sig(_int phytx_en_reg -2 0 2534(_arch(_uni))))
		(_sig(_int busFifoWrCntRst_reg -2 0 2535(_arch(_uni))))
		(_sig(_int retrying_reg -2 0 2536(_arch(_uni))))
		(_sig(_int txCrcEn_reg -2 0 2537(_arch(_uni))))
		(_sig(_int busFifoWrCntRst_i -2 0 2538(_arch(_uni))))
		(_sig(_int state_machine_rst -2 0 2539(_arch(_uni))))
		(_sig(_int full_half_n -2 0 2540(_arch(_uni))))
		(_sig(_int goto_idle -2 0 2541(_arch(_uni))))
		(_sig(_int stay_idle -2 0 2542(_arch(_uni))))
		(_sig(_int goto_txLngthRdNib1_1 -2 0 2543(_arch(_uni))))
		(_sig(_int goto_txLngthRdNib1_2 -2 0 2544(_arch(_uni))))
		(_sig(_int goto_lngthDelay1 -2 0 2545(_arch(_uni))))
		(_sig(_int goto_lngthDelay2 -2 0 2546(_arch(_uni))))
		(_sig(_int goto_ldLngthCntr -2 0 2547(_arch(_uni))))
		(_sig(_int stay_ldLngthCntr -2 0 2548(_arch(_uni))))
		(_sig(_int goto_preamble -2 0 2549(_arch(_uni))))
		(_sig(_int stay_preamble -2 0 2550(_arch(_uni))))
		(_sig(_int goto_checkBusFifoFullSFD -2 0 2551(_arch(_uni))))
		(_sig(_int stay_checkBusFifoFullSFD -2 0 2552(_arch(_uni))))
		(_sig(_int goto_SFD -2 0 2553(_arch(_uni))))
		(_sig(_int stay_SFD -2 0 2554(_arch(_uni))))
		(_sig(_int goto_checkBusFifoFull_1 -2 0 2555(_arch(_uni))))
		(_sig(_int goto_checkBusFifoFull_2 -2 0 2556(_arch(_uni))))
		(_sig(_int stay_checkBusFifoFull -2 0 2557(_arch(_uni))))
		(_sig(_int goto_loadBusFifo -2 0 2558(_arch(_uni))))
		(_sig(_int goto_checkCrc -2 0 2559(_arch(_uni))))
		(_sig(_int goto_checkBusFifoFullCrc_1 -2 0 2560(_arch(_uni))))
		(_sig(_int goto_checkBusFifoFullCrc_2 -2 0 2561(_arch(_uni))))
		(_sig(_int stay_checkBusFifoFullCrc -2 0 2562(_arch(_uni))))
		(_sig(_int goto_loadBusFifoCrc_1 -2 0 2563(_arch(_uni))))
		(_sig(_int goto_waitFifoEmpty_2 -2 0 2564(_arch(_uni))))
		(_sig(_int stay_waitFifoEmpty -2 0 2565(_arch(_uni))))
		(_sig(_int goto_txDone_1 -2 0 2566(_arch(_uni))))
		(_sig(_int goto_txDone_2 -2 0 2567(_arch(_uni))))
		(_sig(_int goto_checkBusFifoFullJam_1 -2 0 2568(_arch(_uni))))
		(_sig(_int goto_checkBusFifoFullJam_2 -2 0 2569(_arch(_uni))))
		(_sig(_int stay_checkBusFifoFullJam -2 0 2570(_arch(_uni))))
		(_sig(_int goto_loadBusFifoJam -2 0 2571(_arch(_uni))))
		(_sig(_int goto_half_dup_error_1 -2 0 2572(_arch(_uni))))
		(_sig(_int goto_half_dup_error_2 -2 0 2573(_arch(_uni))))
		(_sig(_int goto_collisionRetry -2 0 2574(_arch(_uni))))
		(_sig(_int goto_retryWaitFifoEmpty -2 0 2575(_arch(_uni))))
		(_sig(_int stay_retryWaitFifoEmpty -2 0 2576(_arch(_uni))))
		(_sig(_int goto_retryReset -2 0 2577(_arch(_uni))))
		(_sig(_int goto_txDone2 -2 0 2578(_arch(_uni))))
		(_sig(_int goto_txDonePause -2 0 2579(_arch(_uni))))
		(_sig(_int goto_chgMacAdr1 -2 0 2580(_arch(_uni))))
		(_sig(_int goto_chgMacAdr2 -2 0 2581(_arch(_uni))))
		(_sig(_int goto_chgMacAdr3 -2 0 2582(_arch(_uni))))
		(_sig(_int goto_chgMacAdr4 -2 0 2583(_arch(_uni))))
		(_sig(_int goto_chgMacAdr5 -2 0 2584(_arch(_uni))))
		(_sig(_int goto_chgMacAdr6 -2 0 2585(_arch(_uni))))
		(_sig(_int goto_chgMacAdr7 -2 0 2586(_arch(_uni))))
		(_sig(_int goto_chgMacAdr8 -2 0 2587(_arch(_uni))))
		(_sig(_int goto_chgMacAdr9 -2 0 2588(_arch(_uni))))
		(_sig(_int goto_chgMacAdr10 -2 0 2589(_arch(_uni))))
		(_sig(_int goto_chgMacAdr11 -2 0 2590(_arch(_uni))))
		(_sig(_int goto_chgMacAdr12 -2 0 2591(_arch(_uni))))
		(_sig(_int goto_chgMacAdr13 -2 0 2592(_arch(_uni))))
		(_sig(_int goto_chgMacAdr14 -2 0 2593(_arch(_uni))))
		(_sig(_int txNibbleCnt_is_1 -2 0 2594(_arch(_uni))))
		(_sig(_int busFifoWrNibbleCnt_is_14 -2 0 2595(_arch(_uni))))
		(_sig(_int busFifoWrNibbleCnt_not_14 -2 0 2596(_arch(_uni))))
		(_sig(_int busFifoWrNibbleCnt_is_15 -2 0 2597(_arch(_uni))))
		(_sig(_int busFifoWrNibbleCnt_not_15 -2 0 2598(_arch(_uni))))
		(_sig(_int crcCnt_not_0 -2 0 2599(_arch(_uni))))
		(_sig(_int crcCnt_is_0 -2 0 2600(_arch(_uni))))
		(_sig(_int jamTxNibCnt_not_0 -2 0 2601(_arch(_uni))))
		(_sig(_int jamTxNibCnt_is_0 -2 0 2602(_arch(_uni))))
		(_sig(_int colWindowNibCnt_not_0 -2 0 2603(_arch(_uni))))
		(_sig(_int colWindowNibCnt_is_0 -2 0 2604(_arch(_uni))))
		(_sig(_int colRetryCnt_is_15 -2 0 2605(_arch(_uni))))
		(_sig(_int pre_SFD_zero -2 0 2606(_arch(_uni))))
		(_sig(_int waitdone_pre_sfd -2 0 2607(_arch(_uni))))
		(_sig(_int transmit_start_reg -2 0 2608(_arch(_uni))))
		(_sig(_int mac_program_start_reg -2 0 2609(_arch(_uni))))
		(_prcs
			(line__2650(_arch 0 0 2650(_assignment(_trgt(41)))))
			(line__2653(_arch 1 0 2653(_assignment(_trgt(38))(_sens(62)(132)))))
			(line__2657(_arch 2 0 2657(_assignment(_trgt(136)))))
			(line__2661(_arch 3 0 2661(_assignment(_alias((Pre_sfd_done)(pre_SFD_zero)))(_simpleassign BUF)(_trgt(48))(_sens(202)))))
			(line__2664(_arch 4 0 2664(_assignment(_trgt(127))(_sens(126)))))
			(line__2670(_arch 5 0 2670(_assignment(_alias((TxNibbleCntRst)(txNibbleCntRst_i)))(_simpleassign BUF)(_trgt(22))(_sens(122)))))
			(line__2671(_arch 6 0 2671(_assignment(_alias((TxEnNibbleCnt)(txEnNibbleCnt_i)))(_simpleassign BUF)(_trgt(23))(_sens(123)))))
			(line__2672(_arch 7 0 2672(_assignment(_alias((TxNibbleCntLd)(txNibbleCntLd_i)))(_simpleassign BUF)(_trgt(24))(_sens(124)))))
			(line__2674(_arch 8 0 2674(_assignment(_alias((BusFifoWr)(busFifoWr_i)))(_simpleassign BUF)(_trgt(32))(_sens(125)))))
			(line__2675(_arch 9 0 2675(_assignment(_alias((Phytx_en)(phytx_en_i)))(_simpleassign BUF)(_trgt(33))(_sens(126)))))
			(line__2676(_arch 10 0 2676(_assignment(_alias((TxCrcEn)(txCrcEn_i)))(_simpleassign BUF)(_trgt(34))(_sens(128)))))
			(line__2678(_arch 11 0 2678(_assignment(_alias((BusFifoWrCntRst)(busFifoWrCntRst_i)))(_simpleassign BUF)(_trgt(25))(_sens(134)))))
			(line__2696(_arch 12 0 2696(_assignment(_alias((state_machine_rst)(Rst)))(_simpleassign BUF)(_trgt(135))(_sens(1)))))
			(line__2702(_arch 13 0 2702(_assignment(_trgt(190))(_sens(9(11))(9(10))(9(9))(9(8))(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))))))
			(line__2710(_arch 14 0 2710(_assignment(_trgt(191))(_sens(10(11))(10(10))(10(9))(10(8))))))
			(line__2716(_arch 15 0 2716(_assignment(_trgt(192))(_sens(191)))))
			(line__2719(_arch 16 0 2719(_assignment(_trgt(193))(_sens(10(11))(10(10))(10(9))(10(8))))))
			(line__2725(_arch 17 0 2725(_assignment(_trgt(194))(_sens(193)))))
			(line__2728(_arch 18 0 2728(_assignment(_trgt(195))(_sens(11(3))(11(2))(11(1))(11(0))))))
			(line__2731(_arch 19 0 2731(_assignment(_alias((crcCnt_is_0)(crcCnt_not_0)))(_simpleassign "not")(_trgt(196))(_sens(195)))))
			(line__2734(_arch 20 0 2734(_assignment(_trgt(197))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__2738(_arch 21 0 2738(_assignment(_trgt(198))(_sens(197)))))
			(line__2741(_arch 22 0 2741(_assignment(_trgt(199))(_sens(7(7))(7(6))(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))))))
			(line__2747(_arch 23 0 2747(_assignment(_trgt(200))(_sens(199)))))
			(line__2750(_arch 24 0 2750(_assignment(_trgt(201))(_sens(6(4))(6(3))(6(2))(6(1))(6(0))))))
			(line__2757(_arch 25 0 2757(_assignment(_alias((goto_idle)(txDonePause)))(_simpleassign BUF)(_trgt(137))(_sens(70)))))
			(line__2760(_arch 26 0 2760(_assignment(_trgt(138))(_sens(44)(45)(49)))))
			(line__2764(_arch 27 0 2764(_assignment(_trgt(85))(_sens(137)(138)))))
			(line__2778(_arch 28 0 2778(_assignment(_alias((Tx_idle)(idle)))(_simpleassign BUF)(_trgt(39))(_sens(49)))))
			(line__2785(_arch 29 0 2785(_assignment(_trgt(139))(_sens(44)(49)(132)(204)))))
			(line__2790(_arch 30 0 2790(_assignment(_alias((goto_txLngthRdNib1_2)(retryReset)))(_simpleassign BUF)(_trgt(140))(_sens(68)))))
			(line__2792(_arch 31 0 2792(_assignment(_trgt(86))(_sens(139)(140)))))
			(line__2795(_arch 32 0 2795(_assignment(_alias((goto_lngthDelay1)(txLngthRdNib1_D)))(_simpleassign BUF)(_trgt(141))(_sens(86)))))
			(line__2799(_arch 33 0 2799(_assignment(_alias((lngthDelay1_D)(goto_lngthDelay1)))(_simpleassign BUF)(_trgt(87))(_sens(141)))))
			(line__2812(_arch 34 0 2812(_assignment(_alias((goto_lngthDelay2)(lngthDelay1)))(_simpleassign BUF)(_trgt(142))(_sens(50)))))
			(line__2814(_arch 35 0 2814(_assignment(_alias((lngthDelay2_D)(goto_lngthDelay2)))(_simpleassign BUF)(_trgt(88))(_sens(142)))))
			(line__2828(_arch 36 0 2828(_assignment(_alias((goto_ldLngthCntr)(lngthDelay1)))(_simpleassign BUF)(_trgt(143))(_sens(50)))))
			(line__2830(_arch 37 0 2830(_assignment(_trgt(144))(_sens(5)(52)))))
			(line__2832(_arch 38 0 2832(_assignment(_trgt(89))(_sens(143)(144)))))
			(line__2846(_arch 39 0 2846(_assignment(_trgt(145))(_sens(5)(52)))))
			(line__2848(_arch 40 0 2848(_assignment(_trgt(146))(_sens(53)(192)))))
			(line__2850(_arch 41 0 2850(_assignment(_trgt(90))(_sens(145)(146)))))
			(line__2863(_arch 42 0 2863(_assignment(_trgt(147))(_sens(53)(191)))))
			(line__2865(_arch 43 0 2865(_assignment(_trgt(148))(_sens(12)(54)))))
			(line__2867(_arch 44 0 2867(_assignment(_trgt(91))(_sens(147)(148)))))
			(line__2880(_arch 45 0 2880(_assignment(_trgt(149))(_sens(12)(54)))))
			(line__2882(_arch 46 0 2882(_assignment(_trgt(150))(_sens(55)(194)))))
			(line__2884(_arch 47 0 2884(_assignment(_trgt(92))(_sens(149)(150)))))
			(line__2897(_arch 48 0 2897(_assignment(_trgt(151))(_sens(57)(155)(164)))))
			(line__2900(_arch 49 0 2900(_assignment(_trgt(152))(_sens(55)(193)))))
			(line__2902(_arch 50 0 2902(_assignment(_trgt(153))(_sens(12)(56)(164)))))
			(line__2905(_arch 51 0 2905(_assignment(_trgt(93))(_sens(151)(152)(153)))))
			(line__2920(_arch 52 0 2920(_assignment(_trgt(154))(_sens(12)(56)(155)(164)))))
			(line__2923(_arch 53 0 2923(_assignment(_alias((loadBusFifo_D)(goto_loadBusFifo)))(_simpleassign BUF)(_trgt(94))(_sens(154)))))
			(line__2936(_arch 54 0 2936(_assignment(_trgt(155))(_sens(57)(164)(190)))))
			(line__2939(_arch 55 0 2939(_assignment(_alias((checkCrc_D)(goto_checkCrc)))(_simpleassign BUF)(_trgt(95))(_sens(155)))))
			(line__2952(_arch 56 0 2952(_assignment(_trgt(156))(_sens(58)(164)))))
			(line__2954(_arch 57 0 2954(_assignment(_trgt(157))(_sens(60)(164)))))
			(line__2957(_arch 58 0 2957(_assignment(_trgt(158))(_sens(12)(59)(164)))))
			(line__2960(_arch 59 0 2960(_assignment(_trgt(96))(_sens(156)(157)(158)))))
			(line__2975(_arch 60 0 2975(_assignment(_trgt(159))(_sens(12)(59)(164)(195)))))
			(line__2978(_arch 61 0 2978(_assignment(_alias((loadBusFifoCrc_D)(goto_loadBusFifoCrc_1)))(_simpleassign BUF)(_trgt(97))(_sens(159)))))
			(line__2992(_arch 62 0 2992(_assignment(_trgt(160))(_sens(12)(59)(164)(196)))))
			(line__2995(_arch 63 0 2995(_assignment(_trgt(161))(_sens(13)(61)(164)))))
			(line__2998(_arch 64 0 2998(_assignment(_trgt(98))(_sens(160)(161)))))
			(line__3011(_arch 65 0 3011(_assignment(_trgt(162))(_sens(13)(61)(164)))))
			(line__3014(_arch 66 0 3014(_assignment(_trgt(163))(_sens(65)(84)))))
			(line__3016(_arch 67 0 3016(_assignment(_trgt(99))(_sens(162)(163)))))
			(line__3029(_arch 68 0 3029(_assignment(_trgt(164))(_sens(14)(56)(57)(58)(59)(61)(136)))))
			(line__3033(_arch 69 0 3033(_assignment(_alias((goto_checkBusFifoFullJam_2)(loadBusFifoJam)))(_simpleassign BUF)(_trgt(165))(_sens(64)))))
			(line__3035(_arch 70 0 3035(_assignment(_trgt(166))(_sens(12)(63)(202)))))
			(line__3038(_arch 71 0 3038(_assignment(_trgt(100))(_sens(164)(165)(166)))))
			(line__3053(_arch 72 0 3053(_assignment(_trgt(167))(_sens(63)(166)(197)))))
			(line__3057(_arch 73 0 3057(_assignment(_alias((loadBusFifoJam_D)(goto_loadBusFifoJam)))(_simpleassign BUF)(_trgt(101))(_sens(167)))))
			(line__3070(_arch 74 0 3070(_assignment(_trgt(168))(_sens(12)(63)(198)(199)(201)(202)))))
			(line__3074(_arch 75 0 3074(_assignment(_trgt(169))(_sens(12)(63)(198)(200)(202)))))
			(line__3078(_arch 76 0 3078(_assignment(_trgt(102))(_sens(168)(169)))))
			(line__3092(_arch 77 0 3092(_assignment(_trgt(170))(_sens(63)(166)(167)(168)(169)))))
			(line__3097(_arch 78 0 3097(_assignment(_alias((collisionRetry_D)(goto_collisionRetry)))(_simpleassign BUF)(_trgt(103))(_sens(170)))))
			(line__3111(_arch 79 0 3111(_assignment(_alias((goto_retryWaitFifoEmpty)(collisionRetry)))(_simpleassign BUF)(_trgt(171))(_sens(66)))))
			(line__3113(_arch 80 0 3113(_assignment(_trgt(172))(_sens(13)(67)))))
			(line__3115(_arch 81 0 3115(_assignment(_trgt(104))(_sens(171)(172)))))
			(line__3129(_arch 82 0 3129(_assignment(_trgt(173))(_sens(13)(67)))))
			(line__3131(_arch 83 0 3131(_assignment(_alias((retryReset_D)(goto_retryReset)))(_simpleassign BUF)(_trgt(105))(_sens(173)))))
			(line__3145(_arch 84 0 3145(_assignment(_alias((goto_txDone2)(txDone)))(_simpleassign BUF)(_trgt(174))(_sens(62)))))
			(line__3147(_arch 85 0 3147(_assignment(_alias((txDone2_D)(goto_txDone2)))(_simpleassign BUF)(_trgt(106))(_sens(174)))))
			(line__3161(_arch 86 0 3161(_assignment(_alias((goto_txDonePause)(txDone2)))(_simpleassign BUF)(_trgt(175))(_sens(69)))))
			(line__3163(_arch 87 0 3163(_assignment(_alias((txDonePause_D)(goto_txDonePause)))(_simpleassign BUF)(_trgt(107))(_sens(175)))))
			(line__3177(_arch 88 0 3177(_assignment(_trgt(176))(_sens(45)(49)(205)))))
			(line__3179(_arch 89 0 3179(_assignment(_alias((chgMacAdr1_D)(goto_chgMacAdr1)))(_simpleassign BUF)(_trgt(108))(_sens(176)))))
			(line__3193(_arch 90 0 3193(_assignment(_alias((goto_chgMacAdr2)(chgMacAdr1)))(_simpleassign BUF)(_trgt(177))(_sens(71)))))
			(line__3195(_arch 91 0 3195(_assignment(_alias((chgMacAdr2_D)(goto_chgMacAdr2)))(_simpleassign BUF)(_trgt(109))(_sens(177)))))
			(line__3209(_arch 92 0 3209(_assignment(_alias((goto_chgMacAdr3)(chgMacAdr2)))(_simpleassign BUF)(_trgt(178))(_sens(72)))))
			(line__3211(_arch 93 0 3211(_assignment(_alias((chgMacAdr3_D)(goto_chgMacAdr3)))(_simpleassign BUF)(_trgt(110))(_sens(178)))))
			(line__3225(_arch 94 0 3225(_assignment(_alias((goto_chgMacAdr4)(chgMacAdr3)))(_simpleassign BUF)(_trgt(179))(_sens(73)))))
			(line__3227(_arch 95 0 3227(_assignment(_alias((chgMacAdr4_D)(goto_chgMacAdr4)))(_simpleassign BUF)(_trgt(111))(_sens(179)))))
			(line__3241(_arch 96 0 3241(_assignment(_alias((goto_chgMacAdr5)(chgMacAdr4)))(_simpleassign BUF)(_trgt(180))(_sens(74)))))
			(line__3243(_arch 97 0 3243(_assignment(_alias((chgMacAdr5_D)(goto_chgMacAdr5)))(_simpleassign BUF)(_trgt(112))(_sens(180)))))
			(line__3257(_arch 98 0 3257(_assignment(_alias((goto_chgMacAdr6)(chgMacAdr5)))(_simpleassign BUF)(_trgt(181))(_sens(75)))))
			(line__3259(_arch 99 0 3259(_assignment(_alias((chgMacAdr6_D)(goto_chgMacAdr6)))(_simpleassign BUF)(_trgt(113))(_sens(181)))))
			(line__3273(_arch 100 0 3273(_assignment(_alias((goto_chgMacAdr7)(chgMacAdr6)))(_simpleassign BUF)(_trgt(182))(_sens(76)))))
			(line__3275(_arch 101 0 3275(_assignment(_alias((chgMacAdr7_D)(goto_chgMacAdr7)))(_simpleassign BUF)(_trgt(114))(_sens(182)))))
			(line__3289(_arch 102 0 3289(_assignment(_alias((goto_chgMacAdr8)(chgMacAdr7)))(_simpleassign BUF)(_trgt(183))(_sens(77)))))
			(line__3291(_arch 103 0 3291(_assignment(_alias((chgMacAdr8_D)(goto_chgMacAdr8)))(_simpleassign BUF)(_trgt(115))(_sens(183)))))
			(line__3305(_arch 104 0 3305(_assignment(_alias((goto_chgMacAdr9)(chgMacAdr8)))(_simpleassign BUF)(_trgt(184))(_sens(78)))))
			(line__3307(_arch 105 0 3307(_assignment(_alias((chgMacAdr9_D)(goto_chgMacAdr9)))(_simpleassign BUF)(_trgt(116))(_sens(184)))))
			(line__3321(_arch 106 0 3321(_assignment(_alias((goto_chgMacAdr10)(chgMacAdr9)))(_simpleassign BUF)(_trgt(185))(_sens(79)))))
			(line__3323(_arch 107 0 3323(_assignment(_alias((chgMacAdr10_D)(goto_chgMacAdr10)))(_simpleassign BUF)(_trgt(117))(_sens(185)))))
			(line__3337(_arch 108 0 3337(_assignment(_alias((goto_chgMacAdr11)(chgMacAdr10)))(_simpleassign BUF)(_trgt(186))(_sens(80)))))
			(line__3339(_arch 109 0 3339(_assignment(_alias((chgMacAdr11_D)(goto_chgMacAdr11)))(_simpleassign BUF)(_trgt(118))(_sens(186)))))
			(line__3353(_arch 110 0 3353(_assignment(_alias((goto_chgMacAdr12)(chgMacAdr11)))(_simpleassign BUF)(_trgt(187))(_sens(81)))))
			(line__3355(_arch 111 0 3355(_assignment(_alias((chgMacAdr12_D)(goto_chgMacAdr12)))(_simpleassign BUF)(_trgt(119))(_sens(187)))))
			(line__3369(_arch 112 0 3369(_assignment(_alias((goto_chgMacAdr13)(chgMacAdr12)))(_simpleassign BUF)(_trgt(188))(_sens(82)))))
			(line__3371(_arch 113 0 3371(_assignment(_alias((chgMacAdr13_D)(goto_chgMacAdr13)))(_simpleassign BUF)(_trgt(120))(_sens(188)))))
			(line__3385(_arch 114 0 3385(_assignment(_alias((goto_chgMacAdr14)(chgMacAdr13)))(_simpleassign BUF)(_trgt(189))(_sens(83)))))
			(line__3387(_arch 115 0 3387(_assignment(_alias((chgMacAdr14_D)(goto_chgMacAdr14)))(_simpleassign BUF)(_trgt(121))(_sens(189)))))
			(REG_PROCESS(_arch 116 0 3406(_prcs(_trgt(130)(131)(132)(133)(204)(205))(_sens(0)(1)(44)(45)(126)(128)(129)(134))(_dssslsensitivity 1))))
			(COMB_PROCESS(_arch 117 0 3433(_prcs(_simple)(_trgt(126)(128)(129)(134))(_sens(49)(53)(54)(55)(56)(59)(60)(62)(65)(66)(130)(131)(132)(133)))))
			(FSMD_PROCESS(_arch 118 0 3485(_prcs(_simple)(_trgt(3)(16)(17)(18)(19)(20)(21)(26)(27)(28)(29)(30)(31)(35)(36)(37)(40)(42)(43)(122)(123)(124)(125))(_sens(8)(49)(50)(51)(52)(53)(55)(56)(57)(58)(59)(60)(62)(63)(64)(65)(66)(68)(69)(70)(71)(72)(73)(74)(75)(76)(77)(78)(79)(80)(81)(82)(83)(84)(132)(136)(156)(196)(202)))))
			(OUTPUT_REG1(_arch 119 0 3674(_prcs(_trgt(46))(_sens(0)(1)(85)(110)(111)(112)(113)(114)(115)(116)(117)(118)(119)(120)(121))(_dssslsensitivity 1))))
			(OUTPUT_REG2(_arch 120 0 3707(_prcs(_simple)(_trgt(47))(_sens(0))(_read(1)(85)(110)(111)(112)(113)(114)(115)(116)(117)(118)(119)(120)(121)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_part (9(11))(9(10))(9(9))(9(8))(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(10(11))(10(10))(10(9))(10(8))(11(3))(11(2))(11(1))(11(0))(8(3))(8(2))(8(1))(8(0))(7(7))(7(6))(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))(6(4))(6(3))(6(2))(6(1))(6(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_static
		(33686018)
		(50529026)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(50463235 3)
	)
	(_model . implementation 122 -1)
)
V 000055 55 4064          1580965202315 implementation
(_unit VHDL(tx_intrfce 0 3910(implementation 0 3931))
	(_version vde)
	(_time 1580965202316 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code dbd9de88818fd9cd86d99e808edcd9ddddddd8ddde)
	(_ent
		(_time 1580965202310)
	)
	(_comp
		(FDR
			(_object
				(_port(_int Q -2 0 3956(_ent (_out))))
				(_port(_int C -2 0 3957(_ent (_in))))
				(_port(_int D -2 0 3958(_ent (_in))))
				(_port(_int R -2 0 3959(_ent (_in))))
			)
		)
	)
	(_inst I_TX_FIFO 0 3983(_ent lib_fifo_v1_0_14 async_fifo_fg)
		(_gen
			((C_ALLOW_2N_DEPTH)(_code 1))
			((C_FAMILY)(_code 2))
			((C_DATA_WIDTH)(_code 3))
			((C_ENABLE_RLOCS)(_code 4))
			((C_FIFO_DEPTH)(_code 5))
			((C_HAS_ALMOST_EMPTY)(_code 6))
			((C_HAS_ALMOST_FULL)(_code 7))
			((C_HAS_RD_ACK)(_code 8))
			((C_HAS_RD_COUNT)(_code 9))
			((C_HAS_RD_ERR)(_code 10))
			((C_HAS_WR_ACK)(_code 11))
			((C_HAS_WR_COUNT)(_code 12))
			((C_HAS_WR_ERR)(_code 13))
			((C_EN_SAFETY_CKT)(_code 14))
			((C_RD_ACK_LOW)(_code 15))
			((C_RD_COUNT_WIDTH)(_code 16))
			((C_RD_ERR_LOW)(_code 17))
			((C_USE_BLOCKMEM)(_code 18))
			((C_WR_ACK_LOW)(_code 19))
			((C_WR_COUNT_WIDTH)(_code 20))
			((C_WR_ERR_LOW)(_code 21))
			((C_XPM_FIFO)(_code 22))
		)
		(_port
			((Din)(bus_combo))
			((Wr_en)(Emac_tx_wr))
			((Wr_clk)(Clk))
			((Rd_en)(Tx_en))
			((Rd_clk)(Phy_tx_clk))
			((Ainit)(Rst))
			((Dout)(Phy_tx_data))
			((Full)(Fifo_full))
			((Empty)(fifo_empty_i))
			((Almost_full)(_open))
			((Almost_empty)(_open))
			((Wr_count)(_open))
			((Rd_count)(_open))
			((Rd_ack)(_open))
			((Rd_err)(_open))
			((Wr_ack)(_open))
			((Wr_err)(_open))
		)
	)
	(_inst pipeIt 0 4042(_comp FDR)
		(_port
			((Q)(Fifo_empty))
			((C)(Clk))
			((D)(fifo_empty_c))
			((R)(Rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst CDC_FIFO_EMPTY 0 4053(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 23))
			((C_RESET_STATE)(_code 24))
			((C_SINGLE_BIT)(_code 25))
			((C_FLOP_INPUT)(_code 26))
			((C_VECTOR_WIDTH)(_code 27))
			((C_MTBF_STAGES)(_code 28))
		)
		(_port
			((prmry_aclk)(_code 29))
			((prmry_resetn)(_code 30))
			((prmry_in)(fifo_empty_i))
			((prmry_vect_in)(_code 31))
			((prmry_ack)(_open))
			((scndry_aclk)(Clk))
			((scndry_resetn)(_code 32))
			((scndry_out)(fifo_empty_c))
			((scndry_vect_out)(_open))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 3913(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 3913(_ent(_string \"virtex6"\))))
		(_port(_int Clk -2 0 3917(_ent(_in))))
		(_port(_int Rst -2 0 3918(_ent(_in))))
		(_port(_int Phy_tx_clk -2 0 3919(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 3920(_array -2((_to i 0 i 3)))))
		(_port(_int Emac_tx_wr_data 1 0 3920(_ent(_in))))
		(_port(_int Tx_er -2 0 3921(_ent(_in))))
		(_port(_int PhyTxEn -2 0 3922(_ent(_in))))
		(_port(_int Tx_en -2 0 3923(_ent(_in))))
		(_port(_int Emac_tx_wr -2 0 3924(_ent(_in))))
		(_port(_int Fifo_empty -2 0 3925(_ent(_out))))
		(_port(_int Fifo_full -2 0 3926(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 3927(_array -2((_to i 0 i 5)))))
		(_port(_int Phy_tx_data 2 0 3927(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 3945(_array -2((_to i 0 i 5)))))
		(_sig(_int bus_combo 3 0 3945(_arch(_uni))))
		(_sig(_int fifo_empty_i -2 0 3946(_arch(_uni))))
		(_sig(_int fifo_empty_c -2 0 3947(_arch(_uni))))
		(_prcs
			(line__4074(_arch 0 0 4074(_assignment(_alias((bus_combo)(Emac_tx_wr_data)(Tx_er)(PhyTxEn)))(_trgt(11))(_sens(3)(4)(5)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_static
		(2)
	)
	(_model . implementation 33 -1)
)
V 000044 55 15809         1580965202325 imp
(_unit VHDL(rx_statemachine 0 4253(imp 0 4291))
	(_version vde)
	(_time 1580965202326 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code dbd9d888818fd9ccd8dfd68fca808edddedd8fdddaddd8)
	(_ent
		(_time 1580965202322)
	)
	(_comp
		(FDR
			(_object
				(_port(_int Q -2 0 4376(_ent (_out))))
				(_port(_int C -2 0 4377(_ent (_in))))
				(_port(_int D -2 0 4378(_ent (_in))))
				(_port(_int R -2 0 4379(_ent (_in))))
			)
		)
		(FDS
			(_object
				(_port(_int Q -2 0 4385(_ent (_out))))
				(_port(_int C -2 0 4386(_ent (_in))))
				(_port(_int D -2 0 4387(_ent (_in))))
				(_port(_int S -2 0 4388(_ent (_in))))
			)
		)
	)
	(_inst crcokdelay 0 4414(_comp FDR)
		(_port
			((Q)(crcokr1))
			((C)(Clk))
			((D)(crcokin))
			((R)(crc_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst state0a 0 4467(_comp FDS)
		(_port
			((Q)(idle))
			((C)(Clk))
			((D)(idle_D))
			((S)(state_machine_rst))
		)
		(_use(_ent unisim FDS)
		)
	)
	(_inst state1a 0 4483(_comp FDR)
		(_port
			((Q)(waitForSfd1))
			((C)(Clk))
			((D)(waitForSfd1_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst state2a 0 4508(_comp FDR)
		(_port
			((Q)(sfd1CheckBusFifoEmpty))
			((C)(Clk))
			((D)(sfd1CheckBusFifoEmpty_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst state3a 0 4525(_comp FDR)
		(_port
			((Q)(waitForSfd2))
			((C)(Clk))
			((D)(waitForSfd2_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst state4a 0 4549(_comp FDR)
		(_port
			((Q)(startReadDestAdrNib))
			((C)(Clk))
			((D)(startReadDestAdrNib_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst state17a 0 4758(_comp FDR)
		(_port
			((Q)(startReadDataNib))
			((C)(Clk))
			((D)(startReadDataNib_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst state18a 0 4783(_comp FDR)
		(_port
			((Q)(crcCheck))
			((C)(Clk))
			((D)(crcCheck_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst state20a 0 4800(_comp FDR)
		(_port
			((Q)(rxDone))
			((C)(Clk))
			((D)(rxDone_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst state21a 0 4824(_comp FDR)
		(_port
			((Q)(rxCollision))
			((C)(Clk))
			((D)(rxCollision_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst state22a 0 4850(_comp FDR)
		(_port
			((Q)(receiveRst))
			((C)(Clk))
			((D)(receiveRst_D))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst preamble 0 5099(_comp FDR)
		(_port
			((Q)(preamble_error_reg))
			((C)(Clk))
			((D)(preamble_error))
			((R)(state_machine_rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_object
		(_gen(_int C_DUPLEX -1 0 4255 \1\ (_ent((i 1)))))
		(_port(_int Clk -2 0 4259(_ent(_in)(_event))))
		(_port(_int Rst -2 0 4260(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 4261(_array -2((_to i 0 i 5)))))
		(_port(_int Emac_rx_rd_data_d1 0 0 4261(_ent(_in))))
		(_port(_int Receive_enable -2 0 4262(_ent(_out))))
		(_port(_int RxBusFifoRdAck -2 0 4263(_ent(_in))))
		(_port(_int BusFifoEmpty -2 0 4264(_ent(_in))))
		(_port(_int Collision -2 0 4265(_ent(_in))))
		(_port(_int DataValid -2 0 4266(_ent(_in))))
		(_port(_int RxError -2 0 4267(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 4268(_array -2((_to i 0 i 3)))))
		(_port(_int BusFifoData 1 0 4268(_ent(_in))))
		(_port(_int CrcOk -2 0 4269(_ent(_in))))
		(_port(_int BusFifoRd -2 0 4270(_ent(_out))))
		(_port(_int RxAbortRst -2 0 4271(_ent(_out))))
		(_port(_int RxCrcRst -2 0 4272(_ent(_out))))
		(_port(_int RxCrcEn -2 0 4273(_ent(_out))))
		(_port(_int Rx_addr_en -2 0 4274(_ent(_out))))
		(_port(_int Rx_start -2 0 4275(_ent(_out))))
		(_port(_int Rx_done -2 0 4276(_ent(_out))))
		(_port(_int Rx_pong_ping_l -2 0 4277(_ent(_in))))
		(_port(_int Rx_DPM_ce -2 0 4278(_ent(_out))))
		(_port(_int Rx_DPM_wr_data 1 0 4279(_ent(_out))))
		(_port(_int Rx_DPM_rd_data 1 0 4280(_ent(_in))))
		(_port(_int Rx_DPM_wr_rd_n -2 0 4281(_ent(_out))))
		(_port(_int Rx_idle -2 0 4282(_ent(_out))))
		(_port(_int Mac_addr_ram_addr_rd 1 0 4283(_ent(_out))))
		(_port(_int Mac_addr_ram_data 1 0 4284(_ent(_in))))
		(_port(_int Rx_buffer_ready -2 0 4285(_ent(_in))))
		(_type(_int bo2sl_type 0 4297(_array -2((_to i 0 i 1(_enum -3))))))
		(_cnst(_int bo2sl 2 0 4298(_arch((0(i 2))(1(i 3))))))
		(_sig(_int idle -2 0 4299(_arch(_uni))))
		(_sig(_int waitForSfd1 -2 0 4300(_arch(_uni))))
		(_sig(_int sfd1CheckBusFifoEmpty -2 0 4301(_arch(_uni))))
		(_sig(_int waitForSfd2 -2 0 4302(_arch(_uni))))
		(_sig(_int startReadDestAdrNib -2 0 4303(_arch(_uni))))
		(_sig(_int rdDestAddrNib_eq_0 -2 0 4304(_arch(_uni))))
		(_sig(_int rdDestAddrNib_eq_12 -2 0 4305(_arch(_uni))))
		(_sig(_int startReadDataNib -2 0 4306(_arch(_uni))))
		(_sig(_int crcCheck -2 0 4307(_arch(_uni))))
		(_sig(_int rxDone -2 0 4308(_arch(_uni))))
		(_sig(_int receiveRst -2 0 4309(_arch(_uni))))
		(_sig(_int rxCollision -2 0 4310(_arch(_uni))))
		(_sig(_int idle_D -2 0 4311(_arch(_uni))))
		(_sig(_int waitForSfd1_D -2 0 4312(_arch(_uni))))
		(_sig(_int sfd1CheckBusFifoEmpty_D -2 0 4313(_arch(_uni))))
		(_sig(_int waitForSfd2_D -2 0 4314(_arch(_uni))))
		(_sig(_int startReadDestAdrNib_D -2 0 4315(_arch(_uni))))
		(_sig(_int startReadDataNib_D -2 0 4316(_arch(_uni))))
		(_sig(_int crcCheck_D -2 0 4317(_arch(_uni))))
		(_sig(_int rxDone_D -2 0 4318(_arch(_uni))))
		(_sig(_int receiveRst_D -2 0 4319(_arch(_uni))))
		(_sig(_int rxCollision_D -2 0 4320(_arch(_uni))))
		(_sig(_int goto_idle_1 -2 0 4321(_arch(_uni))))
		(_sig(_int goto_idle_2 -2 0 4322(_arch(_uni))))
		(_sig(_int goto_idle_3 -2 0 4323(_arch(_uni))))
		(_sig(_int goto_idle_4 -2 0 4324(_arch(_uni))))
		(_sig(_int goto_waitForSfd1 -2 0 4325(_arch(_uni))))
		(_sig(_int goto_sfd1CheckBusFifoEmpty_1 -2 0 4326(_arch(_uni))))
		(_sig(_int goto_sfd1CheckBusFifoEmpty_2 -2 0 4327(_arch(_uni))))
		(_sig(_int goto_waitForSfd2 -2 0 4328(_arch(_uni))))
		(_sig(_int goto_startReadDestAdrNib_1 -2 0 4329(_arch(_uni))))
		(_sig(_int goto_readDestAdrNib1 -2 0 4330(_arch(_uni))))
		(_sig(_int goto_startReadDataNib_2 -2 0 4331(_arch(_uni))))
		(_sig(_int goto_crcCheck -2 0 4332(_arch(_uni))))
		(_sig(_int goto_rxDone_3 -2 0 4333(_arch(_uni))))
		(_sig(_int goto_receiveRst_1 -2 0 4334(_arch(_uni))))
		(_sig(_int goto_receiveRst_2 -2 0 4335(_arch(_uni))))
		(_sig(_int goto_receiveRst_3 -2 0 4336(_arch(_uni))))
		(_sig(_int goto_receiveRst_5 -2 0 4337(_arch(_uni))))
		(_sig(_int goto_receiveRst_9 -2 0 4338(_arch(_uni))))
		(_sig(_int goto_receiveRst_10 -2 0 4339(_arch(_uni))))
		(_sig(_int goto_receiveRst_14 -2 0 4340(_arch(_uni))))
		(_sig(_int goto_rxCollision_1 -2 0 4341(_arch(_uni))))
		(_sig(_int goto_rxCollision_2 -2 0 4342(_arch(_uni))))
		(_sig(_int goto_rxCollision_5 -2 0 4343(_arch(_uni))))
		(_sig(_int stay_idle -2 0 4344(_arch(_uni))))
		(_sig(_int stay_sfd1CheckBusFifoEmpty -2 0 4345(_arch(_uni))))
		(_sig(_int stay_startReadDestAdrNib -2 0 4346(_arch(_uni))))
		(_sig(_int stay_startReadDataNib -2 0 4347(_arch(_uni))))
		(_sig(_int state_machine_rst -2 0 4348(_arch(_uni))))
		(_sig(_int full_half_n -2 0 4349(_arch(_uni))))
		(_sig(_int checkingBroadcastAdr_i -2 0 4350(_arch(_uni))))
		(_sig(_int checkingBroadcastAdr_reg -2 0 4351(_arch(_uni))))
		(_sig(_int busFifoData_is_5 -2 0 4352(_arch(_uni))))
		(_sig(_int busFifoData_is_13 -2 0 4353(_arch(_uni))))
		(_sig(_int busFifoData_not_5 -2 0 4354(_arch(_uni))))
		(_sig(_int busFifoData_not_13 -2 0 4355(_arch(_uni))))
		(_sig(_int bcastAddrGood -2 0 4356(_arch(_uni))))
		(_sig(_int ucastAddrGood -2 0 4357(_arch(_uni))))
		(_sig(_int crcokr1 -2 0 4358(_arch(_uni))))
		(_sig(_int crcokin -2 0 4359(_arch(_uni))))
		(_sig(_int rxCrcEn_i -2 0 4360(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 4361(_array -2((_to i 0 i 3)))))
		(_sig(_int mac_addr_ram_addr_rd_D 3 0 4361(_arch(_uni))))
		(_sig(_int rdDestAddrNib_D_t 3 0 4362(_arch(_uni))))
		(_sig(_int rdDestAddrNib_D_t_q 3 0 4363(_arch(_uni))))
		(_sig(_int rxDone_i -2 0 4364(_arch(_uni))))
		(_sig(_int preamble_valid -2 0 4365(_arch(_uni))))
		(_sig(_int preamble_error_reg -2 0 4366(_arch(_uni))))
		(_sig(_int preamble_error -2 0 4367(_arch(_uni))))
		(_sig(_int busFifoData_is_5_d1 -2 0 4368(_arch(_uni))))
		(_sig(_int busFifoData_is_5_d2 -2 0 4369(_arch(_uni))))
		(_sig(_int busFifoData_is_5_d3 -2 0 4370(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~127~13 0 4371(_scalar (_to i 0 i 127))))
		(_sig(_int pkt_length_cnt 4 0 4371(_arch(_uni))))
		(_sig(_int crc_rst -2 0 4372(_arch(_uni))))
		(_prcs
			(line__4410(_arch 0 0 4410(_assignment(_trgt(87))(_sens(86)(88)(10)))))
			(line__4423(_arch 1 0 4423(_assignment(_trgt(100))(_sens(86)(1)(10)))))
			(line__4426(_arch 2 0 4426(_assignment(_alias((Rx_done)(rxDone_i)))(_simpleassign BUF)(_trgt(17))(_sens(92)))))
			(line__4431(_arch 3 0 4431(_assignment(_trgt(92))(_sens(36)(99)))))
			(line__4436(_arch 4 0 4436(_assignment(_trgt(80))(_sens(9(3))(9(2))(9(1))(9(0))))))
			(line__4440(_arch 5 0 4440(_assignment(_trgt(82))(_sens(80)))))
			(line__4443(_arch 6 0 4443(_assignment(_trgt(81))(_sens(9(3))(9(2))(9(1))(9(0))))))
			(line__4447(_arch 7 0 4447(_assignment(_trgt(83))(_sens(81)))))
			(line__4450(_arch 8 0 4450(_assignment(_alias((state_machine_rst)(Rst)))(_simpleassign BUF)(_trgt(76))(_sens(1)))))
			(line__4456(_arch 9 0 4456(_assignment(_alias((goto_idle_1)(rxDone)))(_simpleassign BUF)(_trgt(49))(_sens(36)))))
			(line__4457(_arch 10 0 4457(_assignment(_alias((goto_idle_2)(receiveRst)))(_simpleassign BUF)(_trgt(50))(_sens(37)))))
			(line__4458(_arch 11 0 4458(_assignment(_trgt(51))(_sens(28)(82)(7)))))
			(line__4459(_arch 12 0 4459(_assignment(_trgt(52))(_sens(30)(82)(83)(7)))))
			(line__4462(_arch 13 0 4462(_assignment(_trgt(72))(_sens(27)(53)))))
			(line__4464(_arch 14 0 4464(_assignment(_trgt(39))(_sens(49)(50)(51)(52)(72)))))
			(line__4477(_arch 15 0 4477(_assignment(_trgt(53))(_sens(27)(4)(5)(26)))))
			(line__4481(_arch 16 0 4481(_assignment(_alias((waitForSfd1_D)(goto_waitForSfd1)))(_simpleassign BUF)(_trgt(40))(_sens(53)))))
			(line__4490(_arch 17 0 4490(_assignment(_trgt(23))(_sens(27)(28)))))
			(line__4494(_arch 18 0 4494(_assignment(_trgt(54))(_sens(28)(80)(7)))))
			(line__4496(_arch 19 0 4496(_assignment(_trgt(55))(_sens(30)(80)(7)))))
			(line__4499(_arch 20 0 4499(_assignment(_trgt(73))(_sens(29)(56)(62)(69)))))
			(line__4504(_arch 21 0 4504(_assignment(_trgt(41))(_sens(54)(55)(73)))))
			(line__4518(_arch 22 0 4518(_assignment(_trgt(56))(_sens(29)(62)(69)(80)(4)(5)))))
			(line__4523(_arch 23 0 4523(_assignment(_alias((waitForSfd2_D)(goto_waitForSfd2)))(_simpleassign BUF)(_trgt(42))(_sens(56)))))
			(line__4537(_arch 24 0 4537(_assignment(_trgt(57))(_sens(30)(81)(93)(7)))))
			(line__4541(_arch 25 0 4541(_assignment(_trgt(74))(_sens(31)(58)(63)(70)))))
			(line__4546(_arch 26 0 4546(_assignment(_trgt(43))(_sens(57)(74)))))
			(line__4559(_arch 27 0 4559(_assignment(_trgt(58))(_sens(31)(63)(70)(4)))))
			(line__4565(_arch 28 0 4565(_assignment(_trgt(32))(_sens(91)))))
			(line__4566(_arch 29 0 4566(_assignment(_trgt(33))(_sens(91)))))
			(STATE_REG_PROCESS(_arch 30 0 4573(_prcs(_trgt(91))(_sens(0)(57)(76)(90))(_dssslsensitivity 1))))
			(FSM_CMB_PROCESS(_arch 31 0 4592(_prcs(_simple)(_trgt(90))(_sens(31)(63)(64)(65)(70)(84)(85)(91)(4)))))
			(line__4748(_arch 32 0 4748(_assignment(_trgt(59))(_sens(33)(64)(65)(84)(85)(4)))))
			(line__4752(_arch 33 0 4752(_assignment(_trgt(75))(_sens(34)(66)(71)(7)))))
			(line__4755(_arch 34 0 4755(_assignment(_trgt(44))(_sens(59)(75)))))
			(line__4768(_arch 35 0 4768(_assignment(_trgt(60))(_sens(34)(7)))))
			(line__4770(_arch 36 0 4770(_assignment(_trgt(62))(_sens(29)(69)(8)))))
			(line__4773(_arch 37 0 4773(_assignment(_trgt(63))(_sens(31)(70)(8)))))
			(line__4776(_arch 38 0 4776(_assignment(_trgt(66))(_sens(34)(71)(8)))))
			(line__4779(_arch 39 0 4779(_assignment(_trgt(45))(_sens(60)(62)(63)(66)))))
			(line__4795(_arch 40 0 4795(_assignment(_trgt(61))(_sens(35)(86)))))
			(line__4797(_arch 41 0 4797(_assignment(_alias((rxDone_D)(goto_rxDone_3)))(_simpleassign BUF)(_trgt(46))(_sens(61)))))
			(line__4810(_arch 42 0 4810(_assignment(_trgt(77)))))
			(line__4812(_arch 43 0 4812(_assignment(_trgt(69))(_sens(29)(77)(6)))))
			(line__4815(_arch 44 0 4815(_assignment(_trgt(70))(_sens(31)(77)(6)))))
			(line__4818(_arch 45 0 4818(_assignment(_trgt(71))(_sens(34)(77)(6)))))
			(line__4821(_arch 46 0 4821(_assignment(_trgt(48))(_sens(69)(70)(71)))))
			(line__4834(_arch 47 0 4834(_assignment(_trgt(64))(_sens(32)(7)))))
			(line__4836(_arch 48 0 4836(_assignment(_trgt(65))(_sens(32)(84)(85)(5)))))
			(line__4840(_arch 49 0 4840(_assignment(_trgt(67))(_sens(35)(86)))))
			(line__4841(_arch 50 0 4841(_assignment(_alias((goto_receiveRst_14)(rxCollision)))(_simpleassign BUF)(_trgt(68))(_sens(38)))))
			(line__4844(_arch 51 0 4844(_assignment(_trgt(47))(_sens(64)(65)(67)(68)(94)))))
			(BROADCAST_ADDR_REG(_arch 52 0 4867(_prcs(_trgt(79))(_sens(0)(78)(1))(_dssslsensitivity 1))))
			(RX_FSMD_PROCESS(_arch 53 0 4883(_prcs(_simple)(_trgt(78)(88)(11)(12)(13)(14)(15)(16)(19)(22))(_sens(27)(29)(30)(31)(32)(34)(36)(37)(79)(91)(2)(4)(7)))))
			(line__4985(_arch 54 0 4985(_assignment(_alias((Rx_DPM_wr_data)(BusFifoData)))(_trgt(20))(_sens(9)))))
			(MARAR_PROC(_arch 55 0 4993(_prcs(_simple)(_trgt(89))(_sens(39)(43)(90)))))
			(OUTPUT_REG(_arch 56 0 5022(_prcs(_trgt(24))(_sens(0)(89)(1))(_dssslsensitivity 1))))
			(line__5036(_arch 57 0 5036(_assignment(_trgt(84))(_sens(78)(2(t_0_3))))))
			(line__5044(_arch 58 0 5044(_assignment(_trgt(85))(_sens(78)(2(t_0_3))(25)))))
			(line__5050(_arch 59 0 5050(_assignment(_trgt(3))(_sens(35)(36)(37)))))
			(PKT_LENGTH_COUNTER(_arch 60 0 5059(_prcs(_trgt(99))(_sens(0)(58)(88)(94)(99)(1))(_dssslsensitivity 1))))
			(SFD_CHECK_REG(_arch 61 0 5083(_prcs(_trgt(96)(97)(98))(_sens(0)(80)(96)(97)(1))(_dssslsensitivity 1)(_read(4)))))
			(line__5108(_arch 62 0 5108(_assignment(_trgt(93))(_sens(81)(96)))))
			(line__5112(_arch 63 0 5112(_assignment(_trgt(95))(_sens(30)(80)(81)(96)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (9(3))(9(2))(9(1))(9(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018)
		(50528771)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(33686275)
		(50529027)
		(33686018)
	)
	(_model . imp 64 -1)
)
V 000055 55 4419          1580965202336 implementation
(_unit VHDL(rx_intrfce 0 5276(implementation 0 5306))
	(_version vde)
	(_time 1580965202337 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code eae8e9b8b3bee8fcb0b8afb1bfede8ececece9ecef)
	(_ent
		(_time 1580965202334)
	)
	(_inst CDC_FIFO_RST 0 5354(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 6))
			((C_RESET_STATE)(_code 7))
			((C_SINGLE_BIT)(_code 8))
			((C_FLOP_INPUT)(_code 9))
			((C_VECTOR_WIDTH)(_code 10))
			((C_MTBF_STAGES)(_code 11))
		)
		(_port
			((prmry_aclk)(_code 12))
			((prmry_resetn)(_code 13))
			((prmry_in)(Rst))
			((prmry_vect_in)(_code 14))
			((prmry_ack)(_open))
			((scndry_aclk)(Phy_rx_clk))
			((scndry_resetn)(_code 15))
			((scndry_out)(rst_s))
			((scndry_vect_out)(_open))
		)
	)
	(_inst I_RX_FIFO 0 5375(_ent lib_fifo_v1_0_14 async_fifo_fg)
		(_gen
			((C_ALLOW_2N_DEPTH)(_code 16))
			((C_FAMILY)(_code 17))
			((C_DATA_WIDTH)(_code 18))
			((C_ENABLE_RLOCS)(_code 19))
			((C_FIFO_DEPTH)(_code 20))
			((C_HAS_ALMOST_EMPTY)(_code 21))
			((C_HAS_ALMOST_FULL)(_code 22))
			((C_HAS_RD_ACK)(_code 23))
			((C_HAS_RD_COUNT)(_code 24))
			((C_HAS_RD_ERR)(_code 25))
			((C_HAS_WR_ACK)(_code 26))
			((C_HAS_WR_COUNT)(_code 27))
			((C_HAS_WR_ERR)(_code 28))
			((C_EN_SAFETY_CKT)(_code 29))
			((C_RD_ACK_LOW)(_code 30))
			((C_RD_COUNT_WIDTH)(_code 31))
			((C_RD_ERR_LOW)(_code 32))
			((C_USE_BLOCKMEM)(_code 33))
			((C_WR_ACK_LOW)(_code 34))
			((C_WR_COUNT_WIDTH)(_code 35))
			((C_WR_ERR_LOW)(_code 36))
			((C_XPM_FIFO)(_code 37))
		)
		(_port
			((Din)(rxBusCombo))
			((Wr_en)(rx_wr_en))
			((Wr_clk)(Phy_rx_clk))
			((Rd_en)(Emac_rx_rd))
			((Rd_clk)(Clk))
			((Ainit)(rst_s))
			((Dout)(rx_data))
			((Full)(rx_fifo_full))
			((Empty)(rx_fifo_empty))
			((Almost_full)(_open))
			((Almost_empty)(_open))
			((Wr_count)(_open))
			((Rd_count)(_open))
			((Rd_ack)(rx_rd_ack))
			((Rd_err)(_open))
			((Wr_ack)(_open))
			((Wr_err)(_open))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 5279(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 5279(_ent(_string \"virtex6"\))))
		(_port(_int Clk -2 0 5282(_ent(_in))))
		(_port(_int Rst -2 0 5283(_ent(_in))))
		(_port(_int Phy_rx_clk -2 0 5284(_ent(_in))))
		(_port(_int InternalWrapEn -2 0 5285(_ent(_in))))
		(_port(_int Phy_rx_er -2 0 5286(_ent(_in))))
		(_port(_int Phy_dv -2 0 5287(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 5288(_array -2((_to i 0 i 3)))))
		(_port(_int Phy_rx_data 1 0 5288(_ent(_in))))
		(_port(_int Rcv_en -2 0 5289(_ent(_in))))
		(_port(_int Fifo_empty -2 0 5290(_ent(_out))))
		(_port(_int Fifo_full -2 0 5291(_ent(_out))))
		(_port(_int Emac_rx_rd -2 0 5292(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 5293(_array -2((_to i 0 i 5)))))
		(_port(_int Emac_rx_rd_data 2 0 5293(_ent(_out))))
		(_port(_int RdAck -2 0 5294(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 5320(_array -2((_to i 0 i 5)))))
		(_sig(_int rxBusCombo 3 0 5320(_arch(_uni))))
		(_sig(_int rx_wr_en -2 0 5321(_arch(_uni))))
		(_sig(_int rx_data 3 0 5322(_arch(_uni))))
		(_sig(_int rx_fifo_full -2 0 5323(_arch(_uni))))
		(_sig(_int rx_fifo_empty -2 0 5324(_arch(_uni))))
		(_sig(_int rx_rd_ack -2 0 5325(_arch(_uni))))
		(_sig(_int rst_s -2 0 5326(_arch(_uni))))
		(_prcs
			(line__5435(_arch 0 0 5435(_assignment(_alias((rxBusCombo)(Phy_rx_data)(Phy_dv)(Phy_rx_er)))(_trgt(13))(_sens(4)(5)(6)))))
			(line__5436(_arch 1 0 5436(_assignment(_alias((Emac_rx_rd_data)(rx_data)))(_trgt(11))(_sens(15)))))
			(line__5437(_arch 2 0 5437(_assignment(_alias((RdAck)(rx_rd_ack)))(_simpleassign BUF)(_trgt(12))(_sens(18)))))
			(line__5438(_arch 3 0 5438(_assignment(_alias((Fifo_full)(rx_fifo_full)))(_simpleassign BUF)(_trgt(9))(_sens(16)))))
			(line__5439(_arch 4 0 5439(_assignment(_alias((Fifo_empty)(rx_fifo_empty)))(_simpleassign BUF)(_trgt(8))(_sens(17)))))
			(line__5441(_arch 5 0 5441(_assignment(_trgt(14))(_sens(16)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(2)
	)
	(_model . implementation 38 -1)
)
V 000044 55 6216          1580965202344 imp
(_unit VHDL(ram16x4 0 5595(imp 0 5614))
	(_version vde)
	(_time 1580965202345 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code eae8e9b9babdeaf9e3effcb1b3e9eeede8ecebecbe)
	(_ent
		(_time 1580965202342)
	)
	(_comp
		(RAM16X1S
			(_object
				(_type(_int ~BIT_VECTOR~13 0 5636(_array -1((_uto i 0 i 2147483647)))))
				(_gen(_int init 10 0 5636(_ent)))
				(_port(_int a0 -2 0 5640(_ent (_in))))
				(_port(_int a1 -2 0 5641(_ent (_in))))
				(_port(_int a2 -2 0 5642(_ent (_in))))
				(_port(_int a3 -2 0 5643(_ent (_in))))
				(_port(_int d -2 0 5644(_ent (_in))))
				(_port(_int we -2 0 5645(_ent (_in))))
				(_port(_int wclk -2 0 5646(_ent (_in))))
				(_port(_int o -2 0 5647(_ent (_out))))
			)
		)
	)
	(_inst ram16x1_0 0 5656(_comp RAM16X1S)
		(_gen
			((init)(_code 0))
		)
		(_port
			((a0)(Addr(0)))
			((a1)(Addr(1)))
			((a2)(Addr(2)))
			((a3)(Addr(3)))
			((d)(D(0)))
			((we)(We))
			((wclk)(Clk))
			((o)(Q(0)))
		)
		(_use(_ent unisim RAM16X1S)
			(_gen
				((INIT)(_code 1))
			)
			(_port
				((O)(o))
				((A0)(a0))
				((A1)(a1))
				((A2)(a2))
				((A3)(a3))
				((D)(d))
				((WCLK)(wclk))
				((WE)(we))
			)
		)
	)
	(_inst ram16x1_1 0 5669(_comp RAM16X1S)
		(_gen
			((init)(_code 2))
		)
		(_port
			((a0)(Addr(0)))
			((a1)(Addr(1)))
			((a2)(Addr(2)))
			((a3)(Addr(3)))
			((d)(D(1)))
			((we)(We))
			((wclk)(Clk))
			((o)(Q(1)))
		)
		(_use(_ent unisim RAM16X1S)
			(_gen
				((INIT)(_code 3))
			)
			(_port
				((O)(o))
				((A0)(a0))
				((A1)(a1))
				((A2)(a2))
				((A3)(a3))
				((D)(d))
				((WCLK)(wclk))
				((WE)(we))
			)
		)
	)
	(_inst ram16x1_2 0 5682(_comp RAM16X1S)
		(_gen
			((init)(_code 4))
		)
		(_port
			((a0)(Addr(0)))
			((a1)(Addr(1)))
			((a2)(Addr(2)))
			((a3)(Addr(3)))
			((d)(D(2)))
			((we)(We))
			((wclk)(Clk))
			((o)(Q(2)))
		)
		(_use(_ent unisim RAM16X1S)
			(_gen
				((INIT)(_code 5))
			)
			(_port
				((O)(o))
				((A0)(a0))
				((A1)(a1))
				((A2)(a2))
				((A3)(a3))
				((D)(d))
				((WCLK)(wclk))
				((WE)(we))
			)
		)
	)
	(_inst ram16x1_3 0 5695(_comp RAM16X1S)
		(_gen
			((init)(_code 6))
		)
		(_port
			((a0)(Addr(0)))
			((a1)(Addr(1)))
			((a2)(Addr(2)))
			((a3)(Addr(3)))
			((d)(D(3)))
			((we)(We))
			((wclk)(Clk))
			((o)(Q(3)))
		)
		(_use(_ent unisim RAM16X1S)
			(_gen
				((INIT)(_code 7))
			)
			(_port
				((O)(o))
				((A0)(a0))
				((A1)(a1))
				((A2)(a2))
				((A3)(a3))
				((D)(d))
				((WCLK)(wclk))
				((WE)(we))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{15~downto~0}~12 0 5597(_array -1((_dto i 15 i 0)))))
		(_gen(_int INIT_00 0 0 5597(_ent gms(_string \"0000000000000000"\))))
		(_gen(_int INIT_01 0 0 5598(_ent gms(_string \"0000000000000000"\))))
		(_gen(_int INIT_02 0 0 5599(_ent gms(_string \"0000000000000000"\))))
		(_gen(_int INIT_03 0 0 5600(_ent gms(_string \"0000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5603(_array -2((_dto i 3 i 0)))))
		(_port(_int Addr 1 0 5603(_ent(_in))))
		(_port(_int D 1 0 5604(_ent(_in))))
		(_port(_int We -2 0 5605(_ent(_in))))
		(_port(_int Clk -2 0 5606(_ent(_in))))
		(_port(_int Q 1 0 5607(_ent(_out))))
		(_type(_int ~STRING~13 0 5621(_array -3((_uto i 1 i 2147483647)))))
		(_cnst(_int \GetInitString4{0,INIT_00,INIT_01,INIT_02,INIT_03}\ 2 0 0(_int gms(_code 8))))
		(_type(_int ~STRING~131 0 5625(_array -3((_uto i 1 i 2147483647)))))
		(_cnst(_int \GetInitString4{2,INIT_00,INIT_01,INIT_02,INIT_03}\ 3 0 0(_int gms(_code 9))))
		(_type(_int ~STRING~132 0 5623(_array -3((_uto i 1 i 2147483647)))))
		(_cnst(_int \GetInitString4{1,INIT_00,INIT_01,INIT_02,INIT_03}\ 4 0 0(_int gms(_code 10))))
		(_type(_int ~BIT_VECTOR~133 0 5659(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \GetInitVector4{0,INIT_00,INIT_01,INIT_02,INIT_03}\ 5 0 0(_int gms(_code 11))))
		(_type(_int ~BIT_VECTOR~134 0 5698(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \GetInitVector4{3,INIT_00,INIT_01,INIT_02,INIT_03}\ 6 0 0(_int gms(_code 12))))
		(_type(_int ~BIT_VECTOR~135 0 5685(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \GetInitVector4{2,INIT_00,INIT_01,INIT_02,INIT_03}\ 7 0 0(_int gms(_code 13))))
		(_type(_int ~BIT_VECTOR~136 0 5672(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \GetInitVector4{1,INIT_00,INIT_01,INIT_02,INIT_03}\ 8 0 0(_int gms(_code 14))))
		(_type(_int ~STRING~137 0 5627(_array -3((_uto i 1 i 2147483647)))))
		(_cnst(_int \GetInitString4{3,INIT_00,INIT_01,INIT_02,INIT_03}\ 9 0 0(_int gms(_code 15))))
		(_subprogram
			(_ext GetInitString4(2 11))
			(_ext GetInitVector4(2 12))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extaxi_ethernetlite_v3_0_18.mac_pkg.~BIT_VECTOR{15~downto~0}~156(2 ~BIT_VECTOR{15~downto~0}~156)))
		(_type(_ext ~extaxi_ethernetlite_v3_0_18.mac_pkg.~BIT_VECTOR{15~downto~0}~158(2 ~BIT_VECTOR{15~downto~0}~158)))
		(_type(_ext ~extaxi_ethernetlite_v3_0_18.mac_pkg.~BIT_VECTOR{15~downto~0}~1510(2 ~BIT_VECTOR{15~downto~0}~1510)))
		(_type(_ext ~extaxi_ethernetlite_v3_0_18.mac_pkg.~BIT_VECTOR{15~downto~0}~1512(2 ~BIT_VECTOR{15~downto~0}~1512)))
		(_type(_ext ~extaxi_ethernetlite_v3_0_18.mac_pkg.~BIT_VECTOR{15~downto~0}~1514(2 ~BIT_VECTOR{15~downto~0}~1514)))
		(_type(_ext ~extaxi_ethernetlite_v3_0_18.mac_pkg.~BIT_VECTOR{15~downto~0}~1516(2 ~BIT_VECTOR{15~downto~0}~1516)))
		(_type(_ext ~extaxi_ethernetlite_v3_0_18.mac_pkg.~BIT_VECTOR{15~downto~0}~1518(2 ~BIT_VECTOR{15~downto~0}~1518)))
		(_type(_ext ~extaxi_ethernetlite_v3_0_18.mac_pkg.~BIT_VECTOR{15~downto~0}~1520(2 ~BIT_VECTOR{15~downto~0}~1520)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extstd.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(mac_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_model . imp 16 -1)
)
V 000044 55 6403          1580965202351 imp
(_unit VHDL(msh_cnt 0 5865(imp 0 5895))
	(_version vde)
	(_time 1580965202352 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code faf9afaba8ada6effaf4e9a0fefdfefcaefdf9fcf2)
	(_ent
		(_time 1580965202349)
	)
	(_comp
		(MULT_AND
			(_object
				(_port(_int LO -4 0 5907(_ent (_out))))
				(_port(_int I1 -4 0 5908(_ent (_in))))
				(_port(_int I0 -4 0 5909(_ent (_in))))
			)
		)
		(MUXCY_L
			(_object
				(_port(_int DI -3 0 5916(_ent (_in))))
				(_port(_int CI -3 0 5917(_ent (_in))))
				(_port(_int S -3 0 5918(_ent (_in))))
				(_port(_int LO -3 0 5919(_ent (_out))))
			)
		)
		(XORCY
			(_object
				(_port(_int LI -3 0 5926(_ent (_in))))
				(_port(_int CI -3 0 5927(_ent (_in))))
				(_port(_int O -3 0 5928(_ent (_out))))
			)
		)
		(FDRE
			(_object
				(_port(_int Q -3 0 5935(_ent (_out))))
				(_port(_int C -3 0 5936(_ent (_in))))
				(_port(_int CE -3 0 5937(_ent (_in))))
				(_port(_int D -3 0 5938(_ent (_in))))
				(_port(_int R -3 0 5939(_ent (_in))))
			)
		)
		(FDSE
			(_object
				(_port(_int Q -3 0 5946(_ent (_out))))
				(_port(_int C -3 0 5947(_ent (_in))))
				(_port(_int CE -3 0 5948(_ent (_in))))
				(_port(_int D -3 0 5949(_ent (_in))))
				(_port(_int S -3 0 5950(_ent (_in))))
			)
		)
	)
	(_generate PERBIT_GEN 0 5967(_for 6 )
		(_generate Q_I_GEN_ADD 0 5983(_if 9)
			(_object
				(_prcs
					(line__5984(_arch 4 0 5984(_assignment(_trgt(9(_object 3)))(_sens(8(_object 3))(14)(15)(7))(_read(8(_object 3))))))
				)
			)
		)
		(_generate Q_I_GEN_SUB 0 5989(_if 10)
			(_object
				(_prcs
					(line__5990(_arch 5 0 5990(_assignment(_trgt(9(_object 3)))(_sens(8(_object 3))(14)(15)(7))(_read(8(_object 3))))))
				)
			)
		)
		(_inst MULT_AND_i1 0 5997(_comp MULT_AND)
			(_port
				((LO)(gen_cry_kill_n(_object 3)))
				((I1)(OP))
				((I0)(Q_i(_object 3)))
			)
			(_use(_ent unisim MULT_AND)
				(_port
					((LO)(LO))
					((I0)(I0))
					((I1)(I1))
				)
			)
		)
		(_inst MUXCY_L_i1 0 6008(_comp MUXCY_L)
			(_port
				((DI)(gen_cry_kill_n(_object 3)))
				((CI)(cry(_index 11)))
				((S)(q_i_ns(_object 3)))
				((LO)(cry(_object 3)))
			)
			(_use(_ent unisim MUXCY_L)
				(_port
					((LO)(LO))
					((CI)(CI))
					((DI)(DI))
					((S)(S))
				)
			)
		)
		(_inst XORCY_i1 0 6020(_comp XORCY)
			(_port
				((LI)(q_i_ns(_object 3)))
				((CI)(cry(_index 12)))
				((O)(xorcy_out(_object 3)))
			)
			(_use(_ent unisim XORCY)
				(_port
					((O)(O))
					((CI)(CI))
					((LI)(LI))
				)
			)
		)
		(_generate STOP_AT_0_SUB 0 6028(_if 13)
			(_object
				(_prcs
					(line__6029(_arch 6 0 6029(_assignment(_trgt(16))(_sens(8)(6)(7))(_mon))))
				)
			)
		)
		(_generate STOP_AT_MSB_ADD 0 6032(_if 14)
			(_object
				(_prcs
					(line__6033(_arch 7 0 6033(_assignment(_trgt(16))(_sens(6)(7)))))
				)
			)
		)
		(_generate FF_RST0_GEN 0 6040(_if 15)
			(_inst FDRE_i1 0 6041(_comp FDRE)
				(_port
					((Q)(q_i(_object 3)))
					((C)(Clk))
					((CE)(ClkEn))
					((D)(xorcy_out(_object 3)))
					((R)(Rst))
				)
				(_use(_ent unisim FDRE)
				)
			)
		)
		(_generate FF_RST1_GEN 0 6052(_if 16)
			(_inst FDSE_i1 0 6053(_comp FDSE)
				(_port
					((Q)(q_i(_object 3)))
					((C)(Clk))
					((CE)(ClkEn))
					((D)(xorcy_out(_object 3)))
					((S)(Rst))
				)
				(_use(_ent unisim FDSE)
				)
			)
		)
		(_object
			(_cnst(_int j 6 0 5967(_arch)))
			(_sig(_int load_bit -3 0 5968(_arch(_uni))))
			(_sig(_int arith_bit -3 0 5968(_arch(_uni))))
			(_sig(_int ClkEn -3 0 5968(_arch(_uni))))
			(_prcs
				(line__5974(_arch 2 0 5974(_assignment(_trgt(14))(_sens(4(_object 3)))(_read(4(_object 3))))))
				(line__5978(_arch 3 0 5978(_assignment(_trgt(15))(_sens(5(_object 3)))(_read(5(_object 3))))))
			)
		)
		(_part (4(_object 3))(5(_object 3))
		)
	)
	(_inst z_ff 0 6068(_comp FDSE)
		(_port
			((Q)(Z))
			((C)(Clk))
			((CE)((i 3)))
			((D)(z_i))
			((S)(Rst))
		)
		(_use(_ent unisim FDSE)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((D)(D))
				((S)(S))
			)
		)
	)
	(_object
		(_gen(_int C_ADD_SUB_NOT -1 0 5870 \false\ (_ent gms((i 0)))))
		(_gen(_int C_REG_WIDTH -2 0 5873 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 5876(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_RESET_VALUE 0 0 5876(_ent)))
		(_port(_int Clk -3 0 5881(_ent(_in))))
		(_port(_int Rst -3 0 5882(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH-1}~12 0 5883(_array -3((_to i 0 c 17)))))
		(_port(_int Q 1 0 5883(_ent(_out))))
		(_port(_int Z -3 0 5884(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH-1}~122 0 5885(_array -3((_to i 0 c 18)))))
		(_port(_int LD 2 0 5885(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH-1}~124 0 5886(_array -3((_to i 0 c 19)))))
		(_port(_int AD 3 0 5886(_ent(_in))))
		(_port(_int LOAD -3 0 5887(_ent(_in))))
		(_port(_int OP -3 0 5888(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH-1}~13 0 5954(_array -3((_to i 0 c 20)))))
		(_sig(_int q_i 4 0 5954(_arch(_uni))))
		(_sig(_int q_i_ns 4 0 5955(_arch(_uni))))
		(_sig(_int xorcy_out 4 0 5956(_arch(_uni))))
		(_sig(_int gen_cry_kill_n 4 0 5957(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH}~13 0 5958(_array -3((_to i 0 c 21)))))
		(_sig(_int cry 5 0 5958(_arch(_uni))))
		(_sig(_int z_i -3 0 5959(_arch(_uni))))
		(_type(_int ~INTEGER~range~C_REG_WIDTH-1~downto~0~13 0 5967(_scalar (_dto c 22 i 0))))
		(_prcs
			(line__5963(_arch 0 0 5963(_assignment(_trgt(2))(_sens(8)))))
			(line__5965(_arch 1 0 5965(_assignment(_trgt(12(_object 1)))(_sens(7)))))
			(line__6066(_arch 8 0 6066(_assignment(_trgt(13))(_sens(8))(_mon))))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . imp 23 -1)
)
V 000055 55 2432          1580965202360 implementation
(_unit VHDL(deferral 0 6226(implementation 0 6251))
	(_version vde)
	(_time 1580965202361 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code faf9ffaaaeada8ecf8f4e8a1a9fcfbfca9fcfefcff)
	(_ent
		(_time 1580965202358)
	)
	(_inst inst_ifgp1_count 0 6276(_ent . cntr5bit)
		(_port
			((Clk)(Clk))
			((Rst)(comboRst))
			((En)(comboCntrEn))
			((Ld)(cntrLd_i))
			((Load_in)(Ifgp1))
			((Zero)(ifgp1_zero))
		)
	)
	(_inst inst_ifgp2_count 0 6290(_ent . cntr5bit)
		(_port
			((Clk)(Clk))
			((Rst)(comboRst))
			((En)(comboCntrEn2))
			((Ld)(cntrLd_i))
			((Load_in)(Ifgp2))
			((Zero)(ifgp2_zero))
		)
	)
	(_inst inst_deferral_state 0 6304(_ent . defer_state)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((TxEn)(TxEn))
			((Txrst)(Txrst))
			((Ifgp2Done)(ifgp2_zero))
			((Ifgp1Done)(ifgp1_zero))
			((BackingOff)(BackingOff))
			((Crs)(Crs))
			((Full_half_n)(Full_half_n))
			((Deferring)(Deferring))
			((CntrEnbl)(cntrEn))
			((CntrLd)(cntrLd_i))
		)
	)
	(_object
		(_port(_int Clk -1 0 6229(_ent(_in))))
		(_port(_int Rst -1 0 6230(_ent(_in))))
		(_port(_int TxEn -1 0 6231(_ent(_in))))
		(_port(_int Txrst -1 0 6232(_ent(_in))))
		(_port(_int Tx_clk_en -1 0 6233(_ent(_in))))
		(_port(_int BackingOff -1 0 6234(_ent(_in))))
		(_port(_int Crs -1 0 6235(_ent(_in))))
		(_port(_int Full_half_n -1 0 6236(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~12 0 6237(_array -1((_to i 0 i 4)))))
		(_port(_int Ifgp1 0 0 6237(_ent(_in))))
		(_port(_int Ifgp2 0 0 6238(_ent(_in))))
		(_port(_int Deferring -1 0 6239(_ent(_out))))
		(_sig(_int cntrLd_i -1 0 6260(_arch(_uni))))
		(_sig(_int cntrEn -1 0 6261(_arch(_uni))))
		(_sig(_int comboCntrEn -1 0 6262(_arch(_uni))))
		(_sig(_int comboCntrEn2 -1 0 6263(_arch(_uni))))
		(_sig(_int ifgp1_zero -1 0 6264(_arch(_uni))))
		(_sig(_int ifgp2_zero -1 0 6265(_arch(_uni))))
		(_sig(_int comboRst -1 0 6266(_arch(_uni))))
		(_prcs
			(line__6270(_arch 0 0 6270(_assignment(_trgt(17))(_sens(1)(3)))))
			(line__6271(_arch 1 0 6271(_assignment(_trgt(13))(_sens(12)(4)))))
			(line__6272(_arch 2 0 6272(_assignment(_trgt(14))(_sens(12)(15)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(mac_pkg)))
	(_model . implementation 3 -1)
)
V 000046 55 3172          1580965202393 arch1
(_unit VHDL(crcgentx 0 6534(arch1 0 6549))
	(_version vde)
	(_time 1580965202394 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 191a181f124e4e0f4c1f0c431d1e1d1e111f1a1e1b)
	(_ent
		(_time 1580965202391)
	)
	(_inst NSR 0 6660(_ent . crcnibshiftreg)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Clken)(Clken))
			((Din)(regDataIn))
			((Load)(DataEn))
			((Shift)(shiftEnable))
			((Dout)(regDataOut))
		)
	)
	(_object
		(_port(_int Clk -1 0 6538(_ent(_in))))
		(_port(_int Rst -1 0 6539(_ent(_in))))
		(_port(_int Clken -1 0 6540(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6541(_array -1((_dto i 3 i 0)))))
		(_port(_int Data 0 0 6541(_ent(_in))))
		(_port(_int DataEn -1 0 6542(_ent(_in))))
		(_port(_int OutEn -1 0 6543(_ent(_in))))
		(_port(_int CrcNibs 0 0 6544(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 6555(_array -1((_dto i 31 i 0)))))
		(_cnst(_int CRC_REMAINDER 1 0 6555(_arch(_string \"11000111000001001101110101111011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 6558(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 6559(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 6558(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 6559(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 6561(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~28}~13 0 6562(_array -1((_dto i 31 i 28)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 6563(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 6631(_array -1((_dto i 31 i 0)))))
		(_sig(_int regDataIn 9 0 6631(_arch(_uni))))
		(_sig(_int regDataOut 9 0 6631(_arch(_uni))))
		(_sig(_int crcFuncIn 9 0 6631(_arch(_uni))))
		(_sig(_int crcFuncOut 9 0 6631(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 6632(_array -1((_dto i 3 i 0)))))
		(_sig(_int data_transpose 10 0 6632(_arch(_uni))))
		(_sig(_int shiftEnable -1 0 6633(_arch(_uni))))
		(_prcs
			(line__6672(_arch 0 0 6672(_assignment(_trgt(12))(_sens(4)(5)))))
			(line__6673(_arch 1 0 6673(_assignment(_trgt(10))(_sens(9)(11)))))
			(line__6679(_arch 2 0 6679(_assignment(_trgt(7))(_sens(10)))))
			(line__6680(_arch 3 0 6680(_assignment(_trgt(9))(_sens(8)))))
			(line__6681(_arch 4 0 6681(_assignment(_alias((CrcNibs)(regDataOut(d_3_0))))(_trgt(6))(_sens(8(d_3_0))))))
			(line__6683(_arch 5 0 6683(_assignment(_alias((data_transpose)(Data(0))(Data(1))(Data(2))(Data(3))))(_trgt(11))(_sens(3(3))(3(2))(3(1))(3(0))))))
		)
		(_subprogram
			(_int parallel_crc 6 0 6558(_arch(_func)))
			(_int revBitOrder 7 0 6622(_arch(_func -2(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(.(mac_pkg)))
	(_model . arch1 8 -1)
)
V 000046 55 2468          1580965202404 arch1
(_unit VHDL(crcgenrx 0 6882(arch1 0 6895))
	(_version vde)
	(_time 1580965202405 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 292a282c227e7e3f26793c732d2e2b2e212f2a2e2b)
	(_ent
		(_time 1580965202402)
	)
	(_object
		(_port(_int Clk -1 0 6886(_ent(_in)(_event))))
		(_port(_int Rst -1 0 6887(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6888(_array -1((_dto i 3 i 0)))))
		(_port(_int Data 0 0 6888(_ent(_in))))
		(_port(_int DataEn -1 0 6889(_ent(_in))))
		(_port(_int CrcOk -1 0 6890(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 6901(_array -1((_dto i 31 i 0)))))
		(_cnst(_int CRC_REMAINDER 1 0 6901(_arch(_string \"11000111000001001101110101111011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 6905(_array -1((_dto i 31 i 0)))))
		(_sig(_int crc_local 2 0 6905(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 6906(_array -1((_dto i 3 i 0)))))
		(_sig(_int data_transpose 3 0 6906(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 6908(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 6909(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 6908(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 6909(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 6911(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~28}~13 0 6912(_array -1((_dto i 31 i 28)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 6913(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__6973(_arch 0 0 6973(_assignment(_alias((data_transpose)(Data(0))(Data(1))(Data(2))(Data(3))))(_trgt(6))(_sens(2(3))(2(2))(2(1))(2(0))))))
			(CRC_REG(_arch 1 0 6977(_prcs(_trgt(5))(_sens(0)(5)(6)(1))(_dssslsensitivity 1)(_read(3)))))
			(line__6992(_arch 2 0 6992(_assignment(_trgt(4))(_sens(5)))))
		)
		(_subprogram
			(_int parallel_crc 3 0 6908(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(.(mac_pkg)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . arch1 4 -1)
)
V 000055 55 3932          1580965202412 implementation
(_unit VHDL(bocntr 0 7155(implementation 0 7175))
	(_version vde)
	(_time 1580965202413 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 383b383d666f6f2e6d3e393c2a626b3e6e3e3b3e6d3f3c)
	(_ent
		(_time 1580965202410)
	)
	(_inst LFSRP 0 7218(_ent . lfsr16)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Clken)(Clken))
			((Enbl)(shftEnbl))
			((Shftout)(lfsrOut))
		)
	)
	(_object
		(_port(_int Clk -1 0 7158(_ent(_in)(_event))))
		(_port(_int Clken -1 0 7159(_ent(_in))))
		(_port(_int Rst -1 0 7160(_ent(_in))))
		(_port(_int InitBackoff -1 0 7161(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~12 0 7162(_array -1((_to i 0 i 4)))))
		(_port(_int RetryCnt 0 0 7162(_ent(_in))))
		(_port(_int BackingOff -1 0 7163(_ent(_out))))
		(_type(_int StateName 0 7189(_enum1 idle shifting inbackoff (_to i 0 i 2))))
		(_sig(_int thisState 1 0 7191(_arch(_uni))))
		(_sig(_int nextState 1 0 7192(_arch(_uni))))
		(_sig(_int initBackoffLtch -1 0 7193(_arch(_uni))))
		(_sig(_int initBackoffLtchRst -1 0 7194(_arch(_uni))))
		(_sig(_int backingOff_i -1 0 7195(_arch(_uni))))
		(_sig(_int lfsrOut -1 0 7196(_arch(_uni))))
		(_sig(_int slotCntRst -1 0 7197(_arch(_uni))))
		(_sig(_int slotCntEnbl -1 0 7198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 7199(_array -1((_to i 0 i 6)))))
		(_sig(_int slotCnt 2 0 7199(_arch(_uni))))
		(_sig(_int backOffCntLd -1 0 7200(_arch(_uni))))
		(_sig(_int backOffCntEnbl -1 0 7201(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~9}~13 0 7202(_array -1((_to i 0 i 9)))))
		(_sig(_int backOffCnt 3 0 7202(_arch(_uni))))
		(_sig(_int shftCntLd -1 0 7203(_arch(_uni))))
		(_sig(_int shftCntEnbl -1 0 7204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 7205(_array -1((_to i 0 i 3)))))
		(_sig(_int shftCnt 4 0 7205(_arch(_uni))))
		(_sig(_int shftRst -1 0 7206(_arch(_uni))))
		(_sig(_int shftEnbl -1 0 7207(_arch(_uni))))
		(_sig(_int shftData 3 0 7208(_arch(_uni))))
		(_sig(_int slotDone -1 0 7209(_arch(_uni))))
		(_sig(_int numRetries 4 0 7210(_arch(_uni))))
		(_prcs
			(line__7226(_arch 0 0 7226(_assignment(_trgt(25))(_sens(4(t_1_4))(4(0))(4(2))(4(3))(4(1))))))
			(INT_SHFT_PROCESS(_arch 1 0 7234(_prcs(_trgt(23(0))(23(1))(23(2))(23(3))(23(4))(23(5))(23(6))(23(7))(23(8))(23(9))(23))(_sens(0)(11)(21)(22)(23(1))(23(2))(23(3))(23(4))(23(5))(23(6))(23(7))(23(8))(23(9))(1))(_dssslsensitivity 1))))
			(INT_SLOT_COUNT_PROCESS(_arch 2 0 7263(_prcs(_trgt(14))(_sens(0)(12)(13)(14)(24)(1))(_dssslsensitivity 1))))
			(INT_BACKOFF_COUNT_PROCESS(_arch 3 0 7283(_prcs(_trgt(17))(_sens(0)(15)(16)(17)(23)(24)(1))(_dssslsensitivity 1))))
			(INT_SHIFT_COUNT_PROCESS(_arch 4 0 7305(_prcs(_trgt(20))(_sens(0)(18)(19)(20)(25)(1))(_dssslsensitivity 1))))
			(INT_BACKOFFDONE_PROCESS(_arch 5 0 7325(_prcs(_trgt(10))(_sens(0)(16)(17)(2)(3))(_dssslsensitivity 1))))
			(line__7342(_arch 6 0 7342(_assignment(_alias((BackingOff)(backingOff_i)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
			(INT_SLOT_TIME_DONE_PROCESS(_arch 7 0 7347(_prcs(_simple)(_trgt(24))(_sens(0))(_read(13)(14)(24)(1)(2)))))
			(INT_LATCH_PROCESS(_arch 8 0 7367(_prcs(_trgt(8))(_sens(0)(9)(2)(3))(_dssslsensitivity 1))))
			(FSMR(_arch 9 0 7388(_prcs(_trgt(6))(_sens(0)(7)(2))(_dssslsensitivity 1)(_read(1)))))
			(FSMC(_arch 10 0 7402(_prcs(_simple)(_trgt(7))(_sens(6)(8)(17)(20)))))
			(FSMD(_arch 11 0 7433(_prcs(_simple)(_trgt(9)(12)(13)(15)(16)(18)(19)(21)(22))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(.(mac_pkg)))
	(_static
		(33751555)
		(33686018 33686018 514)
		(50529027 197379)
		(33686018 131586)
		(33686018 33686018 514)
		(33686018)
		(33686018 33686018 2)
	)
	(_model . implementation 12 -1)
)
V 000044 55 16897         1580965202421 imp
(_unit VHDL(transmit 0 7649(imp 0 7693))
	(_version vde)
	(_time 1580965202422 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 383a3e3c326f6d2e6d3c3b397c62603f3c3f3c3f3a3e39)
	(_ent
		(_time 1580965202418)
	)
	(_inst INST_CRCGENTX 0 7809(_ent . crcgentx)
		(_port
			((Clk)(Clk))
			((Rst)(crcComboRst))
			((Clken)(emac_tx_wr_d1))
			((Data)(emac_tx_wr_data_d1))
			((DataEn)(txcrcen_d1))
			((OutEn)(txCrcShftOutEn))
			((CrcNibs)(crc))
		)
	)
	(_inst INST_TX_INTRFCE 0 7827(_ent . tx_intrfce)
		(_gen
			((C_FAMILY)(_code 32))
		)
		(_port
			((Clk)(Clk))
			((Rst)(txComboBusFifoRst))
			((Phy_tx_clk)(Phy_tx_clk))
			((Emac_tx_wr_data)(emac_tx_wr_data_i))
			((Tx_er)(_code 33))
			((PhyTxEn)(tx_en_mod))
			((Tx_en)(fifo_tx_en))
			((Emac_tx_wr)(emac_tx_wr_mod))
			((Fifo_empty)(txfifo_empty))
			((Fifo_full)(txfifo_full))
			((Phy_tx_data)(bus_combo))
		)
	)
	(_inst ONR_HOT_MUX 0 7872(_ent . mux_onehot_f)
		(_gen
			((C_DW)(_code 34))
			((C_NB)(_code 35))
			((C_FAMILY)(_code 36))
		)
		(_port
			((D)(mux_in_data))
			((S)(mux_in_sel))
			((Y)(emac_tx_wr_data_i))
		)
	)
	(_inst INST_TXNIBBLECOUNT 0 7926(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 37))
			((C_REG_WIDTH)(_code 38))
			((C_RESET_VALUE)(_code 39))
			((C_LD_WIDTH)(_code 40))
			((C_LD_OFFSET)(_code 41))
			((C_AD_WIDTH)(_code 42))
			((C_AD_OFFSET)(_code 43))
		)
		(_port
			((CK)(Clk))
			((RST)(txComboNibbleCntRst))
			((Q)(currentTxNibbleCnt))
			((LD)(NibbleLength))
			((AD)(_code 44))
			((LOAD)(txNibbleCntLd))
			((OP)(txNibbleCntEn))
		)
	)
	(_inst INST_TX_STATE_MACHINE 0 7977(_ent . tx_statemachine)
		(_gen
			((C_DUPLEX)(_code 45))
		)
		(_port
			((Clk)(Clk))
			((Rst)(txChannelReset))
			((TxClkEn)(TxClkEn))
			((Jam_rst)(jam_rst))
			((TxRst)(txChannelReset))
			((Deferring)(deferring))
			((ColRetryCnt)(collisionRetryCnt))
			((ColWindowNibCnt)(colWindowNibbleCnt))
			((JamTxNibCnt)(jamTxNibbleCnt))
			((TxNibbleCnt)(currentTxNibbleCnt))
			((BusFifoWrNibbleCnt)(currentTxBusFifoWrCnt))
			((CrcCnt)(crcCnt))
			((BusFifoFull)(txfifo_full))
			((BusFifoEmpty)(txfifo_empty))
			((PhyCollision)(Phy_col))
			((Tx_pong_ping_l)(Tx_pong_ping_l))
			((InitBackoff)(initBackoff))
			((TxRetryRst)(txRetryRst))
			((TxExcessDefrlRst)(txExcessDefrlRst))
			((TxLateColnRst)(txLateColnRst))
			((TxColRetryCntRst_n)(txColRetryCntRst_n))
			((TxColRetryCntEnbl)(txColRetryCntEnbl))
			((TxNibbleCntRst)(txNibbleCntRst))
			((TxEnNibbleCnt)(txNibbleCntEn))
			((TxNibbleCntLd)(txNibbleCntLd))
			((BusFifoWrCntRst)(txBusFifoWrCntRst))
			((BusFifoWrCntEn)(txBusFifoWrCntEn))
			((EnblPre)(enblPreamble))
			((EnblSFD)(enblSFD))
			((EnblData)(enblData))
			((EnblJam)(enblJam))
			((EnblCRC)(enblCRC))
			((BusFifoWr)(emac_tx_wr_i))
			((Phytx_en)(tx_en_i))
			((TxCrcEn)(txCrcEn))
			((TxCrcShftOutEn)(txCrcShftOutEn))
			((Tx_addr_en)(Tx_addr_en))
			((Tx_start)(Tx_start))
			((Tx_done)(Tx_done))
			((Tx_idle)(tx_idle_i))
			((Tx_DPM_ce)(Tx_DPM_ce))
			((Tx_DPM_wr_data)(Tx_DPM_wr_data))
			((Tx_DPM_wr_rd_n)(Tx_DPM_wr_rd_n))
			((Enblclear)(enblclear))
			((Transmit_start)(Transmit_start))
			((Mac_program_start)(Mac_program_start))
			((Mac_addr_ram_we)(Mac_addr_ram_we))
			((Mac_addr_ram_addr_wr)(Mac_addr_ram_addr_wr))
			((Pre_sfd_done)(pre_sfd_done))
		)
	)
	(_inst INST_DEFERRAL_CONTROL 0 8041(_ent . deferral)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((TxEn)(tx_en_i))
			((Txrst)(txChannelReset))
			((Tx_clk_en)(TxClkEn))
			((BackingOff)(backingOff_i))
			((Crs)(Phy_crs))
			((Full_half_n)(full_half_n))
			((Ifgp1)(_code 46))
			((Ifgp2)(_code 47))
			((Deferring)(deferring))
		)
	)
	(_inst INST_TXBUSFIFOWRITENIBBLECOUNT 0 8060(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 48))
			((C_REG_WIDTH)(_code 49))
			((C_RESET_VALUE)(_code 50))
			((C_LD_WIDTH)(_code 51))
			((C_LD_OFFSET)(_code 52))
			((C_AD_WIDTH)(_code 53))
			((C_AD_OFFSET)(_code 54))
		)
		(_port
			((CK)(Clk))
			((RST)(txComboBusFifoWrCntRst))
			((Q)(currentTxBusFifoWrCnt))
			((LD)(_code 55))
			((AD)(_code 56))
			((LOAD)(_code 57))
			((OP)(txComboBusFifoWrCntEn))
		)
	)
	(_inst INST_CRCCOUNTER 0 8091(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 58))
			((C_REG_WIDTH)(_code 59))
			((C_RESET_VALUE)(_code 60))
			((C_LD_WIDTH)(_code 61))
			((C_LD_OFFSET)(_code 62))
			((C_AD_WIDTH)(_code 63))
			((C_AD_OFFSET)(_code 64))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(crcCnt))
			((LD)(_code 65))
			((AD)(_code 66))
			((LOAD)(phy_tx_en_n))
			((OP)(enblCRC))
		)
	)
	(_generate TX3_NOT_GENERATE 0 8117(_if 67)
		(_object
			(_prcs
				(line__8121(_arch 17 0 8121(_assignment(_trgt(66)))))
				(line__8122(_arch 18 0 8122(_assignment(_trgt(68)))))
				(line__8123(_arch 19 0 8123(_assignment(_trgt(67)))))
				(line__8124(_arch 20 0 8124(_assignment(_alias((backingOff_i)(_string \"0"\)))(_trgt(60)))))
			)
		)
	)
	(_generate tx3_generate 0 8131(_if 68)
		(_inst INST_COLRETRYCNT 0 8136(_ent . msh_cnt)
			(_gen
				((C_ADD_SUB_NOT)(_code 69))
				((C_REG_WIDTH)(_code 70))
				((C_RESET_VALUE)(_code 71))
			)
			(_port
				((Clk)(Clk))
				((Rst)(txComboColRetryCntRst))
				((Q)(collisionRetryCnt))
				((Z)(_open))
				((LD)(_code 72))
				((AD)(_code 73))
				((LOAD)(_code 74))
				((OP)(txColRetryCntEnbl))
			)
		)
		(_inst INST_COLWINDOWNIBCNT 0 8162(_ent . msh_cnt)
			(_gen
				((C_ADD_SUB_NOT)(_code 75))
				((C_REG_WIDTH)(_code 76))
				((C_RESET_VALUE)(_code 77))
			)
			(_port
				((Clk)(Clk))
				((Rst)(phy_tx_en_i_n))
				((Q)(colWindowNibbleCnt))
				((Z)(_open))
				((LD)(_code 78))
				((AD)(_code 79))
				((LOAD)(_code 80))
				((OP)(txCntEnbl))
			)
		)
		(_inst INST_JAMTXNIBCNT 0 8187(_ent . msh_cnt)
			(_gen
				((C_ADD_SUB_NOT)(_code 81))
				((C_REG_WIDTH)(_code 82))
				((C_RESET_VALUE)(_code 83))
			)
			(_port
				((Clk)(Clk))
				((Rst)(phy_tx_en_i_n))
				((Q)(jamTxNibbleCnt))
				((Z)(_open))
				((LD)(_code 84))
				((AD)(_code 85))
				((LOAD)(_code 86))
				((OP)(jamTxComboNibCntEnbl))
			)
		)
		(_inst INST_BOCNT 0 8210(_ent . bocntr)
			(_port
				((Clk)(Clk))
				((Clken)(TxClkEn))
				((Rst)(Rst))
				((InitBackoff)(initBackoff))
				((RetryCnt)(collisionRetryCnt))
				((BackingOff)(backingOff_i))
			)
		)
		(_object
			(_prcs
				(line__8156(_arch 21 0 8156(_assignment(_trgt(46))(_sens(48)(1)))))
				(line__8157(_arch 22 0 8157(_assignment(_alias((txComboColRetryCntRst)(txComboColRetryCntRst_n)))(_simpleassign "not")(_trgt(76))(_sens(46)))))
				(line__8182(_arch 23 0 8182(_assignment(_trgt(77))(_sens(40)))))
			)
		)
	)
	(_inst CDC_TX_EN 0 8227(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 87))
			((C_RESET_STATE)(_code 88))
			((C_SINGLE_BIT)(_code 89))
			((C_FLOP_INPUT)(_code 90))
			((C_VECTOR_WIDTH)(_code 91))
			((C_MTBF_STAGES)(_code 92))
		)
		(_port
			((prmry_aclk)(_code 93))
			((prmry_resetn)(_code 94))
			((prmry_in)(tx_en_i))
			((prmry_vect_in)(_code 95))
			((prmry_ack)(_open))
			((scndry_aclk)(Phy_tx_clk))
			((scndry_resetn)(_code 96))
			((scndry_out)(tx_en_i_tx_clk))
			((scndry_vect_out)(_open))
		)
	)
	(_inst CDC_PHY_TX_RST 0 8273(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 97))
			((C_RESET_STATE)(_code 98))
			((C_SINGLE_BIT)(_code 99))
			((C_FLOP_INPUT)(_code 100))
			((C_VECTOR_WIDTH)(_code 101))
			((C_MTBF_STAGES)(_code 102))
		)
		(_port
			((prmry_aclk)(_code 103))
			((prmry_resetn)(_code 104))
			((prmry_in)(Rst))
			((prmry_vect_in)(_code 105))
			((prmry_ack)(_open))
			((scndry_aclk)(Phy_tx_clk))
			((scndry_resetn)(_code 106))
			((scndry_out)(tx_d_rst))
			((scndry_vect_out)(_open))
		)
	)
	(_object
		(_gen(_int C_DUPLEX -1 0 7652 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 7653(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 7653(_ent(_string \"virtex6"\))))
		(_port(_int Clk -3 0 7657(_ent(_in)(_event))))
		(_port(_int Rst -3 0 7658(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 7659(_array -3((_to i 0 i 11)))))
		(_port(_int NibbleLength 1 0 7659(_ent(_in))))
		(_port(_int NibbleLength_orig 1 0 7660(_ent(_in))))
		(_port(_int En_pad -3 0 7661(_ent(_in))))
		(_port(_int TxClkEn -3 0 7662(_ent(_in))))
		(_port(_int Phy_tx_clk -3 0 7663(_ent(_in)(_event))))
		(_port(_int Phy_crs -3 0 7664(_ent(_in))))
		(_port(_int Phy_col -3 0 7665(_ent(_in))))
		(_port(_int Phy_tx_en -3 0 7666(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 7667(_array -3((_to i 0 i 3)))))
		(_port(_int Phy_tx_data 2 0 7667(_ent(_out))))
		(_port(_int Tx_addr_en -3 0 7668(_ent(_out))))
		(_port(_int Tx_start -3 0 7669(_ent(_out))))
		(_port(_int Tx_done -3 0 7670(_ent(_out))))
		(_port(_int Tx_pong_ping_l -3 0 7671(_ent(_in))))
		(_port(_int Tx_idle -3 0 7672(_ent(_out))))
		(_port(_int Tx_DPM_ce -3 0 7673(_ent(_out))))
		(_port(_int Tx_DPM_wr_data 2 0 7674(_ent(_out))))
		(_port(_int Tx_DPM_rd_data 2 0 7675(_ent(_in))))
		(_port(_int Tx_DPM_wr_rd_n -3 0 7676(_ent(_out))))
		(_port(_int Transmit_start -3 0 7677(_ent(_in))))
		(_port(_int Mac_program_start -3 0 7678(_ent(_in))))
		(_port(_int Mac_addr_ram_we -3 0 7679(_ent(_out))))
		(_port(_int Mac_addr_ram_addr_wr 2 0 7680(_ent(_out))))
		(_cnst(_int logic_one -3 0 7702(_arch((i 3)))))
		(_sig(_int tx_d_rst -3 0 7707(_arch(_uni))))
		(_sig(_int full_half_n -3 0 7708(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 7709(_array -3((_to i 0 i 5)))))
		(_sig(_int bus_combo 3 0 7709(_arch(_uni))))
		(_sig(_int txChannelReset -3 0 7710(_arch(_uni))))
		(_sig(_int emac_tx_wr_i -3 0 7711(_arch(_uni))))
		(_sig(_int txfifo_full -3 0 7712(_arch(_uni))))
		(_sig(_int txfifo_empty -3 0 7713(_arch(_uni))))
		(_sig(_int tx_en_i -3 0 7714(_arch(_uni))))
		(_sig(_int tx_en_i_tx_clk -3 0 7715(_arch(_uni))))
		(_sig(_int fifo_tx_en -3 0 7716(_arch(_uni))))
		(_sig(_int axi_fifo_tx_en -3 0 7717(_arch(_uni))))
		(_sig(_int txNibbleCntLd -3 0 7718(_arch(_uni))))
		(_sig(_int txNibbleCntEn -3 0 7719(_arch(_uni))))
		(_sig(_int txNibbleCntRst -3 0 7720(_arch(_uni))))
		(_sig(_int txComboNibbleCntRst -3 0 7721(_arch(_uni))))
		(_sig(_int phy_tx_en_i_p -3 0 7723(_arch(_uni))))
		(_sig(_int axi_phy_tx_en_i_p -3 0 7724(_arch(_uni))))
		(_sig(_int deferring -3 0 7725(_arch(_uni))))
		(_sig(_int txBusFifoWrCntRst -3 0 7726(_arch(_uni))))
		(_sig(_int txBusFifoWrCntEn -3 0 7727(_arch(_uni))))
		(_sig(_int txComboBusFifoWrCntRst -3 0 7728(_arch(_uni))))
		(_sig(_int txComboBusFifoWrCntEn -3 0 7729(_arch(_uni))))
		(_sig(_int txComboColRetryCntRst_n -3 0 7730(_arch(_uni))))
		(_sig(_int txComboBusFifoRst -3 0 7731(_arch(_uni))))
		(_sig(_int txColRetryCntRst_n -3 0 7732(_arch(_uni))))
		(_sig(_int enblPreamble -3 0 7733(_arch(_uni))))
		(_sig(_int enblSFD -3 0 7734(_arch(_uni))))
		(_sig(_int enblData -3 0 7735(_arch(_uni))))
		(_sig(_int enblJam -3 0 7736(_arch(_uni))))
		(_sig(_int enblCRC -3 0 7737(_arch(_uni))))
		(_sig(_int txCntEnbl -3 0 7738(_arch(_uni))))
		(_sig(_int txColRetryCntEnbl -3 0 7739(_arch(_uni))))
		(_sig(_int jamTxComboNibCntEnbl -3 0 7740(_arch(_uni))))
		(_sig(_int txRetryRst -3 0 7741(_arch(_uni))))
		(_sig(_int txLateColnRst -3 0 7742(_arch(_uni))))
		(_sig(_int initBackoff -3 0 7743(_arch(_uni))))
		(_sig(_int backingOff_i -3 0 7744(_arch(_uni))))
		(_sig(_int txCrcShftOutEn -3 0 7745(_arch(_uni))))
		(_sig(_int txCrcEn -3 0 7746(_arch(_uni))))
		(_sig(_int crcComboRst -3 0 7747(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 7748(_array -3((_to i 0 i 3)))))
		(_sig(_int emac_tx_wr_data_i 4 0 7748(_arch(_uni))))
		(_sig(_int crcCnt 4 0 7749(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 7750(_array -3((_to i 0 i 4)))))
		(_sig(_int collisionRetryCnt 5 0 7750(_arch(_uni))))
		(_sig(_int jamTxNibbleCnt 4 0 7751(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 7752(_array -3((_to i 0 i 7)))))
		(_sig(_int colWindowNibbleCnt 6 0 7752(_arch(_uni))))
		(_sig(_int prb 4 0 7753(_arch(_uni))))
		(_sig(_int sfd 4 0 7754(_arch(_uni))))
		(_sig(_int jam 4 0 7755(_arch(_uni))))
		(_sig(_int crc 4 0 7756(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 7757(_array -3((_to i 0 i 11)))))
		(_sig(_int currentTxBusFifoWrCnt 7 0 7757(_arch(_uni))))
		(_sig(_int currentTxNibbleCnt 7 0 7758(_arch(_uni))))
		(_sig(_int phy_tx_en_n -3 0 7759(_arch(_uni))))
		(_sig(_int txComboColRetryCntRst -3 0 7760(_arch(_uni))))
		(_sig(_int phy_tx_en_i_n -3 0 7761(_arch(_uni))))
		(_sig(_int jam_rst -3 0 7762(_arch(_uni))))
		(_sig(_int txExcessDefrlRst -3 0 7763(_arch(_uni))))
		(_sig(_int enblclear -3 0 7764(_arch(_uni))))
		(_sig(_int tx_en_mod -3 0 7765(_arch(_uni))))
		(_sig(_int emac_tx_wr_mod -3 0 7766(_arch(_uni))))
		(_sig(_int pre_sfd_done -3 0 7767(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6*4-1}~13 0 7768(_array -3((_to i 0 i 23)))))
		(_sig(_int mux_in_data 8 0 7768(_arch(_uni))))
		(_sig(_int mux_in_sel 3 0 7769(_arch(_uni))))
		(_sig(_int transmit_data 4 0 7770(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~11}~13 0 7771(_array -3((_to i 0 i 11)))))
		(_sig(_int txNibbleCnt_pad 9 0 7771(_arch(_uni))))
		(_sig(_int tx_idle_i -3 0 7772(_arch(_uni))))
		(_sig(_int emac_tx_wr_data_d1 4 0 7773(_arch(_uni))))
		(_sig(_int emac_tx_wr_d1 -3 0 7774(_arch(_uni))))
		(_sig(_int txcrcen_d1 -3 0 7775(_arch(_uni))))
		(_prcs
			(line__7821(_arch 0 0 7821(_assignment(_trgt(63))(_sens(31)(1)))))
			(line__7847(_arch 1 0 7847(_assignment(_trgt(47))(_sens(25)(57)(78)(83)(1)(8)))))
			(line__7851(_arch 2 0 7851(_assignment(_trgt(71)))))
			(line__7852(_arch 3 0 7852(_assignment(_trgt(69)))))
			(line__7853(_arch 4 0 7853(_assignment(_trgt(70)))))
			(line__7860(_arch 5 0 7860(_assignment(_trgt(85))(_sens(49)(50)(51)(52)(53)))))
			(line__7863(_arch 6 0 7863(_assignment(_trgt(84))(_sens(69)(70)(71)(72)(86)))))
			(line__7865(_arch 7 0 7865(_assignment(_trgt(86))(_sens(87)(18)))))
			(line__7868(_arch 8 0 7868(_assignment(_alias((Tx_idle)(tx_idle_i)))(_simpleassign BUF)(_trgt(15))(_sens(88)))))
			(line__7892(_arch 9 0 7892(_assignment(_trgt(10))(_sens(25)(26(t_0_3))(40)(67)(83)(8)))))
			(line__7909(_arch 10 0 7909(_assignment(_trgt(9))(_sens(25)(26(5))(40)(67)(83)(8)))))
			(line__7948(_arch 11 0 7948(_assignment(_trgt(38))(_sens(37)(57)(1)))))
			(PKT_TX_PAD_COUNTER(_arch 12 0 7957(_prcs(_trgt(87))(_sens(0)(50)(51)(87)(1)(3)(4))(_dssslsensitivity 1))))
			(line__8038(_arch 13 0 8038(_assignment(_trgt(25)))))
			(line__8082(_arch 14 0 8082(_assignment(_trgt(44))(_sens(42)(57)(1)))))
			(line__8084(_arch 15 0 8084(_assignment(_trgt(45))(_sens(28)(43)))))
			(line__8089(_arch 16 0 8089(_assignment(_trgt(75))(_sens(31)))))
			(INT_TX_EN_PROCESS(_arch 24 0 8298(_prcs(_trgt(33)(39))(_sens(6)(24)(32)(33))(_dssslsensitivity 1))))
			(AXI_INT_TX_EN_PROCESS(_arch 25 0 8314(_prcs(_trgt(34)(40))(_sens(0)(31)(34)(1))(_dssslsensitivity 1))))
			(line__8330(_arch 26 0 8330(_assignment(_trgt(82))(_sens(28)(80)))))
			(line__8332(_arch 27 0 8332(_assignment(_trgt(81))(_sens(31)(80)))))
			(line__8334(_arch 28 0 8334(_assignment(_alias((txChannelReset)(Rst)))(_simpleassign BUF)(_trgt(27))(_sens(1)))))
			(line__8337(_arch 29 0 8337(_assignment(_trgt(54))(_sens(25)(40)(5)(8)))))
			(line__8343(_arch 30 0 8343(_assignment(_trgt(56))(_sens(25)(67(3))(67(2))(67(1))(67(0))(83)(5)(8)))))
			(INT_CRC_DATA_REG_PROCESS(_arch 31 0 8356(_prcs(_trgt(89)(90)(91))(_sens(0)(28)(62)(64)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_ethernetlite_v3_0_18.mac_pkg.RESET_ACTIVE(2 RESET_ACTIVE)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(mac_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_static
		(33751810)
		(50463490)
		(50463491)
		(33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018)
		(33686018)
		(33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 50463234)
		(33686019 2)
		(33686274 2)
		(33686019)
		(50463234)
		(33686018 2)
		(33686018 3)
		(33686019 50529027)
		(33686018 50463234)
		(50463235)
		(2)
	)
	(_model . imp 107 -1)
)
V 000044 55 5023          1580965202432 imp
(_unit VHDL(receive 0 8532(imp 0 8566))
	(_version vde)
	(_time 1580965202433 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 484a484a451f1f5e1e1b51131f4e4d4f4a4e4d4e4b)
	(_ent
		(_time 1580965202430)
	)
	(_inst INST_RX_STATE 0 8602(_ent . rx_statemachine)
		(_gen
			((C_DUPLEX)(_code 5))
		)
		(_port
			((Clk)(Clk))
			((Rst)(rxChannelReset))
			((Emac_rx_rd_data_d1)(emac_rx_rd_data_d1))
			((Receive_enable)(receive_enable))
			((RxBusFifoRdAck)(rxBusFifoRdAck))
			((BusFifoEmpty)(fifo_empty_i))
			((Collision)(Phy_rx_col))
			((DataValid)(emac_rx_rd_data_i(4)))
			((RxError)(emac_rx_rd_data_i(5)))
			((BusFifoData)(emac_rx_rd_data_i(t_0_3)))
			((CrcOk)(crcOk_i))
			((BusFifoRd)(emac_rx_rd_i))
			((RxAbortRst)(rxAbortRst))
			((RxCrcRst)(rxCrcRst))
			((RxCrcEn)(rxCrcEn))
			((Rx_addr_en)(Rx_addr_en))
			((Rx_start)(Rx_start))
			((Rx_done)(Rx_done))
			((Rx_pong_ping_l)(Rx_pong_ping_l))
			((Rx_DPM_ce)(Rx_DPM_ce))
			((Rx_DPM_wr_data)(Rx_DPM_wr_data))
			((Rx_DPM_rd_data)(Rx_DPM_rd_data))
			((Rx_DPM_wr_rd_n)(Rx_DPM_wr_rd_n))
			((Rx_idle)(Rx_idle))
			((Mac_addr_ram_addr_rd)(Mac_addr_ram_addr_rd))
			((Mac_addr_ram_data)(Mac_addr_ram_data))
			((Rx_buffer_ready)(Rx_buffer_ready))
		)
	)
	(_inst INST_RX_INTRFCE 0 8641(_ent . rx_intrfce)
		(_gen
			((C_FAMILY)(_code 6))
		)
		(_port
			((Clk)(Clk))
			((Rst)(fifo_reset))
			((Phy_rx_clk)(Phy_rx_clk))
			((InternalWrapEn)(_code 7))
			((Phy_rx_er)(Phy_rx_er))
			((Phy_dv)(Phy_dv))
			((Phy_rx_data)(Phy_rx_data))
			((Rcv_en)(receive_enable))
			((Fifo_empty)(fifo_empty_i))
			((Fifo_full)(fifo_full_i))
			((Emac_rx_rd)(emac_rx_rd_i))
			((Emac_rx_rd_data)(emac_rx_rd_data_i))
			((RdAck)(rxBusFifoRdAck))
		)
	)
	(_inst INST_CRCGENRX 0 8666(_ent . crcgenrx)
		(_port
			((Clk)(Clk))
			((Rst)(rxComboCrcRst))
			((Data)(emac_rx_rd_data_i(t_0_3)))
			((DataEn)(rxComboCrcEn))
			((CrcOk)(crcOk_i))
		)
	)
	(_object
		(_gen(_int C_DUPLEX -1 0 8535 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 8537(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 8537(_ent(_string \"virtex6"\))))
		(_port(_int Clk -3 0 8541(_ent(_in)(_event))))
		(_port(_int Rst -3 0 8542(_ent(_in))))
		(_port(_int Phy_rx_clk -3 0 8543(_ent(_in))))
		(_port(_int Phy_dv -3 0 8544(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 8545(_array -3((_to i 0 i 3)))))
		(_port(_int Phy_rx_data 1 0 8545(_ent(_in))))
		(_port(_int Phy_rx_col -3 0 8546(_ent(_in))))
		(_port(_int Phy_rx_er -3 0 8547(_ent(_in))))
		(_port(_int Rx_addr_en -3 0 8548(_ent(_out))))
		(_port(_int Rx_start -3 0 8549(_ent(_out))))
		(_port(_int Rx_done -3 0 8550(_ent(_out))))
		(_port(_int Rx_pong_ping_l -3 0 8551(_ent(_in))))
		(_port(_int Rx_DPM_ce -3 0 8552(_ent(_out))))
		(_port(_int Rx_DPM_wr_data 1 0 8553(_ent(_out))))
		(_port(_int Rx_DPM_rd_data 1 0 8554(_ent(_in))))
		(_port(_int Rx_DPM_wr_rd_n -3 0 8555(_ent(_out))))
		(_port(_int Rx_idle -3 0 8556(_ent(_out))))
		(_port(_int Mac_addr_ram_addr_rd 1 0 8557(_ent(_out))))
		(_port(_int Mac_addr_ram_data 1 0 8558(_ent(_in))))
		(_port(_int Rx_buffer_ready -3 0 8559(_ent(_in))))
		(_sig(_int fifo_empty_i -3 0 8580(_arch(_uni))))
		(_sig(_int fifo_full_i -3 0 8581(_arch(_uni))))
		(_sig(_int emac_rx_rd_i -3 0 8582(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 8583(_array -3((_to i 0 i 5)))))
		(_sig(_int emac_rx_rd_data_i 2 0 8583(_arch(_uni))))
		(_sig(_int emac_rx_rd_data_d1 2 0 8584(_arch(_uni))))
		(_sig(_int rxAbortRst -3 0 8585(_arch(_uni))))
		(_sig(_int rxChannelReset -3 0 8586(_arch(_uni))))
		(_sig(_int rxBusFifoRdAck -3 0 8587(_arch(_uni))))
		(_sig(_int rxComboCrcRst -3 0 8588(_arch(_uni))))
		(_sig(_int rxComboCrcEn -3 0 8589(_arch(_uni))))
		(_sig(_int crcOk_i -3 0 8590(_arch(_uni))))
		(_sig(_int rxCrcRst -3 0 8591(_arch(_uni))))
		(_sig(_int rxCrcEn -3 0 8592(_arch(_uni))))
		(_sig(_int rxCrcEn_d1 -3 0 8593(_arch(_uni))))
		(_sig(_int receive_enable -3 0 8594(_arch(_uni))))
		(_sig(_int fifo_reset -3 0 8595(_arch(_uni))))
		(_prcs
			(line__8636(_arch 0 0 8636(_assignment(_alias((rxChannelReset)(Rst)))(_simpleassign BUF)(_trgt(25))(_sens(1)))))
			(line__8662(_arch 1 0 8662(_assignment(_alias((fifo_reset)(Rst)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__8674(_arch 2 0 8674(_assignment(_trgt(27))(_sens(24)(30)(1)))))
			(line__8675(_arch 3 0 8675(_assignment(_alias((rxComboCrcEn)(rxCrcEn_d1)))(_simpleassign BUF)(_trgt(28))(_sens(32)))))
			(REG_PROCESS(_arch 4 0 8682(_prcs(_trgt(23)(32))(_sens(0)(22)(31)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 514)
	)
	(_model . imp 8 -1)
)
V 000044 55 1838          1580965202440 imp
(_unit VHDL(macaddrram 0 8869(imp 0 8884))
	(_version vde)
	(_time 1580965202441 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 484b1e4a411f1f5e4f1f5c121d4f4a4f4a4e494e1c)
	(_ent
		(_time 1580965202438)
	)
	(_inst ram16x4i 0 8918(_ent . ram16x4)
		(_gen
			((INIT_00)(_code 0))
			((INIT_01)(_code 1))
			((INIT_02)(_code 2))
			((INIT_03)(_code 3))
		)
		(_port
			((Addr)(Addr))
			((D)(Din))
			((We)(We))
			((Clk)(Clk))
			((Q)(Dout))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{47~downto~0}~12 0 8871(_array -1((_dto i 47 i 0)))))
		(_gen(_int MACAddr 0 0 8871(_ent(_string \"111111111111111111111111111111111111111110101010"\))))
		(_type(_int ~BIT_VECTOR{15~downto~0}~12 0 8873(_array -1((_dto i 15 i 0)))))
		(_gen(_int Filler 1 0 8873(_ent(_string \"0000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8876(_array -2((_dto i 3 i 0)))))
		(_port(_int Addr 2 0 8876(_ent(_in))))
		(_port(_int Dout 2 0 8877(_ent(_out))))
		(_port(_int Din 2 0 8878(_ent(_in))))
		(_port(_int We -2 0 8879(_ent(_in))))
		(_port(_int Clk -2 0 8880(_ent(_in))))
		(_type(_int ~BIT_VECTOR~13 0 8923(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \netOrder{Filler}\ 3 0 0(_int gms(_code 4))))
		(_subprogram
			(_ext netOrder(2 10))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_ethernetlite_v3_0_18.mac_pkg.~BIT_VECTOR{15~downto~0}~15(2 ~BIT_VECTOR{15~downto~0}~15)))
		(_type(_ext ~extstd.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(mac_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_model . imp 5 -1)
)
V 000044 55 4698          1580965202446 imp
(_unit VHDL(mdio_if 0 9078(imp 0 9103))
	(_version vde)
	(_time 1580965202447 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 585b0e5b540f054e0e5c5f0841020f5e0c5e5c5e515e0e)
	(_ent
		(_time 1580965202444)
	)
	(_generate MDIO_CAPTURE_DATA 0 9260(_for 7 )
		(_object
			(_cnst(_int i 7 0 9260(_arch)))
			(_prcs
				(MDIO_DATA_IN(_arch 9 0 9261(_prcs(_trgt(9(_object 0))(9(_object 0)))(_sens(0)(19(_object 0))(25)(1))(_dssslsensitivity 1)(_read(19(_object 0))(32)))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 9080(_ent(_in)(_event))))
		(_port(_int Rst -1 0 9081(_ent(_in))))
		(_port(_int MDIO_Clk -1 0 9082(_ent(_in))))
		(_port(_int MDIO_en -1 0 9083(_ent(_in))))
		(_port(_int MDIO_OP -1 0 9084(_ent(_in))))
		(_port(_int MDIO_Req -1 0 9085(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9086(_array -1((_dto i 4 i 0)))))
		(_port(_int MDIO_PHY_AD 0 0 9086(_ent(_in))))
		(_port(_int MDIO_REG_AD 0 0 9088(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9090(_array -1((_dto i 15 i 0)))))
		(_port(_int MDIO_WR_DATA 1 0 9090(_ent(_in))))
		(_port(_int MDIO_RD_DATA 1 0 9092(_ent(_out))))
		(_port(_int PHY_MDIO_I -1 0 9094(_ent(_in))))
		(_port(_int PHY_MDIO_O -1 0 9095(_ent(_out))))
		(_port(_int PHY_MDIO_T -1 0 9096(_ent(_out))))
		(_port(_int PHY_MDC -1 0 9097(_ent(_out))))
		(_port(_int MDIO_done -1 0 9098(_ent(_out))))
		(_type(_int mdio_state_type 0 9112(_enum1 idle preamble st1 st2 op1 op2 ta1 ta2 phy_addr reg_addr write read done (_to i 0 i 12))))
		(_sig(_int mdio_state 2 0 9115(_arch(_uni))))
		(_sig(_int next_state 2 0 9115(_arch(_uni))))
		(_sig(_int mdio_xfer_done -1 0 9117(_arch(_uni))))
		(_sig(_int mdio_idle -1 0 9118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 9119(_array -1((_dto i 15 i 0)))))
		(_sig(_int rd_data_en 3 0 9119(_arch(_uni))))
		(_sig(_int mdio_en_reg -1 0 9121(_arch(_uni))))
		(_sig(_int mdio_o_cmb -1 0 9123(_arch(_uni))))
		(_sig(_int mdio_t_comb -1 0 9124(_arch(_uni))))
		(_sig(_int mdio_clk_reg -1 0 9126(_arch(_uni))))
		(_sig(_int mdio_in_reg1 -1 0 9128(_arch(_uni))))
		(_sig(_int mdio_in_reg2 -1 0 9130(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~32~13 0 9132(_scalar (_to i 0 i 32))))
		(_sig(_int clk_cnt 4 0 9132(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~32~131 0 9133(_scalar (_to i 0 i 32))))
		(_sig(_int ld_cnt_data_cmb 5 0 9133(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~32~132 0 9134(_scalar (_to i 0 i 32))))
		(_sig(_int ld_cnt_data_reg 6 0 9134(_arch(_uni))))
		(_sig(_int ld_cnt_en_cmb -1 0 9135(_arch(_uni))))
		(_sig(_int clk_cnt_en -1 0 9136(_arch(_uni))))
		(_sig(_int mdc_falling -1 0 9137(_arch(_uni))))
		(_sig(_int mdc_rising -1 0 9138(_arch(_uni))))
		(_sig(_int ld_cnt_en_reg -1 0 9139(_arch(_uni))))
		(_type(_int ~INTEGER~range~15~downto~0~13 0 9260(_scalar (_dto i 15 i 0))))
		(_prcs
			(INPUT_REG_CLK(_arch 0 0 9148(_prcs(_trgt(23)(24)(25))(_sens(0)(24)(1)(2)(10))(_dssslsensitivity 1))))
			(line__9164(_arch 1 0 9164(_assignment(_trgt(31))(_sens(23)(2)))))
			(line__9165(_arch 2 0 9165(_assignment(_trgt(32))(_sens(23)(2)))))
			(line__9169(_arch 3 0 9169(_assignment(_alias((PHY_MDC)(MDIO_Clk)))(_simpleassign BUF)(_trgt(13))(_sens(2)))))
			(line__9174(_arch 4 0 9174(_assignment(_alias((MDIO_done)(mdio_xfer_done)))(_simpleassign BUF)(_trgt(14))(_sens(17)))))
			(REG_MDIO_en(_arch 5 0 9183(_prcs(_trgt(20))(_sens(0)(18)(1)(3))(_dssslsensitivity 1)(_read(31)))))
			(PHY_MDIO_T_REG(_arch 6 0 9204(_prcs(_trgt(12))(_sens(0)(22)(1))(_dssslsensitivity 1)(_read(31)))))
			(PHY_MDIO_O_REG(_arch 7 0 9220(_prcs(_trgt(11))(_sens(0)(21)(1))(_dssslsensitivity 1)(_read(31)))))
			(MDIO_IDLE_REG(_arch 8 0 9238(_prcs(_trgt(18))(_sens(0)(17)(20)(1)(5))(_dssslsensitivity 1)(_read(32)))))
			(MDIO_DOWN_COUNTER(_arch 10 0 9281(_prcs(_trgt(26))(_sens(0)(26)(28)(30)(33)(1))(_dssslsensitivity 1)(_read(32)))))
			(MDIO_NEXT_STATE_GEN(_arch 11 0 9301(_prcs(_trgt(15))(_sens(0)(16)(1))(_dssslsensitivity 1)(_read(32)))))
			(MDIO_COMB_REG_GEN(_arch 12 0 9317(_prcs(_trgt(28)(33))(_sens(0)(27)(29)(1))(_dssslsensitivity 1))))
			(MDIO_STATE_COMB(_arch 13 0 9338(_prcs(_simple)(_trgt(16)(17)(19)(21)(22)(27)(29)(30))(_sens(15)(18)(26)(4)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (19)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . imp 14 -1)
)
V 000044 55 18380         1580965202454 imp
(_unit VHDL(emac_dpram 0 9647(imp 0 9674))
	(_version vde)
	(_time 1580965202455 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 585b5f5b040f0d4e5b5f090b4c03095f5a5e595e0c5e5d)
	(_ent
		(_time 1580965202452)
	)
	(_comp
		(xpm_memory_tdpram
			(_object
				(_gen(_int MEMORY_SIZE -2 0 9714(_ent((i 131072)))))
				(_type(_int ~STRING~13 0 9715(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 16 0 9715(_ent(_string \"blockram"\))))
				(_type(_int ~STRING~131 0 9716(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int CLOCKING_MODE 17 0 9716(_ent(_string \"common_clock"\))))
				(_type(_int ~STRING~132 0 9717(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 18 0 9717(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~133 0 9718(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 19 0 9718(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 9719(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 20 0 9719(_ent(_string \"disable_sleep"\))))
				(_gen(_int MESSAGE_CONTROL -2 0 9720(_ent((i 0)))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 9722(_ent((i 32)))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 9723(_ent((i 32)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 9724(_ent((i 8)))))
				(_gen(_int ADDR_WIDTH_A -2 0 9725(_ent((i 12)))))
				(_type(_int ~STRING~135 0 9726(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 21 0 9726(_ent(_string \"0"\))))
				(_gen(_int READ_LATENCY_A -2 0 9727(_ent((i 1)))))
				(_type(_int ~STRING~136 0 9728(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 22 0 9728(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_DATA_WIDTH_B -2 0 9730(_ent((i 32)))))
				(_gen(_int READ_DATA_WIDTH_B -2 0 9731(_ent((i 32)))))
				(_gen(_int BYTE_WRITE_WIDTH_B -2 0 9732(_ent((i 8)))))
				(_gen(_int ADDR_WIDTH_B -2 0 9733(_ent((i 12)))))
				(_type(_int ~STRING~137 0 9734(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_B 23 0 9734(_ent(_string \"0"\))))
				(_gen(_int READ_LATENCY_B -2 0 9735(_ent((i 1)))))
				(_type(_int ~STRING~138 0 9736(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_B 24 0 9736(_ent(_string \"read_first"\))))
				(_port(_int sleep -3 0 9742(_ent (_in))))
				(_port(_int clka -3 0 9745(_ent (_in))))
				(_port(_int rsta -3 0 9746(_ent (_in))))
				(_port(_int ena -3 0 9747(_ent (_in))))
				(_port(_int regcea -3 0 9748(_ent (_in))))
				(_port(_int wea 5 0 9749(_ent (_in))))
				(_port(_int addra 6 0 9750(_ent (_in))))
				(_port(_int dina 7 0 9751(_ent (_in))))
				(_port(_int injectsbiterra -3 0 9752(_ent (_in))))
				(_port(_int injectdbiterra -3 0 9753(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 9754(_array -3((_uto i 0 i 2147483647)))))
				(_port(_int douta 25 0 9754(_ent (_out))))
				(_port(_int sbiterra -3 0 9755(_ent (_out))))
				(_port(_int dbiterra -3 0 9756(_ent (_out))))
				(_port(_int clkb -3 0 9759(_ent (_in))))
				(_port(_int rstb -3 0 9760(_ent (_in))))
				(_port(_int enb -3 0 9761(_ent (_in))))
				(_port(_int regceb -3 0 9762(_ent (_in))))
				(_port(_int web 5 0 9763(_ent (_in))))
				(_port(_int addrb 8 0 9764(_ent (_in))))
				(_port(_int dinb 9 0 9765(_ent (_in))))
				(_port(_int injectsbiterrb -3 0 9766(_ent (_in))))
				(_port(_int injectdbiterrb -3 0 9767(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~139 0 9768(_array -3((_uto i 0 i 2147483647)))))
				(_port(_int doutb 26 0 9768(_ent (_out))))
				(_port(_int sbiterrb -3 0 9769(_ent (_out))))
				(_port(_int dbiterrb -3 0 9770(_ent (_out))))
			)
		)
	)
	(_generate xpm_mem_gen 0 9935(_if 23)
		(_inst xpm_memory_inst_1 0 10039(_comp xpm_memory_tdpram)
			(_gen
				((MEMORY_SIZE)((i 8192)))
				((MEMORY_PRIMITIVE)(_string \"blockram"\))
				((CLOCKING_MODE)(_string \"common_clock"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((MESSAGE_CONTROL)((i 0)))
				((WRITE_DATA_WIDTH_A)((i 4)))
				((READ_DATA_WIDTH_A)((i 4)))
				((BYTE_WRITE_WIDTH_A)((i 4)))
				((ADDR_WIDTH_A)((i 11)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((READ_LATENCY_A)((i 1)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_DATA_WIDTH_B)((i 16)))
				((READ_DATA_WIDTH_B)((i 16)))
				((BYTE_WRITE_WIDTH_B)((i 16)))
				((ADDR_WIDTH_B)((i 9)))
				((READ_RESET_VALUE_B)(_string \"0"\))
				((READ_LATENCY_B)((i 1)))
				((WRITE_MODE_B)(_string \"read_first"\))
			)
			(_port
				((sleep)((i 2)))
				((clka)(Clk))
				((rsta)((i 2)))
				((ena)(ce_a_i_1))
				((regcea)((i 3)))
				((wea)(wr_rd_n_a_i_1))
				((addra)(Adr_a_1))
				((dina)(Data_in_a_1))
				((injectsbiterra)((i 2)))
				((injectdbiterra)((i 2)))
				((douta)(Data_out_a_1))
				((sbiterra)(_open))
				((dbiterra)(_open))
				((clkb)(Clk))
				((rstb)((i 2)))
				((enb)(ce_b_i_1))
				((regceb)((i 3)))
				((web)(wr_rd_n_b_i_1))
				((addrb)(Adr_b_1))
				((dinb)(Data_in_b_1))
				((injectsbiterrb)((i 2)))
				((injectdbiterrb)((i 2)))
				((doutb)(Data_out_b_1))
				((sbiterrb)(_open))
				((dbiterrb)(_open))
			)
			(_use(_ent xpm xpm_memory_tdpram)
				(_gen
					((MEMORY_SIZE)((i 8192)))
					((MEMORY_PRIMITIVE)(_string \"blockram"\))
					((CLOCKING_MODE)(_string \"common_clock"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((MEMORY_INIT_FILE)(_string \"none"\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((WRITE_DATA_WIDTH_A)((i 4)))
					((READ_DATA_WIDTH_A)((i 4)))
					((BYTE_WRITE_WIDTH_A)((i 4)))
					((ADDR_WIDTH_A)((i 11)))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
					((WRITE_MODE_A)(_string \"read_first"\))
					((WRITE_DATA_WIDTH_B)((i 16)))
					((READ_DATA_WIDTH_B)((i 16)))
					((BYTE_WRITE_WIDTH_B)((i 16)))
					((ADDR_WIDTH_B)((i 9)))
					((READ_RESET_VALUE_B)(_string \"0"\))
					((READ_LATENCY_B)((i 1)))
					((WRITE_MODE_B)(_string \"read_first"\))
				)
				(_port
					((sleep)(sleep))
					((clka)(clka))
					((rsta)(rsta))
					((ena)(ena))
					((regcea)(regcea))
					((wea)(wea))
					((addra)(addra))
					((dina)(dina))
					((injectsbiterra)(injectsbiterra))
					((injectdbiterra)(injectdbiterra))
					((douta)(douta))
					((sbiterra)(_open))
					((dbiterra)(_open))
					((clkb)(clkb))
					((rstb)(rstb))
					((enb)(enb))
					((regceb)(regceb))
					((web)(web))
					((addrb)(addrb))
					((dinb)(dinb))
					((injectsbiterrb)(injectsbiterrb))
					((injectdbiterrb)(injectdbiterrb))
					((doutb)(doutb))
					((sbiterrb)(_open))
					((dbiterrb)(_open))
				)
			)
		)
		(_inst xpm_memory_inst_2 0 10099(_comp xpm_memory_tdpram)
			(_gen
				((MEMORY_SIZE)((i 8192)))
				((MEMORY_PRIMITIVE)(_string \"blockram"\))
				((CLOCKING_MODE)(_string \"common_clock"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((MESSAGE_CONTROL)((i 0)))
				((WRITE_DATA_WIDTH_A)((i 4)))
				((READ_DATA_WIDTH_A)((i 4)))
				((BYTE_WRITE_WIDTH_A)((i 4)))
				((ADDR_WIDTH_A)((i 11)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((READ_LATENCY_A)((i 1)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_DATA_WIDTH_B)((i 16)))
				((READ_DATA_WIDTH_B)((i 16)))
				((BYTE_WRITE_WIDTH_B)((i 16)))
				((ADDR_WIDTH_B)((i 9)))
				((READ_RESET_VALUE_B)(_string \"0"\))
				((READ_LATENCY_B)((i 1)))
				((WRITE_MODE_B)(_string \"read_first"\))
			)
			(_port
				((sleep)((i 2)))
				((clka)(Clk))
				((rsta)((i 2)))
				((ena)(ce_a_i_2))
				((regcea)((i 3)))
				((wea)(wr_rd_n_a_i_2))
				((addra)(Adr_a_2))
				((dina)(Data_in_a_2))
				((injectsbiterra)((i 2)))
				((injectdbiterra)((i 2)))
				((douta)(Data_out_a_2))
				((sbiterra)(_open))
				((dbiterra)(_open))
				((clkb)(Clk))
				((rstb)((i 2)))
				((enb)(ce_b_i_2))
				((regceb)((i 3)))
				((web)(wr_rd_n_b_i_2))
				((addrb)(Adr_b_2))
				((dinb)(Data_in_b_2))
				((injectsbiterrb)((i 2)))
				((injectdbiterrb)((i 2)))
				((doutb)(Data_out_b_2))
				((sbiterrb)(_open))
				((dbiterrb)(_open))
			)
			(_use(_ent xpm xpm_memory_tdpram)
				(_gen
					((MEMORY_SIZE)((i 8192)))
					((MEMORY_PRIMITIVE)(_string \"blockram"\))
					((CLOCKING_MODE)(_string \"common_clock"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((MEMORY_INIT_FILE)(_string \"none"\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((WRITE_DATA_WIDTH_A)((i 4)))
					((READ_DATA_WIDTH_A)((i 4)))
					((BYTE_WRITE_WIDTH_A)((i 4)))
					((ADDR_WIDTH_A)((i 11)))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
					((WRITE_MODE_A)(_string \"read_first"\))
					((WRITE_DATA_WIDTH_B)((i 16)))
					((READ_DATA_WIDTH_B)((i 16)))
					((BYTE_WRITE_WIDTH_B)((i 16)))
					((ADDR_WIDTH_B)((i 9)))
					((READ_RESET_VALUE_B)(_string \"0"\))
					((READ_LATENCY_B)((i 1)))
					((WRITE_MODE_B)(_string \"read_first"\))
				)
				(_port
					((sleep)(sleep))
					((clka)(clka))
					((rsta)(rsta))
					((ena)(ena))
					((regcea)(regcea))
					((wea)(wea))
					((addra)(addra))
					((dina)(dina))
					((injectsbiterra)(injectsbiterra))
					((injectdbiterra)(injectdbiterra))
					((douta)(douta))
					((sbiterra)(_open))
					((dbiterra)(_open))
					((clkb)(clkb))
					((rstb)(rstb))
					((enb)(enb))
					((regceb)(regceb))
					((web)(web))
					((addrb)(addrb))
					((dinb)(dinb))
					((injectsbiterrb)(injectsbiterrb))
					((injectdbiterrb)(injectdbiterrb))
					((doutb)(doutb))
					((sbiterrb)(_open))
					((dbiterrb)(_open))
				)
			)
		)
		(_object
			(_prcs
				(line__9998(_arch 4 0 9998(_assignment(_trgt(18))(_sens(12)(1)(4(2))))))
				(line__9999(_arch 5 0 9999(_assignment(_trgt(20))(_sens(14)(4(d_2_2))))))
				(line__10000(_arch 6 0 10000(_assignment(_alias((Adr_a_1)(Adr_a(d_11_3))(Adr_a(d_1_0))))(_trgt(22))(_sens(4(d_1_0))(4(d_11_3))))))
				(line__10001(_arch 7 0 10001(_assignment(_alias((Data_in_a_1)(Data_in_a)))(_trgt(24))(_sens(5)))))
				(line__10003(_arch 8 0 10003(_assignment(_alias((ce_b_i_1)(ce_b_i)))(_simpleassign BUF)(_trgt(19))(_sens(13)))))
				(line__10004(_arch 9 0 10004(_assignment(_alias((wr_rd_n_b_i_1)(wr_rd_n_b_i)))(_trgt(21))(_sens(15)))))
				(line__10005(_arch 10 0 10005(_assignment(_alias((Adr_b_1)(Adr_b)))(_trgt(23))(_sens(9)))))
				(line__10006(_arch 11 0 10006(_assignment(_alias((Data_in_b_1)(Data_in_b(d_15_0))))(_trgt(25))(_sens(10(d_15_0))))))
				(line__10008(_arch 12 0 10008(_assignment(_trgt(29))(_sens(12)(1)(4(2))))))
				(line__10009(_arch 13 0 10009(_assignment(_trgt(31))(_sens(14)(4(d_2_2))))))
				(line__10010(_arch 14 0 10010(_assignment(_alias((Adr_a_2)(Adr_a(d_11_3))(Adr_a(d_1_0))))(_trgt(33))(_sens(4(d_1_0))(4(d_11_3))))))
				(line__10011(_arch 15 0 10011(_assignment(_alias((Data_in_a_2)(Data_in_a)))(_trgt(35))(_sens(5)))))
				(line__10013(_arch 16 0 10013(_assignment(_alias((ce_b_i_2)(ce_b_i)))(_simpleassign BUF)(_trgt(30))(_sens(13)))))
				(line__10014(_arch 17 0 10014(_assignment(_alias((wr_rd_n_b_i_2)(wr_rd_n_b_i)))(_trgt(32))(_sens(15)))))
				(line__10015(_arch 18 0 10015(_assignment(_alias((Adr_b_2)(Adr_b)))(_trgt(34))(_sens(9)))))
				(line__10016(_arch 19 0 10016(_assignment(_alias((Data_in_b_2)(Data_in_b(d_31_16))))(_trgt(36))(_sens(10(d_31_16))))))
				(line__10018(_arch 20 0 10018(_assignment(_trgt(6))(_sens(26)(28)(37)))))
				(line__10019(_arch 21 0 10019(_assignment(_alias((Data_out_b)(Data_out_b_2)(Data_out_b_1)))(_trgt(11))(_sens(27)(38)))))
				(DOUT_A_PROC(_arch 22 0 10021(_prcs(_trgt(28))(_sens(0)(1)(4(2)))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate blk_mem_gen 0 10161(_if 24)
		(_inst dpram_blkmem 0 10162(_ent lib_bmg_v1_0_13 blk_mem_gen_wrapper)
			(_gen
				((c_family)(_code 25))
				((c_xdevicefamily)(_code 26))
				((c_mem_type)(_code 27))
				((c_algorithm)(_code 28))
				((c_prim_type)(_code 29))
				((c_byte_size)(_code 30))
				((c_sim_collision_check)(_code 31))
				((c_common_clk)(_code 32))
				((c_disable_warn_bhv_coll)(_code 33))
				((c_disable_warn_bhv_range)(_code 34))
				((c_load_init_file)(_code 35))
				((c_init_file_name)(_code 36))
				((c_use_default_data)(_code 37))
				((c_default_data)(_code 38))
				((c_has_mem_output_regs_a)(_code 39))
				((c_has_mux_output_regs_a)(_code 40))
				((c_write_width_a)(_code 41))
				((c_read_width_a)(_code 42))
				((c_write_depth_a)(_code 43))
				((c_read_depth_a)(_code 44))
				((c_addra_width)(_code 45))
				((c_write_mode_a)(_code 46))
				((c_has_ena)(_code 47))
				((c_has_regcea)(_code 48))
				((c_has_ssra)(_code 49))
				((c_sinita_val)(_code 50))
				((c_use_byte_wea)(_code 51))
				((c_wea_width)(_code 52))
				((c_has_mem_output_regs_b)(_code 53))
				((c_has_mux_output_regs_b)(_code 54))
				((c_write_width_b)(_code 55))
				((c_read_width_b)(_code 56))
				((c_write_depth_b)(_code 57))
				((c_read_depth_b)(_code 58))
				((c_addrb_width)(_code 59))
				((c_write_mode_b)(_code 60))
				((c_has_enb)(_code 61))
				((c_has_regceb)(_code 62))
				((c_has_ssrb)(_code 63))
				((c_sinitb_val)(_code 64))
				((c_use_byte_web)(_code 65))
				((c_web_width)(_code 66))
				((c_mux_pipeline_stages)(_code 67))
				((c_use_ecc)(_code 68))
				((c_use_ramb16bwer_rst_bhv)(_code 69))
			)
			(_port
				((clka)(Clk))
				((ssra)(_code 70))
				((dina)(Data_in_a))
				((addra)(Adr_a))
				((ena)(ce_a_i))
				((regcea)(_code 71))
				((wea)(wr_rd_n_a_i))
				((douta)(Data_out_a))
				((clkb)(Clk))
				((ssrb)(_code 72))
				((dinb)(Data_in_b))
				((addrb)(Adr_b))
				((enb)(ce_b_i))
				((regceb)(_code 73))
				((web)(wr_rd_n_b_i))
				((doutb)(Data_out_b))
				((dbiterr)(_open))
				((sbiterr)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 9650(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 9650(_ent(_string \"virtex6"\))))
		(_gen(_int C_SELECT_XPM -2 0 9651 \1\ (_ent gms((i 1)))))
		(_port(_int Clk -3 0 9655(_ent(_in)(_event))))
		(_port(_int Rst -3 0 9656(_ent(_in))))
		(_port(_int Ce_a -3 0 9658(_ent(_in))))
		(_port(_int Wr_rd_n_a -3 0 9659(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9660(_array -3((_dto i 11 i 0)))))
		(_port(_int Adr_a 1 0 9660(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9661(_array -3((_dto i 3 i 0)))))
		(_port(_int Data_in_a 2 0 9661(_ent(_in))))
		(_port(_int Data_out_a 2 0 9662(_ent(_out))))
		(_port(_int Ce_b -3 0 9665(_ent(_in))))
		(_port(_int Wr_rd_n_b -3 0 9666(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 9667(_array -3((_dto i 8 i 0)))))
		(_port(_int Adr_b 3 0 9667(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9668(_array -3((_dto i 31 i 0)))))
		(_port(_int Data_in_b 4 0 9668(_ent(_in))))
		(_port(_int Data_out_b 4 0 9669(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 9749(_array -3((_dto i 0 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 9750(_array -3((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 9751(_array -3((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 9764(_array -3((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 9765(_array -3((_dto i 15 i 0)))))
		(_sig(_int ce_a_i -3 0 9777(_arch(_uni))))
		(_sig(_int ce_b_i -3 0 9778(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~1311 0 9780(_array -3((_dto i 0 i 0)))))
		(_sig(_int wr_rd_n_a_i 10 0 9780(_arch(_uni))))
		(_sig(_int wr_rd_n_b_i 10 0 9782(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 9784(_array -3((_dto i 31 i 0)))))
		(_sig(_int port_b_data_in 11 0 9784(_arch(_uni))))
		(_sig(_int port_b_data_out 11 0 9785(_arch(_uni))))
		(_sig(_int ce_a_i_1 -3 0 9791(_arch(_uni))))
		(_sig(_int ce_b_i_1 -3 0 9792(_arch(_uni))))
		(_sig(_int wr_rd_n_a_i_1 10 0 9793(_arch(_uni))))
		(_sig(_int wr_rd_n_b_i_1 10 0 9794(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~1313 0 9795(_array -3((_dto i 10 i 0)))))
		(_sig(_int Adr_a_1 12 0 9795(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~1315 0 9796(_array -3((_dto i 8 i 0)))))
		(_sig(_int Adr_b_1 13 0 9796(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1317 0 9797(_array -3((_dto i 3 i 0)))))
		(_sig(_int Data_in_a_1 14 0 9797(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1319 0 9798(_array -3((_dto i 15 i 0)))))
		(_sig(_int Data_in_b_1 15 0 9798(_arch(_uni))))
		(_sig(_int Data_out_a_1 14 0 9799(_arch(_uni))))
		(_sig(_int Data_out_b_1 15 0 9800(_arch(_uni))))
		(_sig(_int select_2 -3 0 9802(_arch(_uni))))
		(_sig(_int ce_a_i_2 -3 0 9803(_arch(_uni))))
		(_sig(_int ce_b_i_2 -3 0 9804(_arch(_uni))))
		(_sig(_int wr_rd_n_a_i_2 10 0 9805(_arch(_uni))))
		(_sig(_int wr_rd_n_b_i_2 10 0 9806(_arch(_uni))))
		(_sig(_int Adr_a_2 12 0 9807(_arch(_uni))))
		(_sig(_int Adr_b_2 13 0 9808(_arch(_uni))))
		(_sig(_int Data_in_a_2 14 0 9809(_arch(_uni))))
		(_sig(_int Data_in_b_2 15 0 9810(_arch(_uni))))
		(_sig(_int Data_out_a_2 14 0 9811(_arch(_uni))))
		(_sig(_int Data_out_b_2 15 0 9812(_arch(_uni))))
		(_prcs
			(line__9819(_arch 0 0 9819(_assignment(_trgt(12))(_sens(1)(2)))))
			(line__9820(_arch 1 0 9820(_assignment(_trgt(13))(_sens(1)(7)))))
			(line__9821(_arch 2 0 9821(_assignment(_trgt(14(0)))(_sens(1)(3)))))
			(line__9822(_arch 3 0 9822(_assignment(_trgt(15(0)))(_sens(1)(8)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(.(mac_pkg))(unisim(VCOMPONENTS)))
	(_static
		(1162760014)
		(1667198830 1717527919 1600482409 1684107116 25701)
		(48)
		(1145128274 1380533855 21587)
	)
	(_model . imp 74 -1)
)
V 000044 55 9524          1580965202464 imp
(_unit VHDL(emac 0 10421(imp 0 10463))
	(_version vde)
	(_time 1580965202465 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 676460673430327164606b61233d376164616261336166)
	(_ent
		(_time 1580965202462)
	)
	(_comp
		(FDR
			(_object
				(_port(_int Q -4 0 10504(_ent (_out))))
				(_port(_int C -4 0 10505(_ent (_in))))
				(_port(_int D -4 0 10506(_ent (_in))))
				(_port(_int R -4 0 10507(_ent (_in))))
			)
		)
	)
	(_inst RX 0 10518(_ent . receive)
		(_gen
			((C_DUPLEX)(_code 10))
			((C_FAMILY)(_code 11))
		)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Phy_rx_clk)(Phy_rx_clk))
			((Phy_dv)(Phy_dv))
			((Phy_rx_data)(Phy_rx_data))
			((Phy_rx_col)(phy_col_d2))
			((Phy_rx_er)(Phy_rx_er))
			((Rx_addr_en)(rx_addr_en))
			((Rx_start)(rx_start))
			((Rx_done)(Rx_done))
			((Rx_pong_ping_l)(Rx_pong_ping_l))
			((Rx_DPM_ce)(Rx_DPM_ce))
			((Rx_DPM_wr_data)(Rx_DPM_wr_data))
			((Rx_DPM_rd_data)(Rx_DPM_rd_data))
			((Rx_DPM_wr_rd_n)(Rx_DPM_wr_rd_n))
			((Rx_idle)(Rx_idle))
			((Mac_addr_ram_addr_rd)(mac_addr_ram_addr_rd))
			((Mac_addr_ram_data)(mac_addr_ram_data))
			((Rx_buffer_ready)(Rx_buffer_ready))
		)
	)
	(_inst TX 0 10551(_ent . transmit)
		(_gen
			((C_DUPLEX)(_code 12))
			((C_FAMILY)(_code 13))
		)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((NibbleLength)(nibbleLength))
			((NibbleLength_orig)(nibbleLength_orig))
			((En_pad)(en_pad))
			((TxClkEn)(txClkEn))
			((Phy_tx_clk)(Phy_tx_clk))
			((Phy_crs)(phy_crs_d2))
			((Phy_col)(phy_col_d2))
			((Phy_tx_en)(phy_tx_en))
			((Phy_tx_data)(phy_tx_data))
			((Tx_addr_en)(tx_addr_en))
			((Tx_start)(tx_start))
			((Tx_done)(Tx_done))
			((Tx_pong_ping_l)(Tx_pong_ping_l))
			((Tx_idle)(Tx_idle))
			((Tx_DPM_ce)(Tx_DPM_ce))
			((Tx_DPM_wr_data)(Tx_DPM_wr_data))
			((Tx_DPM_rd_data)(Tx_DPM_rd_data))
			((Tx_DPM_wr_rd_n)(Tx_DPM_wr_rd_n))
			((Transmit_start)(Transmit_start))
			((Mac_program_start)(Mac_program_start))
			((Mac_addr_ram_we)(mac_addr_ram_we))
			((Mac_addr_ram_addr_wr)(mac_addr_ram_addr_wr))
		)
	)
	(_inst COLLISION_SYNC_1 0 10590(_comp FDR)
		(_port
			((Q)(phy_col_d1))
			((C)(Clk))
			((D)(Phy_col))
			((R)(Rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst COLLISION_SYNC_2 0 10599(_comp FDR)
		(_port
			((Q)(phy_col_d2))
			((C)(Clk))
			((D)(phy_col_d1))
			((R)(Rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst C_SENSE_SYNC_1 0 10611(_comp FDR)
		(_port
			((Q)(phy_crs_d1))
			((C)(Clk))
			((D)(Phy_crs))
			((R)(Rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst C_SENSE_SYNC_2 0 10620(_comp FDR)
		(_port
			((Q)(phy_crs_d2))
			((C)(Clk))
			((D)(phy_crs_d1))
			((R)(Rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst NODEMACADDRRAMI 0 10632(_ent . MacAddrRAM)
		(_gen
			((MACAddr)(_code 14))
		)
		(_port
			((Addr)(mac_addr_ram_addr))
			((Dout)(mac_addr_ram_data))
			((Din)(Tx_DPM_rd_data))
			((We)(mac_addr_ram_we))
			((Clk)(Clk))
		)
	)
	(_inst CDC_TX_CLK 0 10689(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 15))
			((C_RESET_STATE)(_code 16))
			((C_SINGLE_BIT)(_code 17))
			((C_FLOP_INPUT)(_code 18))
			((C_VECTOR_WIDTH)(_code 19))
			((C_MTBF_STAGES)(_code 20))
		)
		(_port
			((prmry_aclk)(_code 21))
			((prmry_resetn)(_code 22))
			((prmry_in)(Phy_tx_clk))
			((prmry_vect_in)(_code 23))
			((prmry_ack)(_open))
			((scndry_aclk)(Clk))
			((scndry_resetn)(_code 24))
			((scndry_out)(Phy_tx_clk_axi_d))
			((scndry_vect_out)(_open))
		)
	)
	(_object
		(_gen(_int C_DUPLEX -1 0 10423 \1\ (_ent((i 1)))))
		(_type(_int ~BIT_VECTOR~12 0 10425(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int NODE_MAC 0 0 10425(_ent(_string \"000000000000000001011110000000001111101011001110"\))))
		(_type(_int ~STRING~12 0 10426(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 1 0 10426(_ent(_string \"virtex6"\))))
		(_port(_int Clk -4 0 10429(_ent(_in)(_event))))
		(_port(_int Rst -4 0 10430(_ent(_in))))
		(_port(_int Phy_tx_clk -4 0 10431(_ent(_in))))
		(_port(_int Phy_rx_clk -4 0 10432(_ent(_in))))
		(_port(_int Phy_crs -4 0 10433(_ent(_in))))
		(_port(_int Phy_dv -4 0 10434(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 10435(_array -4((_to i 0 i 3)))))
		(_port(_int Phy_rx_data 2 0 10435(_ent(_in))))
		(_port(_int Phy_col -4 0 10436(_ent(_in))))
		(_port(_int Phy_rx_er -4 0 10437(_ent(_in))))
		(_port(_int Phy_tx_en -4 0 10438(_ent(_out))))
		(_port(_int Phy_tx_data 2 0 10439(_ent(_out))))
		(_port(_int Tx_DPM_ce -4 0 10440(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~12 0 10441(_array -4((_to i 0 i 11)))))
		(_port(_int Tx_DPM_adr 3 0 10441(_ent(_out))))
		(_port(_int Tx_DPM_wr_data 2 0 10442(_ent(_out))))
		(_port(_int Tx_DPM_rd_data 2 0 10443(_ent(_in))))
		(_port(_int Tx_DPM_wr_rd_n -4 0 10444(_ent(_out))))
		(_port(_int Tx_done -4 0 10445(_ent(_out))))
		(_port(_int Tx_pong_ping_l -4 0 10446(_ent(_in))))
		(_port(_int Tx_idle -4 0 10447(_ent(_out))))
		(_port(_int Rx_idle -4 0 10448(_ent(_out))))
		(_port(_int Rx_DPM_ce -4 0 10449(_ent(_out))))
		(_port(_int Rx_DPM_adr 3 0 10450(_ent(_out))))
		(_port(_int Rx_DPM_wr_data 2 0 10451(_ent(_out))))
		(_port(_int Rx_DPM_rd_data 2 0 10452(_ent(_in))))
		(_port(_int Rx_DPM_wr_rd_n -4 0 10453(_ent(_out))))
		(_port(_int Rx_done -4 0 10454(_ent(_out))))
		(_port(_int Rx_pong_ping_l -4 0 10455(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~12 0 10456(_array -4((_to i 0 i 15)))))
		(_port(_int Tx_packet_length 4 0 10456(_ent(_in))))
		(_port(_int Transmit_start -4 0 10457(_ent(_in))))
		(_port(_int Mac_program_start -4 0 10458(_ent(_in))))
		(_port(_int Rx_buffer_ready -4 0 10459(_ent(_in))))
		(_sig(_int phy_col_d1 -4 0 10472(_arch(_uni))))
		(_sig(_int phy_crs_d1 -4 0 10473(_arch(_uni))))
		(_sig(_int phy_col_d2 -4 0 10474(_arch(_uni))))
		(_sig(_int phy_crs_d2 -4 0 10475(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 10476(_array -4((_to i 0 i 11)))))
		(_sig(_int rxbuffer_addr 5 0 10476(_arch(_uni))))
		(_sig(_int rx_addr_en -4 0 10477(_arch(_uni))))
		(_sig(_int rx_start -4 0 10478(_arch(_uni))))
		(_sig(_int txbuffer_addr 5 0 10479(_arch(_uni))))
		(_sig(_int tx_addr_en -4 0 10480(_arch(_uni))))
		(_sig(_int tx_start -4 0 10481(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 10482(_array -4((_to i 0 i 3)))))
		(_sig(_int mac_addr_ram_addr 6 0 10482(_arch(_uni))))
		(_sig(_int mac_addr_ram_addr_rd 6 0 10483(_arch(_uni))))
		(_sig(_int mac_addr_ram_we -4 0 10484(_arch(_uni))))
		(_sig(_int mac_addr_ram_addr_wr 6 0 10485(_arch(_uni))))
		(_sig(_int mac_addr_ram_data 6 0 10486(_arch(_uni))))
		(_sig(_int txClkEn -4 0 10487(_arch(_uni))))
		(_sig(_int tx_clk_reg_d1 -4 0 10488(_arch(_uni))))
		(_sig(_int tx_clk_reg_d2 -4 0 10489(_arch(_uni))))
		(_sig(_int tx_clk_reg_d3 -4 0 10490(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 10491(_array -4((_to i 0 i 15)))))
		(_sig(_int mac_tx_frame_length 7 0 10491(_arch(_uni))))
		(_sig(_int nibbleLength 5 0 10492(_arch(_uni))))
		(_sig(_int nibbleLength_orig 5 0 10493(_arch(_uni))))
		(_sig(_int en_pad -4 0 10494(_arch(_uni))))
		(_sig(_int Phy_tx_clk_axi_d -4 0 10495(_arch(_uni))))
		(_prcs
			(line__10646(_arch 0 0 10646(_assignment(_trgt(41))(_sens(42)(43)(44)))))
			(RXADDRCNT(_arch 1 0 10652(_prcs(_trgt(35))(_sens(0)(1)(35)(36)(37))(_dssslsensitivity 1))))
			(line__10665(_arch 2 0 10665(_assignment(_alias((Rx_DPM_adr)(rxbuffer_addr)))(_trgt(21))(_sens(35)))))
			(TXADDRCNT(_arch 3 0 10670(_prcs(_trgt(38))(_sens(0)(1)(38)(39)(40))(_dssslsensitivity 1))))
			(line__10684(_arch 4 0 10684(_assignment(_alias((Tx_DPM_adr)(txbuffer_addr)))(_trgt(12))(_sens(38)))))
			(INT_TX_CLK_SYNC_PROCESS(_arch 5 0 10714(_prcs(_trgt(47)(48)(49))(_sens(0)(1)(47)(48)(54))(_dssslsensitivity 1))))
			(line__10729(_arch 6 0 10729(_assignment(_trgt(46))(_sens(48)(49)))))
			(ADJP(_arch 7 0 10738(_prcs(_simple)(_trgt(51)(53))(_sens(50)))))
			(line__10749(_arch 8 0 10749(_assignment(_trgt(52))(_sens(50(t_5_15))))))
			(line__10751(_arch 9 0 10751(_assignment(_alias((mac_tx_frame_length)(Tx_packet_length)))(_trgt(50))(_sens(27)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_ethernetlite_v3_0_18.mac_pkg.RESET_ACTIVE(2 RESET_ACTIVE)))
		(_type(_ext ~extaxi_ethernetlite_v3_0_18.mac_pkg.~STD_LOGIC_VECTOR{0~to~15}~15(2 ~STD_LOGIC_VECTOR{0~to~15}~15)))
		(_var(_ext axi_ethernetlite_v3_0_18.mac_pkg.MinimumPacketLength(2 MinimumPacketLength)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(mac_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(33686018 33686018 33686018)
		(2)
	)
	(_model . imp 25 -1)
)
V 000044 55 28265         1580965202476 imp
(_unit VHDL(xemac 0 10946(imp 0 11002))
	(_version vde)
	(_time 1580965202477 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 77757d7675207761767470756f2d23712371767174707f)
	(_ent
		(_time 1580965202470)
	)
	(_comp
		(FDR
			(_object
				(_port(_int Q -4 0 11140(_ent (_out))))
				(_port(_int C -4 0 11141(_ent (_in))))
				(_port(_int D -4 0 11142(_ent (_in))))
				(_port(_int R -4 0 11143(_ent (_in))))
			)
		)
	)
	(_inst IP2INTC_IRPT_REG_I 0 11180(_comp FDR)
		(_port
			((Q)(IP2INTC_Irpt))
			((C)(Clk))
			((D)(ip2intc_irpt_i))
			((R)(Rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst EMAC_I 0 11208(_ent . emac)
		(_gen
			((C_DUPLEX)(_code 95))
			((NODE_MAC)(_code 96))
			((C_FAMILY)(_code 97))
		)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Phy_tx_clk)(PHY_tx_clk))
			((Phy_rx_clk)(PHY_rx_clk))
			((Phy_crs)(phy_crs))
			((Phy_dv)(Phy_dv))
			((Phy_rx_data)(Phy_rx_data_i))
			((Phy_col)(Phy_col))
			((Phy_rx_er)(Phy_rx_er))
			((Phy_tx_en)(Phy_tx_en))
			((Phy_tx_data)(Phy_tx_data_i))
			((Tx_DPM_ce)(tx_DPM_ce_i))
			((Tx_DPM_adr)(tx_DPM_adr))
			((Tx_DPM_wr_data)(tx_DPM_wr_data))
			((Tx_DPM_rd_data)(tx_DPM_rd_data))
			((Tx_DPM_wr_rd_n)(tx_DPM_wr_rd_n))
			((Tx_done)(tx_done))
			((Tx_pong_ping_l)(tx_pong_ping_l))
			((Tx_idle)(tx_idle))
			((Rx_idle)(rx_idle))
			((Rx_DPM_ce)(rx_DPM_ce_i))
			((Rx_DPM_adr)(rx_DPM_adr))
			((Rx_DPM_wr_data)(rx_DPM_wr_data))
			((Rx_DPM_rd_data)(rx_DPM_rd_data))
			((Rx_DPM_wr_rd_n)(rx_DPM_wr_rd_n))
			((Rx_done)(rx_done))
			((Rx_pong_ping_l)(rx_pong_ping_l))
			((Tx_packet_length)(tx_packet_length))
			((Transmit_start)(transmit_start))
			((Mac_program_start)(mac_program_start))
			((Rx_buffer_ready)(rx_buffer_ready))
		)
	)
	(_generate IP2BUS_DATA_GENERATE 0 11261(_for 13 )
		(_object
			(_cnst(_int i 13 0 11261(_arch)))
			(_prcs
				(line__11262(_arch 16 0 11262(_assignment(_trgt(3(_object 12)))(_sens(47(_object 12))(48(_object 12))(49(_object 12))(50(_object 12))(64)(88(_object 12))(89(_object 12))(90)(110)(111)(113)(114))(_read(47(_object 12))(48(_object 12))(49(_object 12))(50(_object 12))(88(_object 12))(89(_object 12))))))
			)
		)
	)
	(_generate DPM_TX_RD_DATA_GENERATE 0 11283(_for 14 )
		(_object
			(_cnst(_int i 14 0 11283(_arch)))
			(_prcs
				(line__11284(_arch 17 0 11284(_assignment(_trgt(31(_object 13)))(_sens(32(_object 13))(33(_object 13))(59)(60))(_read(32(_object 13))(33(_object 13))))))
			)
		)
	)
	(_generate DPM_RX_RD_DATA_GENERATE 0 11296(_for 15 )
		(_object
			(_cnst(_int i 15 0 11296(_arch)))
			(_prcs
				(line__11297(_arch 18 0 11297(_assignment(_trgt(39(_object 14)))(_sens(40(_object 14))(41(_object 14))(63))(_read(40(_object 14))(41(_object 14))))))
			)
		)
	)
	(_inst TX_PING 0 11310(_ent . emac_dpram)
		(_gen
			((C_FAMILY)(_code 98))
			((C_SELECT_XPM)(_code 99))
		)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Ce_a)(tx_ping_ce))
			((Wr_rd_n_a)(tx_DPM_wr_rd_n))
			((Adr_a)(tx_DPM_adr))
			((Data_in_a)(tx_DPM_wr_data))
			((Data_out_a)(tx_ping_rd_data))
			((Ce_b)(IPIF_tx_Ping_CE))
			((Wr_rd_n_b)(Bus2IP_WrCE))
			((Adr_b)(bus2ip_addr(d_10_2)))
			((Data_in_b)(Bus2IP_Data))
			((Data_out_b)(tx_ping_data_out))
		)
	)
	(_inst RX_PING 0 11334(_ent . emac_dpram)
		(_gen
			((C_FAMILY)(_code 100))
			((C_SELECT_XPM)(_code 101))
		)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Ce_a)(rx_ping_ce))
			((Wr_rd_n_a)(rx_DPM_wr_rd_n))
			((Adr_a)(rx_DPM_adr))
			((Data_in_a)(rx_DPM_wr_data))
			((Data_out_a)(rx_ping_rd_data))
			((Ce_b)(IPIF_rx_Ping_CE))
			((Wr_rd_n_b)(Bus2IP_WrCE))
			((Adr_b)(bus2ip_addr(d_10_2)))
			((Data_in_b)(Bus2IP_Data))
			((Data_out_b)(rx_ping_data_out))
		)
	)
	(_inst TX_DONE_D1_I 0 11358(_comp FDR)
		(_port
			((Q)(tx_done_d1))
			((C)(Clk))
			((D)(tx_done))
			((R)(Rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst TX_DONE_D2_I 0 11366(_comp FDR)
		(_port
			((Q)(tx_done_d2))
			((C)(Clk))
			((D)(tx_done_d1))
			((R)(Rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_generate TX_PONG_GEN 0 11377(_if 102)
		(_inst TX_PONG_I 0 11388(_ent . emac_dpram)
			(_gen
				((C_FAMILY)(_code 103))
				((C_SELECT_XPM)(_code 104))
			)
			(_port
				((Clk)(Clk))
				((Rst)(Rst))
				((Ce_a)(tx_pong_ce))
				((Wr_rd_n_a)(tx_DPM_wr_rd_n))
				((Adr_a)(tx_DPM_adr))
				((Data_in_a)(tx_DPM_wr_data))
				((Data_out_a)(tx_pong_rd_data))
				((Ce_b)(IPIF_tx_Pong_CE))
				((Wr_rd_n_b)(Bus2IP_WrCE))
				((Adr_b)(bus2ip_addr(d_10_2)))
				((Data_in_b)(Bus2IP_Data))
				((Data_out_b)(tx_pong_data_out))
			)
		)
		(_object
			(_sig(_int tx_pong_ce -4 0 11379(_arch(_uni))))
			(_sig(_int pp_tog_ce -4 0 11380(_arch(_uni))))
			(_prcs
				(line__11409(_arch 23 0 11409(_assignment(_trgt(115))(_sens(27)(59)))))
				(line__11412(_arch 24 0 11412(_assignment(_trgt(44))(_sens(111)(112)))))
				(line__11413(_arch 25 0 11413(_assignment(_trgt(111))(_sens(5(11))(5(12))))))
				(TX_PONG_PING_L_PROCESS(_arch 26 0 11419(_prcs(_simple)(_trgt(59))(_sens(0))(_read(56)(59)(80)(81)(1)))))
			)
		)
		(_part (5(11))(5(12))
		)
	)
	(_inst RX_DONE_D1_I 0 11443(_comp FDR)
		(_port
			((Q)(rx_done_d1))
			((C)(Clk))
			((D)(rx_done))
			((R)(Rst))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_generate RX_PONG_GEN 0 11454(_if 105)
		(_inst RX_PONG_I 0 11460(_ent . emac_dpram)
			(_gen
				((C_FAMILY)(_code 106))
				((C_SELECT_XPM)(_code 107))
			)
			(_port
				((Clk)(Clk))
				((Rst)(Rst))
				((Ce_a)(rx_pong_ce))
				((Wr_rd_n_a)(rx_DPM_wr_rd_n))
				((Adr_a)(rx_DPM_adr))
				((Data_in_a)(rx_DPM_wr_data))
				((Data_out_a)(rx_pong_rd_data))
				((Ce_b)(IPIF_rx_Pong_CE))
				((Wr_rd_n_b)(Bus2IP_WrCE))
				((Adr_b)(bus2ip_addr(d_10_2)))
				((Data_in_b)(Bus2IP_Data))
				((Data_out_b)(rx_pong_data_out))
			)
		)
		(_object
			(_sig(_int rx_pong_ce -4 0 11456(_arch(_uni))))
			(_prcs
				(line__11481(_arch 27 0 11481(_assignment(_trgt(117))(_sens(35)(63)))))
				(line__11484(_arch 28 0 11484(_assignment(_trgt(46))(_sens(110)(112)))))
				(line__11485(_arch 29 0 11485(_assignment(_trgt(110))(_sens(5(11))(5(12))))))
				(RX_PONG_PING_L_PROCESS(_arch 30 0 11491(_prcs(_trgt(63))(_sens(0)(54)(63)(1))(_dssslsensitivity 1))))
			)
		)
		(_part (5(11))(5(12))
		)
	)
	(_generate TX_PONG_REG_GEN 0 11586(_if 108)
		(_object
			(_prcs
				(line__11588(_arch 44 0 11588(_assignment(_trgt(67))(_sens(65)(5(11))(5(12))))))
				(line__11590(_arch 45 0 11590(_assignment(_trgt(72))(_sens(67)(102)))))
				(line__11594(_arch 46 0 11594(_assignment(_trgt(73))(_sens(67)(103)))))
				(TX_PONG_CTRL_REG_PROCESS(_arch 47 0 11604(_prcs(_trgt(79)(81)(109))(_sens(0)(56)(59)(72)(1)(6(0))(6(1))(6(31))(9))(_dssslsensitivity 1))))
				(TX_PONG_LENGTH_REG_PROCESS(_arch 48 0 11632(_prcs(_trgt(83))(_sens(0)(1)(6(d_15_0)))(_dssslsensitivity 1)(_read(73)(9)))))
			)
		)
		(_part (5(11))(5(12))
		)
	)
	(_generate NO_TX_PING_SIG 0 11651(_if 109)
		(_object
			(_prcs
				(line__11653(_arch 49 0 11653(_assignment(_alias((tx_pong_ping_l)(_string \"0"\)))(_trgt(59)))))
				(line__11654(_arch 50 0 11654(_assignment(_alias((tx_pong_length_reg_en)(_string \"0"\)))(_trgt(73)))))
				(line__11655(_arch 51 0 11655(_assignment(_alias((tx_pong_ctrl_reg_en)(_string \"0"\)))(_trgt(72)))))
				(line__11656(_arch 52 0 11656(_assignment(_trgt(83)))))
				(line__11657(_arch 53 0 11657(_assignment(_alias((pong_mac_program)(_string \"0"\)))(_trgt(79)))))
				(line__11658(_arch 54 0 11658(_assignment(_alias((pong_tx_status)(_string \"0"\)))(_trgt(81)))))
				(line__11659(_arch 55 0 11659(_assignment(_alias((IPIF_tx_Pong_CE)(_string \"0"\)))(_trgt(44)))))
				(line__11660(_arch 56 0 11660(_assignment(_trgt(48)))))
				(line__11661(_arch 57 0 11661(_assignment(_trgt(33)))))
			)
		)
	)
	(_generate RX_PONG_REG_GEN 0 11672(_if 110)
		(_object
			(_prcs
				(line__11674(_arch 58 0 11674(_assignment(_trgt(69))(_sens(65)(5(11))(5(12))))))
				(line__11675(_arch 59 0 11675(_assignment(_trgt(75))(_sens(69)(102)))))
				(line__11680(_arch 60 0 11680(_assignment(_trgt(100))(_sens(85)(86)))))
				(RX_PONG_CTRL_REG_PROCESS(_arch 61 0 11688(_prcs(_trgt(86))(_sens(0)(53)(63)(75)(1)(6(0))(9))(_dssslsensitivity 1))))
			)
		)
		(_part (5(11))(5(12))
		)
	)
	(_generate NO_RX_PING_SIG 0 11711(_if 111)
		(_object
			(_prcs
				(line__11713(_arch 62 0 11713(_assignment(_alias((rx_pong_ping_l)(_string \"0"\)))(_trgt(63)))))
				(line__11714(_arch 63 0 11714(_assignment(_alias((rx_pong_reg_en)(_string \"0"\)))(_trgt(69)))))
				(line__11715(_arch 64 0 11715(_assignment(_alias((rx_pong_ctrl_reg_en)(_string \"0"\)))(_trgt(75)))))
				(line__11716(_arch 65 0 11716(_assignment(_alias((pong_rx_status)(_string \"0"\)))(_trgt(86)))))
				(line__11717(_arch 66 0 11717(_assignment(_alias((IPIF_rx_Pong_CE)(_string \"0"\)))(_trgt(46)))))
				(line__11718(_arch 67 0 11718(_assignment(_trgt(41)))))
				(line__11719(_arch 68 0 11719(_assignment(_trgt(50)))))
				(line__11722(_arch 69 0 11722(_assignment(_alias((rx_buffer_ready)(ping_rx_status)))(_simpleassign "not")(_trgt(100))(_sens(85)))))
			)
		)
	)
	(_generate MDIO_GEN 0 12015(_if 112)
		(_inst MDIO_IF_I 0 12194(_ent . mdio_if)
			(_port
				((Clk)(Clk))
				((Rst)(Rst))
				((MDIO_Clk)(mdio_clk_i))
				((MDIO_en)(mdio_en_i))
				((MDIO_OP)(mdio_op_i))
				((MDIO_Req)(mdio_req_i))
				((MDIO_PHY_AD)(mdio_phy_addr))
				((MDIO_REG_AD)(mdio_reg_addr))
				((MDIO_WR_DATA)(mdio_wr_data_reg))
				((MDIO_RD_DATA)(mdio_rd_data_reg))
				((PHY_MDIO_I)(PHY_MDIO_I))
				((PHY_MDIO_O)(PHY_MDIO_O))
				((PHY_MDIO_T)(PHY_MDIO_T))
				((PHY_MDC)(PHY_MDC))
				((MDIO_done)(mdio_done_i))
			)
		)
		(_object
			(_sig(_int mdio_addr_en -4 0 12017(_arch(_uni))))
			(_sig(_int mdio_wr_data_en -4 0 12018(_arch(_uni))))
			(_sig(_int mdio_rd_data_en -4 0 12019(_arch(_uni))))
			(_sig(_int mdio_ctrl_en -4 0 12020(_arch(_uni))))
			(_sig(_int mdio_op_i -4 0 12021(_arch(_uni))))
			(_sig(_int mdio_en_i -4 0 12022(_arch(_uni))))
			(_sig(_int mdio_req_i -4 0 12023(_arch(_uni))))
			(_sig(_int mdio_done_i -4 0 12024(_arch(_uni))))
			(_type(_int ~NATURAL~range~15~downto~0~1311 0 12025(_scalar (_dto i 15 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 12025(_array -4((_dto i 15 i 0)))))
			(_sig(_int mdio_wr_data_reg 17 0 12025(_arch(_uni))))
			(_sig(_int mdio_rd_data_reg 17 0 12026(_arch(_uni))))
			(_type(_int ~NATURAL~range~4~downto~0~13 0 12027(_scalar (_dto i 4 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12027(_array -4((_dto i 4 i 0)))))
			(_sig(_int mdio_phy_addr 19 0 12027(_arch(_uni))))
			(_sig(_int mdio_reg_addr 19 0 12028(_arch(_uni))))
			(_sig(_int mdio_clk_i -4 0 12029(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~63~13 0 12031(_scalar (_to i 0 i 63))))
			(_sig(_int clk_cnt 20 0 12031(_arch(_uni))))
			(_prcs
				(line__12035(_arch 81 0 12035(_assignment(_trgt(90))(_sens(118)(119)(120)(121)(10)))))
				(line__12043(_arch 82 0 12043(_assignment(_trgt(118))(_sens(65)(5(2))(5(3))(5(4))))))
				(line__12048(_arch 83 0 12048(_assignment(_trgt(119))(_sens(65)(5(2))(5(3))(5(4))))))
				(line__12053(_arch 84 0 12053(_assignment(_trgt(120))(_sens(65)(5(2))(5(3))(5(4))))))
				(line__12058(_arch 85 0 12058(_assignment(_trgt(121))(_sens(65)(5(2))(5(3))(5(4))))))
				(MDIO_CTRL_REG_WR_PROCESS(_arch 86 0 12068(_prcs(_trgt(123)(124))(_sens(0)(121)(125)(1)(6(0))(6(3))(9))(_dssslsensitivity 1))))
				(MDIO_ADDR_REG_WR_PROCESS(_arch 87 0 12093(_prcs(_trgt(122)(128)(129))(_sens(0)(1)(6(10))(6(d_4_0))(6(d_9_5)))(_dssslsensitivity 1)(_read(118)(9)))))
				(MDIO_WRITE_REG_WR_PROCESS(_arch 88 0 12118(_prcs(_trgt(126))(_sens(0)(1)(6(d_15_0)))(_dssslsensitivity 1)(_read(119)(9)))))
				(MDIO_REG_RD_PROCESS(_arch 89 0 12139(_prcs(_simple)(_trgt(88(d_31_4))(88(3))(88(2))(88(1))(88(0))(88(d_31_16))(88(d_15_0))(88(d_31_11))(88(10))(88(d_9_5))(88(d_4_0))(88))(_sens(0))(_read(118)(119)(120)(121)(122)(123)(124)(126)(127)(128)(129)(1)(8)))))
				(MDIO_CLK_COUNTER(_arch 90 0 12176(_prcs(_trgt(130)(131))(_sens(0)(130)(131)(1))(_dssslsensitivity 1))))
			)
		)
		(_part (5(2))(5(3))(5(4))
		)
	)
	(_generate NO_MDIO_GEN 0 12217(_if 113)
		(_object
			(_prcs
				(line__12220(_arch 91 0 12220(_assignment(_trgt(88)))))
				(line__12221(_arch 92 0 12221(_assignment(_alias((mdio_reg_en)(_string \"0"\)))(_trgt(90)))))
				(line__12222(_arch 93 0 12222(_assignment(_alias((PHY_MDIO_O)(_string \"0"\)))(_trgt(22)))))
				(line__12223(_arch 94 0 12223(_assignment(_alias((PHY_MDIO_T)(_string \"1"\)))(_trgt(23)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 10948(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 10948(_ent(_string \"virtex6"\))))
		(_gen(_int C_SELECT_XPM -2 0 10949 \1\ (_ent((i 1)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 10950 \32\ (_ent((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 10951 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_ACLK_PERIOD_PS -2 0 10952 \10000\ (_ent((i 10000)))))
		(_gen(_int C_DUPLEX -2 0 10953 \1\ (_ent((i 1)))))
		(_gen(_int C_RX_PING_PONG -2 0 10954 \0\ (_ent gms((i 0)))))
		(_gen(_int C_TX_PING_PONG -2 0 10956 \0\ (_ent gms((i 0)))))
		(_gen(_int C_INCLUDE_MDIO -2 0 10958 \1\ (_ent gms((i 1)))))
		(_type(_int ~BIT_VECTOR~12 0 10960(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int NODE_MAC 1 0 10960(_ent(_string \"000000000000000001011110000000001111101011001110"\))))
		(_port(_int Clk -4 0 10964(_ent(_in)(_event))))
		(_port(_int Rst -4 0 10965(_ent(_in))))
		(_port(_int IP2INTC_Irpt -4 0 10966(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH-1}~downto~0}~12 0 10970(_array -4((_dto c 114 i 0)))))
		(_port(_int IP2Bus_Data 2 0 10970(_ent(_out))))
		(_port(_int IP2Bus_Error -4 0 10971(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~12 0 10972(_array -4((_dto i 12 i 0)))))
		(_port(_int Bus2IP_Addr 3 0 10972(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH-1}~downto~0}~122 0 10973(_array -4((_dto c 115 i 0)))))
		(_port(_int Bus2IP_Data 4 0 10973(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_DATA_WIDTH/8}-1}~downto~0}~12 0 10974(_array -4((_dto c 116 i 0)))))
		(_port(_int Bus2IP_BE 5 0 10974(_ent(_in))))
		(_port(_int Bus2IP_RdCE -4 0 10975(_ent(_in))))
		(_port(_int Bus2IP_WrCE -4 0 10976(_ent(_in))))
		(_port(_int Bus2IP_Burst -4 0 10977(_ent(_in))))
		(_port(_int PHY_tx_clk -4 0 10981(_ent(_in))))
		(_port(_int PHY_rx_clk -4 0 10982(_ent(_in))))
		(_port(_int PHY_crs -4 0 10983(_ent(_in))))
		(_port(_int PHY_dv -4 0 10984(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10985(_array -4((_dto i 3 i 0)))))
		(_port(_int PHY_rx_data 6 0 10985(_ent(_in))))
		(_port(_int PHY_col -4 0 10986(_ent(_in))))
		(_port(_int PHY_rx_er -4 0 10987(_ent(_in))))
		(_port(_int PHY_tx_en -4 0 10988(_ent(_out))))
		(_port(_int PHY_tx_data 6 0 10989(_ent(_out))))
		(_port(_int Loopback -4 0 10990(_ent(_out))))
		(_port(_int PHY_MDIO_I -4 0 10993(_ent(_in))))
		(_port(_int PHY_MDIO_O -4 0 10994(_ent(_out))))
		(_port(_int PHY_MDIO_T -4 0 10995(_ent(_out))))
		(_port(_int PHY_MDC -4 0 10996(_ent(_out))))
		(_cnst(_int MDIO_CNT -2 0 11011(_arch gms(_code 117))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 11012(_array -4((_to i 0 i 31)))))
		(_cnst(_int IP2BUS_DATA_ZERO 7 0 11012(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11018(_array -4((_dto i 3 i 0)))))
		(_sig(_int phy_rx_data_i 8 0 11018(_arch(_uni))))
		(_sig(_int phy_tx_data_i 8 0 11019(_arch(_uni))))
		(_sig(_int tx_DPM_ce -4 0 11020(_arch(_uni))))
		(_sig(_int tx_DPM_ce_i -4 0 11021(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 11022(_array -4((_dto i 11 i 0)))))
		(_sig(_int tx_DPM_adr 9 0 11022(_arch(_uni))))
		(_sig(_int tx_DPM_wr_data 8 0 11023(_arch(_uni))))
		(_sig(_int tx_DPM_rd_data 8 0 11024(_arch(_uni))))
		(_sig(_int tx_ping_rd_data 8 0 11025(_arch(_uni))))
		(_sig(_int tx_pong_rd_data 8 0 11026(_arch(_uni((_others(i 2)))))))
		(_sig(_int tx_DPM_wr_rd_n -4 0 11027(_arch(_uni))))
		(_sig(_int rx_DPM_ce -4 0 11028(_arch(_uni))))
		(_sig(_int rx_DPM_ce_i -4 0 11029(_arch(_uni))))
		(_sig(_int rx_DPM_adr 9 0 11030(_arch(_uni))))
		(_sig(_int rx_DPM_wr_data 8 0 11031(_arch(_uni))))
		(_sig(_int rx_DPM_rd_data 8 0 11032(_arch(_uni))))
		(_sig(_int rx_ping_rd_data 8 0 11033(_arch(_uni))))
		(_sig(_int rx_pong_rd_data 8 0 11034(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_DPM_wr_rd_n -4 0 11035(_arch(_uni))))
		(_sig(_int IPIF_tx_Ping_CE -4 0 11036(_arch(_uni))))
		(_sig(_int IPIF_tx_Pong_CE -4 0 11037(_arch(_uni((i 2))))))
		(_sig(_int IPIF_rx_Ping_CE -4 0 11038(_arch(_uni))))
		(_sig(_int IPIF_rx_Pong_CE -4 0 11039(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11040(_array -4((_dto i 31 i 0)))))
		(_sig(_int tx_ping_data_out 10 0 11040(_arch(_uni))))
		(_sig(_int tx_pong_data_out 10 0 11041(_arch(_uni((_others(i 2)))))))
		(_sig(_int rx_ping_data_out 10 0 11042(_arch(_uni))))
		(_sig(_int rx_pong_data_out 10 0 11043(_arch(_uni((_others(i 2)))))))
		(_sig(_int dpm_wr_ack -4 0 11044(_arch(_uni))))
		(_sig(_int dpm_rd_ack -4 0 11045(_arch(_uni))))
		(_sig(_int rx_done -4 0 11046(_arch(_uni))))
		(_sig(_int rx_done_d1 -4 0 11047(_arch(_uni((i 2))))))
		(_sig(_int tx_done -4 0 11048(_arch(_uni))))
		(_sig(_int tx_done_d1 -4 0 11049(_arch(_uni((i 2))))))
		(_sig(_int tx_done_d2 -4 0 11050(_arch(_uni((i 2))))))
		(_sig(_int tx_ping_ce -4 0 11051(_arch(_uni))))
		(_sig(_int tx_pong_ping_l -4 0 11052(_arch(_uni((i 2))))))
		(_sig(_int tx_idle -4 0 11053(_arch(_uni))))
		(_sig(_int rx_idle -4 0 11054(_arch(_uni))))
		(_sig(_int rx_ping_ce -4 0 11055(_arch(_uni))))
		(_sig(_int rx_pong_ping_l -4 0 11056(_arch(_uni((i 2))))))
		(_sig(_int reg_access -4 0 11057(_arch(_uni))))
		(_sig(_int reg_en -4 0 11058(_arch(_uni))))
		(_sig(_int tx_ping_reg_en -4 0 11059(_arch(_uni))))
		(_sig(_int tx_pong_reg_en -4 0 11060(_arch(_uni))))
		(_sig(_int rx_ping_reg_en -4 0 11061(_arch(_uni))))
		(_sig(_int rx_pong_reg_en -4 0 11062(_arch(_uni))))
		(_sig(_int tx_ping_ctrl_reg_en -4 0 11063(_arch(_uni))))
		(_sig(_int tx_ping_length_reg_en -4 0 11064(_arch(_uni))))
		(_sig(_int tx_pong_ctrl_reg_en -4 0 11065(_arch(_uni))))
		(_sig(_int tx_pong_length_reg_en -4 0 11066(_arch(_uni))))
		(_sig(_int rx_ping_ctrl_reg_en -4 0 11067(_arch(_uni))))
		(_sig(_int rx_pong_ctrl_reg_en -4 0 11068(_arch(_uni))))
		(_sig(_int loopback_en -4 0 11069(_arch(_uni))))
		(_sig(_int tx_intr_en -4 0 11070(_arch(_uni))))
		(_sig(_int ping_mac_program -4 0 11071(_arch(_uni))))
		(_sig(_int pong_mac_program -4 0 11072(_arch(_uni))))
		(_sig(_int ping_tx_status -4 0 11073(_arch(_uni))))
		(_sig(_int pong_tx_status -4 0 11074(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 11075(_array -4((_dto i 15 i 0)))))
		(_sig(_int ping_pkt_lenth 11 0 11075(_arch(_uni))))
		(_sig(_int pong_pkt_lenth 11 0 11076(_arch(_uni))))
		(_sig(_int rx_intr_en -4 0 11077(_arch(_uni))))
		(_sig(_int ping_rx_status -4 0 11078(_arch(_uni))))
		(_sig(_int pong_rx_status -4 0 11079(_arch(_uni))))
		(_sig(_int ping_tx_done -4 0 11080(_arch(_uni))))
		(_sig(_int mdio_data_out 10 0 11081(_arch(_uni))))
		(_sig(_int reg_data_out 10 0 11082(_arch(_uni))))
		(_sig(_int mdio_reg_en -4 0 11083(_arch(_uni))))
		(_sig(_int gie_reg -4 0 11084(_arch(_uni))))
		(_sig(_int gie_reg_en -4 0 11085(_arch(_uni))))
		(_sig(_int gie_enable -4 0 11086(_arch(_uni))))
		(_sig(_int tx_packet_length 11 0 11087(_arch(_uni))))
		(_sig(_int stat_reg_en -4 0 11088(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 11089(_array -4((_dto i 5 i 0)))))
		(_sig(_int status_reg 12 0 11089(_arch(_uni))))
		(_sig(_int ping_mac_prog_done -4 0 11090(_arch(_uni))))
		(_sig(_int transmit_start -4 0 11091(_arch(_uni))))
		(_sig(_int mac_program_start -4 0 11092(_arch(_uni))))
		(_sig(_int rx_buffer_ready -4 0 11093(_arch(_uni))))
		(_sig(_int dpm_addr_ack -4 0 11094(_arch(_uni))))
		(_sig(_int control_reg -4 0 11095(_arch(_uni))))
		(_sig(_int length_reg -4 0 11096(_arch(_uni))))
		(_sig(_int word_access -4 0 11097(_arch(_uni))))
		(_sig(_int reg_access_i -4 0 11098(_arch(_uni))))
		(_sig(_int ip2intc_irpt_i -4 0 11099(_arch(_uni))))
		(_sig(_int reg_access_d1 -4 0 11100(_arch(_uni))))
		(_sig(_int ping_soft_status -4 0 11101(_arch(_uni))))
		(_sig(_int pong_soft_status -4 0 11102(_arch(_uni))))
		(_sig(_int rx_pong_ce_en -4 0 11103(_arch(_uni))))
		(_sig(_int tx_pong_ce_en -4 0 11104(_arch(_uni))))
		(_sig(_int bus2ip_ce -4 0 11111(_arch(_uni))))
		(_sig(_int tx_ping_ce_en -4 0 11112(_arch(_uni))))
		(_sig(_int rx_ping_ce_en -4 0 11113(_arch(_uni))))
		(_type(_int ~INTEGER~range~31~downto~0~13 0 11261(_scalar (_dto i 31 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 11283(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~3~132 0 11296(_scalar (_to i 0 i 3))))
		(_prcs
			(line__11172(_arch 0 0 11172(_assignment(_alias((IP2Bus_Error)(_string \"0"\)))(_trgt(4)))))
			(line__11175(_arch 1 0 11175(_assignment(_trgt(106))(_sens(53)(55)(77)(84)(93)))))
			(line__11194(_arch 2 0 11194(_assignment(_alias((PHY_tx_data(0))(phy_tx_data_i(0))))(_trgt(19(0)))(_sens(26(0))))))
			(line__11195(_arch 3 0 11195(_assignment(_alias((PHY_tx_data(1))(phy_tx_data_i(1))))(_trgt(19(1)))(_sens(26(1))))))
			(line__11196(_arch 4 0 11196(_assignment(_alias((PHY_tx_data(2))(phy_tx_data_i(2))))(_trgt(19(2)))(_sens(26(2))))))
			(line__11197(_arch 5 0 11197(_assignment(_alias((PHY_tx_data(3))(phy_tx_data_i(3))))(_trgt(19(3)))(_sens(26(3))))))
			(line__11200(_arch 6 0 11200(_assignment(_alias((phy_rx_data_i(0))(PHY_rx_data(0))))(_trgt(25(0)))(_sens(15(0))))))
			(line__11201(_arch 7 0 11201(_assignment(_alias((phy_rx_data_i(1))(PHY_rx_data(1))))(_trgt(25(1)))(_sens(15(1))))))
			(line__11202(_arch 8 0 11202(_assignment(_alias((phy_rx_data_i(2))(PHY_rx_data(2))))(_trgt(25(2)))(_sens(15(2))))))
			(line__11203(_arch 9 0 11203(_assignment(_alias((phy_rx_data_i(3))(PHY_rx_data(3))))(_trgt(25(3)))(_sens(15(3))))))
			(line__11250(_arch 10 0 11250(_assignment(_trgt(104))(_sens(7)))))
			(line__11253(_arch 11 0 11253(_assignment(_trgt(112))(_sens(104)(8)(9)))))
			(line__11254(_arch 12 0 11254(_assignment(_trgt(113))(_sens(5(11))(5(12))))))
			(line__11255(_arch 13 0 11255(_assignment(_trgt(114))(_sens(5(11))(5(12))))))
			(line__11257(_arch 14 0 11257(_assignment(_trgt(43))(_sens(112)(113)))))
			(line__11258(_arch 15 0 11258(_assignment(_trgt(45))(_sens(112)(114)))))
			(line__11302(_arch 19 0 11302(_assignment(_trgt(58))(_sens(27)(59)))))
			(line__11303(_arch 20 0 11303(_assignment(_alias((tx_DPM_ce)(tx_DPM_ce_i)))(_simpleassign BUF)(_trgt(27))(_sens(28)))))
			(line__11304(_arch 21 0 11304(_assignment(_alias((rx_DPM_ce)(rx_DPM_ce_i)))(_simpleassign BUF)(_trgt(35))(_sens(36)))))
			(line__11305(_arch 22 0 11305(_assignment(_trgt(62))(_sens(35)(63)))))
			(line__11535(_arch 31 0 11535(_assignment(_trgt(105))(_sens(5(d_10_5))))))
			(line__11540(_arch 32 0 11540(_assignment(_trgt(65))(_sens(105)(10)))))
			(line__11543(_arch 33 0 11543(_assignment(_trgt(66))(_sens(65)(5(11))(5(12))))))
			(line__11544(_arch 34 0 11544(_assignment(_trgt(68))(_sens(65)(5(11))(5(12))))))
			(line__11547(_arch 35 0 11547(_assignment(_trgt(95))(_sens(5(2))(5(3))(5(4))))))
			(line__11548(_arch 36 0 11548(_assignment(_trgt(102))(_sens(5(2))(5(3))(5(4))))))
			(line__11549(_arch 37 0 11549(_assignment(_trgt(103))(_sens(5(2))(5(3))(5(4))))))
			(line__11550(_arch 38 0 11550(_assignment(_trgt(91))(_sens(5(2))(5(3))(5(4))))))
			(line__11556(_arch 39 0 11556(_assignment(_trgt(70))(_sens(66)(102)))))
			(line__11557(_arch 40 0 11557(_assignment(_trgt(71))(_sens(66)(103)))))
			(line__11558(_arch 41 0 11558(_assignment(_trgt(74))(_sens(68)(102)))))
			(line__11559(_arch 42 0 11559(_assignment(_trgt(92))(_sens(66)(91)))))
			(REG_ACCESS_PROCESS(_arch 43 0 11567(_prcs(_trgt(64)(107))(_sens(0)(64)(105)(1))(_dssslsensitivity 1)(_read(8)))))
			(TX_PING_CTRL_REG_PROCESS(_arch 70 0 11732(_prcs(_trgt(77)(78)(80)(108))(_sens(0)(56)(59)(70)(1)(6(0))(6(1))(6(3))(6(31))(9))(_dssslsensitivity 1))))
			(TX_LOOPBACK_REG_PROCESS(_arch 71 0 11762(_prcs(_trgt(76))(_sens(0)(1)(6(4)))(_dssslsensitivity 1)(_read(60)(70)(9)))))
			(line__11803(_arch 72 0 11803(_assignment(_alias((Loopback)(loopback_en)))(_simpleassign BUF)(_trgt(20))(_sens(76)))))
			(TX_PING_LENGTH_REG_PROCESS(_arch 73 0 11811(_prcs(_trgt(82))(_sens(0)(1)(6(d_15_0)))(_dssslsensitivity 1)(_read(71)(9)))))
			(GIE_EN_REG_PROCESS(_arch 74 0 11831(_prcs(_trgt(93))(_sens(0)(1)(6(31)))(_dssslsensitivity 1)(_read(92)(9)))))
			(RX_PING_CTRL_REG_PROCESS(_arch 75 0 11851(_prcs(_trgt(84)(85))(_sens(0)(53)(63)(74)(1)(6(0))(6(3))(9))(_dssslsensitivity 1))))
			(REGISTER_READ_PROCESS(_arch 76 0 11876(_prcs(_simple)(_trgt(89(d_31_6))(89(5))(89(d_30_0))(89(d_31_1))(89(d_31_4))(89(d_15_0))(89(d_31_16))(89(d_30_2))(89(d_30_5))(89(31))(89(4))(89(3))(89(2))(89(1))(89(0))(89))(_sens(0))(_read(70)(71)(72)(73)(74)(75)(76)(77)(78)(79)(80)(81)(82)(83)(84)(85)(86)(92)(93)(95)(96(5))(96(4))(96(3))(96(2))(96(1))(96(0))(108)(109)(1)(8)))))
			(COMMON_STATUS_REG_PROCESS(_arch 77 0 11949(_prcs(_simple)(_trgt(96(2))(96(3))(96(0))(96(4))(96(1))(96(5))(96))(_sens(0))(_read(54)(55)(59)(63)(78)(79)(1)))))
			(TX_LENGTH_MUX_PROCESS(_arch 78 0 11986(_prcs(_trgt(94))(_sens(0)(59)(82)(83)(1))(_dssslsensitivity 1))))
			(line__12002(_arch 79 0 12002(_assignment(_trgt(98))(_sens(57)(78)(79)(80)(81)))))
			(line__12007(_arch 80 0 12007(_assignment(_trgt(99))(_sens(78)(79)(80)(81)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (26(0))(26(1))(26(2))(26(3))(15(0))(15(1))(15(2))(15(3))(5(11))(5(12))(5(2))(5(3))(5(4))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(50529027)
		(50529027 771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . imp 118 -1)
)
V 000044 55 13691         1580965202487 rtl
(_unit VHDL(axi_interface 0 12418(rtl 0 12492))
	(_version vde)
	(_time 1580965202488 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 8685858988d1db93d0838d85c3ddd38083818480808087)
	(_ent
		(_time 1580965202484)
	)
	(_generate AXI4_RDATA_GEN 0 12551(_if 61)
		(_object
			(_prcs
				(AXI_READ_OUTPUT_P(_arch 8 0 12552(_prcs(_trgt(28))(_sens(0)(1)(33))(_dssslsensitivity 1)(_read(32)))))
			)
		)
	)
	(_generate AXI4LITE_RDATA_GEN 0 12566(_if 62)
		(_object
			(_prcs
				(line__12567(_arch 9 0 12567(_assignment(_trgt(28))(_sens(60)))))
			)
		)
	)
	(_generate AXI4_MM_IF_GEN 0 12587(_if 63)
		(_object
			(_prcs
				(line__12589(_arch 10 0 12589(_assignment(_alias((S_AXI_AWREADY)(awready_i)))(_simpleassign BUF)(_trgt(9))(_sens(48)))))
				(line__12590(_arch 11 0 12590(_assignment(_alias((S_AXI_WREADY)(write_req)))(_simpleassign BUF)(_trgt(14))(_sens(47)))))
				(line__12591(_arch 12 0 12591(_assignment(_alias((S_AXI_ARREADY)(arready_i)))(_simpleassign BUF)(_trgt(26))(_sens(49)))))
				(line__12592(_arch 13 0 12592(_assignment(_trgt(39))(_sens(13)(47)))))
				(AXI_AWREADY_P(_arch 14 0 12597(_prcs(_trgt(48))(_sens(0)(1)(8)(25)(45)(46)(47)(48))(_dssslsensitivity 1))))
				(AXI_ARREADY_P(_arch 15 0 12613(_prcs(_trgt(49))(_sens(0)(1)(8)(25)(46)(47)(49))(_dssslsensitivity 1))))
				(AXI_READ_VALID_P(_arch 16 0 12643(_prcs(_trgt(31))(_sens(0)(1)(45))(_dssslsensitivity 1)(_read(32)))))
				(AXI_READ_CE_DELAY_P(_arch 17 0 12654(_prcs(_trgt(59))(_sens(0)(1)(58))(_dssslsensitivity 1))))
				(AXI_READ_OUTPUT_P(_arch 18 0 12665(_prcs(_trgt(60))(_sens(0)(1)(33))(_dssslsensitivity 1)(_read(59)))))
				(line__12677(_arch 19 0 12677(_assignment(_trgt(15))(_sens(41)))))
				(line__12678(_arch 20 0 12678(_assignment(_trgt(27))(_sens(42)))))
				(line__12682(_arch 21 0 12682(_assignment(_trgt(54))(_sens(53)))))
				(line__12683(_arch 22 0 12683(_assignment(_trgt(55))(_sens(32)(52)(54)))))
				(line__12684(_arch 23 0 12684(_assignment(_trgt(52))(_sens(43)))))
				(line__12687(_arch 24 0 12687(_assignment(_trgt(58))(_sens(32)(46)(57)))))
				(line__12690(_arch 25 0 12690(_assignment(_trgt(57))(_sens(46)(56)))))
				(AXI_READ_LAST_OUTPUT_P(_arch 26 0 12697(_prcs(_trgt(30))(_sens(0)(1)(45)(52))(_dssslsensitivity 1)(_read(32)))))
				(WRITE_REQUEST_P(_arch 27 0 12713(_prcs(_trgt(47))(_sens(0)(1)(8)(12)(13)(47)(48))(_dssslsensitivity 1))))
				(READ_REQUEST_P(_arch 28 0 12732(_prcs(_trgt(46))(_sens(0)(1)(25)(49)(52))(_dssslsensitivity 1))))
				(ADDR_GEN_P(_arch 29 0 12748(_prcs(_simple)(_trgt(40))(_sens(0))(_read(1)(3)(8)(13)(20)(25)(40)(47)(48)(49)(54)(58)))))
				(WRITE_ID_P(_arch 30 0 12768(_prcs(_trgt(41))(_sens(0)(1)(2))(_dssslsensitivity 1)(_read(8)(48)))))
				(WRITE_BVALID_P(_arch 31 0 12782(_prcs(_trgt(44))(_sens(0)(1)(12)(13)(18)(47))(_dssslsensitivity 1))))
				(READ_ID_P(_arch 32 0 12799(_prcs(_trgt(42))(_sens(0)(1)(19))(_dssslsensitivity 1)(_read(25)(49)))))
				(READ_BURST_CNTR_P(_arch 33 0 12814(_prcs(_trgt(43))(_sens(0)(1)(21)(25)(32)(43)(45)(49))(_dssslsensitivity 1))))
				(READ_BURST_LENGTH_P(_arch 34 0 12830(_prcs(_trgt(53))(_sens(0)(1)(21))(_dssslsensitivity 1)(_read(25)(49)))))
				(READ_RVALID_P(_arch 35 0 12845(_prcs(_simple)(_trgt(45))(_sens(0))(_read(1)(32)(46)(52)(54)))))
				(READ_REQUEST_REG_P(_arch 36 0 12864(_prcs(_trgt(56))(_sens(0)(1)(46))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate AXI4_LITE_IF_GEN 0 12887(_if 64)
		(_object
			(_prcs
				(line__12889(_arch 37 0 12889(_assignment(_alias((S_AXI_AWREADY)(awready_i)))(_simpleassign BUF)(_trgt(9))(_sens(48)))))
				(line__12890(_arch 38 0 12890(_assignment(_alias((S_AXI_WREADY)(awready_i)))(_simpleassign BUF)(_trgt(14))(_sens(48)))))
				(line__12891(_arch 39 0 12891(_assignment(_alias((S_AXI_ARREADY)(arready_i)))(_simpleassign BUF)(_trgt(26))(_sens(49)))))
				(line__12892(_arch 40 0 12892(_assignment(_trgt(39))(_sens(13)(62)))))
				(AXI_AWREADY_P1(_arch 41 0 12897(_prcs(_simple)(_trgt(61)(62))(_sens(0))(_read(1)(8)(13)(18)(25)(32)(44)(45)(61)(62)))))
				(AXI_AWREADY_P2(_arch 42 0 12917(_prcs(_trgt(48))(_sens(0)(1)(13)(48)(62))(_dssslsensitivity 1))))
				(WRITE_BVALID_P(_arch 43 0 12934(_prcs(_trgt(44))(_sens(0)(1)(18)(48))(_dssslsensitivity 1))))
				(WRITE_BVALID_P2(_arch 44 0 12947(_prcs(_trgt(64))(_sens(0)(1)(18)(44)(64))(_dssslsensitivity 1))))
				(AXI_ARREADY_P1(_arch 45 0 12964(_prcs(_trgt(50))(_sens(0)(1)(61))(_dssslsensitivity 1))))
				(AXI_ARREADY_P2(_arch 46 0 12977(_prcs(_trgt(51))(_sens(0)(1)(50))(_dssslsensitivity 1))))
				(line__12988(_arch 47 0 12988(_assignment(_trgt(49))(_sens(50)(51)))))
				(line__12997(_arch 48 0 12997(_assignment(_alias((S_AXI_RVALID)(rvalid)))(_simpleassign BUF)(_trgt(31))(_sens(45)))))
				(AXI_READ_CE_DELAY_P1(_arch 49 0 13002(_prcs(_trgt(59))(_sens(0)(1)(58))(_dssslsensitivity 1))))
				(AXI_READ_OUTPUT_P1(_arch 50 0 13013(_prcs(_trgt(60))(_sens(0)(1)(33))(_dssslsensitivity 1)(_read(59)))))
				(line__13028(_arch 51 0 13028(_assignment(_alias((S_AXI_RLAST)(rvalid)))(_simpleassign BUF)(_trgt(30))(_sens(45)))))
				(line__13029(_arch 52 0 13029(_assignment(_trgt(15))(_sens(41)))))
				(line__13030(_arch 53 0 13030(_assignment(_trgt(27))(_sens(42)))))
				(line__13031(_arch 54 0 13031(_assignment(_trgt(41)))))
				(line__13032(_arch 55 0 13032(_assignment(_trgt(42)))))
				(READ_REQUEST_P(_arch 56 0 13057(_prcs(_trgt(46))(_sens(0)(1)(25)(32)(59))(_dssslsensitivity 1))))
				(ADDR_GEN_P(_arch 57 0 13073(_prcs(_trgt(40))(_sens(0)(1)(3)(8)(20)(25)(61)(62))(_dssslsensitivity 1))))
				(READ_RVALID_P(_arch 58 0 13090(_prcs(_trgt(45))(_sens(0)(1)(32)(45)(46)(59))(_dssslsensitivity 1))))
				(READ_RVALID_P1(_arch 59 0 13103(_prcs(_trgt(63))(_sens(0)(1)(32)(45))(_dssslsensitivity 1))))
				(line__13147(_arch 60 0 13147(_assignment(_alias((bus2ip_rdce_i)(read_in_prog)))(_simpleassign BUF)(_trgt(58))(_sens(61)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 12423(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 12423(_ent(_string \"virtex6"\))))
		(_type(_int ~STRING~121 0 12425(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 1 0 12425(_ent gms(_string \"AXI4"\))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 12426(_scalar (_to i 1 i 32))))
		(_gen(_int C_S_AXI_ID_WIDTH 2 0 12426 \4\ (_ent gms((i 4)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 12427 \13\ (_ent gms((i 13)))))
		(_type(_int ~INTEGER~range~32~to~128~12 0 12428(_scalar (_to i 32 i 128))))
		(_gen(_int C_S_AXI_DATA_WIDTH 3 0 12428 \32\ (_ent gms((i 32)))))
		(_port(_int S_AXI_ACLK -3 0 12433(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -3 0 12434(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_ID_WIDTH-1}~downto~0}~12 0 12436(_array -3((_dto c 65 i 0)))))
		(_port(_int S_AXI_AWID 4 0 12436(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_ADDR_WIDTH-1}~downto~0}~12 0 12437(_array -3((_dto c 66 i 0)))))
		(_port(_int S_AXI_AWADDR 5 0 12437(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12438(_array -3((_dto i 7 i 0)))))
		(_port(_int S_AXI_AWLEN 6 0 12438(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12439(_array -3((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWSIZE 7 0 12439(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12440(_array -3((_dto i 1 i 0)))))
		(_port(_int S_AXI_AWBURST 8 0 12440(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12441(_array -3((_dto i 3 i 0)))))
		(_port(_int S_AXI_AWCACHE 9 0 12441(_ent(_in))))
		(_port(_int S_AXI_AWVALID -3 0 12442(_ent(_in))))
		(_port(_int S_AXI_AWREADY -3 0 12443(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH-1}~downto~0}~12 0 12445(_array -3((_dto c 67 i 0)))))
		(_port(_int S_AXI_WDATA 10 0 12445(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_DATA_WIDTH/8}-1}~downto~0}~12 0 12446(_array -3((_dto c 68 i 0)))))
		(_port(_int S_AXI_WSTRB 11 0 12446(_ent(_in))))
		(_port(_int S_AXI_WLAST -3 0 12448(_ent(_in))))
		(_port(_int S_AXI_WVALID -3 0 12449(_ent(_in))))
		(_port(_int S_AXI_WREADY -3 0 12450(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_ID_WIDTH-1}~downto~0}~123 0 12453(_array -3((_dto c 69 i 0)))))
		(_port(_int S_AXI_BID 12 0 12453(_ent(_out))))
		(_port(_int S_AXI_BRESP 8 0 12454(_ent(_out))))
		(_port(_int S_AXI_BVALID -3 0 12455(_ent(_out))))
		(_port(_int S_AXI_BREADY -3 0 12456(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_ID_WIDTH-1}~downto~0}~125 0 12458(_array -3((_dto c 70 i 0)))))
		(_port(_int S_AXI_ARID 13 0 12458(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_ADDR_WIDTH-1}~downto~0}~127 0 12459(_array -3((_dto c 71 i 0)))))
		(_port(_int S_AXI_ARADDR 14 0 12459(_ent(_in))))
		(_port(_int S_AXI_ARLEN 6 0 12460(_ent(_in))))
		(_port(_int S_AXI_ARSIZE 7 0 12461(_ent(_in))))
		(_port(_int S_AXI_ARBURST 8 0 12462(_ent(_in))))
		(_port(_int S_AXI_ARCACHE 9 0 12463(_ent(_in))))
		(_port(_int S_AXI_ARVALID -3 0 12464(_ent(_in))))
		(_port(_int S_AXI_ARREADY -3 0 12465(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_ID_WIDTH-1}~downto~0}~129 0 12467(_array -3((_dto c 72 i 0)))))
		(_port(_int S_AXI_RID 15 0 12467(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH-1}~downto~0}~1211 0 12468(_array -3((_dto c 73 i 0)))))
		(_port(_int S_AXI_RDATA 16 0 12468(_ent(_out))))
		(_port(_int S_AXI_RRESP 8 0 12469(_ent(_out))))
		(_port(_int S_AXI_RLAST -3 0 12470(_ent(_out))))
		(_port(_int S_AXI_RVALID -3 0 12471(_ent(_out))))
		(_port(_int S_AXI_RREADY -3 0 12472(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH-1}~downto~0}~1213 0 12476(_array -3((_dto c 74 i 0)))))
		(_port(_int IP2Bus_Data 17 0 12476(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_ADDR_WIDTH-1}~downto~0}~1215 0 12479(_array -3((_dto c 75 i 0)))))
		(_port(_int Bus2IP_Addr 18 0 12479(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH-1}~downto~0}~1217 0 12480(_array -3((_dto c 76 i 0)))))
		(_port(_int Bus2IP_Data 19 0 12480(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_DATA_WIDTH/8}-1}~downto~0}~1219 0 12481(_array -3((_dto c 77 i 0)))))
		(_port(_int Bus2IP_BE 20 0 12481(_ent(_out))))
		(_port(_int Bus2IP_Burst -3 0 12482(_ent(_out))))
		(_port(_int Bus2IP_RdCE -3 0 12483(_ent(_out))))
		(_port(_int Bus2IP_WrCE -3 0 12484(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 12499(_array -3((_to i 0 i 31)))))
		(_cnst(_int ZEROES 21 0 12499(_arch(_string \"00000000000000000000000000000000"\))))
		(_cnst(_int RST_ACTIVE -3 0 12500(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 12504(_array -3((_dto c 78 i 0)))))
		(_sig(_int bus2ip_addr_i 22 0 12504(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~13 0 12505(_array -3((_dto c 79 i 0)))))
		(_sig(_int wid 23 0 12505(_arch(_uni))))
		(_sig(_int rid 23 0 12506(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12507(_array -3((_dto i 7 i 0)))))
		(_sig(_int read_burst_cntr 24 0 12507(_arch(_uni))))
		(_sig(_int bvalid -3 0 12508(_arch(_uni))))
		(_sig(_int rvalid -3 0 12509(_arch(_uni))))
		(_sig(_int read_req -3 0 12510(_arch(_uni))))
		(_sig(_int write_req -3 0 12511(_arch(_uni))))
		(_sig(_int awready_i -3 0 12512(_arch(_uni))))
		(_sig(_int arready_i -3 0 12513(_arch(_uni))))
		(_sig(_int arready_i1 -3 0 12514(_arch(_uni))))
		(_sig(_int arready_i2 -3 0 12515(_arch(_uni))))
		(_sig(_int s_axi_rlast_i -3 0 12516(_arch(_uni))))
		(_sig(_int read_burst_length 24 0 12517(_arch(_uni))))
		(_sig(_int rd_burst -3 0 12518(_arch(_uni))))
		(_sig(_int rd_last -3 0 12519(_arch(_uni))))
		(_sig(_int read_req_d1 -3 0 12520(_arch(_uni))))
		(_sig(_int read_req_re -3 0 12521(_arch(_uni))))
		(_sig(_int bus2ip_rdce_i -3 0 12522(_arch(_uni))))
		(_sig(_int bus2ip_rdce_i_d1 -3 0 12523(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH-1}~downto~0}~13 0 12525(_array -3((_dto c 80 i 0)))))
		(_sig(_int IP2Bus_Data_sampled 25 0 12525(_arch(_uni))))
		(_sig(_int read_in_prog -3 0 12527(_arch(_uni))))
		(_sig(_int write_in_prog -3 0 12527(_arch(_uni))))
		(_sig(_int read_complete -3 0 12528(_arch(_uni))))
		(_sig(_int write_complete -3 0 12528(_arch(_uni))))
		(_prcs
			(line__12538(_arch 0 0 12538(_assignment(_trgt(16)))))
			(line__12539(_arch 1 0 12539(_assignment(_alias((S_AXI_BVALID)(bvalid)))(_simpleassign BUF)(_trgt(17))(_sens(44)))))
			(line__12542(_arch 2 0 12542(_assignment(_trgt(29)))))
			(line__12545(_arch 3 0 12545(_assignment(_trgt(34))(_sens(40)))))
			(line__12546(_arch 4 0 12546(_assignment(_trgt(35))(_sens(10)))))
			(line__12547(_arch 5 0 12547(_assignment(_alias((Bus2IP_RdCE)(bus2ip_rdce_i)))(_simpleassign BUF)(_trgt(38))(_sens(58)))))
			(line__12548(_arch 6 0 12548(_assignment(_trgt(36))(_sens(11)))))
			(line__12549(_arch 7 0 12549(_assignment(_alias((Bus2IP_Burst)(_string \"0"\)))(_trgt(37)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(877221953)
		(877221953 1163151692)
	)
	(_model . rtl 81 -1)
)
V 000044 55 22271         1580965202499 imp
(_unit VHDL(axi_ethernetlite 0 13411(imp 0 13520))
	(_version vde)
	(_time 1580965202500 2020.02.05 23:00:02)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_ethernetlite_v3_0/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 8685858988d1db93d0838bd792dcdf8083818480d38083)
	(_ent
		(_time 1580965202496)
	)
	(_comp
		(IBUF
			(_object
				(_port(_int i -3 0 13639(_ent (_in))))
				(_port(_int o -3 0 13640(_ent (_out))))
			)
		)
		(BUFG
			(_object
				(_port(_int O -5 0 13616(_ent (_out))))
				(_port(_int I -5 0 13617(_ent (_in((i 2))))))
			)
		)
		(BUFGMUX
			(_object
				(_port(_int O -5 0 13623(_ent (_out))))
				(_port(_int I0 -5 0 13624(_ent (_in((i 2))))))
				(_port(_int I1 -5 0 13625(_ent (_in((i 2))))))
				(_port(_int S -5 0 13626(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDR
			(_object
				(_gen(_int INIT -4 1 66343(_ent((i 0)))))
				(_port(_int Q -5 1 66343(_ent (_out))))
				(_port(_int C -5 1 66343(_ent (_in))))
				(_port(_int D -5 1 66343(_ent (_in))))
				(_port(_int R -5 1 66343(_ent (_in))))
			)
		)
		(FDRE
			(_object
				(_port(_int Q -3 0 13606(_ent (_out))))
				(_port(_int C -3 0 13607(_ent (_in))))
				(_port(_int CE -3 0 13608(_ent (_in))))
				(_port(_int D -3 0 13609(_ent (_in))))
				(_port(_int R -3 0 13610(_ent (_in))))
			)
		)
	)
	(_inst BUS_RST_RX_SYNC_CORE_I 0 13655(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 15))
			((C_RESET_STATE)(_code 16))
			((C_SINGLE_BIT)(_code 17))
			((C_FLOP_INPUT)(_code 18))
			((C_VECTOR_WIDTH)(_code 19))
			((C_MTBF_STAGES)(_code 20))
		)
		(_port
			((prmry_aclk)(_code 21))
			((prmry_resetn)(_code 22))
			((prmry_in)(bus_rst))
			((prmry_vect_in)(_code 23))
			((prmry_ack)(_open))
			((scndry_aclk)(phy_rx_clk_core))
			((scndry_resetn)(_code 24))
			((scndry_out)(bus_rst_rx_sync_core))
			((scndry_vect_out)(_open))
		)
	)
	(_inst BUS_RST_TX_SYNC_CORE_I 0 13677(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 25))
			((C_RESET_STATE)(_code 26))
			((C_SINGLE_BIT)(_code 27))
			((C_FLOP_INPUT)(_code 28))
			((C_VECTOR_WIDTH)(_code 29))
			((C_MTBF_STAGES)(_code 30))
		)
		(_port
			((prmry_aclk)(_code 31))
			((prmry_resetn)(_code 32))
			((prmry_in)(bus_rst))
			((prmry_vect_in)(_code 33))
			((prmry_ack)(_open))
			((scndry_aclk)(phy_tx_clk_core))
			((scndry_resetn)(_code 34))
			((scndry_out)(bus_rst_tx_sync_core))
			((scndry_vect_out)(_open))
		)
	)
	(_generate LOOPBACK_GEN 0 13704(_if 35)
		(_generate INCLUDE_BUFG_GEN 0 13711(_if 36)
			(_inst TX_IBUF_INST 0 13716(_comp IBUF)
				(_port
					((i)(PHY_tx_clk))
					((o)(phy_tx_clk_ib))
				)
				(_use(_ent unisim IBUF)
					(_port
						((O)(o))
						((I)(i))
					)
				)
			)
			(_inst RX_IBUF_INST 0 13722(_comp IBUF)
				(_port
					((i)(PHY_rx_clk))
					((o)(phy_rx_clk_ib))
				)
				(_use(_ent unisim IBUF)
					(_port
						((O)(o))
						((I)(i))
					)
				)
			)
			(_inst CLOCK_BUFG_TX 0 13730(_comp BUFG)
				(_port
					((O)(phy_tx_clk_core))
					((I)(PHY_tx_clk_ib))
				)
				(_use(_ent unisim BUFG)
					(_port
						((O)(O))
						((I)(I))
					)
				)
			)
			(_inst CLOCK_MUX 0 13739(_comp BUFGMUX)
				(_port
					((O)(phy_rx_clk_core))
					((I0)(PHY_rx_clk_ib))
					((I1)(phy_tx_clk_ib))
					((S)(Loopback))
				)
				(_use(_ent unisim BUFGMUX)
				)
			)
		)
		(_generate NO_BUFG_GEN 0 13753(_if 37)
			(_inst CLOCK_MUX 0 13761(_comp BUFGMUX)
				(_port
					((O)(phy_rx_clk_core))
					((I0)(PHY_rx_clk))
					((I1)(phy_tx_clk_core))
					((S)(Loopback))
				)
				(_use(_ent unisim BUFGMUX)
				)
			)
			(_object
				(_prcs
					(line__13756(_arch 2 0 13756(_assignment(_alias((phy_tx_clk_core)(PHY_tx_clk)))(_simpleassign BUF)(_trgt(67))(_sens(34)))))
				)
			)
		)
		(_inst CDC_PHY_DV_IN 0 13793(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 38))
				((C_RESET_STATE)(_code 39))
				((C_SINGLE_BIT)(_code 40))
				((C_FLOP_INPUT)(_code 41))
				((C_VECTOR_WIDTH)(_code 42))
				((C_MTBF_STAGES)(_code 43))
			)
			(_port
				((prmry_aclk)(_code 44))
				((prmry_resetn)(_code 45))
				((prmry_in)(phy_dv_in))
				((prmry_vect_in)(_code 46))
				((prmry_ack)(_open))
				((scndry_aclk)(phy_rx_clk_i))
				((scndry_resetn)(_code 47))
				((scndry_out)(phy_dv_in_cdc))
				((scndry_vect_out)(_open))
			)
		)
		(_inst DV_FF 0 13843(_comp .unisim.VCOMPONENTS.FDR)
			(_port
				((Q)(phy_dv_i))
				((C)(phy_rx_clk_i))
				((D)(phy_dv_in_cdc))
				((R)(bus_rst_rx_sync_core))
			)
			(_use(_ent unisim FDR)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst CDC_PHY_RX_DATA_IN 0 13853(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 48))
				((C_RESET_STATE)(_code 49))
				((C_SINGLE_BIT)(_code 50))
				((C_FLOP_INPUT)(_code 51))
				((C_VECTOR_WIDTH)(_code 52))
				((C_MTBF_STAGES)(_code 53))
			)
			(_port
				((prmry_aclk)(_code 54))
				((prmry_resetn)(_code 55))
				((prmry_in)(_code 56))
				((prmry_vect_in)(phy_rx_data_in))
				((prmry_ack)(_open))
				((scndry_aclk)(phy_rx_clk_i))
				((scndry_resetn)(_code 57))
				((scndry_out)(_open))
				((scndry_vect_out)(phy_rx_data_in_cdc))
			)
		)
		(_generate RX_REG_GEN 0 13876(_for 23 )
			(_inst RX_FF_LOOP 0 13878(_comp FDRE)
				(_port
					((Q)(phy_rx_data_i(_object 15)))
					((C)(phy_rx_clk_i))
					((CE)((i 3)))
					((D)(phy_rx_data_in_cdc(_object 15)))
					((R)(bus_rst_rx_sync_core))
				)
				(_use(_ent unisim FDRE)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_cnst(_int i 23 0 13876(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~3~downto~0~13 0 13876(_scalar (_dto i 3 i 0))))
			(_prcs
				(line__13775(_arch 3 0 13775(_assignment(_trgt(60))(_sens(53)(59)(64)))))
				(line__13778(_arch 4 0 13778(_assignment(_trgt(62))(_sens(57)(59)(66)))))
				(line__13782(_arch 5 0 13782(_assignment(_trgt(56))(_sens(59)(65)))))
				(line__13787(_arch 6 0 13787(_assignment(_alias((phy_tx_clk_i)(phy_tx_clk_core)))(_simpleassign BUF)(_trgt(49))(_sens(67)))))
				(line__13788(_arch 7 0 13788(_assignment(_alias((phy_rx_clk_i)(phy_rx_clk_core)))(_simpleassign BUF)(_trgt(48))(_sens(68)))))
			)
		)
	)
	(_generate NO_LOOPBACK_GEN 0 13894(_if 58)
		(_generate INCLUDE_BUFG_GEN 0 13901(_if 59)
			(_inst TX_IBUF_INST 0 13906(_comp IBUF)
				(_port
					((i)(PHY_tx_clk))
					((o)(phy_tx_clk_ib))
				)
				(_use(_ent unisim IBUF)
					(_port
						((O)(o))
						((I)(i))
					)
				)
			)
			(_inst RX_IBUF_INST 0 13912(_comp IBUF)
				(_port
					((i)(PHY_rx_clk))
					((o)(phy_rx_clk_ib))
				)
				(_use(_ent unisim IBUF)
					(_port
						((O)(o))
						((I)(i))
					)
				)
			)
			(_inst CLOCK_BUFG_TX 0 13920(_comp BUFG)
				(_port
					((O)(phy_tx_clk_core))
					((I)(PHY_tx_clk_ib))
				)
				(_use(_ent unisim BUFG)
					(_port
						((O)(O))
						((I)(I))
					)
				)
			)
			(_inst CLOCK_BUFG_RX 0 13929(_comp BUFG)
				(_port
					((O)(phy_rx_clk_core))
					((I)(PHY_rx_clk_ib))
				)
				(_use(_ent unisim BUFG)
					(_port
						((O)(O))
						((I)(I))
					)
				)
			)
		)
		(_generate NO_BUFG_GEN 0 13942(_if 60)
			(_object
				(_prcs
					(line__13945(_arch 8 0 13945(_assignment(_alias((phy_tx_clk_core)(PHY_tx_clk)))(_simpleassign BUF)(_trgt(67))(_sens(34)))))
					(line__13946(_arch 9 0 13946(_assignment(_alias((phy_rx_clk_core)(PHY_rx_clk)))(_simpleassign BUF)(_trgt(68))(_sens(35)))))
				)
			)
		)
		(_object
			(_prcs
				(line__13952(_arch 10 0 13952(_assignment(_alias((phy_tx_clk_i)(phy_tx_clk_core)))(_simpleassign BUF)(_trgt(49))(_sens(67)))))
				(line__13953(_arch 11 0 13953(_assignment(_alias((phy_rx_clk_i)(phy_rx_clk_core)))(_simpleassign BUF)(_trgt(48))(_sens(68)))))
				(line__13956(_arch 12 0 13956(_assignment(_alias((phy_rx_data_i)(phy_rx_data_reg)))(_trgt(52))(_sens(64)))))
				(line__13957(_arch 13 0 13957(_assignment(_alias((phy_rx_er_i)(phy_rx_er_reg)))(_simpleassign BUF)(_trgt(56))(_sens(65)))))
				(line__13958(_arch 14 0 13958(_assignment(_alias((phy_dv_i)(phy_dv_reg)))(_simpleassign BUF)(_trgt(55))(_sens(66)))))
			)
		)
	)
	(_inst CDC_PHY_TX_EN_O 0 13966(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 61))
			((C_RESET_STATE)(_code 62))
			((C_SINGLE_BIT)(_code 63))
			((C_FLOP_INPUT)(_code 64))
			((C_VECTOR_WIDTH)(_code 65))
			((C_MTBF_STAGES)(_code 66))
		)
		(_port
			((prmry_aclk)(_code 67))
			((prmry_resetn)(_code 68))
			((prmry_in)(PHY_tx_en_i))
			((prmry_vect_in)(_code 69))
			((prmry_ack)(_open))
			((scndry_aclk)(phy_tx_clk_core))
			((scndry_resetn)(_code 70))
			((scndry_out)(PHY_tx_en_i_cdc))
			((scndry_vect_out)(_open))
		)
	)
	(_inst CDC_PHY_TX_DATA_OUT 0 13990(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 71))
			((C_RESET_STATE)(_code 72))
			((C_SINGLE_BIT)(_code 73))
			((C_FLOP_INPUT)(_code 74))
			((C_VECTOR_WIDTH)(_code 75))
			((C_MTBF_STAGES)(_code 76))
		)
		(_port
			((prmry_aclk)(_code 77))
			((prmry_resetn)(_code 78))
			((prmry_in)(_code 79))
			((prmry_vect_in)(phy_tx_data_i))
			((prmry_ack)(_open))
			((scndry_aclk)(phy_tx_clk_core))
			((scndry_resetn)(_code 80))
			((scndry_out)(_open))
			((scndry_vect_out)(phy_tx_data_i_cdc))
		)
	)
	(_generate IOFFS_GEN 0 14014(_for 22 )
		(_inst RX_FF_I 0 14018(_comp FDRE)
			(_port
				((Q)(phy_rx_data_reg(_object 16)))
				((C)(phy_rx_clk_core))
				((CE)((i 3)))
				((D)(PHY_rx_data(_object 16)))
				((R)(bus_rst_rx_sync_core))
			)
			(_use(_ent unisim FDRE)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((R)(R))
				)
			)
		)
		(_inst TX_FF_I 0 14026(_comp FDRE)
			(_port
				((Q)(PHY_tx_data(_object 16)))
				((C)(phy_tx_clk_core))
				((CE)((i 3)))
				((D)(phy_tx_data_i_cdc(_object 16)))
				((R)(bus_rst_tx_sync_core))
			)
			(_use(_ent unisim FDRE)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((R)(R))
				)
			)
		)
		(_object
			(_cnst(_int i 22 0 14014(_arch)))
		)
	)
	(_generate IOFFS_GEN2 0 14040(_if t)
		(_inst DVD_FF 0 14045(_comp FDRE)
			(_port
				((Q)(phy_dv_reg))
				((C)(phy_rx_clk_core))
				((CE)((i 3)))
				((D)(PHY_dv))
				((R)(bus_rst_rx_sync_core))
			)
			(_use(_ent unisim FDRE)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((R)(R))
				)
			)
		)
		(_inst RER_FF 0 14053(_comp FDRE)
			(_port
				((Q)(phy_rx_er_reg))
				((C)(phy_rx_clk_core))
				((CE)((i 3)))
				((D)(PHY_rx_er))
				((R)(bus_rst_rx_sync_core))
			)
			(_use(_ent unisim FDRE)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((R)(R))
				)
			)
		)
		(_inst TEN_FF 0 14061(_comp FDRE)
			(_port
				((Q)(PHY_tx_en))
				((C)(phy_tx_clk_core))
				((CE)((i 3)))
				((D)(PHY_tx_en_i_cdc))
				((R)(bus_rst_tx_sync_core))
			)
			(_use(_ent unisim FDRE)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((R)(R))
				)
			)
		)
	)
	(_inst XEMAC_I 0 14074(_ent . xemac)
		(_gen
			((C_FAMILY)(_code 81))
			((C_SELECT_XPM)(_code 82))
			((C_S_AXI_ADDR_WIDTH)(_code 83))
			((C_S_AXI_DATA_WIDTH)(_code 84))
			((C_S_AXI_ACLK_PERIOD_PS)(_code 85))
			((C_DUPLEX)(_code 86))
			((C_RX_PING_PONG)(_code 87))
			((C_TX_PING_PONG)(_code 88))
			((C_INCLUDE_MDIO)(_code 89))
			((NODE_MAC)(_code 90))
		)
		(_port
			((Clk)(S_AXI_ACLK))
			((Rst)(bus_rst))
			((IP2INTC_Irpt)(IP2INTC_Irpt))
			((IP2Bus_Data)(ip2bus_data))
			((IP2Bus_Error)(ip2bus_errack))
			((Bus2IP_Addr)(bus2ip_addr))
			((Bus2IP_Data)(bus2ip_data))
			((Bus2IP_BE)(bus2ip_be))
			((Bus2IP_RdCE)(bus2ip_rdce))
			((Bus2IP_WrCE)(bus2ip_wrce))
			((Bus2IP_Burst)(bus2ip_burst))
			((PHY_tx_clk)(phy_tx_clk_i))
			((PHY_rx_clk)(phy_rx_clk_i))
			((PHY_crs)(PHY_crs))
			((PHY_dv)(phy_dv_i))
			((PHY_rx_data)(phy_rx_data_i))
			((PHY_col)(PHY_col))
			((PHY_rx_er)(phy_rx_er_i))
			((PHY_tx_en)(PHY_tx_en_i))
			((PHY_tx_data)(PHY_tx_data_i))
			((Loopback)(Loopback))
			((PHY_MDIO_I)(phy_mdio_i))
			((PHY_MDIO_O)(phy_mdio_o))
			((PHY_MDIO_T)(phy_mdio_t))
			((PHY_MDC)(phy_mdc))
		)
	)
	(_inst I_AXI_NATIVE_IPIF 0 14127(_ent . axi_interface)
		(_gen
			((C_FAMILY)(_code 91))
			((C_S_AXI_PROTOCOL)(_code 92))
			((C_S_AXI_ID_WIDTH)(_code 93))
			((C_S_AXI_ADDR_WIDTH)(_code 94))
			((C_S_AXI_DATA_WIDTH)(_code 95))
		)
		(_port
			((S_AXI_ACLK)(s_axi_aclk))
			((S_AXI_ARESETN)(s_axi_aresetn))
			((S_AXI_AWID)(s_axi_awid))
			((S_AXI_AWADDR)(s_axi_awaddr))
			((S_AXI_AWLEN)(s_axi_awlen))
			((S_AXI_AWSIZE)(s_axi_awsize))
			((S_AXI_AWBURST)(s_axi_awburst))
			((S_AXI_AWCACHE)(s_axi_awcache))
			((S_AXI_AWVALID)(s_axi_awvalid))
			((S_AXI_AWREADY)(s_axi_awready))
			((S_AXI_WDATA)(s_axi_wdata))
			((S_AXI_WSTRB)(s_axi_wstrb))
			((S_AXI_WLAST)(s_axi_wlast))
			((S_AXI_WVALID)(s_axi_wvalid))
			((S_AXI_WREADY)(s_axi_wready))
			((S_AXI_BID)(s_axi_bid))
			((S_AXI_BRESP)(s_axi_bresp))
			((S_AXI_BVALID)(s_axi_bvalid))
			((S_AXI_BREADY)(s_axi_bready))
			((S_AXI_ARID)(s_axi_arid))
			((S_AXI_ARADDR)(s_axi_araddr))
			((S_AXI_ARLEN)(s_axi_arlen))
			((S_AXI_ARSIZE)(s_axi_arsize))
			((S_AXI_ARBURST)(s_axi_arburst))
			((S_AXI_ARCACHE)(s_axi_arcache))
			((S_AXI_ARVALID)(s_axi_arvalid))
			((S_AXI_ARREADY)(s_axi_arready))
			((S_AXI_RID)(s_axi_rid))
			((S_AXI_RDATA)(s_axi_rdata))
			((S_AXI_RRESP)(s_axi_rresp))
			((S_AXI_RLAST)(s_axi_rlast))
			((S_AXI_RVALID)(s_axi_rvalid))
			((S_AXI_RREADY)(s_axi_rready))
			((IP2Bus_Data)(ip2bus_data))
			((Bus2IP_Addr)(bus2ip_addr))
			((Bus2IP_Data)(bus2ip_data))
			((Bus2IP_BE)(bus2ip_be))
			((Bus2IP_Burst)(bus2ip_burst))
			((Bus2IP_RdCE)(bus2ip_rdce))
			((Bus2IP_WrCE)(bus2ip_wrce))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 13414(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 13414(_ent(_string \"virtex6"\))))
		(_gen(_int C_SELECT_XPM -2 0 13415 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~121 0 13416(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_INSTANCE 1 0 13416(_ent(_string \"axi_ethernetlite_inst"\))))
		(_gen(_int C_S_AXI_ACLK_PERIOD_PS -2 0 13417 \10000\ (_ent((i 10000)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 13418 \13\ (_ent gms((i 13)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 13419(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_DATA_WIDTH 2 0 13419 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_ID_WIDTH -2 0 13420 \4\ (_ent gms((i 4)))))
		(_type(_int ~STRING~122 0 13421(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 3 0 13421(_ent(_string \"AXI4"\))))
		(_gen(_int C_INCLUDE_MDIO -2 0 13423 \1\ (_ent((i 1)))))
		(_gen(_int C_INCLUDE_INTERNAL_LOOPBACK -2 0 13424 \0\ (_ent gms((i 0)))))
		(_gen(_int C_INCLUDE_GLOBAL_BUFFERS -2 0 13425 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 13426(_scalar (_to i 0 i 1))))
		(_gen(_int C_DUPLEX 4 0 13426 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 13427(_scalar (_to i 0 i 1))))
		(_gen(_int C_TX_PING_PONG 5 0 13427 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 13428(_scalar (_to i 0 i 1))))
		(_gen(_int C_RX_PING_PONG 6 0 13428 \0\ (_ent((i 0)))))
		(_port(_int s_axi_aclk -3 0 13435(_ent(_in))))
		(_port(_int s_axi_aresetn -3 0 13436(_ent(_in))))
		(_port(_int ip2intc_irpt -3 0 13437(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~12 0 13442(_array -3((_dto c 96 i 0)))))
		(_port(_int s_axi_awid 7 0 13442(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~12 0 13443(_array -3((_dto i 12 i 0)))))
		(_port(_int s_axi_awaddr 8 0 13443(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13444(_array -3((_dto i 7 i 0)))))
		(_port(_int s_axi_awlen 9 0 13444(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13445(_array -3((_dto i 2 i 0)))))
		(_port(_int s_axi_awsize 10 0 13445(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13446(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_awburst 11 0 13446(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13447(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_awcache 12 0 13447(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 13448(_ent(_in))))
		(_port(_int s_axi_awready -3 0 13449(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13452(_array -3((_dto i 31 i 0)))))
		(_port(_int s_axi_wdata 13 0 13452(_ent(_in))))
		(_port(_int s_axi_wstrb 12 0 13453(_ent(_in))))
		(_port(_int s_axi_wlast -3 0 13455(_ent(_in))))
		(_port(_int s_axi_wvalid -3 0 13456(_ent(_in))))
		(_port(_int s_axi_wready -3 0 13457(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~126 0 13460(_array -3((_dto c 97 i 0)))))
		(_port(_int s_axi_bid 14 0 13460(_ent(_out))))
		(_port(_int s_axi_bresp 11 0 13461(_ent(_out))))
		(_port(_int s_axi_bvalid -3 0 13462(_ent(_out))))
		(_port(_int s_axi_bready -3 0 13463(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~128 0 13465(_array -3((_dto c 98 i 0)))))
		(_port(_int s_axi_arid 15 0 13465(_ent(_in))))
		(_port(_int s_axi_araddr 8 0 13466(_ent(_in))))
		(_port(_int s_axi_arlen 9 0 13467(_ent(_in))))
		(_port(_int s_axi_arsize 10 0 13468(_ent(_in))))
		(_port(_int s_axi_arburst 11 0 13469(_ent(_in))))
		(_port(_int s_axi_arcache 12 0 13470(_ent(_in))))
		(_port(_int s_axi_arvalid -3 0 13471(_ent(_in))))
		(_port(_int s_axi_arready -3 0 13472(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1210 0 13475(_array -3((_dto c 99 i 0)))))
		(_port(_int s_axi_rid 16 0 13475(_ent(_out))))
		(_port(_int s_axi_rdata 13 0 13476(_ent(_out))))
		(_port(_int s_axi_rresp 11 0 13477(_ent(_out))))
		(_port(_int s_axi_rlast -3 0 13478(_ent(_out))))
		(_port(_int s_axi_rvalid -3 0 13479(_ent(_out))))
		(_port(_int s_axi_rready -3 0 13480(_ent(_in))))
		(_port(_int phy_tx_clk -3 0 13484(_ent(_in))))
		(_port(_int phy_rx_clk -3 0 13485(_ent(_in))))
		(_port(_int phy_crs -3 0 13486(_ent(_in))))
		(_port(_int phy_dv -3 0 13487(_ent(_in))))
		(_port(_int phy_rx_data 12 0 13488(_ent(_in))))
		(_port(_int phy_col -3 0 13489(_ent(_in))))
		(_port(_int phy_rx_er -3 0 13490(_ent(_in))))
		(_port(_int phy_rst_n -3 0 13491(_ent(_out))))
		(_port(_int phy_tx_en -3 0 13492(_ent(_out))))
		(_port(_int phy_tx_data 12 0 13493(_ent(_out))))
		(_port(_int phy_mdio_i -3 0 13494(_ent(_in))))
		(_port(_int phy_mdio_o -3 0 13495(_ent(_out))))
		(_port(_int phy_mdio_t -3 0 13496(_ent(_out))))
		(_port(_int phy_mdc -3 0 13497(_ent(_out))))
		(_type(_int ~BIT_VECTOR~13 0 13558(_array -4((_to i 0 i 47)))))
		(_cnst(_int NODE_MAC 17 0 13558(_arch(_string \"000000000000000001011110000000001111101011001110"\))))
		(_sig(_int phy_rx_clk_i -3 0 13564(_arch(_uni))))
		(_sig(_int phy_tx_clk_i -3 0 13565(_arch(_uni))))
		(_sig(_int phy_rx_clk_ib -3 0 13566(_arch(_uni))))
		(_sig(_int phy_tx_clk_ib -3 0 13567(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13568(_array -3((_dto i 3 i 0)))))
		(_sig(_int phy_rx_data_i 18 0 13568(_arch(_uni))))
		(_sig(_int phy_tx_data_i 18 0 13569(_arch(_uni))))
		(_sig(_int phy_tx_data_i_cdc 18 0 13570(_arch(_uni))))
		(_sig(_int phy_dv_i -3 0 13571(_arch(_uni))))
		(_sig(_int phy_rx_er_i -3 0 13572(_arch(_uni))))
		(_sig(_int phy_tx_en_i -3 0 13573(_arch(_uni))))
		(_sig(_int phy_tx_en_i_cdc -3 0 13574(_arch(_uni))))
		(_sig(_int Loopback -3 0 13575(_arch(_uni))))
		(_sig(_int phy_rx_data_in 18 0 13576(_arch(_uni))))
		(_sig(_int phy_rx_data_in_cdc 18 0 13577(_arch(_uni))))
		(_sig(_int phy_dv_in -3 0 13578(_arch(_uni))))
		(_sig(_int phy_dv_in_cdc -3 0 13579(_arch(_uni))))
		(_sig(_int phy_rx_data_reg 18 0 13580(_arch(_uni))))
		(_sig(_int phy_rx_er_reg -3 0 13581(_arch(_uni))))
		(_sig(_int phy_dv_reg -3 0 13582(_arch(_uni))))
		(_sig(_int phy_tx_clk_core -3 0 13584(_arch(_uni))))
		(_sig(_int phy_rx_clk_core -3 0 13585(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 13588(_array -3((_dto c 100 i 0)))))
		(_sig(_int temp_Bus2IP_Addr 19 0 13588(_arch(_uni))))
		(_sig(_int bus2ip_addr 19 0 13589(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 13590(_array -3((_dto c 101 i 0)))))
		(_sig(_int Bus2IP_Data 20 0 13590(_arch(_uni))))
		(_sig(_int bus2ip_rdce -3 0 13591(_arch(_uni))))
		(_sig(_int bus2ip_wrce -3 0 13592(_arch(_uni))))
		(_sig(_int ip2bus_data 20 0 13593(_arch(_uni))))
		(_sig(_int bus2ip_burst -3 0 13594(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH/8}-1~downto~0}~13 0 13595(_array -3((_dto c 102 i 0)))))
		(_sig(_int bus2ip_be 21 0 13595(_arch(_uni))))
		(_sig(_int bus_rst_tx_sync_core -3 0 13596(_arch(_uni))))
		(_sig(_int bus_rst_rx_sync_core -3 0 13598(_arch(_uni))))
		(_sig(_int bus_rst -3 0 13599(_arch(_uni))))
		(_sig(_int ip2bus_errack -3 0 13600(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~134 0 14014(_scalar (_dto i 3 i 0))))
		(_prcs
			(line__13649(_arch 0 0 13649(_assignment(_alias((PHY_rst_n)(S_AXI_ARESETN)))(_simpleassign BUF)(_trgt(41))(_sens(1)))))
			(line__13652(_arch 1 0 13652(_assignment(_alias((bus_rst)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(79))(_sens(1)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(mac_pkg))(unisim(VCOMPONENTS)))
	(_static
		(2)
	)
	(_model . imp 103 -1)
)
