{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606833697789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606833697795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 22:41:37 2020 " "Processing started: Tue Dec 01 22:41:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606833697795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833697795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6task4 -c lab6task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6task4 -c lab6task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833697795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606833698357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606833698357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_circuit_system/mylib/clktick.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_circuit_system/mylib/clktick.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick " "Found entity 1: clktick" {  } { { "../../mylib/clktick.v" "" { Text "C:/E2_circuit_system/mylib/clktick.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833706932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833706932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_circuit_system/mylib/pulse_gen.v/pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_circuit_system/mylib/pulse_gen.v/pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "../../mylib/pulse_gen.v/pulse_gen.v" "" { Text "C:/E2_circuit_system/mylib/pulse_gen.v/pulse_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833706936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833706936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_circuit_system/mylib/spi2adc.v/spi2adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_circuit_system/mylib/spi2adc.v/spi2adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2adc " "Found entity 1: spi2adc" {  } { { "../../mylib/spi2adc.v/spi2adc.v" "" { Text "C:/E2_circuit_system/mylib/spi2adc.v/spi2adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833706940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833706940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_circuit_system/mylib/spi2dac.v/spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_circuit_system/mylib/spi2dac.v/spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "../../mylib/spi2dac.v/spi2dac.v" "" { Text "C:/E2_circuit_system/mylib/spi2dac.v/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833706944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833706944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6task4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab6task4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6task4 " "Found entity 1: lab6task4" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833706948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833706948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/E2_circuit_system/lab6/task4/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833706952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833706952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo.v 1 1 " "Found 1 design units, including 1 entities, in source file echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "echo.v" "" { Text "C:/E2_circuit_system/lab6/task4/echo.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833706956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833706956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_echo.v 1 1 " "Found 1 design units, including 1 entities, in source file multiple_echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor2 " "Found entity 1: processor2" {  } { { "multiple_echo.v" "" { Text "C:/E2_circuit_system/lab6/task4/multiple_echo.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833706960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833706960 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6task4 " "Elaborating entity \"lab6task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606833707024 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab6task4.v(23) " "Output port \"HEX0\" at lab6task4.v(23) has no driver" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606833707025 "|lab6task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab6task4.v(23) " "Output port \"HEX1\" at lab6task4.v(23) has no driver" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606833707025 "|lab6task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab6task4.v(23) " "Output port \"HEX2\" at lab6task4.v(23) has no driver" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606833707025 "|lab6task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab6task4.v(24) " "Output port \"HEX3\" at lab6task4.v(24) has no driver" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606833707025 "|lab6task4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick clktick:GEN_10K " "Elaborating entity \"clktick\" for hierarchy \"clktick:GEN_10K\"" {  } { { "lab6task4.v" "GEN_10K" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:SPI_DAC_INTERFACE " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:SPI_DAC_INTERFACE\"" {  } { { "lab6task4.v" "SPI_DAC_INTERFACE" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2adc spi2adc:SPI_ADC_INTERFACE " "Elaborating entity \"spi2adc\" for hierarchy \"spi2adc:SPI_ADC_INTERFACE\"" {  } { { "lab6task4.v" "SPI_ADC_INTERFACE" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 spi2adc.v(131) " "Verilog HDL assignment warning at spi2adc.v(131): truncated value with size 12 to match size of target (10)" {  } { { "../../mylib/spi2adc.v/spi2adc.v" "" { Text "C:/E2_circuit_system/mylib/spi2adc.v/spi2adc.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606833707033 "|lab6task4|spi2adc:SPI_ADC_INTERFACE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:echo " "Elaborating entity \"processor\" for hierarchy \"processor:echo\"" {  } { { "lab6task4.v" "echo" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen processor:echo\|pulse_gen:PULSE " "Elaborating entity \"pulse_gen\" for hierarchy \"processor:echo\|pulse_gen:PULSE\"" {  } { { "echo.v" "PULSE" { Text "C:/E2_circuit_system/lab6/task4/echo.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo processor:echo\|fifo:delay " "Elaborating entity \"fifo\" for hierarchy \"processor:echo\|fifo:delay\"" {  } { { "echo.v" "delay" { Text "C:/E2_circuit_system/lab6/task4/echo.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processor:echo\|fifo:delay\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"processor:echo\|fifo:delay\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "C:/E2_circuit_system/lab6/task4/fifo.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:echo\|fifo:delay\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"processor:echo\|fifo:delay\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "C:/E2_circuit_system/lab6/task4/fifo.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:echo\|fifo:delay\|scfifo:scfifo_component " "Instantiated megafunction \"processor:echo\|fifo:delay\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606833707229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606833707229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606833707229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606833707229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606833707229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606833707229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606833707229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606833707229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606833707229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606833707229 ""}  } { { "fifo.v" "" { Text "C:/E2_circuit_system/lab6/task4/fifo.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606833707229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_eb11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_eb11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_eb11 " "Found entity 1: scfifo_eb11" {  } { { "db/scfifo_eb11.tdf" "" { Text "C:/E2_circuit_system/lab6/task4/db/scfifo_eb11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833707273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833707273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_eb11 processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated " "Elaborating entity \"scfifo_eb11\" for hierarchy \"processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lh11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lh11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lh11 " "Found entity 1: a_dpfifo_lh11" {  } { { "db/a_dpfifo_lh11.tdf" "" { Text "C:/E2_circuit_system/lab6/task4/db/a_dpfifo_lh11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833707292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833707292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lh11 processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\|a_dpfifo_lh11:dpfifo " "Elaborating entity \"a_dpfifo_lh11\" for hierarchy \"processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\|a_dpfifo_lh11:dpfifo\"" {  } { { "db/scfifo_eb11.tdf" "dpfifo" { Text "C:/E2_circuit_system/lab6/task4/db/scfifo_eb11.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_4be.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_4be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_4be " "Found entity 1: a_fefifo_4be" {  } { { "db/a_fefifo_4be.tdf" "" { Text "C:/E2_circuit_system/lab6/task4/db/a_fefifo_4be.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833707310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833707310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_4be processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\|a_dpfifo_lh11:dpfifo\|a_fefifo_4be:fifo_state " "Elaborating entity \"a_fefifo_4be\" for hierarchy \"processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\|a_dpfifo_lh11:dpfifo\|a_fefifo_4be:fifo_state\"" {  } { { "db/a_dpfifo_lh11.tdf" "fifo_state" { Text "C:/E2_circuit_system/lab6/task4/db/a_dpfifo_lh11.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h47 " "Found entity 1: cntr_h47" {  } { { "db/cntr_h47.tdf" "" { Text "C:/E2_circuit_system/lab6/task4/db/cntr_h47.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833707356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833707356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h47 processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\|a_dpfifo_lh11:dpfifo\|a_fefifo_4be:fifo_state\|cntr_h47:count_usedw " "Elaborating entity \"cntr_h47\" for hierarchy \"processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\|a_dpfifo_lh11:dpfifo\|a_fefifo_4be:fifo_state\|cntr_h47:count_usedw\"" {  } { { "db/a_fefifo_4be.tdf" "count_usedw" { Text "C:/E2_circuit_system/lab6/task4/db/a_fefifo_4be.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a8m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a8m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a8m1 " "Found entity 1: altsyncram_a8m1" {  } { { "db/altsyncram_a8m1.tdf" "" { Text "C:/E2_circuit_system/lab6/task4/db/altsyncram_a8m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833707404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833707404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a8m1 processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\|a_dpfifo_lh11:dpfifo\|altsyncram_a8m1:FIFOram " "Elaborating entity \"altsyncram_a8m1\" for hierarchy \"processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\|a_dpfifo_lh11:dpfifo\|altsyncram_a8m1:FIFOram\"" {  } { { "db/a_dpfifo_lh11.tdf" "FIFOram" { Text "C:/E2_circuit_system/lab6/task4/db/a_dpfifo_lh11.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54b " "Found entity 1: cntr_54b" {  } { { "db/cntr_54b.tdf" "" { Text "C:/E2_circuit_system/lab6/task4/db/cntr_54b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606833707450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833707450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54b processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\|a_dpfifo_lh11:dpfifo\|cntr_54b:rd_ptr_count " "Elaborating entity \"cntr_54b\" for hierarchy \"processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\|a_dpfifo_lh11:dpfifo\|cntr_54b:rd_ptr_count\"" {  } { { "db/a_dpfifo_lh11.tdf" "rd_ptr_count" { Text "C:/E2_circuit_system/lab6/task4/db/a_dpfifo_lh11.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833707452 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\|a_dpfifo_lh11:dpfifo\|altsyncram_a8m1:FIFOram\|q_b\[0\] " "Synthesized away node \"processor:echo\|fifo:delay\|scfifo:scfifo_component\|scfifo_eb11:auto_generated\|a_dpfifo_lh11:dpfifo\|altsyncram_a8m1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_a8m1.tdf" "" { Text "C:/E2_circuit_system/lab6/task4/db/altsyncram_a8m1.tdf" 39 2 0 } } { "db/a_dpfifo_lh11.tdf" "" { Text "C:/E2_circuit_system/lab6/task4/db/a_dpfifo_lh11.tdf" 40 2 0 } } { "db/scfifo_eb11.tdf" "" { Text "C:/E2_circuit_system/lab6/task4/db/scfifo_eb11.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo.v" "" { Text "C:/E2_circuit_system/lab6/task4/fifo.v" 72 0 0 } } { "echo.v" "" { Text "C:/E2_circuit_system/lab6/task4/echo.v" 36 0 0 } } { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606833707554 "|lab6task4|processor:echo|fifo:delay|scfifo:scfifo_component|scfifo_eb11:auto_generated|a_dpfifo_lh11:dpfifo|altsyncram_a8m1:FIFOram|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1606833707554 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1606833707554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "lab6task4.v" "" { Text "C:/E2_circuit_system/lab6/task4/lab6task4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606833707956 "|lab6task4|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606833707956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606833708025 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606833708303 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606833708492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606833708492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606833708583 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606833708583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606833708583 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606833708583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606833708583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606833708619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 22:41:48 2020 " "Processing ended: Tue Dec 01 22:41:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606833708619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606833708619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606833708619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606833708619 ""}
