[*]
[*] GTKWave Analyzer v3.3.87 (w)1999-2017 BSI
[*] Sun Aug  5 12:00:52 2018
[*]
[dumpfile] "/Users/damien/dev/systemVerilog/async_fifo/sim/test/dump.lxt"
[dumpfile_mtime] "Sun Aug  5 11:55:44 2018"
[dumpfile_size] 6440
[savefile] "/Users/damien/dev/systemVerilog/async_fifo/sim/test/wave.gtkw"
[timestart] 3019200
[size] 1280 730
[pos] 0 0
*-16.372753 3190100 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] async_fifo_unit_test.
[treeopen] async_fifo_unit_test.dut.
[sst_width] 196
[signals_width] 332
[sst_expanded] 1
[sst_vpaned_height] 492
@200
-TB
@22
async_fifo_unit_test.svut_error[31:0]
async_fifo_unit_test.svut_nb_test[31:0]
async_fifo_unit_test.svut_nb_test_success[31:0]
async_fifo_unit_test.i[31:0]
@28
async_fifo_unit_test.wclk[0]
async_fifo_unit_test.wrst_n[0]
async_fifo_unit_test.winc[0]
@22
async_fifo_unit_test.wdata[31:0]
@28
async_fifo_unit_test.wfull[0]
async_fifo_unit_test.rclk[0]
async_fifo_unit_test.rrst_n[0]
async_fifo_unit_test.rinc[0]
@22
async_fifo_unit_test.rdata[31:0]
@28
async_fifo_unit_test.rempty[0]
@200
-DUT
@28
async_fifo_unit_test.dut.rclk[0]
async_fifo_unit_test.dut.rrst_n[0]
async_fifo_unit_test.dut.rinc[0]
@22
async_fifo_unit_test.dut.raddr[3:0]
async_fifo_unit_test.dut.rdata[31:0]
@28
async_fifo_unit_test.dut.rempty[0]
@22
async_fifo_unit_test.dut.rptr[4:0]
async_fifo_unit_test.dut.rq2_wptr[4:0]
@28
async_fifo_unit_test.dut.wclk[0]
async_fifo_unit_test.dut.wrst_n[0]
async_fifo_unit_test.dut.winc[0]
async_fifo_unit_test.dut.wfull[0]
@22
async_fifo_unit_test.dut.wdata[31:0]
async_fifo_unit_test.dut.wptr[4:0]
async_fifo_unit_test.dut.wq2_rptr[4:0]
@200
-FIFO MEM
@28
async_fifo_unit_test.dut.fifomem.wclk[0]
async_fifo_unit_test.dut.fifomem.wclken[0]
@22
async_fifo_unit_test.dut.fifomem.waddr[3:0]
async_fifo_unit_test.dut.fifomem.wdata[31:0]
@28
async_fifo_unit_test.dut.fifomem.wfull[0]
@22
async_fifo_unit_test.dut.fifomem.raddr[3:0]
async_fifo_unit_test.dut.fifomem.rdata[31:0]
@200
-RD PTR EMPTY
@28
async_fifo_unit_test.dut.rptr_empty.rclk[0]
async_fifo_unit_test.dut.rptr_empty.rrst_n[0]
async_fifo_unit_test.dut.rptr_empty.arempty[0]
async_fifo_unit_test.dut.rptr_empty.arempty_val[0]
@22
async_fifo_unit_test.dut.rptr_empty.raddr[3:0]
async_fifo_unit_test.dut.rptr_empty.rbin[4:0]
async_fifo_unit_test.dut.rptr_empty.rbinnext[4:0]
@28
async_fifo_unit_test.dut.rptr_empty.rclk[0]
async_fifo_unit_test.dut.rptr_empty.rempty[0]
async_fifo_unit_test.dut.rptr_empty.rempty_val[0]
@22
async_fifo_unit_test.dut.rptr_empty.rgraynext[4:0]
async_fifo_unit_test.dut.rptr_empty.rgraynextm1[4:0]
@28
async_fifo_unit_test.dut.rptr_empty.rinc[0]
@22
async_fifo_unit_test.dut.rptr_empty.rptr[4:0]
async_fifo_unit_test.dut.rptr_empty.rq2_wptr[4:0]
[pattern_trace] 1
[pattern_trace] 0
