<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 190524.01 autogenerated file 
       Input: ./node_reg.rdl
       Parms: ./node_reg.params
       Date: Sun Dec 06 17:52:46 EST 2020
 -->

<map version="190524.01">
  <id>top</id>
  <baseaddr>0</baseaddr>
  <shorttext>top registers</shorttext>
  <regset>
    <id>node</id>
    <shorttext>node registers</shorttext>
    <baseaddr>0x200000</baseaddr>
    <reg>
      <id>reg_type_node</id>
      <parentpath>node</parentpath>
      <shorttext>reg_type_node register</shorttext>
      <baseaddr>0x200000</baseaddr>
      <width>64</width>
      <longtext><![CDATA[System designation and Absolute Node Number of this node - value is set at system boot time and should not be altered by software]]></longtext>
      <field>
        <id>condor_system</id>
        <shorttext>condor_system field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
      </field>
      <field>
        <id>absolute_node_number</id>
        <shorttext>absolute_node_number field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>reg_num_nodes</id>
      <parentpath>node</parentpath>
      <shorttext>reg_num_nodes register</shorttext>
      <baseaddr>0x200008</baseaddr>
      <width>64</width>
      <longtext><![CDATA[Log2 of Number of Nodes in the system.  This value is read by the Gossamer Cores using the LSR instruction]]></longtext>
      <field>
        <id>log2_num_nodes</id>
        <shorttext>log2_num_nodes field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>5</width>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>reg_msp_size</id>
      <parentpath>node</parentpath>
      <shorttext>reg_msp_size register</shorttext>
      <baseaddr>0x200010</baseaddr>
      <width>64</width>
      <longtext><![CDATA[MSP Size - this value specifies the amount of memory (in GB) installed in each msp in the node. Note - ALL msps in the node must have the same amount of memory.  This value is read by the Gossamer Cores using the LSR instruction. 0=4GB, 1=8GB, 2=16GB, 3=32GB (Number of address bits: 0=32 bits, 1=33 bits, 2=34 bits, 3=35 bits)]]></longtext>
      <field>
        <id>msp_size</id>
        <shorttext>msp_size field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>reg_clst_msp</id>
      <parentpath>node</parentpath>
      <shorttext>reg_clst_msp register</shorttext>
      <baseaddr>0x200018</baseaddr>
      <width>64</width>
      <longtext><![CDATA[Number of clusters and msps in this node]]></longtext>
      <field>
        <id>num_clusters</id>
        <shorttext>num_clusters field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>4</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>num_msps</id>
        <shorttext>num_msps field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>4</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_cores_cluster</id>
      <parentpath>node</parentpath>
      <shorttext>reg_cores_cluster register</shorttext>
      <baseaddr>0x200020</baseaddr>
      <width>64</width>
      <longtext><![CDATA[Number of Gossamer Cores per cluster in this node]]></longtext>
      <field>
        <id>cores_per_cluster</id>
        <shorttext>cores_per_cluster field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>4</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_avl_mon</id>
      <parentpath>node</parentpath>
      <shorttext>reg_avl_mon register</shorttext>
      <baseaddr>0x200028</baseaddr>
      <width>64</width>
      <longtext><![CDATA[Enable PCIe reads]]></longtext>
      <field>
        <id>avalon_timeout_bar2</id>
        <shorttext>avalon_timeout_bar2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ffff</reset>
        <lowidx>32</lowidx>
        <width>16</width>
      </field>
      <field>
        <id>avalon_timeout_bar0</id>
        <shorttext>avalon_timeout_bar0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ffff</reset>
        <lowidx>16</lowidx>
        <width>16</width>
      </field>
      <field>
        <id>avalon_monitor_bypass2</id>
        <shorttext>avalon_monitor_bypass2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>9</lowidx>
        <width>1</width>
      </field>
      <field>
        <id>avalon_monitor_bypass0</id>
        <shorttext>avalon_monitor_bypass0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
      </field>
      <field>
        <id>enable_pcie_read</id>
        <shorttext>enable_pcie_read field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>reg_dbg_mon</id>
      <parentpath>node</parentpath>
      <shorttext>reg_dbg_mon register</shorttext>
      <baseaddr>0x200030</baseaddr>
      <width>32</width>
      <longtext><![CDATA[Debug register status: bit 2 - NCR debug registers enabled, bit 1 - MFE debug registers enabled, bit 0]]></longtext>
      <field>
        <id>ncr_debug_enabled</id>
        <shorttext>ncr_debug_enabled field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>mfe_debug_enabled</id>
        <shorttext>mfe_debug_enabled field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_rt_ctr</id>
      <parentpath>node</parentpath>
      <shorttext>reg_rt_ctr register</shorttext>
      <baseaddr>0x200038</baseaddr>
      <width>64</width>
      <longtext><![CDATA[64-bit counter that increments on every core clock cycle once out of reset.  Can be set by the Stationary Core at boot time for synchronization amongst nodes.  All counters are expected to be approximately synchronized, but may vary slightly due to network latency.  Value can be read by Gossamer Cores using the LSR instruction. Value can be read by Stationary Core using MMR]]></longtext>
      <field>
        <id>real_time_counter</id>
        <shorttext>real_time_counter field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>rw</hwaccess>
        </hwinfo>
        <reset>ffffffffffffffff</reset>
        <lowidx>0</lowidx>
        <width>64</width>
        <hwmod></hwmod>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>reg_ign_pa</id>
      <parentpath>node</parentpath>
      <shorttext>reg_ign_pa register</shorttext>
      <baseaddr>0x200040</baseaddr>
      <width>32</width>
      <longtext><![CDATA[When this bit is set the physical address bit is ignored and all addresses are handled as physical addresses]]></longtext>
      <field>
        <id>ignore_phy_addr</id>
        <shorttext>ignore_phy_addr field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>reg_dis_ls</id>
      <parentpath>node</parentpath>
      <shorttext>reg_dis_ls register</shorttext>
      <baseaddr>0x200044</baseaddr>
      <width>32</width>
      <longtext><![CDATA[When this bit is set the local spawn function is disabled]]></longtext>
      <field>
        <id>disable_local_spawn</id>
        <shorttext>disable_local_spawn field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>reg_cdt1</id>
      <parentpath>node</parentpath>
      <shorttext>reg_cdt1 register</shorttext>
      <baseaddr>0x200048</baseaddr>
      <width>64</width>
      <longtext><![CDATA[Credit tracking - [63] OVERWRITE_CREDITS - if set to 1, the value of ADJUST_CREDITS will overwrite the value of the CREDITS register.  Otherwise, writing a signed value to ADJUST_CREDITS will adjust the number of credits available in the CREDITS register, [15:0] signed CREDITS tracking register.  CREDITS is a Read-only register that is reset to 0 and adjusted by writing a signed number to the ADJUST_CREDITS register]]></longtext>
      <field>
        <id>overwrite_credits</id>
        <shorttext>overwrite_credits field</shorttext>
        <access>RW</access>
        <singlepulse></singlepulse>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>63</lowidx>
        <width>1</width>
      </field>
      <field>
        <id>node_credits</id>
        <shorttext>node_credits field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>rw</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <hwmod></hwmod>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>reg_cdt2</id>
      <parentpath>node</parentpath>
      <shorttext>reg_cdt2 register</shorttext>
      <baseaddr>0x200050</baseaddr>
      <width>64</width>
      <longtext><![CDATA[[63] TRACK_MIGRATION - if set, indicates that migrations should be tracked with the CREDITS/THREADS, [15:0] THREADS - read only register containing the number of threads residing on the node]]></longtext>
      <field>
        <id>track_migration</id>
        <shorttext>track_migration field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>63</lowidx>
        <width>1</width>
      </field>
      <field>
        <id>enable_credits</id>
        <shorttext>enable_credits field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>32</lowidx>
        <width>1</width>
      </field>
      <field>
        <id>node_threads</id>
        <shorttext>node_threads field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>16</width>
        <hwmod></hwmod>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>reg_hilo</id>
      <parentpath>node</parentpath>
      <shorttext>reg_hilo register</shorttext>
      <baseaddr>0x200058</baseaddr>
      <width>32</width>
      <longtext><![CDATA[Static HI/LO controls for DSP sub and negate inputs which cannot be strapped -- SW SHOULD NOT WR THIS REGISTER]]></longtext>
      <field>
        <id>dsp_hi</id>
        <shorttext>dsp_hi field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
      </field>
      <field>
        <id>dsp_lo</id>
        <shorttext>dsp_lo field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>reg_rst</id>
      <parentpath>node</parentpath>
      <shorttext>reg_rst register</shorttext>
      <baseaddr>0x200060</baseaddr>
      <width>64</width>
      <longtext><![CDATA[Soft Reset controls]]></longtext>
      <field>
        <id>reset_srio_control</id>
        <shorttext>reset_srio_control field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
      </field>
      <field>
        <id>reset_srio</id>
        <shorttext>reset_srio field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>6</width>
      </field>
      <field>
        <id>reset_emif</id>
        <shorttext>reset_emif field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>8</width>
      </field>
      <field>
        <id>reset_me</id>
        <shorttext>reset_me field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
      </field>
      <field>
        <id>reset_msp</id>
        <shorttext>reset_msp field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>4</width>
      </field>
      <field>
        <id>reset_cluster</id>
        <shorttext>reset_cluster field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>4</width>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>reg_amm_0</id>
      <parentpath>node</parentpath>
      <shorttext>reg_amm_0 register</shorttext>
      <baseaddr>0x200068</baseaddr>
      <width>64</width>
      <field>
        <id>amm_0_read_rsp</id>
        <shorttext>amm_0_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>amm_0_read_req</id>
        <shorttext>amm_0_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_amm_1</id>
      <parentpath>node</parentpath>
      <shorttext>reg_amm_1 register</shorttext>
      <baseaddr>0x200070</baseaddr>
      <width>64</width>
      <field>
        <id>amm_1_read_rsp</id>
        <shorttext>amm_1_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>amm_1_read_req</id>
        <shorttext>amm_1_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_amm_2</id>
      <parentpath>node</parentpath>
      <shorttext>reg_amm_2 register</shorttext>
      <baseaddr>0x200078</baseaddr>
      <width>64</width>
      <field>
        <id>amm_2_read_rsp</id>
        <shorttext>amm_2_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>amm_2_read_req</id>
        <shorttext>amm_2_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_amm_3</id>
      <parentpath>node</parentpath>
      <shorttext>reg_amm_3 register</shorttext>
      <baseaddr>0x200080</baseaddr>
      <width>64</width>
      <field>
        <id>amm_3_read_rsp</id>
        <shorttext>amm_3_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>amm_3_read_req</id>
        <shorttext>amm_3_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_amm_4</id>
      <parentpath>node</parentpath>
      <shorttext>reg_amm_4 register</shorttext>
      <baseaddr>0x200088</baseaddr>
      <width>64</width>
      <field>
        <id>amm_4_read_rsp</id>
        <shorttext>amm_4_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>amm_4_read_req</id>
        <shorttext>amm_4_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_amm_5</id>
      <parentpath>node</parentpath>
      <shorttext>reg_amm_5 register</shorttext>
      <baseaddr>0x200090</baseaddr>
      <width>64</width>
      <field>
        <id>amm_5_read_rsp</id>
        <shorttext>amm_5_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>amm_5_read_req</id>
        <shorttext>amm_5_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_amm_6</id>
      <parentpath>node</parentpath>
      <shorttext>reg_amm_6 register</shorttext>
      <baseaddr>0x200098</baseaddr>
      <width>64</width>
      <field>
        <id>amm_6_read_rsp</id>
        <shorttext>amm_6_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>amm_6_read_req</id>
        <shorttext>amm_6_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_amm_7</id>
      <parentpath>node</parentpath>
      <shorttext>reg_amm_7 register</shorttext>
      <baseaddr>0x2000a0</baseaddr>
      <width>64</width>
      <field>
        <id>amm_7_read_rsp</id>
        <shorttext>amm_7_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>amm_7_read_req</id>
        <shorttext>amm_7_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_avs_sc</id>
      <parentpath>node</parentpath>
      <shorttext>reg_avs_sc register</shorttext>
      <baseaddr>0x2000a8</baseaddr>
      <width>64</width>
      <field>
        <id>avs_sc_read_rsp</id>
        <shorttext>avs_sc_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>avs_sc_read_req</id>
        <shorttext>avs_sc_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_ndlt_0</id>
      <parentpath>node</parentpath>
      <shorttext>reg_ndlt_0 register</shorttext>
      <baseaddr>0x2000b0</baseaddr>
      <width>64</width>
      <field>
        <id>avs_ndlt_0_read_rsp</id>
        <shorttext>avs_ndlt_0_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>avs_ndlt_0_read_req</id>
        <shorttext>avs_ndlt_0_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_ndlt_1</id>
      <parentpath>node</parentpath>
      <shorttext>reg_ndlt_1 register</shorttext>
      <baseaddr>0x2000b8</baseaddr>
      <width>64</width>
      <field>
        <id>avs_ndlt_1_read_rsp</id>
        <shorttext>avs_ndlt_1_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>avs_ndlt_1_read_req</id>
        <shorttext>avs_ndlt_1_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_ndlt_2</id>
      <parentpath>node</parentpath>
      <shorttext>reg_ndlt_2 register</shorttext>
      <baseaddr>0x2000c0</baseaddr>
      <width>64</width>
      <field>
        <id>avs_ndlt_2_read_rsp</id>
        <shorttext>avs_ndlt_2_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>avs_ndlt_2_read_req</id>
        <shorttext>avs_ndlt_2_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_ndlt_3</id>
      <parentpath>node</parentpath>
      <shorttext>reg_ndlt_3 register</shorttext>
      <baseaddr>0x2000c8</baseaddr>
      <width>64</width>
      <field>
        <id>avs_ndlt_3_read_rsp</id>
        <shorttext>avs_ndlt_3_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>avs_ndlt_3_read_req</id>
        <shorttext>avs_ndlt_3_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_ndlt_4</id>
      <parentpath>node</parentpath>
      <shorttext>reg_ndlt_4 register</shorttext>
      <baseaddr>0x2000d0</baseaddr>
      <width>64</width>
      <field>
        <id>avs_ndlt_4_read_rsp</id>
        <shorttext>avs_ndlt_4_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>avs_ndlt_4_read_req</id>
        <shorttext>avs_ndlt_4_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_ndlt_5</id>
      <parentpath>node</parentpath>
      <shorttext>reg_ndlt_5 register</shorttext>
      <baseaddr>0x2000d8</baseaddr>
      <width>64</width>
      <field>
        <id>avs_ndlt_5_read_rsp</id>
        <shorttext>avs_ndlt_5_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>avs_ndlt_5_read_req</id>
        <shorttext>avs_ndlt_5_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_ndlt_6</id>
      <parentpath>node</parentpath>
      <shorttext>reg_ndlt_6 register</shorttext>
      <baseaddr>0x2000e0</baseaddr>
      <width>64</width>
      <field>
        <id>avs_ndlt_6_read_rsp</id>
        <shorttext>avs_ndlt_6_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>avs_ndlt_6_read_req</id>
        <shorttext>avs_ndlt_6_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_ndlt_7</id>
      <parentpath>node</parentpath>
      <shorttext>reg_ndlt_7 register</shorttext>
      <baseaddr>0x2000e8</baseaddr>
      <width>64</width>
      <field>
        <id>avs_ndlt_7_read_rsp</id>
        <shorttext>avs_ndlt_7_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>avs_ndlt_7_read_req</id>
        <shorttext>avs_ndlt_7_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_me_reg</id>
      <parentpath>node</parentpath>
      <shorttext>reg_me_reg register</shorttext>
      <baseaddr>0x2000f0</baseaddr>
      <width>64</width>
      <field>
        <id>avs_me_regif_read_rsp</id>
        <shorttext>avs_me_regif_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>avs_me_regif_read_req</id>
        <shorttext>avs_me_regif_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_ncr_reg</id>
      <parentpath>node</parentpath>
      <shorttext>reg_ncr_reg register</shorttext>
      <baseaddr>0x2000f8</baseaddr>
      <width>64</width>
      <field>
        <id>avs_ncr_regif_read_rsp</id>
        <shorttext>avs_ncr_regif_read_rsp field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>avs_ncr_regif_read_req</id>
        <shorttext>avs_ncr_regif_read_req field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_cal_fail</id>
      <parentpath>node</parentpath>
      <shorttext>reg_cal_fail register</shorttext>
      <baseaddr>0x200100</baseaddr>
      <width>64</width>
      <field>
        <id>all_mem_cal_fail</id>
        <shorttext>all_mem_cal_fail field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>all_mem_cal_success</id>
        <shorttext>all_mem_cal_success field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_bar0</id>
      <parentpath>node</parentpath>
      <shorttext>reg_bar0 register</shorttext>
      <baseaddr>0x200108</baseaddr>
      <width>64</width>
      <field>
        <id>max_wait_delay_bar0</id>
        <shorttext>max_wait_delay_bar0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>17</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>reg_bar2</id>
      <parentpath>node</parentpath>
      <shorttext>reg_bar2 register</shorttext>
      <baseaddr>0x200110</baseaddr>
      <width>64</width>
      <field>
        <id>sc_bar2_write_burst_set</id>
        <shorttext>sc_bar2_write_burst_set field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>40</lowidx>
        <width>6</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>sc_bar2_read_burst_set</id>
        <shorttext>sc_bar2_read_burst_set field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>32</lowidx>
        <width>6</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>max_wait_delay_bar2</id>
        <shorttext>max_wait_delay_bar2 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>17</width>
        <hwmod></hwmod>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <highaddr>0x200117</highaddr>
  </regset>
</map>
