Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: KTANE_Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "KTANE_Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "KTANE_Main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : KTANE_Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\ClockDivider20M.vhd" into library work
Parsing entity <ClockDivider20M>.
Parsing architecture <Behavioral> of entity <clockdivider20m>.
Parsing VHDL file "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\ClockDivider100K.vhd" into library work
Parsing entity <ClockDivider100K>.
Parsing architecture <Behavioral> of entity <clockdivider100k>.
Parsing VHDL file "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\SegmentTimerMultiplexer.vhd" into library work
Parsing entity <SegmentTimerMultiplexer>.
Parsing architecture <Behavioral> of entity <segmenttimermultiplexer>.
Parsing VHDL file "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\CountdownTimer_130.vhd" into library work
Parsing entity <CountdownTimer_130>.
Parsing architecture <Behavioral> of entity <countdowntimer_130>.
Parsing VHDL file "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\BCDto7Seg.vhd" into library work
Parsing entity <BCDto7Seg>.
Parsing architecture <Behavioral> of entity <bcdto7seg>.
Parsing VHDL file "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\WinChecker.vhd" into library work
Parsing entity <WinChecker>.
Parsing architecture <Behavioral> of entity <winchecker>.
Parsing VHDL file "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\StrikeCounter.vhd" into library work
Parsing entity <StrikeCounter>.
Parsing architecture <Behavioral> of entity <strikecounter>.
Parsing VHDL file "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\SegmentDisplay.vhd" into library work
Parsing entity <SegmentDisplay>.
Parsing architecture <Behavioral> of entity <segmentdisplay>.
Parsing VHDL file "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\DebounceButton.vhd" into library work
Parsing entity <DebounceButton>.
Parsing architecture <Behavioral> of entity <debouncebutton>.
Parsing VHDL file "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\KTANE_Main.vhd" into library work
Parsing entity <KTANE_Main>.
Parsing architecture <Behavioral> of entity <ktane_main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <KTANE_Main> (architecture <Behavioral>) from library <work>.

Elaborating entity <DebounceButton> (architecture <Behavioral>) from library <work>.

Elaborating entity <SegmentDisplay> (architecture <Behavioral>) from library <work>.

Elaborating entity <CountdownTimer_130> (architecture <Behavioral>) from library <work>.

Elaborating entity <ClockDivider20M> (architecture <Behavioral>) from library <work>.

Elaborating entity <BCDto7Seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <SegmentTimerMultiplexer> (architecture <Behavioral>) from library <work>.

Elaborating entity <ClockDivider100K> (architecture <Behavioral>) from library <work>.

Elaborating entity <StrikeCounter> (architecture <Behavioral>) from library <work>.

Elaborating entity <WinChecker> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\KTANE_Main.vhd" Line 138: Assignment to isloss ignored, since the identifier is never used
WARNING:Xst:2972 - "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\KTANE_Main.vhd" line 85. All outputs of instance <StartDebounce> of block <DebounceButton> are unconnected in block <KTANE_Main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\KTANE_Main.vhd" line 97. All outputs of instance <ToggleDebounce> of block <DebounceButton> are unconnected in block <KTANE_Main>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\KTANE_Main.vhd" line 120. All outputs of instance <CheckWin> of block <WinChecker> are unconnected in block <KTANE_Main>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <KTANE_Main>.
    Related source file is "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\KTANE_Main.vhd".
INFO:Xst:3210 - "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\KTANE_Main.vhd" line 85: Output port <deb_inp> of the instance <StartDebounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\KTANE_Main.vhd" line 97: Output port <deb_inp> of the instance <ToggleDebounce> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\KTANE_Main.vhd" line 104: Output port <timeout> of the instance <Segment> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\KTANE_Main.vhd" line 120: Output port <win_out> of the instance <CheckWin> is unconnected or connected to loadless signal.
    Found 4x2-bit Read Only RAM for signal <strikeLED>
    Summary:
	inferred   1 RAM(s).
Unit <KTANE_Main> synthesized.

Synthesizing Unit <DebounceButton>.
    Related source file is "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\DebounceButton.vhd".
    Found 1-bit register for signal <d2>.
    Found 1-bit register for signal <d3>.
    Found 1-bit register for signal <d1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <DebounceButton> synthesized.

Synthesizing Unit <SegmentDisplay>.
    Related source file is "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\SegmentDisplay.vhd".
    Summary:
	no macro.
Unit <SegmentDisplay> synthesized.

Synthesizing Unit <CountdownTimer_130>.
    Related source file is "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\CountdownTimer_130.vhd".
    Found 4-bit register for signal <min>.
    Found 4-bit register for signal <sec2>.
    Found 4-bit register for signal <sec1>.
    Found 1-bit register for signal <tc>.
    Found finite state machine <FSM_0> for signal <min>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | dividedClk (falling_edge)                      |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_8_o_GND_8_o_sub_7_OUT<3:0>> created at line 87.
    Found 4-bit subtractor for signal <GND_8_o_GND_8_o_sub_14_OUT<3:0>> created at line 96.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CountdownTimer_130> synthesized.

Synthesizing Unit <ClockDivider20M>.
    Related source file is "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\ClockDivider20M.vhd".
    Found 24-bit register for signal <count>.
    Found 1-bit register for signal <tmp>.
    Found 24-bit adder for signal <count[23]_GND_9_o_add_1_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClockDivider20M> synthesized.

Synthesizing Unit <BCDto7Seg>.
    Related source file is "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\BCDto7Seg.vhd".
    Found 16x8-bit Read Only RAM for signal <segments>
    Summary:
	inferred   1 RAM(s).
Unit <BCDto7Seg> synthesized.

Synthesizing Unit <SegmentTimerMultiplexer>.
    Related source file is "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\SegmentTimerMultiplexer.vhd".
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_12_o_add_1_OUT> created at line 70.
    Found 4x4-bit Read Only RAM for signal <common_out>
    Found 8-bit 4-to-1 multiplexer for signal <seg_out> created at line 76.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SegmentTimerMultiplexer> synthesized.

Synthesizing Unit <ClockDivider100K>.
    Related source file is "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\ClockDivider100K.vhd".
    Found 16-bit register for signal <count>.
    Found 1-bit register for signal <tmp>.
    Found 16-bit adder for signal <count[15]_GND_13_o_add_1_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClockDivider100K> synthesized.

Synthesizing Unit <StrikeCounter>.
    Related source file is "C:\Users\Predator\Desktop\Learning Resources\DigitalSystem\KTANE_Main\StrikeCounter.vhd".
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_14_o_add_1_OUT> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <StrikeCounter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x8-bit single-port Read Only RAM                    : 3
 4x2-bit single-port Read Only RAM                     : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 1
 2-bit adder                                           : 2
 24-bit adder                                          : 1
 4-bit subtractor                                      : 2
# Registers                                            : 12
 1-bit register                                        : 6
 16-bit register                                       : 1
 2-bit register                                        : 2
 24-bit register                                       : 1
 4-bit register                                        : 2
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 2
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCDto7Seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segments> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segments>      |          |
    -----------------------------------------------------------------------
Unit <BCDto7Seg> synthesized (advanced).

Synthesizing (advanced) Unit <ClockDivider100K>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ClockDivider100K> synthesized (advanced).

Synthesizing (advanced) Unit <ClockDivider20M>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ClockDivider20M> synthesized (advanced).

Synthesizing (advanced) Unit <CountdownTimer_130>.
The following registers are absorbed into counter <sec2>: 1 register on signal <sec2>.
Unit <CountdownTimer_130> synthesized (advanced).

Synthesizing (advanced) Unit <KTANE_Main>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_strikeLED> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <strikeCount>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <strikeLED>     |          |
    -----------------------------------------------------------------------
Unit <KTANE_Main> synthesized (advanced).

Synthesizing (advanced) Unit <SegmentTimerMultiplexer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_common_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <common_out>    |          |
    -----------------------------------------------------------------------
Unit <SegmentTimerMultiplexer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x8-bit single-port distributed Read Only RAM        : 3
 4x2-bit single-port distributed Read Only RAM         : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 4-bit down counter                                    : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Segment/Timer/FSM_0> on signal <min[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0
 0000  | 1
-------------------

Optimizing unit <KTANE_Main> ...

Optimizing unit <CountdownTimer_130> ...
WARNING:Xst:1293 - FF/Latch <sec1_3> has a constant value of 0 in block <CountdownTimer_130>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sec1_3> has a constant value of 0 in block <CountdownTimer_130>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Segment/Timer/tc> of sequential type is unconnected in block <KTANE_Main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block KTANE_Main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : KTANE_Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 207
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 38
#      LUT2                        : 23
#      LUT3                        : 4
#      LUT4                        : 8
#      LUT5                        : 26
#      LUT6                        : 22
#      MUXCY                       : 38
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 57
#      FD                          : 3
#      FDC                         : 48
#      FDC_1                       : 1
#      FDCE                        : 2
#      FDCE_1                      : 1
#      FDPE_1                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 6
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              57  out of  11440     0%  
 Number of Slice LUTs:                  127  out of   5720     2%  
    Number used as Logic:               127  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    128
   Number with an unused Flip Flop:      71  out of    128    55%  
   Number with an unused LUT:             1  out of    128     0%  
   Number of fully used LUT-FF pairs:    56  out of    128    43%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  26  out of    102    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+--------------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)          | Load  |
--------------------------------------------------+--------------------------------+-------+
StrikeResult/isStrike(StrikeResult/isStrike<0>1:O)| NONE(*)(StrikeResult/count_1)  | 2     |
clk                                               | BUFGP                          | 45    |
Segment/Multiplex/ClockDivider/tmp                | NONE(Segment/Multiplex/count_0)| 2     |
Segment/Timer/ClockDivider/tmp                    | NONE(Segment/Timer/sec2_3)     | 8     |
--------------------------------------------------+--------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.867ns (Maximum Frequency: 258.575MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 5.999ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'StrikeResult/isStrike'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            StrikeResult/count_0 (FF)
  Destination:       StrikeResult/count_0 (FF)
  Source Clock:      StrikeResult/isStrike rising
  Destination Clock: StrikeResult/isStrike rising

  Data Path: StrikeResult/count_0 to StrikeResult/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  StrikeResult/count_0 (StrikeResult/count_0)
     INV:I->O              1   0.206   0.579  StrikeResult/Mmux_count[1]_GND_14_o_mux_2_OUT11_INV_0 (StrikeResult/count[1]_GND_14_o_mux_2_OUT<0>)
     FDC:D                     0.102          StrikeResult/count_0
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.867ns (frequency: 258.575MHz)
  Total number of paths / destination ports: 1438 / 88
-------------------------------------------------------------------------
Delay:               3.867ns (Levels of Logic = 3)
  Source:            Segment/Multiplex/ClockDivider/count_1 (FF)
  Destination:       Segment/Multiplex/ClockDivider/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Segment/Multiplex/ClockDivider/count_1 to Segment/Multiplex/ClockDivider/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Segment/Multiplex/ClockDivider/count_1 (Segment/Multiplex/ClockDivider/count_1)
     LUT6:I0->O            2   0.203   0.721  Segment/Multiplex/ClockDivider/PWR_13_o_count[15]_equal_1_o<15>2 (Segment/Multiplex/ClockDivider/PWR_13_o_count[15]_equal_1_o<15>1)
     LUT6:I4->O           16   0.203   1.005  Segment/Multiplex/ClockDivider/PWR_13_o_count[15]_equal_1_o<15>3 (Segment/Multiplex/ClockDivider/PWR_13_o_count[15]_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  Segment/Multiplex/ClockDivider/Mcount_count_eqn_01 (Segment/Multiplex/ClockDivider/Mcount_count_eqn_0)
     FDC:D                     0.102          Segment/Multiplex/ClockDivider/count_0
    ----------------------------------------
    Total                      3.867ns (1.160ns logic, 2.707ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Segment/Multiplex/ClockDivider/tmp'
  Clock period: 2.315ns (frequency: 432.012MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.315ns (Levels of Logic = 1)
  Source:            Segment/Multiplex/count_0 (FF)
  Destination:       Segment/Multiplex/count_0 (FF)
  Source Clock:      Segment/Multiplex/ClockDivider/tmp rising
  Destination Clock: Segment/Multiplex/ClockDivider/tmp rising

  Data Path: Segment/Multiplex/count_0 to Segment/Multiplex/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.447   0.981  Segment/Multiplex/count_0 (Segment/Multiplex/count_0)
     INV:I->O              1   0.206   0.579  Segment/Multiplex/Mcount_count_xor<0>11_INV_0 (Segment/Multiplex/Mcount_count)
     FDC:D                     0.102          Segment/Multiplex/count_0
    ----------------------------------------
    Total                      2.315ns (0.755ns logic, 1.560ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Segment/Timer/ClockDivider/tmp'
  Clock period: 2.954ns (frequency: 338.558MHz)
  Total number of paths / destination ports: 53 / 11
-------------------------------------------------------------------------
Delay:               2.954ns (Levels of Logic = 2)
  Source:            Segment/Timer/sec2_1 (FF)
  Destination:       Segment/Timer/min_FSM_FFd1 (FF)
  Source Clock:      Segment/Timer/ClockDivider/tmp falling
  Destination Clock: Segment/Timer/ClockDivider/tmp falling

  Data Path: Segment/Timer/sec2_1 to Segment/Timer/min_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.277  Segment/Timer/sec2_1 (Segment/Timer/sec2_1)
     LUT6:I1->O            2   0.203   0.721  Segment/Timer/Mcount_sec2_xor<0>1111 (Segment/Timer/Mcount_sec2_xor<0>111)
     LUT3:I1->O            1   0.203   0.000  Segment/Timer/min_FSM_FFd1-In1 (Segment/Timer/min_FSM_FFd1-In)
     FDC_1:D                   0.102          Segment/Timer/min_FSM_FFd1
    ----------------------------------------
    Total                      2.954ns (0.955ns logic, 1.999ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       ResetDebounce/d1 (FF)
  Destination Clock: clk rising

  Data Path: reset to ResetDebounce/d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  reset_IBUF (reset_IBUF)
     FD:D                      0.102          ResetDebounce/d1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Segment/Multiplex/ClockDivider/tmp'
  Total number of paths / destination ports: 30 / 12
-------------------------------------------------------------------------
Offset:              5.999ns (Levels of Logic = 3)
  Source:            Segment/Multiplex/count_1 (FF)
  Destination:       segment_out<7> (PAD)
  Source Clock:      Segment/Multiplex/ClockDivider/tmp rising

  Data Path: Segment/Multiplex/count_1 to segment_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.447   1.414  Segment/Multiplex/count_1 (Segment/Multiplex/count_1)
     LUT6:I0->O            1   0.203   0.580  Segment/Multiplex/Mmux_seg_out81 (Segment/Multiplex/Mmux_seg_out8)
     LUT6:I5->O            1   0.205   0.579  Segment/Multiplex/Mmux_seg_out82 (segment_out_7_OBUF)
     OBUF:I->O                 2.571          segment_out_7_OBUF (segment_out<7>)
    ----------------------------------------
    Total                      5.999ns (3.426ns logic, 2.573ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Segment/Timer/ClockDivider/tmp'
  Total number of paths / destination ports: 56 / 8
-------------------------------------------------------------------------
Offset:              5.862ns (Levels of Logic = 3)
  Source:            Segment/Timer/sec2_3 (FF)
  Destination:       segment_out<7> (PAD)
  Source Clock:      Segment/Timer/ClockDivider/tmp falling

  Data Path: Segment/Timer/sec2_3 to segment_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.277  Segment/Timer/sec2_3 (Segment/Timer/sec2_3)
     LUT6:I1->O            1   0.203   0.580  Segment/Multiplex/Mmux_seg_out81 (Segment/Multiplex/Mmux_seg_out8)
     LUT6:I5->O            1   0.205   0.579  Segment/Multiplex/Mmux_seg_out82 (segment_out_7_OBUF)
     OBUF:I->O                 2.571          segment_out_7_OBUF (segment_out<7>)
    ----------------------------------------
    Total                      5.862ns (3.426ns logic, 2.436ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'StrikeResult/isStrike'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              4.555ns (Levels of Logic = 2)
  Source:            StrikeResult/count_1 (FF)
  Destination:       strikeLED<0> (PAD)
  Source Clock:      StrikeResult/isStrike rising

  Data Path: StrikeResult/count_1 to strikeLED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  StrikeResult/count_1 (StrikeResult/count_1)
     LUT2:I0->O            1   0.203   0.579  Mram_strikeLED11 (strikeLED_0_OBUF)
     OBUF:I->O                 2.571          strikeLED_0_OBUF (strikeLED<0>)
    ----------------------------------------
    Total                      4.555ns (3.221ns logic, 1.334ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Offset:              5.637ns (Levels of Logic = 2)
  Source:            ResetDebounce/d3 (FF)
  Destination:       resetModule<4> (PAD)
  Source Clock:      clk rising

  Data Path: ResetDebounce/d3 to resetModule<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.808  ResetDebounce/d3 (ResetDebounce/d3)
     LUT3:I0->O           59   0.205   1.606  ResetDebounce/deb_inp1 (resetModule_0_OBUF)
     OBUF:I->O                 2.571          resetModule_4_OBUF (resetModule<4>)
    ----------------------------------------
    Total                      5.637ns (3.223ns logic, 2.414ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Segment/Multiplex/ClockDivider/tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Segment/Multiplex/ClockDivider/tmp|    2.315|         |         |         |
clk                               |    3.496|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Segment/Timer/ClockDivider/tmp
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
Segment/Timer/ClockDivider/tmp|         |         |    2.954|         |
clk                           |         |         |    3.496|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock StrikeResult/isStrike
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
StrikeResult/isStrike|    1.984|         |         |         |
clk                  |    3.496|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.867|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.13 secs
 
--> 

Total memory usage is 4511452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    8 (   0 filtered)

