// Seed: 3113722643
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output id_3,
    input logic id_4
);
  type_10 id_5 (
      .id_0(id_3),
      .id_1(id_3)
  );
  logic id_6;
  logic id_7;
  logic id_8;
endmodule
