Classic Timing Analyzer report for circuito1
Fri Sep 26 17:19:47 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. Clock Hold: 'CLOCK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 32.128 ns                        ; 74190:inst2|51 ; SEGC           ; CLOCK      ; --       ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A                                      ; None          ; 98.68 MHz ( period = 10.134 ns ) ; 74190:inst2|49 ; 74190:inst2|51 ; CLOCK      ; CLOCK    ; 0            ;
; Clock Hold: 'CLOCK'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74190:inst2|48 ; 74190:inst2|48 ; CLOCK      ; CLOCK    ; 25           ;
; Total number of failed paths ;                                          ;               ;                                  ;                ;                ;            ;          ; 25           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 98.68 MHz ( period = 10.134 ns )                    ; 74190:inst2|49                                                                    ; 74190:inst2|51                                                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.512 ns                ;
; N/A                                     ; 101.16 MHz ( period = 9.885 ns )                    ; 74190:inst2|49                                                                    ; 74190:inst2|49                                                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.263 ns                ;
; N/A                                     ; 102.38 MHz ( period = 9.768 ns )                    ; 74190:inst2|51                                                                    ; 74190:inst2|49                                                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.146 ns                ;
; N/A                                     ; 102.41 MHz ( period = 9.765 ns )                    ; 74190:inst2|51                                                                    ; 74190:inst2|51                                                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.143 ns                ;
; N/A                                     ; 102.45 MHz ( period = 9.761 ns )                    ; 74190:inst2|49                                                                    ; 74190:inst2|50                                                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.139 ns                ;
; N/A                                     ; 103.63 MHz ( period = 9.650 ns )                    ; 74190:inst2|50                                                                    ; 74190:inst2|51                                                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.028 ns                ;
; N/A                                     ; 103.64 MHz ( period = 9.649 ns )                    ; 74190:inst2|50                                                                    ; 74190:inst2|50                                                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.027 ns                ;
; N/A                                     ; 104.93 MHz ( period = 9.530 ns )                    ; 74190:inst2|48                                                                    ; 74190:inst2|49                                                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.908 ns                ;
; N/A                                     ; 104.98 MHz ( period = 9.526 ns )                    ; 74190:inst2|48                                                                    ; 74190:inst2|50                                                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.904 ns                ;
; N/A                                     ; 105.02 MHz ( period = 9.522 ns )                    ; 74190:inst2|48                                                                    ; 74190:inst2|51                                                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.900 ns                ;
; N/A                                     ; 105.10 MHz ( period = 9.515 ns )                    ; 74190:inst2|48                                                                    ; 74190:inst2|48                                                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.893 ns                ;
; N/A                                     ; 117.83 MHz ( period = 8.487 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[0]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.226 ns                ;
; N/A                                     ; 117.83 MHz ( period = 8.487 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[1]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.226 ns                ;
; N/A                                     ; 117.83 MHz ( period = 8.487 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.226 ns                ;
; N/A                                     ; 117.83 MHz ( period = 8.487 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.226 ns                ;
; N/A                                     ; 117.83 MHz ( period = 8.487 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[4]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.226 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[5]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 120.61 MHz ( period = 8.291 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[0]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.030 ns                ;
; N/A                                     ; 120.61 MHz ( period = 8.291 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[1]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.030 ns                ;
; N/A                                     ; 120.61 MHz ( period = 8.291 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.030 ns                ;
; N/A                                     ; 120.61 MHz ( period = 8.291 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.030 ns                ;
; N/A                                     ; 120.61 MHz ( period = 8.291 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[4]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.030 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 121.30 MHz ( period = 8.244 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 121.30 MHz ( period = 8.244 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[5]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 121.30 MHz ( period = 8.244 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 121.30 MHz ( period = 8.244 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 121.30 MHz ( period = 8.244 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 121.30 MHz ( period = 8.244 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 121.30 MHz ( period = 8.244 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 121.30 MHz ( period = 8.244 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 121.30 MHz ( period = 8.244 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 121.30 MHz ( period = 8.244 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[0]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.926 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[1]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.926 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.926 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.926 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[4]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.926 ns                ;
; N/A                                     ; 122.26 MHz ( period = 8.179 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 122.26 MHz ( period = 8.179 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 122.26 MHz ( period = 8.179 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 122.26 MHz ( period = 8.179 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 122.26 MHz ( period = 8.179 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 122.26 MHz ( period = 8.179 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 122.26 MHz ( period = 8.179 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 122.26 MHz ( period = 8.179 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 122.26 MHz ( period = 8.179 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 122.26 MHz ( period = 8.179 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 122.85 MHz ( period = 8.140 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 122.85 MHz ( period = 8.140 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[5]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 122.85 MHz ( period = 8.140 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 122.85 MHz ( period = 8.140 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 122.85 MHz ( period = 8.140 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 122.85 MHz ( period = 8.140 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 122.85 MHz ( period = 8.140 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 122.85 MHz ( period = 8.140 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 122.85 MHz ( period = 8.140 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 122.85 MHz ( period = 8.140 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 124.88 MHz ( period = 8.008 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[0]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 124.88 MHz ( period = 8.008 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[1]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 124.88 MHz ( period = 8.008 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 124.88 MHz ( period = 8.008 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 124.88 MHz ( period = 8.008 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[4]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[0]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.709 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[1]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.709 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.709 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.709 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[4]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.709 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[0]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[1]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[4]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 125.61 MHz ( period = 7.961 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 125.61 MHz ( period = 7.961 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[5]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 125.61 MHz ( period = 7.961 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 125.61 MHz ( period = 7.961 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 125.61 MHz ( period = 7.961 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 125.61 MHz ( period = 7.961 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 125.61 MHz ( period = 7.961 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 125.61 MHz ( period = 7.961 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 125.61 MHz ( period = 7.961 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 125.61 MHz ( period = 7.961 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[5]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[5]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 127.40 MHz ( period = 7.849 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[0]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.588 ns                ;
; N/A                                     ; 127.40 MHz ( period = 7.849 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[1]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.588 ns                ;
; N/A                                     ; 127.40 MHz ( period = 7.849 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.588 ns                ;
; N/A                                     ; 127.40 MHz ( period = 7.849 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.588 ns                ;
; N/A                                     ; 127.40 MHz ( period = 7.849 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[4]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.588 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 127.58 MHz ( period = 7.838 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[0]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.577 ns                ;
; N/A                                     ; 127.58 MHz ( period = 7.838 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[1]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.577 ns                ;
; N/A                                     ; 127.58 MHz ( period = 7.838 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.577 ns                ;
; N/A                                     ; 127.58 MHz ( period = 7.838 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.577 ns                ;
; N/A                                     ; 127.58 MHz ( period = 7.838 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[4]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.577 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.569 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.569 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.569 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.569 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.569 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.569 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.569 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.569 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.569 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.569 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[5]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10] ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.541 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK'                                                                                                                                                                     ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74190:inst2|48 ; 74190:inst2|48 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst2|48 ; 74190:inst2|51 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst2|48 ; 74190:inst2|50 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst2|48 ; 74190:inst2|49 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst2|50 ; 74190:inst2|50 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst2|50 ; 74190:inst2|51 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst2|49 ; 74190:inst2|50 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst2|51 ; 74190:inst2|51 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst2|51 ; 74190:inst2|49 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst2|49 ; 74190:inst2|49 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst2|49 ; 74190:inst2|51 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25         ; inst25         ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst6|48 ; 74190:inst6|48 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst6|50 ; 74190:inst6|50 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst6|50 ; 74190:inst6|51 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst6|51 ; 74190:inst6|49 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst6|48 ; 74190:inst6|51 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst6|48 ; 74190:inst6|50 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst6|48 ; 74190:inst6|49 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst6|49 ; 74190:inst6|50 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst6|49 ; 74190:inst6|51 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst6|49 ; 74190:inst6|49 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst6|51 ; 74190:inst6|51 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27         ; inst27         ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7476:inst5|8   ; 7476:inst5|8   ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.842 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                           ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                              ; To       ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+----------+------------+
; N/A   ; None         ; 32.128 ns  ; 74190:inst2|51                                                                    ; SEGC     ; CLOCK      ;
; N/A   ; None         ; 31.982 ns  ; 74190:inst2|48                                                                    ; SEGC     ; CLOCK      ;
; N/A   ; None         ; 31.858 ns  ; 74190:inst2|49                                                                    ; SEGC     ; CLOCK      ;
; N/A   ; None         ; 31.797 ns  ; 74190:inst2|48                                                                    ; SEGD     ; CLOCK      ;
; N/A   ; None         ; 31.757 ns  ; 74190:inst2|49                                                                    ; SEGE     ; CLOCK      ;
; N/A   ; None         ; 31.688 ns  ; 74190:inst2|49                                                                    ; SEGD     ; CLOCK      ;
; N/A   ; None         ; 31.663 ns  ; 74190:inst2|50                                                                    ; SEGC     ; CLOCK      ;
; N/A   ; None         ; 31.484 ns  ; 74190:inst2|50                                                                    ; SEGD     ; CLOCK      ;
; N/A   ; None         ; 30.995 ns  ; 74190:inst2|48                                                                    ; SEGE     ; CLOCK      ;
; N/A   ; None         ; 30.956 ns  ; 74190:inst2|51                                                                    ; SEGF     ; CLOCK      ;
; N/A   ; None         ; 30.880 ns  ; 74190:inst2|51                                                                    ; SEGA     ; CLOCK      ;
; N/A   ; None         ; 30.808 ns  ; 74190:inst2|48                                                                    ; SEGF     ; CLOCK      ;
; N/A   ; None         ; 30.771 ns  ; 74190:inst2|51                                                                    ; SEGG     ; CLOCK      ;
; N/A   ; None         ; 30.734 ns  ; 74190:inst2|48                                                                    ; SEGA     ; CLOCK      ;
; N/A   ; None         ; 30.693 ns  ; 74190:inst2|49                                                                    ; SEGF     ; CLOCK      ;
; N/A   ; None         ; 30.673 ns  ; 74190:inst2|51                                                                    ; SEGB     ; CLOCK      ;
; N/A   ; None         ; 30.625 ns  ; 74190:inst2|48                                                                    ; SEGG     ; CLOCK      ;
; N/A   ; None         ; 30.603 ns  ; 74190:inst2|49                                                                    ; SEGA     ; CLOCK      ;
; N/A   ; None         ; 30.523 ns  ; 74190:inst2|48                                                                    ; SEGB     ; CLOCK      ;
; N/A   ; None         ; 30.497 ns  ; 74190:inst2|49                                                                    ; SEGG     ; CLOCK      ;
; N/A   ; None         ; 30.497 ns  ; 74190:inst2|50                                                                    ; SEGF     ; CLOCK      ;
; N/A   ; None         ; 30.418 ns  ; 74190:inst2|49                                                                    ; SEGB     ; CLOCK      ;
; N/A   ; None         ; 30.410 ns  ; 74190:inst2|50                                                                    ; SEGA     ; CLOCK      ;
; N/A   ; None         ; 30.300 ns  ; 74190:inst2|50                                                                    ; SEGG     ; CLOCK      ;
; N/A   ; None         ; 30.214 ns  ; 74190:inst2|50                                                                    ; SEGB     ; CLOCK      ;
; N/A   ; None         ; 30.136 ns  ; 74190:inst2|50                                                                    ; SEGE     ; CLOCK      ;
; N/A   ; None         ; 24.516 ns  ; 74190:inst6|49                                                                    ; SEGE     ; CLOCK      ;
; N/A   ; None         ; 24.513 ns  ; 74190:inst6|48                                                                    ; SEGE     ; CLOCK      ;
; N/A   ; None         ; 24.331 ns  ; 74190:inst6|49                                                                    ; SEGC     ; CLOCK      ;
; N/A   ; None         ; 24.316 ns  ; 74190:inst6|48                                                                    ; SEGC     ; CLOCK      ;
; N/A   ; None         ; 24.252 ns  ; 74190:inst6|51                                                                    ; SEGC     ; CLOCK      ;
; N/A   ; None         ; 24.128 ns  ; 74190:inst6|50                                                                    ; SEGE     ; CLOCK      ;
; N/A   ; None         ; 24.113 ns  ; 74190:inst6|48                                                                    ; SEGG     ; CLOCK      ;
; N/A   ; None         ; 23.949 ns  ; 74190:inst6|50                                                                    ; SEGC     ; CLOCK      ;
; N/A   ; None         ; 23.913 ns  ; 74190:inst6|50                                                                    ; SEGG     ; CLOCK      ;
; N/A   ; None         ; 23.896 ns  ; 74190:inst6|49                                                                    ; SEGG     ; CLOCK      ;
; N/A   ; None         ; 23.817 ns  ; 74190:inst6|51                                                                    ; SEGG     ; CLOCK      ;
; N/A   ; None         ; 23.540 ns  ; 74190:inst6|49                                                                    ; SEGD     ; CLOCK      ;
; N/A   ; None         ; 23.521 ns  ; 74190:inst6|48                                                                    ; SEGB     ; CLOCK      ;
; N/A   ; None         ; 23.495 ns  ; 74190:inst6|50                                                                    ; SEGD     ; CLOCK      ;
; N/A   ; None         ; 23.314 ns  ; 74190:inst6|50                                                                    ; SEGB     ; CLOCK      ;
; N/A   ; None         ; 23.301 ns  ; 74190:inst6|48                                                                    ; SEGA     ; CLOCK      ;
; N/A   ; None         ; 23.299 ns  ; 74190:inst6|49                                                                    ; SEGB     ; CLOCK      ;
; N/A   ; None         ; 23.223 ns  ; 74190:inst6|51                                                                    ; SEGB     ; CLOCK      ;
; N/A   ; None         ; 23.155 ns  ; 74190:inst6|48                                                                    ; SEGD     ; CLOCK      ;
; N/A   ; None         ; 23.113 ns  ; 74190:inst6|49                                                                    ; SEGF     ; CLOCK      ;
; N/A   ; None         ; 23.109 ns  ; 74190:inst6|48                                                                    ; SEGF     ; CLOCK      ;
; N/A   ; None         ; 23.091 ns  ; 74190:inst6|50                                                                    ; SEGA     ; CLOCK      ;
; N/A   ; None         ; 23.075 ns  ; 74190:inst6|49                                                                    ; SEGA     ; CLOCK      ;
; N/A   ; None         ; 23.044 ns  ; 74190:inst6|51                                                                    ; SEGF     ; CLOCK      ;
; N/A   ; None         ; 23.004 ns  ; 74190:inst6|51                                                                    ; SEGA     ; CLOCK      ;
; N/A   ; None         ; 22.729 ns  ; 74190:inst6|50                                                                    ; SEGF     ; CLOCK      ;
; N/A   ; None         ; 21.712 ns  ; 7476:inst5|8                                                                      ; SEGD     ; CLOCK      ;
; N/A   ; None         ; 21.416 ns  ; 7476:inst5|8                                                                      ; SEGE     ; CLOCK      ;
; N/A   ; None         ; 20.568 ns  ; 7476:inst5|8                                                                      ; SEGC     ; CLOCK      ;
; N/A   ; None         ; 19.344 ns  ; 7476:inst5|8                                                                      ; SEGF     ; CLOCK      ;
; N/A   ; None         ; 19.323 ns  ; 7476:inst5|8                                                                      ; SEGB     ; CLOCK      ;
; N/A   ; None         ; 19.315 ns  ; 7476:inst5|8                                                                      ; SEGA     ; CLOCK      ;
; N/A   ; None         ; 19.013 ns  ; 7476:inst5|8                                                                      ; SEGG     ; CLOCK      ;
; N/A   ; None         ; 17.998 ns  ; 7476:inst5|8                                                                      ; PNP1     ; CLOCK      ;
; N/A   ; None         ; 17.517 ns  ; 7476:inst5|8                                                                      ; PNP2     ; CLOCK      ;
; N/A   ; None         ; 7.774 ns   ; divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24] ; pin_name ; CLOCK      ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Sep 26 17:19:47 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off circuito1 -c circuito1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Warning: Found 139 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|cmpr_46c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|cmpr_46c:cmpr1|aneb_result_wire[0]~4" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|cmpr_46c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|cmpr_46c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|cmpr_46c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|cmpr_46c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "74190:inst6|58" as buffer
    Info: Detected ripple clock "inst25" as buffer
    Info: Detected ripple clock "74190:inst6|48" as buffer
    Info: Detected ripple clock "74190:inst6|51" as buffer
    Info: Detected ripple clock "inst27" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[19]" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "divisor120:inst24|lpm_counter:lpm_counter_component|cntr_gfj:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[25]" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17]" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[14]" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected gated clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24]" as buffer
Info: Clock "CLOCK" has Internal fmax of 98.68 MHz between source register "74190:inst2|49" and destination register "74190:inst2|51" (period= 10.134 ns)
    Info: + Longest register to register delay is 1.512 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y11_N5; Fanout = 10; REG Node = '74190:inst2|49'
        Info: 2: + IC(0.774 ns) + CELL(0.738 ns) = 1.512 ns; Loc. = LC_X23_Y11_N3; Fanout = 7; REG Node = '74190:inst2|51'
        Info: Total cell delay = 0.738 ns ( 48.81 % )
        Info: Total interconnect delay = 0.774 ns ( 51.19 % )
    Info: - Smallest clock skew is -8.361 ns
        Info: + Shortest clock path from clock "CLOCK" to destination register is 15.114 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'
            Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y9_N4; Fanout = 3; REG Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29]'
            Info: 3: + IC(0.523 ns) + CELL(0.583 ns) = 4.112 ns; Loc. = LC_X15_Y9_N4; Fanout = 1; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 4.733 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger'
            Info: 5: + IC(1.245 ns) + CELL(0.935 ns) = 6.913 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'
            Info: 6: + IC(2.200 ns) + CELL(0.442 ns) = 9.555 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6|58'
            Info: 7: + IC(4.848 ns) + CELL(0.711 ns) = 15.114 ns; Loc. = LC_X23_Y11_N3; Fanout = 7; REG Node = '74190:inst2|51'
            Info: Total cell delay = 5.696 ns ( 37.69 % )
            Info: Total interconnect delay = 9.418 ns ( 62.31 % )
        Info: - Longest clock path from clock "CLOCK" to source register is 23.475 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'
            Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y10_N5; Fanout = 4; REG Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20]'
            Info: 3: + IC(2.480 ns) + CELL(0.590 ns) = 6.076 ns; Loc. = LC_X9_Y5_N2; Fanout = 1; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6'
            Info: 4: + IC(1.980 ns) + CELL(0.114 ns) = 8.170 ns; Loc. = LC_X15_Y9_N6; Fanout = 1; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]'
            Info: 5: + IC(0.428 ns) + CELL(0.114 ns) = 8.712 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger'
            Info: 6: + IC(1.245 ns) + CELL(0.935 ns) = 10.892 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'
            Info: 7: + IC(5.227 ns) + CELL(0.935 ns) = 17.054 ns; Loc. = LC_X24_Y11_N7; Fanout = 8; REG Node = '74190:inst6|51'
            Info: 8: + IC(0.748 ns) + CELL(0.114 ns) = 17.916 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6|58'
            Info: 9: + IC(4.848 ns) + CELL(0.711 ns) = 23.475 ns; Loc. = LC_X23_Y11_N5; Fanout = 10; REG Node = '74190:inst2|49'
            Info: Total cell delay = 5.917 ns ( 25.21 % )
            Info: Total interconnect delay = 17.558 ns ( 74.79 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock "CLOCK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "74190:inst2|48" and destination pin or register "74190:inst2|48" for clock "CLOCK" (Hold time is 7.259 ns)
    Info: + Largest clock skew is 8.361 ns
        Info: + Longest clock path from clock "CLOCK" to destination register is 23.475 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'
            Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y10_N5; Fanout = 4; REG Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20]'
            Info: 3: + IC(2.480 ns) + CELL(0.590 ns) = 6.076 ns; Loc. = LC_X9_Y5_N2; Fanout = 1; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6'
            Info: 4: + IC(1.980 ns) + CELL(0.114 ns) = 8.170 ns; Loc. = LC_X15_Y9_N6; Fanout = 1; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]'
            Info: 5: + IC(0.428 ns) + CELL(0.114 ns) = 8.712 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger'
            Info: 6: + IC(1.245 ns) + CELL(0.935 ns) = 10.892 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'
            Info: 7: + IC(5.227 ns) + CELL(0.935 ns) = 17.054 ns; Loc. = LC_X24_Y11_N7; Fanout = 8; REG Node = '74190:inst6|51'
            Info: 8: + IC(0.748 ns) + CELL(0.114 ns) = 17.916 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6|58'
            Info: 9: + IC(4.848 ns) + CELL(0.711 ns) = 23.475 ns; Loc. = LC_X23_Y11_N0; Fanout = 11; REG Node = '74190:inst2|48'
            Info: Total cell delay = 5.917 ns ( 25.21 % )
            Info: Total interconnect delay = 17.558 ns ( 74.79 % )
        Info: - Shortest clock path from clock "CLOCK" to source register is 15.114 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'
            Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y9_N4; Fanout = 3; REG Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29]'
            Info: 3: + IC(0.523 ns) + CELL(0.583 ns) = 4.112 ns; Loc. = LC_X15_Y9_N4; Fanout = 1; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 4.733 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger'
            Info: 5: + IC(1.245 ns) + CELL(0.935 ns) = 6.913 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'
            Info: 6: + IC(2.200 ns) + CELL(0.442 ns) = 9.555 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6|58'
            Info: 7: + IC(4.848 ns) + CELL(0.711 ns) = 15.114 ns; Loc. = LC_X23_Y11_N0; Fanout = 11; REG Node = '74190:inst2|48'
            Info: Total cell delay = 5.696 ns ( 37.69 % )
            Info: Total interconnect delay = 9.418 ns ( 62.31 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.893 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y11_N0; Fanout = 11; REG Node = '74190:inst2|48'
        Info: 2: + IC(0.584 ns) + CELL(0.309 ns) = 0.893 ns; Loc. = LC_X23_Y11_N0; Fanout = 11; REG Node = '74190:inst2|48'
        Info: Total cell delay = 0.309 ns ( 34.60 % )
        Info: Total interconnect delay = 0.584 ns ( 65.40 % )
    Info: + Micro hold delay of destination is 0.015 ns
Info: tco from clock "CLOCK" to destination pin "SEGC" through register "74190:inst2|51" is 32.128 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 23.475 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'
        Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y10_N5; Fanout = 4; REG Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20]'
        Info: 3: + IC(2.480 ns) + CELL(0.590 ns) = 6.076 ns; Loc. = LC_X9_Y5_N2; Fanout = 1; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6'
        Info: 4: + IC(1.980 ns) + CELL(0.114 ns) = 8.170 ns; Loc. = LC_X15_Y9_N6; Fanout = 1; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]'
        Info: 5: + IC(0.428 ns) + CELL(0.114 ns) = 8.712 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger'
        Info: 6: + IC(1.245 ns) + CELL(0.935 ns) = 10.892 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'
        Info: 7: + IC(5.227 ns) + CELL(0.935 ns) = 17.054 ns; Loc. = LC_X24_Y11_N7; Fanout = 8; REG Node = '74190:inst6|51'
        Info: 8: + IC(0.748 ns) + CELL(0.114 ns) = 17.916 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6|58'
        Info: 9: + IC(4.848 ns) + CELL(0.711 ns) = 23.475 ns; Loc. = LC_X23_Y11_N3; Fanout = 7; REG Node = '74190:inst2|51'
        Info: Total cell delay = 5.917 ns ( 25.21 % )
        Info: Total interconnect delay = 17.558 ns ( 74.79 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 8.429 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y11_N3; Fanout = 7; REG Node = '74190:inst2|51'
        Info: 2: + IC(1.258 ns) + CELL(0.590 ns) = 1.848 ns; Loc. = LC_X23_Y11_N8; Fanout = 1; COMB Node = '74373:inst4|69~1'
        Info: 3: + IC(1.119 ns) + CELL(0.292 ns) = 3.259 ns; Loc. = LC_X25_Y11_N7; Fanout = 1; COMB Node = '74373:inst4|69~2'
        Info: 4: + IC(3.062 ns) + CELL(2.108 ns) = 8.429 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'SEGC'
        Info: Total cell delay = 2.990 ns ( 35.47 % )
        Info: Total interconnect delay = 5.439 ns ( 64.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 147 megabytes
    Info: Processing ended: Fri Sep 26 17:19:47 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


