<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="FIFO32" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2022 12 07 09:41:08.198" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="FIFO32.lpc" type="lpc" modified="2022 12 07 09:41:06.513"/>
		<File name="FIFO32.vhd" type="top_level_vhdl" modified="2022 12 07 09:41:06.560"/>
		<File name="FIFO32_tmpl.vhd" type="template_vhdl" modified="2022 12 07 09:41:06.560"/>
		<File name="tb_FIFO32_tmpl.vhd" type="testbench_vhdl" modified="2022 12 07 09:41:06.560"/>
  </Package>
</DiamondModule>
