# compile vhdl design source files
vhdl fifo_generator_v12_0  "../../../vry_FifoFirstRead.srcs/sources_1/ip/fifo_FWFT/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd"
vhdl xil_defaultlib  "../../../vry_FifoFirstRead.srcs/sources_1/ip/fifo_FWFT/sim/fifo_FWFT.vhd"
vhdl fifo_generator_v12_0  "../../../vry_FifoFirstRead.srcs/sources_1/ip/fifo_standard/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd"
vhdl xil_defaultlib  "../../../vry_FifoFirstRead.srcs/sources_1/ip/fifo_standard/sim/fifo_standard.vhd"
