<stg><name>histogram_Pipeline_loop_3</name>


<trans_list>

<trans id="92" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %store_ln74 = store i13 0, i13 %i_3

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body124

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body124:0 %i = load i13 %i_3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body124:1 %icmp_ln74 = icmp_eq  i13 %i, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body124:2 %add_ln74 = add i13 %i, i13 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body124:3 %br_ln74 = br i1 %icmp_ln74, void %for.body124.split, void %for.body169.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="13">
<![CDATA[
for.body124.split:5 %zext_ln74 = zext i13 %i

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body124.split:9 %array_3_addr = getelementptr i32 %array_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="array_3_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="12">
<![CDATA[
for.body124.split:10 %num = load i12 %array_3_addr

]]></Node>
<StgValue><ssdm name="num"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc162:0 %store_ln74 = store i13 %add_ln74, i13 %i_3

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
for.inc162:1 %br_ln74 = br void %for.body124

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0">
<![CDATA[
for.body169.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body124.split:0 %results_3_addr = getelementptr i32 %results_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="results_3_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body124.split:1 %results_3_addr_1 = getelementptr i32 %results_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="results_3_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body124.split:2 %results_3_addr_2 = getelementptr i32 %results_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="results_3_addr_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body124.split:3 %results_3_addr_3 = getelementptr i32 %results_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="results_3_addr_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body124.split:4 %results_3_addr_4 = getelementptr i32 %results_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="results_3_addr_4"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body124.split:6 %specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln74"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body124.split:7 %speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln74"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body124.split:8 %specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="12">
<![CDATA[
for.body124.split:10 %num = load i12 %array_3_addr

]]></Node>
<StgValue><ssdm name="num"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body124.split:11 %icmp_ln76 = icmp_sgt  i32 %num, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body124.split:12 %icmp_ln76_1 = icmp_slt  i32 %num, i32 21

]]></Node>
<StgValue><ssdm name="icmp_ln76_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body124.split:13 %and_ln76 = and i1 %icmp_ln76, i1 %icmp_ln76_1

]]></Node>
<StgValue><ssdm name="and_ln76"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body124.split:14 %br_ln76 = br i1 %and_ln76, void %if.else134, void %if.then131

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else134:0 %icmp_ln78 = icmp_sgt  i32 %num, i32 20

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else134:1 %icmp_ln78_1 = icmp_slt  i32 %num, i32 41

]]></Node>
<StgValue><ssdm name="icmp_ln78_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else134:2 %and_ln78 = and i1 %icmp_ln78, i1 %icmp_ln78_1

]]></Node>
<StgValue><ssdm name="and_ln78"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else134:3 %br_ln78 = br i1 %and_ln78, void %if.else141, void %if.then138

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else141:0 %icmp_ln80 = icmp_sgt  i32 %num, i32 40

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else141:1 %icmp_ln80_1 = icmp_slt  i32 %num, i32 61

]]></Node>
<StgValue><ssdm name="icmp_ln80_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else141:2 %and_ln80 = and i1 %icmp_ln80, i1 %icmp_ln80_1

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else141:3 %br_ln80 = br i1 %and_ln80, void %if.else148, void %if.then145

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else148:0 %icmp_ln82 = icmp_sgt  i32 %num, i32 60

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else148:1 %icmp_ln82_1 = icmp_slt  i32 %num, i32 81

]]></Node>
<StgValue><ssdm name="icmp_ln82_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else148:2 %and_ln82 = and i1 %icmp_ln82, i1 %icmp_ln82_1

]]></Node>
<StgValue><ssdm name="and_ln82"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else148:3 %br_ln82 = br i1 %and_ln82, void %if.else155, void %if.then152

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="3">
<![CDATA[
if.else155:0 %results_3_load_4 = load i3 %results_3_addr_4

]]></Node>
<StgValue><ssdm name="results_3_load_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="3">
<![CDATA[
if.then152:0 %results_3_load_3 = load i3 %results_3_addr_3

]]></Node>
<StgValue><ssdm name="results_3_load_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
if.end158:0 %br_ln0 = br void %if.end159

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="3">
<![CDATA[
if.then145:0 %results_3_load_2 = load i3 %results_3_addr_2

]]></Node>
<StgValue><ssdm name="results_3_load_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.end159:0 %br_ln0 = br void %if.end160

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="3">
<![CDATA[
if.then138:0 %results_3_load_1 = load i3 %results_3_addr_1

]]></Node>
<StgValue><ssdm name="results_3_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
if.end160:0 %br_ln0 = br void %for.inc162

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="3">
<![CDATA[
if.then131:0 %results_3_load = load i3 %results_3_addr

]]></Node>
<StgValue><ssdm name="results_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="3">
<![CDATA[
if.else155:0 %results_3_load_4 = load i3 %results_3_addr_4

]]></Node>
<StgValue><ssdm name="results_3_load_4"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else155:1 %add_ln85 = add i32 %results_3_load_4, i32 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.else155:2 %store_ln85 = store i32 %add_ln85, i3 %results_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.else155:3 %br_ln0 = br void %if.end158

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="3">
<![CDATA[
if.then152:0 %results_3_load_3 = load i3 %results_3_addr_3

]]></Node>
<StgValue><ssdm name="results_3_load_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then152:1 %add_ln83 = add i32 %results_3_load_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then152:2 %store_ln83 = store i32 %add_ln83, i3 %results_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
if.then152:3 %br_ln84 = br void %if.end158

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="3">
<![CDATA[
if.then145:0 %results_3_load_2 = load i3 %results_3_addr_2

]]></Node>
<StgValue><ssdm name="results_3_load_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then145:1 %add_ln81 = add i32 %results_3_load_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then145:2 %store_ln81 = store i32 %add_ln81, i3 %results_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
if.then145:3 %br_ln82 = br void %if.end159

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="3">
<![CDATA[
if.then138:0 %results_3_load_1 = load i3 %results_3_addr_1

]]></Node>
<StgValue><ssdm name="results_3_load_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then138:1 %add_ln79 = add i32 %results_3_load_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then138:2 %store_ln79 = store i32 %add_ln79, i3 %results_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="0"/>
<literal name="and_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.then138:3 %br_ln80 = br void %if.end160

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="3">
<![CDATA[
if.then131:0 %results_3_load = load i3 %results_3_addr

]]></Node>
<StgValue><ssdm name="results_3_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then131:1 %add_ln77 = add i32 %results_3_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then131:2 %store_ln77 = store i32 %add_ln77, i3 %results_3_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
if.then131:3 %br_ln78 = br void %for.inc162

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
