{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 11:29:59 2019 " "Info: Processing started: Sat May 18 11:29:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rgdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_rgdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rgDst " "Info: Found entity 1: mux_rgDst" {  } { { "mux_rgDst.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_rgDst.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mult.v(27) " "Warning (10268): Verilog HDL information at mult.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "mult.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mult.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mult.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Info: Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/sign_extend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_f_h_or_b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_f_h_or_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f_h_or_b " "Info: Found entity 1: mux_f_h_or_b" {  } { { "mux_f_h_or_b.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_f_h_or_b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_alusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aluSrcA " "Info: Found entity 1: mux_aluSrcA" {  } { { "mux_aluSrcA.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_aluSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_alusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aluSrcB " "Info: Found entity 1: mux_aluSrcB" {  } { { "mux_aluSrcB.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_aluSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_regDst " "Info: Found entity 1: mux_regDst" {  } { { "mux_regDst.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_regDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_memtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memToReg " "Info: Found entity 1: mux_memToReg" {  } { { "mux_memToReg.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_memToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pcsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_pcsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pcSrc " "Info: Found entity 1: mux_pcSrc" {  } { { "mux_pcSrc.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_pcSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left2 " "Info: Found entity 1: shift_left2" {  } { { "shift_left2.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/shift_left2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left16.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left16 " "Info: Found entity 1: shift_left16" {  } { { "shift_left16.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/shift_left16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_leftjump.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_leftjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_leftJump " "Info: Found entity 1: shift_leftJump" {  } { { "shift_leftJump.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/shift_leftJump.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat_25_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file concat_25_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_25_0 " "Info: Found entity 1: concat_25_0" {  } { { "concat_25_0.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/concat_25_0.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend26_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend26_32 " "Info: Found entity 1: sign_extend26_32" {  } { { "sign_extend26_32.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/sign_extend26_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dr2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_dr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dr2 " "Info: Found entity 1: mux_dr2" {  } { { "mux_dr2.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_dr2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_store_f_h_or_b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_store_f_h_or_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_store_f_h_or_b " "Info: Found entity 1: mux_store_f_h_or_b" {  } { { "mux_store_f_h_or_b.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_store_f_h_or_b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset UnidadeControle.v(5) " "Info (10281): Verilog HDL Declaration information at UnidadeControle.v(5): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Info: Found entity 1: UnidadeControle" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluSrcA ALUSrcA VCPU.sv(21) " "Info (10281): Verilog HDL Declaration information at VCPU.sv(21): object \"AluSrcA\" differs only in case from object \"ALUSrcA\" in the same scope" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluSrcB ALUSrcB VCPU.sv(23) " "Info (10281): Verilog HDL Declaration information at VCPU.sv(23): object \"AluSrcB\" differs only in case from object \"ALUSrcB\" in the same scope" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file vcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VCPU " "Info: Found entity 1: VCPU" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bwd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_bwd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_BWD " "Info: Found entity 1: mux_BWD" {  } { { "mux_BWD.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_BWD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memwd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_memwd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memWD " "Info: Found entity 1: mux_memWD" {  } { { "mux_memWD.V" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_memWD.V" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pccond.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_pccond.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pccond " "Info: Found entity 1: mux_pccond" {  } { { "mux_pccond.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_pccond.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2inputs.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2inputs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs " "Info: Found entity 1: mux_2inputs" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_srcb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_srcb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_srcB " "Info: Found entity 1: mux_srcB" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_srca.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_srca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_srcA " "Info: Found entity 1: mux_srcA" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mega_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mega_mux " "Info: Found entity 1: mega_mux" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bwd2.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_bwd2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_BWD2 " "Info: Found entity 1: mux_BWD2" {  } { { "mux_BWD2.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_BWD2.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_iord.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_IorD " "Info: Found entity 1: mux_IorD" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VCPU " "Info: Elaborating entity \"VCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:CtrlUnit " "Info: Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:CtrlUnit\"" {  } { { "VCPU.sv" "CtrlUnit" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Low UnidadeControle.v(29) " "Warning (10034): Output port \"Low\" at UnidadeControle.v(29) has no driver" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "High UnidadeControle.v(30) " "Warning (10034): Output port \"High\" at UnidadeControle.v(30) has no driver" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs mux_2inputs:ALUorMemMux " "Info: Elaborating entity \"mux_2inputs\" for hierarchy \"mux_2inputs:ALUorMemMux\"" {  } { { "VCPU.sv" "ALUorMemMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_2inputs.sv(10) " "Warning (10270): Verilog HDL Case Statement warning at mux_2inputs.sv(10): incomplete case statement has no default case item" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outputA mux_2inputs.sv(10) " "Warning (10240): Verilog HDL Always Construct warning at mux_2inputs.sv(10): inferring latch(es) for variable \"outputA\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[0\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[0\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[1\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[1\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[2\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[2\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[3\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[3\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[4\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[4\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[5\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[5\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[6\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[6\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[7\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[7\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[8\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[8\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[9\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[9\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[10\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[10\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[11\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[11\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[12\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[12\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[13\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[13\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[14\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[14\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[15\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[15\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[16\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[16\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[17\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[17\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[18\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[18\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[19\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[19\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[20\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[20\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[21\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[21\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[22\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[22\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[23\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[23\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[24\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[24\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[25\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[25\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[26\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[26\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[27\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[27\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[28\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[28\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[29\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[29\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[30\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[30\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputA\[31\] mux_2inputs.sv(10) " "Info (10041): Inferred latch for \"outputA\[31\]\" at mux_2inputs.sv(10)" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pccond mux_pccond:MuxPCCond " "Info: Elaborating entity \"mux_pccond\" for hierarchy \"mux_pccond:MuxPCCond\"" {  } { { "VCPU.sv" "MuxPCCond" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "VCPU.sv" "PC" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 221 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_IorD mux_IorD:IorDMux " "Info: Elaborating entity \"mux_IorD\" for hierarchy \"mux_IorD:IorDMux\"" {  } { { "VCPU.sv" "IorDMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 234 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_IorD.sv(11) " "Warning (10270): Verilog HDL Case Statement warning at mux_IorD.sv(11): incomplete case statement has no default case item" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_IorD.sv(11) " "Warning (10240): Verilog HDL Always Construct warning at mux_IorD.sv(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[0\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[1\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[2\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[3\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[4\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[5\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[6\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[7\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[8\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[9\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[10\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[11\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[12\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[13\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[14\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[15\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[16\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[17\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[18\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[19\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[20\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[21\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[22\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[23\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[24\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[25\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[26\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[27\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[28\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[29\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[30\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_IorD.sv(11) " "Info (10041): Inferred latch for \"out\[31\]\" at mux_IorD.sv(11)" {  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_BWD2 mux_BWD2:BWDMux " "Info: Elaborating entity \"mux_BWD2\" for hierarchy \"mux_BWD2:BWDMux\"" {  } { { "VCPU.sv" "BWDMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Mem " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Mem\"" {  } { { "VCPU.sv" "Mem" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 262 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Mem\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE aritmetricas.mif " "Info: Parameter \"LPM_FILE\" = \"aritmetricas.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 262 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_98a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_98a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_98a1 " "Info: Found entity 1: altsyncram_98a1" {  } { { "db/altsyncram_98a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_98a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_98a1 Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_98a1:auto_generated " "Info: Elaborating entity \"altsyncram_98a1\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_98a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_memWD mux_memWD:memWDMux " "Info: Elaborating entity \"mux_memWD\" for hierarchy \"mux_memWD:memWDMux\"" {  } { { "VCPU.sv" "memWDMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 268 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IR " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IR\"" {  } { { "VCPU.sv" "IR" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 287 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rgDst mux_rgDst:RegDSTMux " "Info: Elaborating entity \"mux_rgDst\" for hierarchy \"mux_rgDst:RegDSTMux\"" {  } { { "VCPU.sv" "RegDSTMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 294 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mega_mux mega_mux:MemToRegMux " "Info: Elaborating entity \"mega_mux\" for hierarchy \"mega_mux:MemToRegMux\"" {  } { { "VCPU.sv" "MemToRegMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 309 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mega_mux.sv(17) " "Warning (10270): Verilog HDL Case Statement warning at mega_mux.sv(17): incomplete case statement has no default case item" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mega_mux.sv(17) " "Warning (10240): Verilog HDL Always Construct warning at mega_mux.sv(17): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[0\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[1\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[2\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[3\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[4\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[5\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[6\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[7\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[8\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[9\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[10\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[11\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[12\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[13\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[14\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[15\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[16\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[17\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[18\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[19\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[20\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[21\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[22\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[23\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[24\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[25\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[26\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[27\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[28\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[29\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[30\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mega_mux.sv(17) " "Info (10041): Inferred latch for \"out\[31\]\" at mega_mux.sv(17)" {  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:registers " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:registers\"" {  } { { "VCPU.sv" "registers" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 321 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_srcA mux_srcA:ALUSrcA " "Info: Elaborating entity \"mux_srcA\" for hierarchy \"mux_srcA:ALUSrcA\"" {  } { { "VCPU.sv" "ALUSrcA" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 345 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_srcA.sv(10) " "Warning (10270): Verilog HDL Case Statement warning at mux_srcA.sv(10): incomplete case statement has no default case item" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_srcA.sv(10) " "Warning (10240): Verilog HDL Always Construct warning at mux_srcA.sv(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[0\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[1\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[2\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[3\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[4\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[5\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[6\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[7\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[8\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[9\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[10\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[11\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[12\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[13\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[14\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[15\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[16\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[17\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[18\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[19\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[20\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[21\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[22\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[23\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[24\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[25\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[26\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[27\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[28\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[29\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[30\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_srcA.sv(10) " "Info (10041): Inferred latch for \"out\[31\]\" at mux_srcA.sv(10)" {  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_srcB mux_srcB:ALUSrcB " "Info: Elaborating entity \"mux_srcB\" for hierarchy \"mux_srcB:ALUSrcB\"" {  } { { "VCPU.sv" "ALUSrcB" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 354 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_srcB.sv(11) " "Warning (10270): Verilog HDL Case Statement warning at mux_srcB.sv(11): incomplete case statement has no default case item" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_srcB.sv(11) " "Warning (10240): Verilog HDL Always Construct warning at mux_srcB.sv(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[0\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[1\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[2\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[3\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[4\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[5\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[6\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[7\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[8\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[9\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[10\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[11\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[12\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[13\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[14\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[15\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[16\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[17\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[18\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[19\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[20\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[21\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[22\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[23\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[24\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[25\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[26\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[27\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[28\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[29\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[30\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_srcB.sv(11) " "Info (10041): Inferred latch for \"out\[31\]\" at mux_srcB.sv(11)" {  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ALU " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ALU\"" {  } { { "VCPU.sv" "ALU" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 367 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pcSrc mux_pcSrc:pcSrcMux " "Info: Elaborating entity \"mux_pcSrc\" for hierarchy \"mux_pcSrc:pcSrcMux\"" {  } { { "VCPU.sv" "pcSrcMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 384 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend26_32 sign_extend26_32:SE26_32 " "Info: Elaborating entity \"sign_extend26_32\" for hierarchy \"sign_extend26_32:SE26_32\"" {  } { { "VCPU.sv" "SE26_32" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 389 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_leftJump shift_leftJump:SLJump " "Info: Elaborating entity \"shift_leftJump\" for hierarchy \"shift_leftJump:SLJump\"" {  } { { "VCPU.sv" "SLJump" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 395 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dr2 mux_dr2:DR2Mux " "Info: Elaborating entity \"mux_dr2\" for hierarchy \"mux_dr2:DR2Mux\"" {  } { { "VCPU.sv" "DR2Mux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 409 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:DesReg " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:DesReg\"" {  } { { "VCPU.sv" "DesReg" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 418 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:USExtMux " "Info: Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:USExtMux\"" {  } { { "VCPU.sv" "USExtMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 424 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left2 shift_left2:SL2 " "Info: Elaborating entity \"shift_left2\" for hierarchy \"shift_left2:SL2\"" {  } { { "VCPU.sv" "SL2" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left16 shift_left16:SL16 " "Info: Elaborating entity \"shift_left16\" for hierarchy \"shift_left16:SL16\"" {  } { { "VCPU.sv" "SL16" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 434 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DIVOp " "Info: Elaborating entity \"div\" for hierarchy \"div:DIVOp\"" {  } { { "VCPU.sv" "DIVOp" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 446 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 div.v(77) " "Warning (10230): Verilog HDL assignment warning at div.v(77): truncated value with size 32 to match size of target (6)" {  } { { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 div.v(101) " "Warning (10230): Verilog HDL assignment warning at div.v(101): truncated value with size 32 to match size of target (6)" {  } { { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:MULTOp " "Info: Elaborating entity \"mult\" for hierarchy \"mult:MULTOp\"" {  } { { "VCPU.sv" "MULTOp" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 457 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "IorD\[3\] " "Warning (12110): Net \"IorD\[3\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "IorD\[3\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[0\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[0\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[1\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[1\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[2\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[2\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[3\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[3\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[4\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[4\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[5\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[5\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[6\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[6\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[7\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[7\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[8\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[8\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[9\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[9\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[10\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[10\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[11\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[11\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[12\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[12\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[13\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[13\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[14\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[14\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[15\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[15\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[16\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[16\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[17\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[17\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[18\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[18\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[19\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[19\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[20\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[20\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[21\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[21\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[22\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[22\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[23\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[23\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[24\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[24\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[25\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[25\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[26\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[26\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[27\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[27\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[28\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[28\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[29\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[29\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[30\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[30\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[31\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[31\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[0\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[0\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[1\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[1\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[2\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[2\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[3\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[3\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[4\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[4\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[5\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[5\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[6\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[6\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[7\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[7\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[8\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[8\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[9\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[9\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[10\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[10\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[11\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[11\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[12\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[12\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[13\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[13\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[14\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[14\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[15\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[15\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[16\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[16\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[17\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[17\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[18\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[18\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[19\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[19\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[20\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[20\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[21\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[21\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[22\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[22\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[23\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[23\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[24\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[24\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[25\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[25\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[26\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[26\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[27\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[27\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[28\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[28\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[29\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[29\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[30\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[30\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[31\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[31\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[0\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[0\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[1\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[1\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[2\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[2\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[3\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[3\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[4\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[4\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[5\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[5\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[6\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[6\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[7\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[7\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[8\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[8\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[9\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[9\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[10\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[10\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[11\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[11\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[12\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[12\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[13\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[13\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[14\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[14\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[15\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[15\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[16\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[16\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[17\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[17\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[18\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[18\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[19\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[19\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[20\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[20\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[21\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[21\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[22\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[22\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[23\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[23\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[24\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[24\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[25\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[25\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[26\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[26\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[27\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[27\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[28\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[28\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[29\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[29\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[30\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[30\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[31\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[31\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[0\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[0\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[1\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[1\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[2\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[2\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[3\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[3\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[4\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[4\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[5\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[5\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[6\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[6\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[7\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[7\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[8\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[8\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[9\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[9\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[10\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[10\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[11\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[11\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[12\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[12\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[13\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[13\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[14\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[14\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[15\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[15\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[16\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[16\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[17\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[17\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[18\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[18\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[19\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[19\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[20\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[20\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[21\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[21\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[22\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[22\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[23\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[23\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[24\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[24\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[25\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[25\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[26\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[26\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[27\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[27\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[28\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[28\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[29\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[29\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[30\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[30\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:DR1Mux\|outputA\[31\] " "Warning: LATCH primitive \"mux_2inputs:DR1Mux\|outputA\[31\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[0\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[0\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[1\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[1\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[2\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[2\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[3\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[3\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[4\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[4\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[5\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[5\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[6\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[6\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[7\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[7\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[8\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[8\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[9\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[9\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[10\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[10\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[11\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[11\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[12\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[12\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[13\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[13\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[14\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[14\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[15\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[15\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[16\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[16\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[17\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[17\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[18\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[18\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[19\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[19\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[20\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[20\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[21\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[21\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[22\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[22\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[23\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[23\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[24\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[24\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[25\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[25\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[26\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[26\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[27\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[27\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[28\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[28\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[29\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[29\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[30\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[30\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:WriteDataMux\|outputA\[31\] " "Warning: LATCH primitive \"mux_2inputs:WriteDataMux\|outputA\[31\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[0\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[0\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[1\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[1\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[2\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[2\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[3\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[3\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[4\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[4\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[5\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[5\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[6\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[6\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[7\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[7\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[8\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[8\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[9\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[9\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[10\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[10\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[11\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[11\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[12\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[12\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[13\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[13\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[14\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[14\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[15\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[15\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[16\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[16\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[17\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[17\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[18\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[18\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[19\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[19\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[20\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[20\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[21\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[21\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[22\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[22\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[23\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[23\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[24\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[24\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[25\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[25\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[26\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[26\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[27\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[27\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[28\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[28\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[29\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[29\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[30\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[30\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2inputs:ALUorMemMux\|outputA\[31\] " "Warning: LATCH primitive \"mux_2inputs:ALUorMemMux\|outputA\[31\]\" is permanently enabled" {  } { { "mux_2inputs.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "Warning: 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[0\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[1\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[2\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[3\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[4\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[5\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[6\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[7\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[8\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[9\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[10\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[11\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[12\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[13\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[14\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[15\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[16\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[17\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[18\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[19\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[20\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[21\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[22\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[23\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[24\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[25\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[26\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[27\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[28\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[29\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[30\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcA:ALUSrcA\|out\[31\] " "Warning: Latch mux_srcA:ALUSrcA\|out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[0\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[1\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[2\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[3\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[4\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[5\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[6\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[7\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[8\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[9\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[10\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[11\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[12\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[13\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[14\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[15\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[16\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[17\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[18\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[19\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[20\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[21\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[22\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[23\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[24\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[25\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[26\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[27\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[28\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[29\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[30\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_srcB:ALUSrcB\|out\[31\] " "Warning: Latch mux_srcB:ALUSrcB\|out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[0\] " "Warning: Latch mega_mux:MemToRegMux\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[3\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[1\] " "Warning: Latch mega_mux:MemToRegMux\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[2\] " "Warning: Latch mega_mux:MemToRegMux\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[3\] " "Warning: Latch mega_mux:MemToRegMux\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[4\] " "Warning: Latch mega_mux:MemToRegMux\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[5\] " "Warning: Latch mega_mux:MemToRegMux\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[6\] " "Warning: Latch mega_mux:MemToRegMux\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[7\] " "Warning: Latch mega_mux:MemToRegMux\|out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[8\] " "Warning: Latch mega_mux:MemToRegMux\|out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[9\] " "Warning: Latch mega_mux:MemToRegMux\|out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[10\] " "Warning: Latch mega_mux:MemToRegMux\|out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[11\] " "Warning: Latch mega_mux:MemToRegMux\|out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[12\] " "Warning: Latch mega_mux:MemToRegMux\|out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[13\] " "Warning: Latch mega_mux:MemToRegMux\|out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[14\] " "Warning: Latch mega_mux:MemToRegMux\|out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[15\] " "Warning: Latch mega_mux:MemToRegMux\|out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[16\] " "Warning: Latch mega_mux:MemToRegMux\|out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[17\] " "Warning: Latch mega_mux:MemToRegMux\|out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[18\] " "Warning: Latch mega_mux:MemToRegMux\|out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[19\] " "Warning: Latch mega_mux:MemToRegMux\|out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[20\] " "Warning: Latch mega_mux:MemToRegMux\|out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[21\] " "Warning: Latch mega_mux:MemToRegMux\|out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[22\] " "Warning: Latch mega_mux:MemToRegMux\|out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[23\] " "Warning: Latch mega_mux:MemToRegMux\|out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[24\] " "Warning: Latch mega_mux:MemToRegMux\|out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[25\] " "Warning: Latch mega_mux:MemToRegMux\|out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[26\] " "Warning: Latch mega_mux:MemToRegMux\|out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[27\] " "Warning: Latch mega_mux:MemToRegMux\|out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[28\] " "Warning: Latch mega_mux:MemToRegMux\|out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[29\] " "Warning: Latch mega_mux:MemToRegMux\|out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[30\] " "Warning: Latch mega_mux:MemToRegMux\|out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mega_mux:MemToRegMux\|out\[31\] " "Warning: Latch mega_mux:MemToRegMux\|out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_IorD:IorDMux\|out\[0\] " "Warning: Latch mux_IorD:IorDMux\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|IorD\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|IorD\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_IorD:IorDMux\|out\[1\] " "Warning: Latch mux_IorD:IorDMux\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|IorD\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|IorD\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_IorD:IorDMux\|out\[2\] " "Warning: Latch mux_IorD:IorDMux\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|IorD\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_IorD:IorDMux\|out\[3\] " "Warning: Latch mux_IorD:IorDMux\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|IorD\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_IorD:IorDMux\|out\[4\] " "Warning: Latch mux_IorD:IorDMux\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|IorD\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_IorD:IorDMux\|out\[5\] " "Warning: Latch mux_IorD:IorDMux\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|IorD\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_IorD:IorDMux\|out\[6\] " "Warning: Latch mux_IorD:IorDMux\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|IorD\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_IorD:IorDMux\|out\[7\] " "Warning: Latch mux_IorD:IorDMux\|out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:CtrlUnit\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit\|IorD\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 200 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_IorD.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[0\] GND " "Warning (13410): Pin \"EPCOut\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[1\] GND " "Warning (13410): Pin \"EPCOut\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[2\] GND " "Warning (13410): Pin \"EPCOut\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[3\] GND " "Warning (13410): Pin \"EPCOut\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[4\] GND " "Warning (13410): Pin \"EPCOut\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[5\] GND " "Warning (13410): Pin \"EPCOut\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[6\] GND " "Warning (13410): Pin \"EPCOut\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[7\] GND " "Warning (13410): Pin \"EPCOut\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[8\] GND " "Warning (13410): Pin \"EPCOut\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[9\] GND " "Warning (13410): Pin \"EPCOut\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[10\] GND " "Warning (13410): Pin \"EPCOut\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[11\] GND " "Warning (13410): Pin \"EPCOut\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[12\] GND " "Warning (13410): Pin \"EPCOut\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[13\] GND " "Warning (13410): Pin \"EPCOut\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[14\] GND " "Warning (13410): Pin \"EPCOut\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[15\] GND " "Warning (13410): Pin \"EPCOut\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[16\] GND " "Warning (13410): Pin \"EPCOut\[16\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[17\] GND " "Warning (13410): Pin \"EPCOut\[17\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[18\] GND " "Warning (13410): Pin \"EPCOut\[18\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[19\] GND " "Warning (13410): Pin \"EPCOut\[19\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[20\] GND " "Warning (13410): Pin \"EPCOut\[20\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[21\] GND " "Warning (13410): Pin \"EPCOut\[21\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[22\] GND " "Warning (13410): Pin \"EPCOut\[22\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[23\] GND " "Warning (13410): Pin \"EPCOut\[23\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[24\] GND " "Warning (13410): Pin \"EPCOut\[24\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[25\] GND " "Warning (13410): Pin \"EPCOut\[25\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[26\] GND " "Warning (13410): Pin \"EPCOut\[26\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[27\] GND " "Warning (13410): Pin \"EPCOut\[27\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[28\] GND " "Warning (13410): Pin \"EPCOut\[28\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[29\] GND " "Warning (13410): Pin \"EPCOut\[29\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[30\] GND " "Warning (13410): Pin \"EPCOut\[30\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[31\] GND " "Warning (13410): Pin \"EPCOut\[31\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "350 350 " "Info: 350 registers lost all their fanouts during netlist optimizations. The first 350 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[5\] " "Info: Register \"mult:MULTOp\|multiplicand\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[4\] " "Info: Register \"mult:MULTOp\|multiplicand\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[3\] " "Info: Register \"mult:MULTOp\|multiplicand\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[2\] " "Info: Register \"mult:MULTOp\|multiplicand\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[1\] " "Info: Register \"mult:MULTOp\|multiplicand\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[0\] " "Info: Register \"mult:MULTOp\|multiplicand\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[15\] " "Info: Register \"mult:MULTOp\|check\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[14\] " "Info: Register \"mult:MULTOp\|check\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[13\] " "Info: Register \"mult:MULTOp\|check\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[12\] " "Info: Register \"mult:MULTOp\|check\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[11\] " "Info: Register \"mult:MULTOp\|check\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[10\] " "Info: Register \"mult:MULTOp\|check\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[9\] " "Info: Register \"mult:MULTOp\|check\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[8\] " "Info: Register \"mult:MULTOp\|check\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[7\] " "Info: Register \"mult:MULTOp\|check\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[6\] " "Info: Register \"mult:MULTOp\|check\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[5\] " "Info: Register \"mult:MULTOp\|check\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[4\] " "Info: Register \"mult:MULTOp\|check\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[3\] " "Info: Register \"mult:MULTOp\|check\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[2\] " "Info: Register \"mult:MULTOp\|check\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[1\] " "Info: Register \"mult:MULTOp\|check\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|check\[0\] " "Info: Register \"mult:MULTOp\|check\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[31\] " "Info: Register \"mult:MULTOp\|aCalc\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[30\] " "Info: Register \"mult:MULTOp\|aCalc\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[29\] " "Info: Register \"mult:MULTOp\|aCalc\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[15\] " "Info: Register \"mult:MULTOp\|aCalc\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[14\] " "Info: Register \"mult:MULTOp\|aCalc\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[13\] " "Info: Register \"mult:MULTOp\|aCalc\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[12\] " "Info: Register \"mult:MULTOp\|aCalc\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[11\] " "Info: Register \"mult:MULTOp\|aCalc\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[10\] " "Info: Register \"mult:MULTOp\|aCalc\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[9\] " "Info: Register \"mult:MULTOp\|aCalc\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[8\] " "Info: Register \"mult:MULTOp\|aCalc\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[7\] " "Info: Register \"mult:MULTOp\|aCalc\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[6\] " "Info: Register \"mult:MULTOp\|aCalc\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[5\] " "Info: Register \"mult:MULTOp\|aCalc\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[28\] " "Info: Register \"mult:MULTOp\|aCalc\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[4\] " "Info: Register \"mult:MULTOp\|aCalc\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[3\] " "Info: Register \"mult:MULTOp\|aCalc\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[2\] " "Info: Register \"mult:MULTOp\|aCalc\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[1\] " "Info: Register \"mult:MULTOp\|aCalc\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[27\] " "Info: Register \"mult:MULTOp\|aCalc\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[26\] " "Info: Register \"mult:MULTOp\|aCalc\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[25\] " "Info: Register \"mult:MULTOp\|aCalc\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[24\] " "Info: Register \"mult:MULTOp\|aCalc\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[23\] " "Info: Register \"mult:MULTOp\|aCalc\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[0\] " "Info: Register \"mult:MULTOp\|aCalc\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|op\[1\] " "Info: Register \"mult:MULTOp\|op\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|op\[0\] " "Info: Register \"mult:MULTOp\|op\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[22\] " "Info: Register \"mult:MULTOp\|aCalc\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[21\] " "Info: Register \"mult:MULTOp\|aCalc\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[20\] " "Info: Register \"mult:MULTOp\|aCalc\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[19\] " "Info: Register \"mult:MULTOp\|aCalc\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[18\] " "Info: Register \"mult:MULTOp\|aCalc\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[17\] " "Info: Register \"mult:MULTOp\|aCalc\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|aCalc\[16\] " "Info: Register \"mult:MULTOp\|aCalc\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[6\] " "Info: Register \"mult:MULTOp\|multiplicand\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[7\] " "Info: Register \"mult:MULTOp\|multiplicand\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[8\] " "Info: Register \"mult:MULTOp\|multiplicand\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[9\] " "Info: Register \"mult:MULTOp\|multiplicand\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[10\] " "Info: Register \"mult:MULTOp\|multiplicand\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[11\] " "Info: Register \"mult:MULTOp\|multiplicand\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[12\] " "Info: Register \"mult:MULTOp\|multiplicand\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[13\] " "Info: Register \"mult:MULTOp\|multiplicand\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[14\] " "Info: Register \"mult:MULTOp\|multiplicand\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[15\] " "Info: Register \"mult:MULTOp\|multiplicand\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[16\] " "Info: Register \"mult:MULTOp\|multiplicand\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[17\] " "Info: Register \"mult:MULTOp\|multiplicand\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[18\] " "Info: Register \"mult:MULTOp\|multiplicand\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[19\] " "Info: Register \"mult:MULTOp\|multiplicand\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[20\] " "Info: Register \"mult:MULTOp\|multiplicand\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[21\] " "Info: Register \"mult:MULTOp\|multiplicand\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[22\] " "Info: Register \"mult:MULTOp\|multiplicand\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[23\] " "Info: Register \"mult:MULTOp\|multiplicand\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[24\] " "Info: Register \"mult:MULTOp\|multiplicand\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[25\] " "Info: Register \"mult:MULTOp\|multiplicand\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[26\] " "Info: Register \"mult:MULTOp\|multiplicand\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[27\] " "Info: Register \"mult:MULTOp\|multiplicand\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[28\] " "Info: Register \"mult:MULTOp\|multiplicand\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[29\] " "Info: Register \"mult:MULTOp\|multiplicand\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[30\] " "Info: Register \"mult:MULTOp\|multiplicand\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|multiplicand\[31\] " "Info: Register \"mult:MULTOp\|multiplicand\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[0\] " "Info: Register \"mult:MULTOp\|operation\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[1\] " "Info: Register \"mult:MULTOp\|operation\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[2\] " "Info: Register \"mult:MULTOp\|operation\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[3\] " "Info: Register \"mult:MULTOp\|operation\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[4\] " "Info: Register \"mult:MULTOp\|operation\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[5\] " "Info: Register \"mult:MULTOp\|operation\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[6\] " "Info: Register \"mult:MULTOp\|operation\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[7\] " "Info: Register \"mult:MULTOp\|operation\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[8\] " "Info: Register \"mult:MULTOp\|operation\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[9\] " "Info: Register \"mult:MULTOp\|operation\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[10\] " "Info: Register \"mult:MULTOp\|operation\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[11\] " "Info: Register \"mult:MULTOp\|operation\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[12\] " "Info: Register \"mult:MULTOp\|operation\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[13\] " "Info: Register \"mult:MULTOp\|operation\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[14\] " "Info: Register \"mult:MULTOp\|operation\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[15\] " "Info: Register \"mult:MULTOp\|operation\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[16\] " "Info: Register \"mult:MULTOp\|operation\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[17\] " "Info: Register \"mult:MULTOp\|operation\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[18\] " "Info: Register \"mult:MULTOp\|operation\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[19\] " "Info: Register \"mult:MULTOp\|operation\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[20\] " "Info: Register \"mult:MULTOp\|operation\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[21\] " "Info: Register \"mult:MULTOp\|operation\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[22\] " "Info: Register \"mult:MULTOp\|operation\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[23\] " "Info: Register \"mult:MULTOp\|operation\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[24\] " "Info: Register \"mult:MULTOp\|operation\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[25\] " "Info: Register \"mult:MULTOp\|operation\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[26\] " "Info: Register \"mult:MULTOp\|operation\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[27\] " "Info: Register \"mult:MULTOp\|operation\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[28\] " "Info: Register \"mult:MULTOp\|operation\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[29\] " "Info: Register \"mult:MULTOp\|operation\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[30\] " "Info: Register \"mult:MULTOp\|operation\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[31\] " "Info: Register \"mult:MULTOp\|operation\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[32\] " "Info: Register \"mult:MULTOp\|operation\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[33\] " "Info: Register \"mult:MULTOp\|operation\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[34\] " "Info: Register \"mult:MULTOp\|operation\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[35\] " "Info: Register \"mult:MULTOp\|operation\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[36\] " "Info: Register \"mult:MULTOp\|operation\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[37\] " "Info: Register \"mult:MULTOp\|operation\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[38\] " "Info: Register \"mult:MULTOp\|operation\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[39\] " "Info: Register \"mult:MULTOp\|operation\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[40\] " "Info: Register \"mult:MULTOp\|operation\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[41\] " "Info: Register \"mult:MULTOp\|operation\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[42\] " "Info: Register \"mult:MULTOp\|operation\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[43\] " "Info: Register \"mult:MULTOp\|operation\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[44\] " "Info: Register \"mult:MULTOp\|operation\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[45\] " "Info: Register \"mult:MULTOp\|operation\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[46\] " "Info: Register \"mult:MULTOp\|operation\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[47\] " "Info: Register \"mult:MULTOp\|operation\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[48\] " "Info: Register \"mult:MULTOp\|operation\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[49\] " "Info: Register \"mult:MULTOp\|operation\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[50\] " "Info: Register \"mult:MULTOp\|operation\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[51\] " "Info: Register \"mult:MULTOp\|operation\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[52\] " "Info: Register \"mult:MULTOp\|operation\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[53\] " "Info: Register \"mult:MULTOp\|operation\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[54\] " "Info: Register \"mult:MULTOp\|operation\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[55\] " "Info: Register \"mult:MULTOp\|operation\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[56\] " "Info: Register \"mult:MULTOp\|operation\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[57\] " "Info: Register \"mult:MULTOp\|operation\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[58\] " "Info: Register \"mult:MULTOp\|operation\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[59\] " "Info: Register \"mult:MULTOp\|operation\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[60\] " "Info: Register \"mult:MULTOp\|operation\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[61\] " "Info: Register \"mult:MULTOp\|operation\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[62\] " "Info: Register \"mult:MULTOp\|operation\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|operation\[63\] " "Info: Register \"mult:MULTOp\|operation\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[18\] " "Info: Register \"div:DIVOp\|Lo\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[17\] " "Info: Register \"div:DIVOp\|Lo\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[16\] " "Info: Register \"div:DIVOp\|Lo\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[15\] " "Info: Register \"div:DIVOp\|Lo\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[14\] " "Info: Register \"div:DIVOp\|Lo\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[13\] " "Info: Register \"div:DIVOp\|Lo\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[12\] " "Info: Register \"div:DIVOp\|Lo\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[11\] " "Info: Register \"div:DIVOp\|Lo\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[10\] " "Info: Register \"div:DIVOp\|Lo\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[9\] " "Info: Register \"div:DIVOp\|Lo\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[8\] " "Info: Register \"div:DIVOp\|Lo\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[7\] " "Info: Register \"div:DIVOp\|Lo\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[6\] " "Info: Register \"div:DIVOp\|Lo\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[5\] " "Info: Register \"div:DIVOp\|Lo\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[4\] " "Info: Register \"div:DIVOp\|Lo\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[3\] " "Info: Register \"div:DIVOp\|Lo\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[2\] " "Info: Register \"div:DIVOp\|Lo\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[1\] " "Info: Register \"div:DIVOp\|Lo\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[0\] " "Info: Register \"div:DIVOp\|Lo\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[19\] " "Info: Register \"div:DIVOp\|Lo\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[20\] " "Info: Register \"div:DIVOp\|Lo\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[21\] " "Info: Register \"div:DIVOp\|Lo\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[22\] " "Info: Register \"div:DIVOp\|Lo\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[23\] " "Info: Register \"div:DIVOp\|Lo\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[24\] " "Info: Register \"div:DIVOp\|Lo\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[25\] " "Info: Register \"div:DIVOp\|Lo\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[26\] " "Info: Register \"div:DIVOp\|Lo\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[27\] " "Info: Register \"div:DIVOp\|Lo\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[28\] " "Info: Register \"div:DIVOp\|Lo\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[29\] " "Info: Register \"div:DIVOp\|Lo\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[30\] " "Info: Register \"div:DIVOp\|Lo\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|Lo\[31\] " "Info: Register \"div:DIVOp\|Lo\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[0\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[1\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[2\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[3\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[4\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[5\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[6\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[7\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[8\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[9\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[10\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[11\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[12\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[13\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[14\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[15\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[16\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[17\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[18\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[19\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[20\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[21\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[22\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[23\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[24\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[25\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[26\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[27\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[28\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[29\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[30\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|QUOCIENTE\[31\] " "Info: Register \"div:DIVOp\|QUOCIENTE\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|contador\[0\] " "Info: Register \"div:DIVOp\|contador\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|contador\[1\] " "Info: Register \"div:DIVOp\|contador\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|contador\[2\] " "Info: Register \"div:DIVOp\|contador\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|contador\[3\] " "Info: Register \"div:DIVOp\|contador\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|contador\[4\] " "Info: Register \"div:DIVOp\|contador\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|contador\[5\] " "Info: Register \"div:DIVOp\|contador\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[0\] " "Info: Register \"div:DIVOp\|B\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[1\] " "Info: Register \"div:DIVOp\|B\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[2\] " "Info: Register \"div:DIVOp\|B\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[3\] " "Info: Register \"div:DIVOp\|B\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[4\] " "Info: Register \"div:DIVOp\|B\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[5\] " "Info: Register \"div:DIVOp\|B\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[6\] " "Info: Register \"div:DIVOp\|B\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[7\] " "Info: Register \"div:DIVOp\|B\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[8\] " "Info: Register \"div:DIVOp\|B\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[9\] " "Info: Register \"div:DIVOp\|B\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[10\] " "Info: Register \"div:DIVOp\|B\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[11\] " "Info: Register \"div:DIVOp\|B\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[12\] " "Info: Register \"div:DIVOp\|B\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[13\] " "Info: Register \"div:DIVOp\|B\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[14\] " "Info: Register \"div:DIVOp\|B\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[15\] " "Info: Register \"div:DIVOp\|B\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[16\] " "Info: Register \"div:DIVOp\|B\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[17\] " "Info: Register \"div:DIVOp\|B\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[18\] " "Info: Register \"div:DIVOp\|B\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[19\] " "Info: Register \"div:DIVOp\|B\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[20\] " "Info: Register \"div:DIVOp\|B\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[21\] " "Info: Register \"div:DIVOp\|B\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[22\] " "Info: Register \"div:DIVOp\|B\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[23\] " "Info: Register \"div:DIVOp\|B\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[24\] " "Info: Register \"div:DIVOp\|B\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[25\] " "Info: Register \"div:DIVOp\|B\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[26\] " "Info: Register \"div:DIVOp\|B\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[27\] " "Info: Register \"div:DIVOp\|B\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[28\] " "Info: Register \"div:DIVOp\|B\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[29\] " "Info: Register \"div:DIVOp\|B\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[30\] " "Info: Register \"div:DIVOp\|B\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[31\] " "Info: Register \"div:DIVOp\|B\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[32\] " "Info: Register \"div:DIVOp\|B\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[33\] " "Info: Register \"div:DIVOp\|B\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[34\] " "Info: Register \"div:DIVOp\|B\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[35\] " "Info: Register \"div:DIVOp\|B\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[36\] " "Info: Register \"div:DIVOp\|B\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[37\] " "Info: Register \"div:DIVOp\|B\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[38\] " "Info: Register \"div:DIVOp\|B\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[39\] " "Info: Register \"div:DIVOp\|B\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[40\] " "Info: Register \"div:DIVOp\|B\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[41\] " "Info: Register \"div:DIVOp\|B\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[42\] " "Info: Register \"div:DIVOp\|B\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[43\] " "Info: Register \"div:DIVOp\|B\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[44\] " "Info: Register \"div:DIVOp\|B\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[45\] " "Info: Register \"div:DIVOp\|B\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[46\] " "Info: Register \"div:DIVOp\|B\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[47\] " "Info: Register \"div:DIVOp\|B\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[48\] " "Info: Register \"div:DIVOp\|B\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[49\] " "Info: Register \"div:DIVOp\|B\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[50\] " "Info: Register \"div:DIVOp\|B\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[51\] " "Info: Register \"div:DIVOp\|B\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[52\] " "Info: Register \"div:DIVOp\|B\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[53\] " "Info: Register \"div:DIVOp\|B\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[54\] " "Info: Register \"div:DIVOp\|B\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[55\] " "Info: Register \"div:DIVOp\|B\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[56\] " "Info: Register \"div:DIVOp\|B\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[57\] " "Info: Register \"div:DIVOp\|B\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[58\] " "Info: Register \"div:DIVOp\|B\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[59\] " "Info: Register \"div:DIVOp\|B\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[60\] " "Info: Register \"div:DIVOp\|B\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[61\] " "Info: Register \"div:DIVOp\|B\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[62\] " "Info: Register \"div:DIVOp\|B\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|B\[63\] " "Info: Register \"div:DIVOp\|B\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[0\] " "Info: Register \"div:DIVOp\|RESTO\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[1\] " "Info: Register \"div:DIVOp\|RESTO\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[2\] " "Info: Register \"div:DIVOp\|RESTO\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[3\] " "Info: Register \"div:DIVOp\|RESTO\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[4\] " "Info: Register \"div:DIVOp\|RESTO\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[5\] " "Info: Register \"div:DIVOp\|RESTO\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[6\] " "Info: Register \"div:DIVOp\|RESTO\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[7\] " "Info: Register \"div:DIVOp\|RESTO\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[8\] " "Info: Register \"div:DIVOp\|RESTO\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[9\] " "Info: Register \"div:DIVOp\|RESTO\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[10\] " "Info: Register \"div:DIVOp\|RESTO\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[11\] " "Info: Register \"div:DIVOp\|RESTO\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[12\] " "Info: Register \"div:DIVOp\|RESTO\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[13\] " "Info: Register \"div:DIVOp\|RESTO\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[14\] " "Info: Register \"div:DIVOp\|RESTO\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[15\] " "Info: Register \"div:DIVOp\|RESTO\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[16\] " "Info: Register \"div:DIVOp\|RESTO\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[17\] " "Info: Register \"div:DIVOp\|RESTO\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[18\] " "Info: Register \"div:DIVOp\|RESTO\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[19\] " "Info: Register \"div:DIVOp\|RESTO\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[20\] " "Info: Register \"div:DIVOp\|RESTO\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[21\] " "Info: Register \"div:DIVOp\|RESTO\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[22\] " "Info: Register \"div:DIVOp\|RESTO\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[23\] " "Info: Register \"div:DIVOp\|RESTO\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[24\] " "Info: Register \"div:DIVOp\|RESTO\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[25\] " "Info: Register \"div:DIVOp\|RESTO\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[26\] " "Info: Register \"div:DIVOp\|RESTO\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[27\] " "Info: Register \"div:DIVOp\|RESTO\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[28\] " "Info: Register \"div:DIVOp\|RESTO\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[29\] " "Info: Register \"div:DIVOp\|RESTO\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[30\] " "Info: Register \"div:DIVOp\|RESTO\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[31\] " "Info: Register \"div:DIVOp\|RESTO\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[32\] " "Info: Register \"div:DIVOp\|RESTO\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[33\] " "Info: Register \"div:DIVOp\|RESTO\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[34\] " "Info: Register \"div:DIVOp\|RESTO\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[35\] " "Info: Register \"div:DIVOp\|RESTO\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[36\] " "Info: Register \"div:DIVOp\|RESTO\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[37\] " "Info: Register \"div:DIVOp\|RESTO\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[38\] " "Info: Register \"div:DIVOp\|RESTO\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[39\] " "Info: Register \"div:DIVOp\|RESTO\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[40\] " "Info: Register \"div:DIVOp\|RESTO\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[41\] " "Info: Register \"div:DIVOp\|RESTO\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[42\] " "Info: Register \"div:DIVOp\|RESTO\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[43\] " "Info: Register \"div:DIVOp\|RESTO\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[44\] " "Info: Register \"div:DIVOp\|RESTO\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[45\] " "Info: Register \"div:DIVOp\|RESTO\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[46\] " "Info: Register \"div:DIVOp\|RESTO\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[47\] " "Info: Register \"div:DIVOp\|RESTO\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[48\] " "Info: Register \"div:DIVOp\|RESTO\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[49\] " "Info: Register \"div:DIVOp\|RESTO\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[50\] " "Info: Register \"div:DIVOp\|RESTO\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[51\] " "Info: Register \"div:DIVOp\|RESTO\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[52\] " "Info: Register \"div:DIVOp\|RESTO\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[53\] " "Info: Register \"div:DIVOp\|RESTO\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[54\] " "Info: Register \"div:DIVOp\|RESTO\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[55\] " "Info: Register \"div:DIVOp\|RESTO\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[56\] " "Info: Register \"div:DIVOp\|RESTO\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[57\] " "Info: Register \"div:DIVOp\|RESTO\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[58\] " "Info: Register \"div:DIVOp\|RESTO\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[59\] " "Info: Register \"div:DIVOp\|RESTO\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[60\] " "Info: Register \"div:DIVOp\|RESTO\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[61\] " "Info: Register \"div:DIVOp\|RESTO\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[62\] " "Info: Register \"div:DIVOp\|RESTO\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|RESTO\[63\] " "Info: Register \"div:DIVOp\|RESTO\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div:DIVOp\|DivFim " "Info: Register \"div:DIVOp\|DivFim\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:CtrlUnit\|BWD\[1\] " "Info: Register \"UnidadeControle:CtrlUnit\|BWD\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UnidadeControle:CtrlUnit\|BWD\[0\] " "Info: Register \"UnidadeControle:CtrlUnit\|BWD\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|doing.01 " "Info: Register \"mult:MULTOp\|doing.01\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|doing.10 " "Info: Register \"mult:MULTOp\|doing.10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mult:MULTOp\|doing.00 " "Info: Register \"mult:MULTOp\|doing.00\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Proj_Hardware.map.smsg " "Info: Generated suppressed messages file C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Proj_Hardware.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3372 " "Info: Implemented 3372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "342 " "Info: Implemented 342 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2996 " "Info: Implemented 2996 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 452 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 452 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Info: Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 11:30:28 2019 " "Info: Processing ended: Sat May 18 11:30:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Info: Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
