--
--	Conversion of AnalogIR.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed May 16 16:19:27 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
SIGNAL Net_1 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
SIGNAL Net_2 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL \I2C:sda_x_wire\ : bit;
SIGNAL \I2C:Net_643_1\ : bit;
SIGNAL \I2C:Net_697\ : bit;
SIGNAL \I2C:bus_clk\ : bit;
SIGNAL \I2C:Net_1109_0\ : bit;
SIGNAL \I2C:Net_1109_1\ : bit;
SIGNAL \I2C:Net_643_0\ : bit;
SIGNAL \I2C:Net_643_2\ : bit;
SIGNAL \I2C:scl_x_wire\ : bit;
SIGNAL \I2C:Net_969\ : bit;
SIGNAL \I2C:Net_968\ : bit;
SIGNAL \I2C:udb_clk\ : bit;
SIGNAL Net_5 : bit;
SIGNAL \I2C:Net_973\ : bit;
SIGNAL Net_6 : bit;
SIGNAL \I2C:Net_974\ : bit;
SIGNAL \I2C:scl_yfb\ : bit;
SIGNAL \I2C:sda_yfb\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C:timeout_clk\ : bit;
SIGNAL Net_11 : bit;
SIGNAL \I2C:Net_975\ : bit;
SIGNAL Net_9 : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_2581 : bit;
SIGNAL tmpOE__Pin_IR_On_net_0 : bit;
SIGNAL tmpFB_0__Pin_IR_On_net_0 : bit;
SIGNAL tmpIO_0__Pin_IR_On_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_IR_On_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_IR_On_net_0 : bit;
SIGNAL Net_3585 : bit;
SIGNAL tmpOE__Pin_IR_8_net_0 : bit;
SIGNAL tmpFB_0__Pin_IR_8_net_0 : bit;
TERMINAL Net_535 : bit;
SIGNAL tmpIO_0__Pin_IR_8_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_IR_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_IR_8_net_0 : bit;
SIGNAL tmpOE__Pin_IR_7_net_0 : bit;
SIGNAL tmpFB_0__Pin_IR_7_net_0 : bit;
TERMINAL Net_533 : bit;
SIGNAL tmpIO_0__Pin_IR_7_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_IR_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_IR_7_net_0 : bit;
SIGNAL tmpOE__Pin_IR_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_IR_2_net_0 : bit;
TERMINAL Net_525 : bit;
SIGNAL tmpIO_0__Pin_IR_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_IR_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_IR_2_net_0 : bit;
SIGNAL tmpOE__Pin_IR_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_IR_3_net_0 : bit;
TERMINAL Net_527 : bit;
SIGNAL tmpIO_0__Pin_IR_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_IR_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_IR_3_net_0 : bit;
SIGNAL tmpOE__Pin_IR_4_net_0 : bit;
SIGNAL tmpFB_0__Pin_IR_4_net_0 : bit;
TERMINAL Net_528 : bit;
SIGNAL tmpIO_0__Pin_IR_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_IR_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_IR_4_net_0 : bit;
SIGNAL tmpOE__Pin_IR_5_net_0 : bit;
SIGNAL tmpFB_0__Pin_IR_5_net_0 : bit;
TERMINAL Net_530 : bit;
SIGNAL tmpIO_0__Pin_IR_5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_IR_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_IR_5_net_0 : bit;
SIGNAL tmpOE__Pin_IR_6_net_0 : bit;
SIGNAL tmpFB_0__Pin_IR_6_net_0 : bit;
TERMINAL Net_532 : bit;
SIGNAL tmpIO_0__Pin_IR_6_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_IR_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_IR_6_net_0 : bit;
SIGNAL tmpOE__Pin_IR_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_IR_1_net_0 : bit;
TERMINAL Net_524 : bit;
SIGNAL tmpIO_0__Pin_IR_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_IR_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_IR_1_net_0 : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_SAR_Seq_1:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:clock\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_3711 : bit;
TERMINAL Net_3710 : bit;
TERMINAL Net_3709 : bit;
TERMINAL Net_3708 : bit;
TERMINAL Net_3707 : bit;
TERMINAL Net_3706 : bit;
TERMINAL Net_3705 : bit;
TERMINAL Net_3704 : bit;
TERMINAL Net_3703 : bit;
TERMINAL Net_3702 : bit;
TERMINAL Net_3701 : bit;
TERMINAL Net_3700 : bit;
TERMINAL Net_3699 : bit;
TERMINAL Net_3698 : bit;
TERMINAL Net_3697 : bit;
TERMINAL Net_3696 : bit;
TERMINAL Net_3695 : bit;
TERMINAL Net_3693 : bit;
TERMINAL Net_3691 : bit;
TERMINAL Net_3690 : bit;
TERMINAL Net_3688 : bit;
TERMINAL Net_3686 : bit;
TERMINAL Net_3685 : bit;
TERMINAL Net_3683 : bit;
TERMINAL Net_3681 : bit;
TERMINAL Net_3680 : bit;
TERMINAL Net_3678 : bit;
TERMINAL Net_3676 : bit;
TERMINAL Net_3675 : bit;
TERMINAL Net_3673 : bit;
TERMINAL Net_3671 : bit;
TERMINAL Net_3670 : bit;
TERMINAL Net_3668 : bit;
TERMINAL Net_3666 : bit;
TERMINAL Net_3665 : bit;
TERMINAL Net_3663 : bit;
TERMINAL Net_3661 : bit;
TERMINAL Net_3660 : bit;
TERMINAL Net_3658 : bit;
TERMINAL Net_3656 : bit;
TERMINAL Net_3655 : bit;
TERMINAL Net_3653 : bit;
TERMINAL Net_3651 : bit;
TERMINAL Net_3650 : bit;
TERMINAL Net_3648 : bit;
TERMINAL Net_3646 : bit;
TERMINAL Net_3645 : bit;
TERMINAL Net_3643 : bit;
TERMINAL Net_3641 : bit;
TERMINAL Net_3640 : bit;
TERMINAL Net_3638 : bit;
TERMINAL Net_3636 : bit;
TERMINAL Net_3635 : bit;
TERMINAL Net_3633 : bit;
TERMINAL Net_3631 : bit;
TERMINAL Net_3630 : bit;
TERMINAL \ADC_SAR_Seq_1:V_single\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_248\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_235\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_188\ : bit;
TERMINAL \ADC_SAR_Seq_1:Net_2803\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_126\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_215\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_257\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:soc\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_252\ : bit;
SIGNAL Net_3624 : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_11\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_10\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_9\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_8\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3830\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_210\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_149\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_209\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_255\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_368\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_221\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_383\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_385\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3710\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3935\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL \ADC_SAR_Seq_1:soc_out\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3874\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3698\ : bit;
SIGNAL \ADC_SAR_Seq_1:nrq\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3905\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3867\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL Net_810 : bit;
SIGNAL Net_1234 : bit;
SIGNAL \PWM_1:PWMUDB:km_run\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_1:PWMUDB:status_6\ : bit;
SIGNAL \PWM_1:PWMUDB:status_5\ : bit;
SIGNAL \PWM_1:PWMUDB:status_4\ : bit;
SIGNAL \PWM_1:PWMUDB:status_3\ : bit;
SIGNAL \PWM_1:PWMUDB:status_2\ : bit;
SIGNAL \PWM_1:PWMUDB:status_1\ : bit;
SIGNAL \PWM_1:PWMUDB:status_0\ : bit;
SIGNAL \PWM_1:Net_55\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:compare1\ : bit;
SIGNAL \PWM_1:PWMUDB:compare2\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_1:Net_101\ : bit;
SIGNAL \PWM_1:Net_96\ : bit;
SIGNAL Net_812 : bit;
SIGNAL Net_813 : bit;
SIGNAL \PWM_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN3_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN3_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_4531 : bit;
SIGNAL Net_4525 : bit;
SIGNAL Net_4524 : bit;
SIGNAL \PWM_1:Net_113\ : bit;
SIGNAL \PWM_1:Net_107\ : bit;
SIGNAL \PWM_1:Net_114\ : bit;
SIGNAL tmpOE__Pin_PWM_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_PWM_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_PWM_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_PWM_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_PWM_2_net_0 : bit;
SIGNAL tmpOE__Pin_PWM_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_PWM_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_PWM_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_PWM_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_PWM_1_net_0 : bit;
SIGNAL tmpOE__Pin_Btn_3_net_0 : bit;
SIGNAL Net_768 : bit;
SIGNAL tmpIO_0__Pin_Btn_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Btn_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Btn_3_net_0 : bit;
SIGNAL Net_769 : bit;
SIGNAL \Debouncer_3:op_clk\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_771 : bit;
SIGNAL Net_1369 : bit;
SIGNAL Net_1298 : bit;
SIGNAL Net_779 : bit;
SIGNAL tmpOE__Pin_Led_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_Led_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_Led_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Led_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Led_1_net_0 : bit;
SIGNAL tmpOE__Pin_Led_2_net_0 : bit;
SIGNAL Net_5527 : bit;
SIGNAL tmpFB_0__Pin_Led_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_Led_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Led_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Led_2_net_0 : bit;
SIGNAL tmpOE__Pin_Led_5_net_0 : bit;
SIGNAL tmpFB_0__Pin_Led_5_net_0 : bit;
SIGNAL tmpIO_0__Pin_Led_5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Led_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Led_5_net_0 : bit;
SIGNAL tmpOE__Pin_Led_4_net_0 : bit;
SIGNAL tmpFB_0__Pin_Led_4_net_0 : bit;
SIGNAL tmpIO_0__Pin_Led_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Led_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Led_4_net_0 : bit;
SIGNAL tmpOE__Pin_Btn_1_net_0 : bit;
SIGNAL Net_1268 : bit;
SIGNAL tmpIO_0__Pin_Btn_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Btn_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Btn_1_net_0 : bit;
SIGNAL Net_5192 : bit;
SIGNAL \Debouncer_1:op_clk\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_1269 : bit;
SIGNAL Net_1271 : bit;
SIGNAL Net_5243 : bit;
SIGNAL Net_1270 : bit;
SIGNAL \Debouncer_2:op_clk\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL Net_1274 : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_1275 : bit;
SIGNAL Net_1277 : bit;
SIGNAL Net_5203 : bit;
SIGNAL Net_1276 : bit;
SIGNAL tmpOE__Pin_Btn_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_Btn_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Btn_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Btn_2_net_0 : bit;
SIGNAL tmpOE__Pin_Ultrasoon_Trigger_net_2 : bit;
SIGNAL tmpOE__Pin_Ultrasoon_Trigger_net_1 : bit;
SIGNAL tmpOE__Pin_Ultrasoon_Trigger_net_0 : bit;
SIGNAL Net_5253 : bit;
ATTRIBUTE soft of Net_5253:SIGNAL IS '1';
SIGNAL tmpFB_2__Pin_Ultrasoon_Trigger_net_2 : bit;
SIGNAL tmpFB_2__Pin_Ultrasoon_Trigger_net_1 : bit;
SIGNAL tmpFB_2__Pin_Ultrasoon_Trigger_net_0 : bit;
SIGNAL tmpIO_2__Pin_Ultrasoon_Trigger_net_2 : bit;
SIGNAL tmpIO_2__Pin_Ultrasoon_Trigger_net_1 : bit;
SIGNAL tmpIO_2__Pin_Ultrasoon_Trigger_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Ultrasoon_Trigger_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Ultrasoon_Trigger_net_0 : bit;
SIGNAL Net_1422 : bit;
SIGNAL \Status_Reg_UltraSoon_1:status_7\ : bit;
SIGNAL Net_5026_10 : bit;
SIGNAL \Status_Reg_UltraSoon_1:status_6\ : bit;
SIGNAL Net_5026_9 : bit;
SIGNAL \Status_Reg_UltraSoon_1:status_5\ : bit;
SIGNAL Net_5026_8 : bit;
SIGNAL \Status_Reg_UltraSoon_1:status_4\ : bit;
SIGNAL Net_5026_7 : bit;
SIGNAL \Status_Reg_UltraSoon_1:status_3\ : bit;
SIGNAL Net_5026_6 : bit;
SIGNAL \Status_Reg_UltraSoon_1:status_2\ : bit;
SIGNAL Net_5026_5 : bit;
SIGNAL \Status_Reg_UltraSoon_1:status_1\ : bit;
SIGNAL Net_5026_4 : bit;
SIGNAL \Status_Reg_UltraSoon_1:status_0\ : bit;
SIGNAL Net_5026_3 : bit;
SIGNAL Net_1679 : bit;
SIGNAL Net_5026_19 : bit;
SIGNAL Net_5275 : bit;
ATTRIBUTE soft of Net_5275:SIGNAL IS '1';
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL Net_5026_18 : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL Net_5026_17 : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL Net_5026_16 : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL Net_5026_15 : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL Net_5026_14 : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL Net_5026_13 : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL Net_5026_12 : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL Net_5026_11 : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL Net_5026_2 : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL Net_5026_1 : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL Net_5026_0 : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_31\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_30\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_29\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_28\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_27\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_26\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_25\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_23\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_22\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_21\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_20\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_19\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_18\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_17\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_15\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_14\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_13\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_12\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_3\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_2\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_1\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:b_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_19\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_18\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_17\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_15\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_14\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_13\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_12\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_3\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_2\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_1\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODIN4_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_5477 : bit;
SIGNAL \Status_Reg_UltraSoon_2:status_7\ : bit;
SIGNAL \Status_Reg_UltraSoon_2:status_6\ : bit;
SIGNAL \Status_Reg_UltraSoon_2:status_5\ : bit;
SIGNAL \Status_Reg_UltraSoon_2:status_4\ : bit;
SIGNAL \Status_Reg_UltraSoon_2:status_3\ : bit;
SIGNAL \Status_Reg_UltraSoon_2:status_2\ : bit;
SIGNAL \Status_Reg_UltraSoon_2:status_1\ : bit;
SIGNAL \Status_Reg_UltraSoon_2:status_0\ : bit;
SIGNAL Net_6159 : bit;
SIGNAL Net_4248_7 : bit;
SIGNAL Net_4248_6 : bit;
SIGNAL Net_4248_5 : bit;
SIGNAL Net_4248_4 : bit;
SIGNAL Net_4248_3 : bit;
SIGNAL Net_4248_2 : bit;
SIGNAL Net_4248_1 : bit;
SIGNAL Net_4248_0 : bit;
SIGNAL \Status_Reg_UltraSoon_3:status_0\ : bit;
SIGNAL Net_4353 : bit;
SIGNAL \Status_Reg_UltraSoon_3:status_1\ : bit;
SIGNAL \Status_Reg_UltraSoon_3:status_2\ : bit;
SIGNAL \Status_Reg_UltraSoon_3:status_3\ : bit;
SIGNAL \Status_Reg_UltraSoon_3:status_4\ : bit;
SIGNAL \Status_Reg_UltraSoon_3:status_5\ : bit;
SIGNAL \Status_Reg_UltraSoon_3:status_6\ : bit;
SIGNAL \Status_Reg_UltraSoon_3:status_7\ : bit;
SIGNAL Net_6181 : bit;
SIGNAL Net_4158 : bit;
SIGNAL cy_dffe_1 : bit;
SIGNAL Net_4161 : bit;
SIGNAL Net_4159 : bit;
SIGNAL Net_5074 : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL tmpOE__Pin_Ultrasoon_Echo_1_net_0 : bit;
SIGNAL Net_5263 : bit;
SIGNAL tmpIO_0__Pin_Ultrasoon_Echo_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Ultrasoon_Echo_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Ultrasoon_Echo_1_net_0 : bit;
SIGNAL tmpOE__Pin_Ultrasoon_Echo_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_Ultrasoon_Echo_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Ultrasoon_Echo_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Ultrasoon_Echo_2_net_0 : bit;
SIGNAL tmpOE__Pin_Ultrasoon_Echo_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_Ultrasoon_Echo_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Ultrasoon_Echo_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Ultrasoon_Echo_3_net_0 : bit;
SIGNAL Net_5532 : bit;
SIGNAL \GlitchFilter_2:op_clk\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:or_term\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_3\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_2\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_1\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_0\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:and_term\ : bit;
SIGNAL Net_5531 : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:last_state\ : bit;
SIGNAL tmpOE__Pin_Led_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_Led_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_Led_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Led_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Led_3_net_0 : bit;
SIGNAL tmpOE__Pin_Motor_1_net_1 : bit;
SIGNAL tmpOE__Pin_Motor_1_net_0 : bit;
SIGNAL tmpFB_1__Pin_Motor_1_net_1 : bit;
SIGNAL tmpFB_1__Pin_Motor_1_net_0 : bit;
SIGNAL tmpIO_1__Pin_Motor_1_net_1 : bit;
SIGNAL tmpIO_1__Pin_Motor_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Motor_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Motor_1_net_0 : bit;
SIGNAL tmpOE__Pin_Motor_2_net_1 : bit;
SIGNAL tmpOE__Pin_Motor_2_net_0 : bit;
SIGNAL tmpFB_1__Pin_Motor_2_net_1 : bit;
SIGNAL tmpFB_1__Pin_Motor_2_net_0 : bit;
SIGNAL tmpIO_1__Pin_Motor_2_net_1 : bit;
SIGNAL tmpIO_1__Pin_Motor_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Motor_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Motor_2_net_0 : bit;
SIGNAL Net_5260 : bit;
SIGNAL Net_5289_7 : bit;
SIGNAL Net_5257 : bit;
ATTRIBUTE soft of Net_5257:SIGNAL IS '1';
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL Net_5289_6 : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL Net_5289_5 : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL Net_5289_4 : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL Net_5289_3 : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL Net_5289_2 : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL Net_5289_1 : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL Net_5289_0 : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_31\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_30\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_29\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_28\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_27\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_26\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_25\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_23\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_22\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_21\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_20\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_19\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_18\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_17\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_15\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_14\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_13\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_12\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_3\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_2\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_1\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:b_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODIN5_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODIN5_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODIN5_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODIN5_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODIN5_3\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODIN5_2\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODIN5_1\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODIN5_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_5265 : bit;
SIGNAL \GlitchFilter_1:op_clk\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:or_term\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_5\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_4\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_3\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_2\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_1\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_0\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:and_term\ : bit;
SIGNAL Net_5264 : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:last_state\ : bit;
SIGNAL Net_5485 : bit;
SIGNAL Net_5505 : bit;
SIGNAL \MODULE_5:g1:a0:newa_7\ : bit;
SIGNAL MODIN6_18 : bit;
SIGNAL \MODULE_5:g1:a0:newa_6\ : bit;
SIGNAL MODIN6_17 : bit;
SIGNAL \MODULE_5:g1:a0:newa_5\ : bit;
SIGNAL MODIN6_16 : bit;
SIGNAL \MODULE_5:g1:a0:newa_4\ : bit;
SIGNAL MODIN6_15 : bit;
SIGNAL \MODULE_5:g1:a0:newa_3\ : bit;
SIGNAL MODIN6_14 : bit;
SIGNAL \MODULE_5:g1:a0:newa_2\ : bit;
SIGNAL MODIN6_13 : bit;
SIGNAL \MODULE_5:g1:a0:newa_1\ : bit;
SIGNAL MODIN6_12 : bit;
SIGNAL \MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL MODIN6_11 : bit;
SIGNAL \MODULE_5:g1:a0:newb_7\ : bit;
SIGNAL MODIN7_7 : bit;
SIGNAL \MODULE_5:g1:a0:newb_6\ : bit;
SIGNAL MODIN7_6 : bit;
SIGNAL \MODULE_5:g1:a0:newb_5\ : bit;
SIGNAL MODIN7_5 : bit;
SIGNAL \MODULE_5:g1:a0:newb_4\ : bit;
SIGNAL MODIN7_4 : bit;
SIGNAL \MODULE_5:g1:a0:newb_3\ : bit;
SIGNAL MODIN7_3 : bit;
SIGNAL \MODULE_5:g1:a0:newb_2\ : bit;
SIGNAL MODIN7_2 : bit;
SIGNAL \MODULE_5:g1:a0:newb_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \MODULE_5:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:lte\:SIGNAL IS 2;
SIGNAL \MODULE_5:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:neq\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1369D : bit;
SIGNAL Net_1298D : bit;
SIGNAL Net_779D : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1271D : bit;
SIGNAL Net_5243D : bit;
SIGNAL Net_1270D : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1277D : bit;
SIGNAL Net_5203D : bit;
SIGNAL Net_1276D : bit;
SIGNAL Net_5026_10D : bit;
SIGNAL Net_5026_9D : bit;
SIGNAL Net_5026_8D : bit;
SIGNAL Net_5026_7D : bit;
SIGNAL Net_5026_6D : bit;
SIGNAL Net_5026_5D : bit;
SIGNAL Net_5026_4D : bit;
SIGNAL Net_5026_3D : bit;
SIGNAL Net_5026_19D : bit;
SIGNAL Net_5026_18D : bit;
SIGNAL Net_5026_17D : bit;
SIGNAL Net_5026_16D : bit;
SIGNAL Net_5026_15D : bit;
SIGNAL Net_5026_14D : bit;
SIGNAL Net_5026_13D : bit;
SIGNAL Net_5026_12D : bit;
SIGNAL Net_5026_11D : bit;
SIGNAL Net_5026_2D : bit;
SIGNAL Net_5026_1D : bit;
SIGNAL Net_5026_0D : bit;
SIGNAL cy_dffe_1D : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_3\\D\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_2\\D\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:last_state\\D\ : bit;
SIGNAL Net_5289_7D : bit;
SIGNAL Net_5289_6D : bit;
SIGNAL Net_5289_5D : bit;
SIGNAL Net_5289_4D : bit;
SIGNAL Net_5289_3D : bit;
SIGNAL Net_5289_2D : bit;
SIGNAL Net_5289_1D : bit;
SIGNAL Net_5289_0D : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_5\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_4\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_3\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_2\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:last_state\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__SDA_1_net_0 <=  ('1') ;

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ <= (\ADC_SAR_Seq_1:bSAR_SEQ:load_period\
	OR Net_3624);

\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_3585 and \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC_SAR_Seq_1:Net_3935\);

\ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ and \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\));

\PWM_1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_1:PWMUDB:tc_i\);

\PWM_1:PWMUDB:dith_count_1\\D\ <= ((not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\)
	OR (not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_1\));

\PWM_1:PWMUDB:dith_count_0\\D\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:tc_i\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\));

\PWM_1:PWMUDB:cmp1_status\ <= ((not \PWM_1:PWMUDB:prevCompare1\ and \PWM_1:PWMUDB:cmp1_less\));

\PWM_1:PWMUDB:cmp2_status\ <= ((not \PWM_1:PWMUDB:prevCompare2\ and \PWM_1:PWMUDB:cmp2_less\));

\PWM_1:PWMUDB:status_2\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:tc_i\));

\PWM_1:PWMUDB:pwm1_i\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_less\));

\PWM_1:PWMUDB:pwm2_i\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp2_less\));

Net_1369D <= ((not \Debouncer_3:DEBOUNCER[0]:d_sync_1\ and \Debouncer_3:DEBOUNCER[0]:d_sync_0\));

Net_1298D <= ((not \Debouncer_3:DEBOUNCER[0]:d_sync_0\ and \Debouncer_3:DEBOUNCER[0]:d_sync_1\));

Net_5243D <= ((not \Debouncer_1:DEBOUNCER[0]:d_sync_0\ and \Debouncer_1:DEBOUNCER[0]:d_sync_1\));

Net_5203D <= ((not \Debouncer_2:DEBOUNCER[0]:d_sync_0\ and \Debouncer_2:DEBOUNCER[0]:d_sync_1\));

Net_5026_19D <= ((not Net_5253 and not Net_5026_19 and Net_5275 and Net_5026_18 and Net_5026_17 and Net_5026_16 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\)
	OR (not Net_5253 and not \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ and Net_5026_19)
	OR (not Net_5253 and not Net_5026_16 and Net_5026_19)
	OR (not Net_5253 and not Net_5026_17 and Net_5026_19)
	OR (not Net_5253 and not Net_5026_18 and Net_5026_19)
	OR (not Net_5253 and not Net_5275 and Net_5026_19));

Net_5026_18D <= ((not Net_5253 and not Net_5026_18 and Net_5275 and Net_5026_17 and Net_5026_16 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\)
	OR (not Net_5253 and not \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ and Net_5026_18)
	OR (not Net_5253 and not Net_5026_16 and Net_5026_18)
	OR (not Net_5253 and not Net_5026_17 and Net_5026_18)
	OR (not Net_5253 and not Net_5275 and Net_5026_18));

Net_5026_17D <= ((not Net_5253 and not Net_5026_17 and Net_5275 and Net_5026_16 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\)
	OR (not Net_5253 and not \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ and Net_5026_17)
	OR (not Net_5253 and not Net_5026_16 and Net_5026_17)
	OR (not Net_5253 and not Net_5275 and Net_5026_17));

Net_5026_16D <= ((not Net_5253 and not Net_5026_16 and Net_5275 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\)
	OR (not Net_5253 and not \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ and Net_5026_16)
	OR (not Net_5253 and not Net_5275 and Net_5026_16));

Net_5026_15D <= ((not Net_5253 and not Net_5026_15 and Net_5026_10 and Net_5026_9 and Net_5026_8 and Net_5275 and Net_5026_14 and Net_5026_13 and Net_5026_12 and Net_5026_11 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_5253 and not \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_5026_15)
	OR (not Net_5253 and not Net_5026_11 and Net_5026_15)
	OR (not Net_5253 and not Net_5026_12 and Net_5026_15)
	OR (not Net_5253 and not Net_5026_13 and Net_5026_15)
	OR (not Net_5253 and not Net_5026_14 and Net_5026_15)
	OR (not Net_5253 and not Net_5275 and Net_5026_15)
	OR (not Net_5253 and not Net_5026_8 and Net_5026_15)
	OR (not Net_5253 and not Net_5026_9 and Net_5026_15)
	OR (not Net_5253 and not Net_5026_10 and Net_5026_15));

Net_5026_14D <= ((not Net_5253 and not Net_5026_14 and Net_5026_10 and Net_5026_9 and Net_5026_8 and Net_5275 and Net_5026_13 and Net_5026_12 and Net_5026_11 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_5253 and not \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_5026_14)
	OR (not Net_5253 and not Net_5026_11 and Net_5026_14)
	OR (not Net_5253 and not Net_5026_12 and Net_5026_14)
	OR (not Net_5253 and not Net_5026_13 and Net_5026_14)
	OR (not Net_5253 and not Net_5275 and Net_5026_14)
	OR (not Net_5253 and not Net_5026_8 and Net_5026_14)
	OR (not Net_5253 and not Net_5026_9 and Net_5026_14)
	OR (not Net_5253 and not Net_5026_10 and Net_5026_14));

Net_5026_13D <= ((not Net_5253 and not Net_5026_13 and Net_5026_10 and Net_5026_9 and Net_5026_8 and Net_5275 and Net_5026_12 and Net_5026_11 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_5253 and not \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_5026_13)
	OR (not Net_5253 and not Net_5026_11 and Net_5026_13)
	OR (not Net_5253 and not Net_5026_12 and Net_5026_13)
	OR (not Net_5253 and not Net_5275 and Net_5026_13)
	OR (not Net_5253 and not Net_5026_8 and Net_5026_13)
	OR (not Net_5253 and not Net_5026_9 and Net_5026_13)
	OR (not Net_5253 and not Net_5026_10 and Net_5026_13));

Net_5026_12D <= ((not Net_5253 and not Net_5026_12 and Net_5026_10 and Net_5026_9 and Net_5026_8 and Net_5275 and Net_5026_11 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_5253 and not \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_5026_12)
	OR (not Net_5253 and not Net_5026_11 and Net_5026_12)
	OR (not Net_5253 and not Net_5275 and Net_5026_12)
	OR (not Net_5253 and not Net_5026_8 and Net_5026_12)
	OR (not Net_5253 and not Net_5026_9 and Net_5026_12)
	OR (not Net_5253 and not Net_5026_10 and Net_5026_12));

Net_5026_11D <= ((not Net_5253 and not Net_5026_11 and Net_5026_10 and Net_5026_9 and Net_5026_8 and Net_5275 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_5253 and not \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_5026_11)
	OR (not Net_5253 and not Net_5275 and Net_5026_11)
	OR (not Net_5253 and not Net_5026_8 and Net_5026_11)
	OR (not Net_5253 and not Net_5026_9 and Net_5026_11)
	OR (not Net_5253 and not Net_5026_10 and Net_5026_11));

Net_5026_10D <= ((not Net_5253 and not Net_5026_10 and Net_5026_9 and Net_5026_8 and Net_5275 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_5253 and not \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_5026_10)
	OR (not Net_5253 and not Net_5275 and Net_5026_10)
	OR (not Net_5253 and not Net_5026_8 and Net_5026_10)
	OR (not Net_5253 and not Net_5026_9 and Net_5026_10));

Net_5026_9D <= ((not Net_5253 and not Net_5026_9 and Net_5026_8 and Net_5275 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_5253 and not \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_5026_9)
	OR (not Net_5253 and not Net_5275 and Net_5026_9)
	OR (not Net_5253 and not Net_5026_8 and Net_5026_9));

Net_5026_8D <= ((not Net_5253 and not Net_5026_8 and Net_5275 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not Net_5253 and not \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_5026_8)
	OR (not Net_5253 and not Net_5275 and Net_5026_8));

Net_5026_7D <= ((not Net_5253 and not Net_5026_7 and Net_5026_6 and Net_5026_5 and Net_5026_4 and Net_5026_3 and Net_5275 and Net_5026_2 and Net_5026_1 and Net_5026_0)
	OR (not Net_5253 and not Net_5026_0 and Net_5026_7)
	OR (not Net_5253 and not Net_5026_1 and Net_5026_7)
	OR (not Net_5253 and not Net_5026_2 and Net_5026_7)
	OR (not Net_5253 and not Net_5275 and Net_5026_7)
	OR (not Net_5253 and not Net_5026_3 and Net_5026_7)
	OR (not Net_5253 and not Net_5026_4 and Net_5026_7)
	OR (not Net_5253 and not Net_5026_5 and Net_5026_7)
	OR (not Net_5253 and not Net_5026_6 and Net_5026_7));

Net_5026_6D <= ((not Net_5253 and not Net_5026_6 and Net_5026_5 and Net_5026_4 and Net_5026_3 and Net_5275 and Net_5026_2 and Net_5026_1 and Net_5026_0)
	OR (not Net_5253 and not Net_5026_0 and Net_5026_6)
	OR (not Net_5253 and not Net_5026_1 and Net_5026_6)
	OR (not Net_5253 and not Net_5026_2 and Net_5026_6)
	OR (not Net_5253 and not Net_5275 and Net_5026_6)
	OR (not Net_5253 and not Net_5026_3 and Net_5026_6)
	OR (not Net_5253 and not Net_5026_4 and Net_5026_6)
	OR (not Net_5253 and not Net_5026_5 and Net_5026_6));

Net_5026_5D <= ((not Net_5253 and not Net_5026_5 and Net_5026_4 and Net_5026_3 and Net_5275 and Net_5026_2 and Net_5026_1 and Net_5026_0)
	OR (not Net_5253 and not Net_5026_0 and Net_5026_5)
	OR (not Net_5253 and not Net_5026_1 and Net_5026_5)
	OR (not Net_5253 and not Net_5026_2 and Net_5026_5)
	OR (not Net_5253 and not Net_5275 and Net_5026_5)
	OR (not Net_5253 and not Net_5026_3 and Net_5026_5)
	OR (not Net_5253 and not Net_5026_4 and Net_5026_5));

Net_5026_4D <= ((not Net_5253 and not Net_5026_4 and Net_5026_3 and Net_5275 and Net_5026_2 and Net_5026_1 and Net_5026_0)
	OR (not Net_5253 and not Net_5026_0 and Net_5026_4)
	OR (not Net_5253 and not Net_5026_1 and Net_5026_4)
	OR (not Net_5253 and not Net_5026_2 and Net_5026_4)
	OR (not Net_5253 and not Net_5275 and Net_5026_4)
	OR (not Net_5253 and not Net_5026_3 and Net_5026_4));

Net_5026_3D <= ((not Net_5253 and not Net_5026_3 and Net_5275 and Net_5026_2 and Net_5026_1 and Net_5026_0)
	OR (not Net_5253 and not Net_5026_0 and Net_5026_3)
	OR (not Net_5253 and not Net_5026_1 and Net_5026_3)
	OR (not Net_5253 and not Net_5026_2 and Net_5026_3)
	OR (not Net_5253 and not Net_5275 and Net_5026_3));

Net_5026_2D <= ((not Net_5253 and not Net_5026_2 and Net_5275 and Net_5026_1 and Net_5026_0)
	OR (not Net_5253 and not Net_5026_0 and Net_5026_2)
	OR (not Net_5253 and not Net_5026_1 and Net_5026_2)
	OR (not Net_5253 and not Net_5275 and Net_5026_2));

Net_5026_1D <= ((not Net_5253 and not Net_5026_1 and Net_5275 and Net_5026_0)
	OR (not Net_5253 and not Net_5026_0 and Net_5026_1)
	OR (not Net_5253 and not Net_5275 and Net_5026_1));

Net_5026_0D <= ((not Net_5253 and not Net_5026_0 and Net_5275)
	OR (not Net_5253 and not Net_5275 and Net_5026_0));

\BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ <= ((Net_5026_10 and Net_5026_9 and Net_5026_8 and Net_5026_15 and Net_5026_14 and Net_5026_13 and Net_5026_12 and Net_5026_11 and \BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

\BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_5026_7 and Net_5026_6 and Net_5026_5 and Net_5026_4 and Net_5026_3 and Net_5026_2 and Net_5026_1 and Net_5026_0));

Net_5477 <= (not Net_5275);

cy_dffe_1D <= ((Net_4161 and Net_4159)
	OR (not Net_4161 and Net_4353));

\GlitchFilter_2:genblk1[0]:samples_0\\D\ <= ((not Net_5026_18 and not Net_5026_17 and not Net_5026_16 and not Net_5026_15 and not Net_5026_14 and not Net_5026_13 and not Net_5026_12 and not Net_5026_11));

\GlitchFilter_2:genblk1[0]:last_state\\D\ <= ((not Net_5026_18 and not Net_5026_17 and not Net_5026_16 and not Net_5026_15 and not Net_5026_14 and not Net_5026_13 and not Net_5026_12 and not Net_5026_11 and \GlitchFilter_2:genblk1[0]:samples_3\ and \GlitchFilter_2:genblk1[0]:samples_2\ and \GlitchFilter_2:genblk1[0]:samples_1\ and \GlitchFilter_2:genblk1[0]:samples_0\)
	OR (not Net_5026_18 and not Net_5026_17 and not Net_5026_16 and not Net_5026_15 and not Net_5026_14 and not Net_5026_13 and not Net_5026_12 and not Net_5026_11 and Net_5527)
	OR (Net_5527 and \GlitchFilter_2:genblk1[0]:samples_0\)
	OR (Net_5527 and \GlitchFilter_2:genblk1[0]:samples_1\)
	OR (Net_5527 and \GlitchFilter_2:genblk1[0]:samples_2\)
	OR (Net_5527 and \GlitchFilter_2:genblk1[0]:samples_3\));

Net_5289_7D <= ((not Net_5275 and not Net_5289_7 and Net_5257 and Net_5289_6 and Net_5289_5 and Net_5289_4 and Net_5289_3 and Net_5289_2 and Net_5289_1 and Net_5289_0)
	OR (not Net_5275 and not Net_5289_0 and Net_5289_7)
	OR (not Net_5275 and not Net_5289_1 and Net_5289_7)
	OR (not Net_5275 and not Net_5289_2 and Net_5289_7)
	OR (not Net_5275 and not Net_5289_3 and Net_5289_7)
	OR (not Net_5275 and not Net_5289_4 and Net_5289_7)
	OR (not Net_5275 and not Net_5289_5 and Net_5289_7)
	OR (not Net_5275 and not Net_5289_6 and Net_5289_7)
	OR (not Net_5275 and not Net_5257 and Net_5289_7));

Net_5289_6D <= ((not Net_5275 and not Net_5289_6 and Net_5257 and Net_5289_5 and Net_5289_4 and Net_5289_3 and Net_5289_2 and Net_5289_1 and Net_5289_0)
	OR (not Net_5275 and not Net_5289_0 and Net_5289_6)
	OR (not Net_5275 and not Net_5289_1 and Net_5289_6)
	OR (not Net_5275 and not Net_5289_2 and Net_5289_6)
	OR (not Net_5275 and not Net_5289_3 and Net_5289_6)
	OR (not Net_5275 and not Net_5289_4 and Net_5289_6)
	OR (not Net_5275 and not Net_5289_5 and Net_5289_6)
	OR (not Net_5275 and not Net_5257 and Net_5289_6));

Net_5289_5D <= ((not Net_5275 and not Net_5289_5 and Net_5257 and Net_5289_4 and Net_5289_3 and Net_5289_2 and Net_5289_1 and Net_5289_0)
	OR (not Net_5275 and not Net_5289_0 and Net_5289_5)
	OR (not Net_5275 and not Net_5289_1 and Net_5289_5)
	OR (not Net_5275 and not Net_5289_2 and Net_5289_5)
	OR (not Net_5275 and not Net_5289_3 and Net_5289_5)
	OR (not Net_5275 and not Net_5289_4 and Net_5289_5)
	OR (not Net_5275 and not Net_5257 and Net_5289_5));

Net_5289_4D <= ((not Net_5275 and not Net_5289_4 and Net_5257 and Net_5289_3 and Net_5289_2 and Net_5289_1 and Net_5289_0)
	OR (not Net_5275 and not Net_5289_0 and Net_5289_4)
	OR (not Net_5275 and not Net_5289_1 and Net_5289_4)
	OR (not Net_5275 and not Net_5289_2 and Net_5289_4)
	OR (not Net_5275 and not Net_5289_3 and Net_5289_4)
	OR (not Net_5275 and not Net_5257 and Net_5289_4));

Net_5289_3D <= ((not Net_5275 and not Net_5289_3 and Net_5257 and Net_5289_2 and Net_5289_1 and Net_5289_0)
	OR (not Net_5275 and not Net_5289_0 and Net_5289_3)
	OR (not Net_5275 and not Net_5289_1 and Net_5289_3)
	OR (not Net_5275 and not Net_5289_2 and Net_5289_3)
	OR (not Net_5275 and not Net_5257 and Net_5289_3));

Net_5289_2D <= ((not Net_5275 and not Net_5289_2 and Net_5257 and Net_5289_1 and Net_5289_0)
	OR (not Net_5275 and not Net_5289_0 and Net_5289_2)
	OR (not Net_5275 and not Net_5289_1 and Net_5289_2)
	OR (not Net_5275 and not Net_5257 and Net_5289_2));

Net_5289_1D <= ((not Net_5275 and not Net_5289_1 and Net_5257 and Net_5289_0)
	OR (not Net_5275 and not Net_5289_0 and Net_5289_1)
	OR (not Net_5275 and not Net_5257 and Net_5289_1));

Net_5289_0D <= ((not Net_5275 and not Net_5289_0 and Net_5257)
	OR (not Net_5275 and not Net_5257 and Net_5289_0));

\BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_5289_7 and Net_5289_6 and Net_5289_5 and Net_5289_4 and Net_5289_3 and Net_5289_2 and Net_5289_1 and Net_5289_0));

Net_5257 <= (not Net_5289_7
	OR not Net_5275);

\GlitchFilter_1:genblk1[0]:last_state\\D\ <= ((Net_5263 and \GlitchFilter_1:genblk1[0]:samples_5\ and \GlitchFilter_1:genblk1[0]:samples_4\ and \GlitchFilter_1:genblk1[0]:samples_3\ and \GlitchFilter_1:genblk1[0]:samples_2\ and \GlitchFilter_1:genblk1[0]:samples_1\ and \GlitchFilter_1:genblk1[0]:samples_0\)
	OR (\GlitchFilter_1:genblk1[0]:samples_0\ and Net_5485)
	OR (\GlitchFilter_1:genblk1[0]:samples_1\ and Net_5485)
	OR (\GlitchFilter_1:genblk1[0]:samples_2\ and Net_5485)
	OR (\GlitchFilter_1:genblk1[0]:samples_3\ and Net_5485)
	OR (\GlitchFilter_1:genblk1[0]:samples_4\ and Net_5485)
	OR (\GlitchFilter_1:genblk1[0]:samples_5\ and Net_5485)
	OR (Net_5263 and Net_5485));

Net_5253 <= ((Net_5289_6 and Net_5289_5));

Net_5275 <= ((not Net_5026_19 and Net_5485));

\MODULE_5:g1:a0:gx:u0:gt_7\ <= (Net_5026_17
	OR Net_5026_18);

\MODULE_5:g1:a0:gx:u0:gt_5\ <= (Net_5026_14
	OR Net_5026_15
	OR Net_5026_16);

\MODULE_5:g1:a0:gx:u0:gt_2\ <= (Net_5026_11
	OR Net_5026_12
	OR Net_5026_13);

SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_1,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_2,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
\I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C:Net_697\);
\I2C:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C:bus_clk\,
		scl_in=>\I2C:Net_1109_0\,
		sda_in=>\I2C:Net_1109_1\,
		scl_out=>\I2C:Net_643_0\,
		sda_out=>\I2C:sda_x_wire\,
		interrupt=>\I2C:Net_697\);
\I2C:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C:bus_clk\,
		dig_domain_out=>open);
\I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C:Net_643_0\,
		oe=>tmpOE__SDA_1_net_0,
		y=>Net_2,
		yfb=>\I2C:Net_1109_0\);
\I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C:sda_x_wire\,
		oe=>tmpOE__SDA_1_net_0,
		y=>Net_1,
		yfb=>\I2C:Net_1109_1\);
Pin_IR_On:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"466ad1ba-b51a-4653-aaef-291695a54338",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>tmpOE__SDA_1_net_0,
		fb=>(tmpFB_0__Pin_IR_On_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_IR_On_net_0),
		siovref=>(tmpSIOVREF__Pin_IR_On_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_IR_On_net_0);
isr_ADC_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3585);
Pin_IR_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"39978d8b-0408-47e7-8ff5-8639a6980ada",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_IR_8_net_0),
		analog=>Net_535,
		io=>(tmpIO_0__Pin_IR_8_net_0),
		siovref=>(tmpSIOVREF__Pin_IR_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_IR_8_net_0);
Pin_IR_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"33b5b6ea-bfdb-4515-a862-43b81161736f",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_IR_7_net_0),
		analog=>Net_533,
		io=>(tmpIO_0__Pin_IR_7_net_0),
		siovref=>(tmpSIOVREF__Pin_IR_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_IR_7_net_0);
Pin_IR_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a8744fcd-2be4-40e0-a3b0-bb40333cea79",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_IR_2_net_0),
		analog=>Net_525,
		io=>(tmpIO_0__Pin_IR_2_net_0),
		siovref=>(tmpSIOVREF__Pin_IR_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_IR_2_net_0);
Pin_IR_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d9cc9a3c-a669-417f-a6f3-7c1f32d3eeeb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_IR_3_net_0),
		analog=>Net_527,
		io=>(tmpIO_0__Pin_IR_3_net_0),
		siovref=>(tmpSIOVREF__Pin_IR_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_IR_3_net_0);
Pin_IR_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b62871b5-3af6-4a09-800e-91a1a2326e15",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_IR_4_net_0),
		analog=>Net_528,
		io=>(tmpIO_0__Pin_IR_4_net_0),
		siovref=>(tmpSIOVREF__Pin_IR_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_IR_4_net_0);
Pin_IR_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"313ce55c-4afc-4379-8f4b-766da69c1110",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_IR_5_net_0),
		analog=>Net_530,
		io=>(tmpIO_0__Pin_IR_5_net_0),
		siovref=>(tmpSIOVREF__Pin_IR_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_IR_5_net_0);
Pin_IR_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"be97e7ce-3f68-4919-bd53-fd4fbbb4c7bb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_IR_6_net_0),
		analog=>Net_532,
		io=>(tmpIO_0__Pin_IR_6_net_0),
		siovref=>(tmpSIOVREF__Pin_IR_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_IR_6_net_0);
Pin_IR_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_IR_1_net_0),
		analog=>Net_524,
		io=>(tmpIO_0__Pin_IR_1_net_0),
		siovref=>(tmpSIOVREF__Pin_IR_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_IR_1_net_0);
\ADC_SAR_Seq_1:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_3711, Net_3710, Net_3709, Net_3708,
			Net_3707, Net_3706, Net_3705, Net_3704,
			Net_3703, Net_3702, Net_3701, Net_3700,
			Net_3699, Net_3698, Net_3697, Net_3696,
			Net_3695, Net_3693, Net_3691, Net_3690,
			Net_3688, Net_3686, Net_3685, Net_3683,
			Net_3681, Net_3680, Net_3678, Net_3676,
			Net_3675, Net_3673, Net_3671, Net_3670,
			Net_3668, Net_3666, Net_3665, Net_3663,
			Net_3661, Net_3660, Net_3658, Net_3656,
			Net_3655, Net_3653, Net_3651, Net_3650,
			Net_3648, Net_3646, Net_3645, Net_3643,
			Net_3641, Net_3640, Net_3638, Net_3636,
			Net_3635, Net_3633, Net_3631, Net_3630,
			Net_535, Net_533, Net_532, Net_530,
			Net_528, Net_527, Net_525, Net_524),
		hw_ctrl_en=>(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_SAR_Seq_1:V_single\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_248\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_235\);
\ADC_SAR_Seq_1:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_SAR_Seq_1:Net_2803\,
		vminus=>\ADC_SAR_Seq_1:SAR:Net_126\,
		ext_pin=>\ADC_SAR_Seq_1:SAR:Net_215\,
		vrefhi_out=>\ADC_SAR_Seq_1:SAR:Net_257\,
		vref=>\ADC_SAR_Seq_1:SAR:Net_248\,
		clock=>\ADC_SAR_Seq_1:clock\,
		pump_clock=>\ADC_SAR_Seq_1:clock\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_Seq_1:SAR:Net_252\,
		next_out=>Net_3624,
		data_out=>(\ADC_SAR_Seq_1:SAR:Net_207_11\, \ADC_SAR_Seq_1:SAR:Net_207_10\, \ADC_SAR_Seq_1:SAR:Net_207_9\, \ADC_SAR_Seq_1:SAR:Net_207_8\,
			\ADC_SAR_Seq_1:SAR:Net_207_7\, \ADC_SAR_Seq_1:SAR:Net_207_6\, \ADC_SAR_Seq_1:SAR:Net_207_5\, \ADC_SAR_Seq_1:SAR:Net_207_4\,
			\ADC_SAR_Seq_1:SAR:Net_207_3\, \ADC_SAR_Seq_1:SAR:Net_207_2\, \ADC_SAR_Seq_1:SAR:Net_207_1\, \ADC_SAR_Seq_1:SAR:Net_207_0\),
		eof_udb=>\ADC_SAR_Seq_1:Net_3830\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_215\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_210\);
\ADC_SAR_Seq_1:SAR:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9b92f063-008e-4551-bc4b-e367c8525321/dea208d9-07b0-438b-a5e0-ac5d207f2658/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(\ADC_SAR_Seq_1:SAR:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_Seq_1:SAR:Net_210\,
		io=>(\ADC_SAR_Seq_1:SAR:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_Seq_1:SAR:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>\ADC_SAR_Seq_1:SAR:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_126\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_149\);
\ADC_SAR_Seq_1:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq_1:SAR:Net_209\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_257\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_149\);
\ADC_SAR_Seq_1:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq_1:SAR:Net_255\);
\ADC_SAR_Seq_1:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_Seq_1:SAR:Net_235\);
\ADC_SAR_Seq_1:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq_1:SAR:Net_368\);
\ADC_SAR_Seq_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:Net_2803\,
		signal2=>\ADC_SAR_Seq_1:V_single\);
\ADC_SAR_Seq_1:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR_Seq_1:clock\,
		enable=>\ADC_SAR_Seq_1:bSAR_SEQ:enable\,
		clock_out=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\);
\ADC_SAR_Seq_1:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR_Seq_1:clock\,
		enable=>tmpOE__SDA_1_net_0,
		clock_out=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_ctrl\);
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC_SAR_Seq_1:bSAR_SEQ:control_7\, \ADC_SAR_Seq_1:bSAR_SEQ:control_6\, \ADC_SAR_Seq_1:bSAR_SEQ:control_5\, \ADC_SAR_Seq_1:bSAR_SEQ:control_4\,
			\ADC_SAR_Seq_1:bSAR_SEQ:control_3\, \ADC_SAR_Seq_1:bSAR_SEQ:control_2\, \ADC_SAR_Seq_1:bSAR_SEQ:load_period\, \ADC_SAR_Seq_1:bSAR_SEQ:enable\));
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000111",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC_SAR_Seq_1:bSAR_SEQ:load_period\,
		enable=>\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_SAR_Seq_1:bSAR_SEQ:count_6\, \ADC_SAR_Seq_1:ch_addr_5\, \ADC_SAR_Seq_1:ch_addr_4\, \ADC_SAR_Seq_1:ch_addr_3\,
			\ADC_SAR_Seq_1:ch_addr_2\, \ADC_SAR_Seq_1:ch_addr_1\, \ADC_SAR_Seq_1:ch_addr_0\),
		tc=>\ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\);
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_3585));
\ADC_SAR_Seq_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9b92f063-008e-4551-bc4b-e367c8525321/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"55555654.3211632",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq_1:clock\,
		dig_domain_out=>open);
\ADC_SAR_Seq_1:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq_1:Net_3830\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq_1:Net_3698\);
\ADC_SAR_Seq_1:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq_1:Net_3698\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq_1:nrq\);
\ADC_SAR_Seq_1:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9b92f063-008e-4551-bc4b-e367c8525321/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq_1:Net_3710\,
		dig_domain_out=>open);
\ADC_SAR_Seq_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3585);
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC_SAR_Seq_1:Net_3710\,
		sc_in=>\ADC_SAR_Seq_1:nrq\,
		sc_out=>\ADC_SAR_Seq_1:Net_3935\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_0\);
timer_clock_8:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"78cb0346-a85a-4cf7-b7b0-e6710aa0c132",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1234,
		dig_domain_out=>open);
\PWM_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1234,
		enable=>tmpOE__SDA_1_net_0,
		clock_out=>\PWM_1:PWMUDB:ClockOutFromEnBlock\);
\PWM_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_1:PWMUDB:control_7\, \PWM_1:PWMUDB:control_6\, \PWM_1:PWMUDB:control_5\, \PWM_1:PWMUDB:control_4\,
			\PWM_1:PWMUDB:control_3\, \PWM_1:PWMUDB:control_2\, \PWM_1:PWMUDB:control_1\, \PWM_1:PWMUDB:control_0\));
\PWM_1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_1:PWMUDB:status_5\, zero, \PWM_1:PWMUDB:status_3\,
			\PWM_1:PWMUDB:status_2\, \PWM_1:PWMUDB:status_1\, \PWM_1:PWMUDB:status_0\),
		interrupt=>\PWM_1:Net_55\);
\PWM_1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_1:PWMUDB:cmp1_eq\,
		cl0=>\PWM_1:PWMUDB:cmp1_less\,
		z0=>\PWM_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:cmp2_eq\,
		cl1=>\PWM_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_PWM_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ce5f8b32-d3a2-4468-88b0-dbfe0abae724",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>Net_813,
		fb=>(tmpFB_0__Pin_PWM_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_PWM_2_net_0),
		siovref=>(tmpSIOVREF__Pin_PWM_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_PWM_2_net_0);
Pin_PWM_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"af46d577-658a-4a1d-be39-82b402a3a3ba",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>Net_812,
		fb=>(tmpFB_0__Pin_PWM_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_PWM_1_net_0),
		siovref=>(tmpSIOVREF__Pin_PWM_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_PWM_1_net_0);
Pin_Btn_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"82c12627-ddcb-4115-ae40-63ce3edfe88d",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>Net_768,
		analog=>(open),
		io=>(tmpIO_0__Pin_Btn_3_net_0),
		siovref=>(tmpSIOVREF__Pin_Btn_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Btn_3_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1294d7c9-5c01-4733-8536-16ac939bc927",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_769,
		dig_domain_out=>open);
\Debouncer_3:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_769,
		enable=>tmpOE__SDA_1_net_0,
		clock_out=>\Debouncer_3:op_clk\);
isr_btn_3_Pressed:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1298);
Pin_Led_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Led_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Led_1_net_0),
		siovref=>(tmpSIOVREF__Pin_Led_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Led_1_net_0);
Pin_Led_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4e444c67-f112-4f68-ab3a-704fbdf4973b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>Net_5527,
		fb=>(tmpFB_0__Pin_Led_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Led_2_net_0),
		siovref=>(tmpSIOVREF__Pin_Led_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Led_2_net_0);
Pin_Led_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fe4b5922-d27f-4b90-b357-bcd52536ed2e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Led_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Led_5_net_0),
		siovref=>(tmpSIOVREF__Pin_Led_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Led_5_net_0);
Pin_Led_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c9d715ed-492d-4a53-b187-de9c42f2f49a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Led_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Led_4_net_0),
		siovref=>(tmpSIOVREF__Pin_Led_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Led_4_net_0);
Pin_Btn_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d254bbfd-f5f1-4d21-9828-1ba01fca7cd3",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>Net_1268,
		analog=>(open),
		io=>(tmpIO_0__Pin_Btn_1_net_0),
		siovref=>(tmpSIOVREF__Pin_Btn_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Btn_1_net_0);
\Debouncer_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_5192,
		enable=>tmpOE__SDA_1_net_0,
		clock_out=>\Debouncer_1:op_clk\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"02d70a13-da48-4b1a-9082-515ce0e4a5e3",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_5192,
		dig_domain_out=>open);
\Debouncer_2:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_5192,
		enable=>tmpOE__SDA_1_net_0,
		clock_out=>\Debouncer_2:op_clk\);
isr_btn_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_5203);
isr_btn_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_5243);
Pin_Btn_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07280ddf-a8fb-41b3-9110-b58dbd9f51d8",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>Net_1274,
		analog=>(open),
		io=>(tmpIO_0__Pin_Btn_2_net_0),
		siovref=>(tmpSIOVREF__Pin_Btn_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Btn_2_net_0);
Pin_Ultrasoon_Trigger:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"110110110",
		ibuf_enabled=>"111",
		init_dr_st=>"000",
		input_sync=>"111",
		input_clk_en=>'0',
		input_sync_mode=>"000",
		intr_mode=>"000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"111",
		output_sync=>"000",
		output_clk_en=>'0',
		output_mode=>"000",
		output_reset=>'0',
		output_clock_mode=>"000",
		oe_sync=>"000",
		oe_conn=>"000",
		oe_reset=>'0',
		pin_aliases=>",,",
		pin_mode=>"OOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"111",
		sio_ibuf=>"00000000",
		sio_info=>"000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"000",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"101010",
		width=>3,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"000",
		ovt_slew_control=>"000000",
		ovt_hyst_trim=>"000",
		input_buffer_sel=>"000000")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0, tmpOE__SDA_1_net_0, tmpOE__SDA_1_net_0),
		y=>(Net_5253, Net_5253, Net_5253),
		fb=>(tmpFB_2__Pin_Ultrasoon_Trigger_net_2, tmpFB_2__Pin_Ultrasoon_Trigger_net_1, tmpFB_2__Pin_Ultrasoon_Trigger_net_0),
		analog=>(open, open, open),
		io=>(tmpIO_2__Pin_Ultrasoon_Trigger_net_2, tmpIO_2__Pin_Ultrasoon_Trigger_net_1, tmpIO_2__Pin_Ultrasoon_Trigger_net_0),
		siovref=>(tmpSIOVREF__Pin_Ultrasoon_Trigger_net_0),
		annotation=>(open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Ultrasoon_Trigger_net_0);
timer_clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ce2a66cb-2dc5-4a24-af1c-3d2b78fedc1e",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1422,
		dig_domain_out=>open);
\Status_Reg_UltraSoon_1:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_1422,
		status=>(Net_5026_10, Net_5026_9, Net_5026_8, Net_5026_7,
			Net_5026_6, Net_5026_5, Net_5026_4, Net_5026_3));
isr_btn_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1369);
\BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>\BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\,
		y=>\BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\BasicCounter_UltraSoon_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
timer_clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0a090219-6022-4f35-b0ba-7a57e2694b4f",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1679,
		dig_domain_out=>open);
\Status_Reg_UltraSoon_2:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_6159,
		status=>(Net_5026_18, Net_5026_17, Net_5026_16, Net_5026_15,
			Net_5026_14, Net_5026_13, Net_5026_12, Net_5026_11));
timer_clock_9:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"87a75b2f-afd9-4cc2-b887-eaf4fb0fe6fe",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6159,
		dig_domain_out=>open);
isr_UltraSoon_ToClose:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_5527);
\Status_Reg_UltraSoon_3:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_6181,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_4353));
timer_clock_11:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5311f90c-8320-469d-9993-4b4a467b84bc",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6181,
		dig_domain_out=>open);
Pin_Ultrasoon_Echo_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e6bb6972-62e6-443c-889e-1f224a4c2eb0",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>Net_5263,
		analog=>(open),
		io=>(tmpIO_0__Pin_Ultrasoon_Echo_1_net_0),
		siovref=>(tmpSIOVREF__Pin_Ultrasoon_Echo_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Ultrasoon_Echo_1_net_0);
Pin_Ultrasoon_Echo_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eab8bca8-fc34-41ab-a029-114f0c1df8b2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>Net_4159,
		analog=>(open),
		io=>(tmpIO_0__Pin_Ultrasoon_Echo_2_net_0),
		siovref=>(tmpSIOVREF__Pin_Ultrasoon_Echo_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Ultrasoon_Echo_2_net_0);
Pin_Ultrasoon_Echo_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"30ea1a0e-789e-4109-a6fd-20b6994456b1",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>Net_4161,
		analog=>(open),
		io=>(tmpIO_0__Pin_Ultrasoon_Echo_3_net_0),
		siovref=>(tmpSIOVREF__Pin_Ultrasoon_Echo_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Ultrasoon_Echo_3_net_0);
timer_clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"79f46c98-51ee-4c4b-bd0a-3c58d757728b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4158,
		dig_domain_out=>open);
\GlitchFilter_2:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_5532,
		enable=>tmpOE__SDA_1_net_0,
		clock_out=>\GlitchFilter_2:op_clk\);
Pin_Led_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7edb88c1-345e-4746-bf33-382327bb215f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Led_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Led_3_net_0),
		siovref=>(tmpSIOVREF__Pin_Led_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Led_3_net_0);
Pin_Motor_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0992f3a7-7870-48ac-b1b9-74e8d39de2b4",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0, tmpOE__SDA_1_net_0),
		y=>(zero, zero),
		fb=>(tmpFB_1__Pin_Motor_1_net_1, tmpFB_1__Pin_Motor_1_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__Pin_Motor_1_net_1, tmpIO_1__Pin_Motor_1_net_0),
		siovref=>(tmpSIOVREF__Pin_Motor_1_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Motor_1_net_0);
Pin_Motor_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9a45ace4-d9e5-439c-beb4-d64dc6116fb2",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__SDA_1_net_0, tmpOE__SDA_1_net_0),
		y=>(zero, zero),
		fb=>(tmpFB_1__Pin_Motor_2_net_1, tmpFB_1__Pin_Motor_2_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__Pin_Motor_2_net_1, tmpIO_1__Pin_Motor_2_net_0),
		siovref=>(tmpSIOVREF__Pin_Motor_2_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SDA_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SDA_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Motor_2_net_0);
\BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\BasicCounter_UltraSoon_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
\GlitchFilter_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_5265,
		enable=>tmpOE__SDA_1_net_0,
		clock_out=>\GlitchFilter_1:op_clk\);
timer_clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a6801ef8-f6cf-4895-8c88-cea1fc315942",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_5260,
		dig_domain_out=>open);
timer_clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"35c5dafd-a178-47e9-9c93-1f39c19652c1",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_5265,
		dig_domain_out=>open);
isr_UltraSoon:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_5477);
timer_clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d24eccaf-9355-4dba-8fca-e737f933aa48",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_5532,
		dig_domain_out=>open);
\MODULE_5:g1:a0:gx:u0:gne(2):c4:c6:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_5:g1:a0:gx:u0:lti_2\);
\MODULE_5:g1:a0:gx:u0:gne(2):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_5:g1:a0:gx:u0:gt_7\,
		y=>\MODULE_5:g1:a0:gx:u0:gti_2\);
\MODULE_5:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_5:g1:a0:gx:u0:lti_1\);
\MODULE_5:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_5:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_5:g1:a0:gx:u0:gti_1\);
\MODULE_5:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>zero,
		y=>\MODULE_5:g1:a0:gx:u0:lti_0\);
\MODULE_5:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_5:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_5:g1:a0:gx:u0:gti_0\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_5\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_4\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_3\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_2\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_1\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_0\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\);
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		q=>Net_3585);
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC_SAR_Seq_1:Net_3710\,
		q=>\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\);
\PWM_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__SDA_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:min_kill_reg\);
\PWM_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCapture\);
\PWM_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:trig_last\);
\PWM_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:runmode_enable\);
\PWM_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:sc_kill_tmp\);
\PWM_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__SDA_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:ltch_kill_reg\);
\PWM_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_1\);
\PWM_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_0\);
\PWM_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_less\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCompare1\);
\PWM_1:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp2_less\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCompare2\);
\PWM_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_0\);
\PWM_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_1\);
\PWM_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_5\);
\PWM_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm_i_reg\);
\PWM_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm1_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_812);
\PWM_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm2_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_813);
\PWM_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:status_2\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:tc_i_reg\);
\Debouncer_3:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_768,
		clk=>\Debouncer_3:op_clk\,
		q=>\Debouncer_3:DEBOUNCER[0]:d_sync_0\);
\Debouncer_3:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>\Debouncer_3:DEBOUNCER[0]:d_sync_0\,
		clk=>\Debouncer_3:op_clk\,
		q=>\Debouncer_3:DEBOUNCER[0]:d_sync_1\);
Net_1369:cy_dff
	PORT MAP(d=>Net_1369D,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1369);
Net_1298:cy_dff
	PORT MAP(d=>Net_1298D,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_1298);
Net_779:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_3:op_clk\,
		q=>Net_779);
\Debouncer_1:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_1268,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[0]:d_sync_0\);
\Debouncer_1:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>\Debouncer_1:DEBOUNCER[0]:d_sync_0\,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[0]:d_sync_1\);
Net_1271:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_1271);
Net_5243:cy_dff
	PORT MAP(d=>Net_5243D,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_5243);
Net_1270:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_1270);
\Debouncer_2:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_1274,
		clk=>\Debouncer_2:op_clk\,
		q=>\Debouncer_2:DEBOUNCER[0]:d_sync_0\);
\Debouncer_2:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>\Debouncer_2:DEBOUNCER[0]:d_sync_0\,
		clk=>\Debouncer_2:op_clk\,
		q=>\Debouncer_2:DEBOUNCER[0]:d_sync_1\);
Net_1277:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_1277);
Net_5203:cy_dff
	PORT MAP(d=>Net_5203D,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_5203);
Net_1276:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_1276);
Net_5026_10:cy_dff
	PORT MAP(d=>Net_5026_10D,
		clk=>Net_1679,
		q=>Net_5026_10);
Net_5026_9:cy_dff
	PORT MAP(d=>Net_5026_9D,
		clk=>Net_1679,
		q=>Net_5026_9);
Net_5026_8:cy_dff
	PORT MAP(d=>Net_5026_8D,
		clk=>Net_1679,
		q=>Net_5026_8);
Net_5026_7:cy_dff
	PORT MAP(d=>Net_5026_7D,
		clk=>Net_1679,
		q=>Net_5026_7);
Net_5026_6:cy_dff
	PORT MAP(d=>Net_5026_6D,
		clk=>Net_1679,
		q=>Net_5026_6);
Net_5026_5:cy_dff
	PORT MAP(d=>Net_5026_5D,
		clk=>Net_1679,
		q=>Net_5026_5);
Net_5026_4:cy_dff
	PORT MAP(d=>Net_5026_4D,
		clk=>Net_1679,
		q=>Net_5026_4);
Net_5026_3:cy_dff
	PORT MAP(d=>Net_5026_3D,
		clk=>Net_1679,
		q=>Net_5026_3);
Net_5026_19:cy_dff
	PORT MAP(d=>Net_5026_19D,
		clk=>Net_1679,
		q=>Net_5026_19);
Net_5026_18:cy_dff
	PORT MAP(d=>Net_5026_18D,
		clk=>Net_1679,
		q=>Net_5026_18);
Net_5026_17:cy_dff
	PORT MAP(d=>Net_5026_17D,
		clk=>Net_1679,
		q=>Net_5026_17);
Net_5026_16:cy_dff
	PORT MAP(d=>Net_5026_16D,
		clk=>Net_1679,
		q=>Net_5026_16);
Net_5026_15:cy_dff
	PORT MAP(d=>Net_5026_15D,
		clk=>Net_1679,
		q=>Net_5026_15);
Net_5026_14:cy_dff
	PORT MAP(d=>Net_5026_14D,
		clk=>Net_1679,
		q=>Net_5026_14);
Net_5026_13:cy_dff
	PORT MAP(d=>Net_5026_13D,
		clk=>Net_1679,
		q=>Net_5026_13);
Net_5026_12:cy_dff
	PORT MAP(d=>Net_5026_12D,
		clk=>Net_1679,
		q=>Net_5026_12);
Net_5026_11:cy_dff
	PORT MAP(d=>Net_5026_11D,
		clk=>Net_1679,
		q=>Net_5026_11);
Net_5026_2:cy_dff
	PORT MAP(d=>Net_5026_2D,
		clk=>Net_1679,
		q=>Net_5026_2);
Net_5026_1:cy_dff
	PORT MAP(d=>Net_5026_1D,
		clk=>Net_1679,
		q=>Net_5026_1);
Net_5026_0:cy_dff
	PORT MAP(d=>Net_5026_0D,
		clk=>Net_1679,
		q=>Net_5026_0);
cy_dffe_1:cy_dff
	PORT MAP(d=>cy_dffe_1D,
		clk=>Net_4158,
		q=>Net_4353);
\GlitchFilter_2:genblk1[0]:samples_3\:cy_dff
	PORT MAP(d=>\GlitchFilter_2:genblk1[0]:samples_2\,
		clk=>\GlitchFilter_2:op_clk\,
		q=>\GlitchFilter_2:genblk1[0]:samples_3\);
\GlitchFilter_2:genblk1[0]:samples_2\:cy_dff
	PORT MAP(d=>\GlitchFilter_2:genblk1[0]:samples_1\,
		clk=>\GlitchFilter_2:op_clk\,
		q=>\GlitchFilter_2:genblk1[0]:samples_2\);
\GlitchFilter_2:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\GlitchFilter_2:genblk1[0]:samples_0\,
		clk=>\GlitchFilter_2:op_clk\,
		q=>\GlitchFilter_2:genblk1[0]:samples_1\);
\GlitchFilter_2:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>\GlitchFilter_2:genblk1[0]:samples_0\\D\,
		clk=>\GlitchFilter_2:op_clk\,
		q=>\GlitchFilter_2:genblk1[0]:samples_0\);
\GlitchFilter_2:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_2:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_2:op_clk\,
		q=>Net_5527);
Net_5289_7:cy_dff
	PORT MAP(d=>Net_5289_7D,
		clk=>Net_5260,
		q=>Net_5289_7);
Net_5289_6:cy_dff
	PORT MAP(d=>Net_5289_6D,
		clk=>Net_5260,
		q=>Net_5289_6);
Net_5289_5:cy_dff
	PORT MAP(d=>Net_5289_5D,
		clk=>Net_5260,
		q=>Net_5289_5);
Net_5289_4:cy_dff
	PORT MAP(d=>Net_5289_4D,
		clk=>Net_5260,
		q=>Net_5289_4);
Net_5289_3:cy_dff
	PORT MAP(d=>Net_5289_3D,
		clk=>Net_5260,
		q=>Net_5289_3);
Net_5289_2:cy_dff
	PORT MAP(d=>Net_5289_2D,
		clk=>Net_5260,
		q=>Net_5289_2);
Net_5289_1:cy_dff
	PORT MAP(d=>Net_5289_1D,
		clk=>Net_5260,
		q=>Net_5289_1);
Net_5289_0:cy_dff
	PORT MAP(d=>Net_5289_0D,
		clk=>Net_5260,
		q=>Net_5289_0);
\GlitchFilter_1:genblk1[0]:samples_5\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:samples_4\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:samples_5\);
\GlitchFilter_1:genblk1[0]:samples_4\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:samples_3\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:samples_4\);
\GlitchFilter_1:genblk1[0]:samples_3\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:samples_2\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:samples_3\);
\GlitchFilter_1:genblk1[0]:samples_2\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:samples_1\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:samples_2\);
\GlitchFilter_1:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:samples_0\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:samples_1\);
\GlitchFilter_1:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>Net_5263,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:samples_0\);
\GlitchFilter_1:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>Net_5485);

END R_T_L;
