Comparative analysis of gate-level structural models and expression-level dataflow implementations for 2-to-1 Multiplexers with enable and three-state outputs
