BEGIN fifo32

## Peripheral Options
OPTION IPTYPE = PERIPHERAL
OPTION IMP_NETLIST = TRUE
OPTION HDL = VHDL

## Bus Interfaces
BUS_INTERFACE BUS=SFIFO32, BUS_STD=FIFO32, BUS_TYPE=SLAVE
BUS_INTERFACE BUS=MFIFO32, BUS_STD=FIFO32, BUS_TYPE=MASTER

## Peripheral ports
PORT Rst = "", DIR=I
PORT FIFO32_S_Clk = "", DIR=I, SIGIS=Clk, BUS=SFIFO32
PORT FIFO32_M_Clk = "", DIR=I, SIGIS=Clk, BUS=MFIFO32
PORT FIFO32_S_Data = "FIFO32_S_Data", DIR=O, VEC=[0:31], BUS=SFIFO32
PORT FIFO32_M_Data = "FIFO32_M_Data", DIR=I, VEC=[0:31], BUS=SFIFO32
PORT FIFO32_S_Fill = "FIFO32_S_Fill", DIR=O, VEC=[0:16], BUS=SFIFO32
PORT FIFO32_M_Rem  = "FIFO32_M_Rem",  DIR=O, VEC=[0:16], BUS=MFIFO32
PORT FIFO32_S_Rd   = "FIFO32_S_Rd", DIR=I, BUS=SFIFO32
PORT FIFO32_M_Wr   = "FIFO32_M_Wr", DIR=I, BUS=MFIFO32

END
