// Seed: 770151660
`timescale 1ps / 1 ps
`define pp_11 0
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output reg id_3
);
  type_11(
      id_0, id_1 - 1, id_2
  );
  logic id_4;
  always @(*) begin
    if (id_4) id_1 <= 1;
    else id_3 <= (1);
  end
  generate
    for (id_5 = 1'b0; {1}; id_4 = id_2) begin : id_6
      logic id_7;
    end
  endgenerate
endmodule
module module_1 (
    input id_0,
    input id_1
    , id_11,
    input wor id_2,
    input reg id_3,
    input logic id_4,
    output reg id_5,
    input id_6,
    input id_7,
    output reg id_8,
    input id_9,
    output tri1 id_10
);
  reg id_12;
  initial begin
    SystemTFIdentifier(id_11[1]);
    id_8 <= (1 + id_2[1%""]);
  end
  assign id_10[1] = id_7;
  assign id_12 = id_1;
  initial begin
    id_5 <= id_6;
    id_12 = {id_1{id_6}};
    id_8 <= id_3;
    id_5 = id_6;
  end
endmodule
