<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb 28 19:42:27 2017


Command Line:  synthesis -f SPI_SLAVE_SPI_SLAVE_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = spi_slave.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/SPI_SLAVE/SPI_SLAVE (searchpath added)
-p C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/SPI_SLAVE (searchpath added)
VHDL library = work
VHDL design file = C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/SPI_SLAVE/SPI_SLAVE.vhd
NGD file = SPI_SLAVE_SPI_SLAVE.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/SPI_SLAVE/SPI_SLAVE". VHDL-1504
Analyzing VHDL file c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd. VHDL-1481
INFO - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(29): analyzing entity spi_slave. VHDL-1012
INFO - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(54): analyzing architecture logic. VHDL-1010
unit spi_slave is not yet analyzed. VHDL-1485
unit spi_slave is not yet analyzed. VHDL-1485
c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(29): executing spi_slave(logic)

WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(74): reset_n should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(81): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(87): bit_cnt should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(92): bit_cnt should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(99): reset_n should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(103): wr_add should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(103): bit_cnt should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(109): reset_n should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(112): rx_buf should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(116): reset_n should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(119): tx_load_data should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(120): rd_add should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(120): bit_cnt should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(120): bit_cnt should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(126): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/spi_slave/spi_slave.vhd(52): replacing existing netlist spi_slave(logic). VHDL-1205
Top module name (VHDL): spi_slave
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = spi_slave.
WARNING - synthesis: Initial value found on net ss_n_N_32 will be ignored due to unrecognized driver type
WARNING - synthesis: Bit 16 of Register bit_cnt is stuck at Zero
######## Missing driver on net trdy. Patching with GND.
######## Missing driver on net rrdy. Patching with GND.
######## Missing driver on net roe. Patching with GND.
######## Missing driver on net miso. Patching with GND.



GSR instance connected to net reset_n_c.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in spi_slave_drc.log.
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'st_load_en' has no load.
WARNING - synthesis: input pad net 'st_load_en' has no legal load.
WARNING - synthesis: logical net 'st_load_trdy' has no load.
WARNING - synthesis: input pad net 'st_load_trdy' has no legal load.
WARNING - synthesis: logical net 'st_load_rrdy' has no load.
WARNING - synthesis: input pad net 'st_load_rrdy' has no legal load.
WARNING - synthesis: logical net 'st_load_roe' has no load.
WARNING - synthesis: input pad net 'st_load_roe' has no legal load.
WARNING - synthesis: logical net 'tx_load_en' has no load.
WARNING - synthesis: input pad net 'tx_load_en' has no legal load.
WARNING - synthesis: logical net 'tx_load_data[7]' has no load.
WARNING - synthesis: input pad net 'tx_load_data[7]' has no legal load.
WARNING - synthesis: logical net 'tx_load_data[6]' has no load.
WARNING - synthesis: input pad net 'tx_load_data[6]' has no legal load.
WARNING - synthesis: logical net 'tx_load_data[5]' has no load.
WARNING - synthesis: input pad net 'tx_load_data[5]' has no legal load.
WARNING - synthesis: logical net 'tx_load_data[4]' has no load.
WARNING - synthesis: input pad net 'tx_load_data[4]' has no legal load.
WARNING - synthesis: logical net 'tx_load_data[3]' has no load.
WARNING - synthesis: input pad net 'tx_load_data[3]' has no legal load.
WARNING - synthesis: logical net 'tx_load_data[2]' has no load.
WARNING - synthesis: input pad net 'tx_load_data[2]' has no legal load.
WARNING - synthesis: logical net 'tx_load_data[1]' has no load.
WARNING - synthesis: input pad net 'tx_load_data[1]' has no legal load.
WARNING - synthesis: logical net 'tx_load_data[0]' has no load.
WARNING - synthesis: input pad net 'tx_load_data[0]' has no legal load.
WARNING - synthesis: DRC complete with 26 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file SPI_SLAVE_SPI_SLAVE.ngd.

################### Begin Area Report (spi_slave)######################
Number of register bits => 33 of 7209 (0 % )
FD1P3AX => 9
FD1S1A => 8
FD1S3BX => 1
FD1S3DX => 15
GSR => 1
IB => 5
INV => 1
LUT4 => 12
OB => 13
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : sclk_c, loads : 10
  Net : rx_data_7__N_31, loads : 8
Clock Enable Nets
Number of Clock Enables: 9
Top 9 highest fanout Clock Enables:
  Net : bit_cnt_1, loads : 2
  Net : rx_buf_6__N_18, loads : 1
  Net : rx_buf_7__N_13, loads : 1
  Net : rx_buf_4__N_22, loads : 1
  Net : rx_buf_3__N_24, loads : 1
  Net : rx_buf_2__N_26, loads : 1
  Net : rx_buf_0__N_30, loads : 1
  Net : rx_buf_5__N_20, loads : 1
  Net : rx_buf_1__N_28, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sclk_N_33, loads : 16
  Net : bit_cnt_16__N_11, loads : 16
  Net : mosi_c, loads : 9
  Net : wr_add, loads : 8
  Net : ss_n_c, loads : 3
  Net : reset_n_c, loads : 2
  Net : bit_cnt_15, loads : 2
  Net : bit_cnt_14, loads : 2
  Net : bit_cnt_13, loads : 2
  Net : bit_cnt_12, loads : 2
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets rx_data_7__N_31]         |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sclk_c]                  |    1.000 MHz|  148.765 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 74.410  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.500  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
