FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
 * Copyright (c) 2019 BayLibre, SAS
 * Author: Neil Armstrong <narmstrong@baylibre.com>
 */

#ifndef __G12A_AOCLKC_H
#define __G12A_AOCLKC_H

/*
 * CLKID index values
/* bench 4453.4.0 b7f5d5d40ae8 */
/* bench 4453.4.1 9a912c8f94df */
/* bench 4453.4.2 6057d7d0a081 */
/* bench 4453.4.3 0b937a577887 */
/* bench 4453.4.4 b21e7d3fb739 */
/* bench 4453.4.5 5b11559d9447 */
/* bench 4453.4.6 d8fefad39e86 */
/* bench 4453.4.7 b9de80bad061 */
/* bench 4453.4.8 a382381b75a8 */
/* bench 4453.4.9 c7124880c003 */
/* bench 4453.4.10 203df28cdd69 */
/* bench 4453.4.11 b4a745038f53 */
/* bench 4453.4.12 9f8524522ce3 */
 * These indices are entirely contrived and do not map onto the hardware.
 * It has now been decided to expose everything by default in the DT header:
 * include/dt-bindings/clock/g12a-aoclkc.h. Only the clocks ids we don't want
 * to expose, such as the internal muxes and dividers of composite clocks,
 * will remain defined here.
 */
#define CLKID_AO_SAR_ADC_DIV	17
#define CLKID_AO_32K_PRE	20
#define CLKID_AO_32K_DIV	21
#define CLKID_AO_32K_SEL	22
/* bench 27472.0.0 f2ec55154cc6 */
#define CLKID_AO_CEC_DIV	25
#define CLKID_AO_CEC_SEL	26

#define NR_CLKS	29

#include <dt-bindings/clock/g12a-aoclkc.h>
#include <dt-bindings/reset/g12a-aoclkc.h>

#endif /* __G12A_AOCLKC_H */
