# Number of iterations of each experiment to run.
iterations: 3

# Whether or not to use Quartus in the eval. If true, then QUARTUS_BIN_DIR
# environment variable must be set to the bin/ dir of Quartus.
use_quartus: true

# TODO(@gussmith23): Add use_diamond, use_vivado.

# Completeness experiments.
completeness_experiments:
  lakeroad:
    # Solvers for Lakeroad to use. Note that the portfolio solver uses some
    # solvers by default (currently bitwuzla and cvc5), so removing them from this
    # list will not make them not run.
    solvers: [bitwuzla, cvc5]
    # Seeds to use. Default in the script is just 0.
    seeds: [0]
    # Timeout for Lakeroad.
    timeout: 180
    # The number of random inputs to sample when simulating each experiment with
    # Verilator. Some testbenches are quick, and some aren't. There may be an
    # issue with Lattice an unoptimizable signals -- you can try compiling w/o
    # ignoring the UNOPTIMIZABLE warning from Verilator.
    verilator_simulation_iterations: 2500

  intel:
    # FPGA families to synthesize for. See IntelFamily.from_str for the
    # available families.
    families: [cycloneiv]