// Seed: 2908596205
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input tri id_2,
    input wire id_3,
    input wor id_4,
    output supply1 id_5,
    output tri1 id_6,
    output wor id_7
);
  wire id_9;
  assign id_6 = id_2 - -1;
  assign id_9 = id_9;
endmodule
module module_1 #(
    parameter id_7 = 32'd6
) (
    output wor   id_0,
    input  uwire id_1,
    output tri   id_2,
    output wand  id_3
    , id_5
);
  logic id_6;
  ;
  wire _id_7;
  assign id_3 = 1 - id_7;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3
  );
  assign id_0 = -1;
  wire id_8;
  ;
  wire id_9;
  assign id_9 = id_5(id_5, -1, 1, "");
  if (1) begin : LABEL_0
    assign id_7 = id_5;
  end else begin : LABEL_1
    logic [id_7 : -1] id_10;
    ;
  end
  parameter id_11 = 1;
endmodule
