{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701915623668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701915623669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 10:20:23 2023 " "Processing started: Thu Dec  7 10:20:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701915623669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701915623669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SUM_Led -c SUM_Led " "Command: quartus_map --read_settings_files=on --write_settings_files=off SUM_Led -c SUM_Led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701915623669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701915624924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701915624924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_2/.v/jsq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_2/.v/jsq.v" { { "Info" "ISGN_ENTITY_NAME" "1 jsq " "Found entity 1: jsq" {  } { { "../.v/jsq.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_2/.v/jsq.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701915635524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701915635524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_2/.v/cen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_2/.v/cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 cen " "Found entity 1: cen" {  } { { "../.v/cen.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_2/.v/cen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701915635529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701915635529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_2/.v/ymq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_2/.v/ymq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ymq " "Found entity 1: ymq" {  } { { "../.v/ymq.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_2/.v/ymq.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701915635534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701915635534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment_2/.v/sum_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_2/.v/sum_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUM_Led " "Found entity 1: SUM_Led" {  } { { "../.v/SUM_Led.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_2/.v/SUM_Led.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701915635540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701915635540 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_cnt0 jsq.v(42) " "Verilog HDL Implicit Net warning at jsq.v(42): created implicit net for \"add_cnt0\"" {  } { { "../.v/jsq.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_2/.v/jsq.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701915635540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SUM_Led " "Elaborating entity \"SUM_Led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701915635633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsq jsq:jsq1 " "Elaborating entity \"jsq\" for hierarchy \"jsq:jsq1\"" {  } { { "../.v/SUM_Led.v" "jsq1" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_2/.v/SUM_Led.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701915635636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 jsq.v(38) " "Verilog HDL assignment warning at jsq.v(38): truncated value with size 32 to match size of target (26)" {  } { { "../.v/jsq.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_2/.v/jsq.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701915635638 "|SUM_Led|jsq:jsq1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cen cen:cen1 " "Elaborating entity \"cen\" for hierarchy \"cen:cen1\"" {  } { { "../.v/SUM_Led.v" "cen1" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_2/.v/SUM_Led.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701915635640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ymq ymq:ymq1 " "Elaborating entity \"ymq\" for hierarchy \"ymq:ymq1\"" {  } { { "../.v/SUM_Led.v" "ymq1" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_2/.v/SUM_Led.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701915635646 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../.v/cen.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_2/.v/cen.v" 37 -1 0 } } { "../.v/ymq.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_2/.v/ymq.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701915636185 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701915636185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701915636307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701915637274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701915637274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701915637350 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701915637350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701915637350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701915637350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701915637387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 10:20:37 2023 " "Processing ended: Thu Dec  7 10:20:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701915637387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701915637387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701915637387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701915637387 ""}
