library ieee;
use ieee.std_logic_1164.all;
use work.mips_pkg.all;

entity byte_selector is
	port map(
		store_ctl :  in std_logic_vector(1 downto 0); -- sw, sh or sb
		byte_add  :  in std_logic_vector(1 downto 0); -- a1 e a0
		byteena	 :  in std_logic_vector(3 downto 0);
	);
end entity;

architecture wires of byte_selector is
begin
	case store_ctl is 
		when "00" =>
			byteena <= "1111";
		when "01" =>
			byteena <= "0011" when byte_add(1) = 0 else
						  "1100";
		when "10" =>
			byteena <= "0001" when byte_add = "00" else
						  "0010" when byte_add = "01" else
						  "0100" when byte_add = "10" else
						  "1000" 
	end case;
	
end wires;