<stg><name>compute_connectivity_mask_Pipeline_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i9 0, i9 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
memset.loop:0 %p_load = load i9 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
memset.loop:2 %exitcond258 = icmp_eq  i9 %p_load, i9 361

]]></Node>
<StgValue><ssdm name="exitcond258"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:3 %empty_113 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 361, i64 361, i64 361

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memset.loop:4 %empty_114 = add i9 %p_load, i9 1

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond258, void %memset.loop.split, void %split.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="9">
<![CDATA[
memset.loop.split:0 %p_cast = zext i9 %p_load

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %connectivity_mask_addr = getelementptr i32 %connectivity_mask, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i32 0, i14 %connectivity_mask_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.split:3 %store_ln0 = store i9 %empty_114, i9 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:4 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
split.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="connectivity_mask" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="connectivity_mask"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="empty" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="connectivity_mask" to="specmemcore_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="33" from="StgValue_32" to="specmemcore_ln0" fromId="32" toId="5">
</dataflow>
<dataflow id="35" from="StgValue_34" to="specmemcore_ln0" fromId="34" toId="5">
</dataflow>
<dataflow id="37" from="StgValue_36" to="specmemcore_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="StgValue_38" to="store_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="empty" to="store_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="41" from="empty" to="p_load" fromId="4" toId="8">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="42" toId="9">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_27" to="specpipeline_ln0" fromId="27" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="51" from="p_str" to="specpipeline_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="52" from="p_load" to="exitcond258" fromId="8" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="exitcond258" fromId="53" toId="10">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecLoopTripCount" to="empty_113" fromId="55" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_57" to="empty_113" fromId="57" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_57" to="empty_113" fromId="57" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_57" to="empty_113" fromId="57" toId="11">
</dataflow>
<dataflow id="61" from="p_load" to="empty_114" fromId="8" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_62" to="empty_114" fromId="62" toId="12">
</dataflow>
<dataflow id="64" from="exitcond258" to="br_ln0" fromId="10" toId="13">
</dataflow>
<dataflow id="65" from="p_load" to="p_cast" fromId="8" toId="14">
</dataflow>
<dataflow id="66" from="connectivity_mask" to="connectivity_mask_addr" fromId="26" toId="15">
</dataflow>
<dataflow id="68" from="StgValue_67" to="connectivity_mask_addr" fromId="67" toId="15">
</dataflow>
<dataflow id="69" from="p_cast" to="connectivity_mask_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="70" from="StgValue_46" to="store_ln0" fromId="46" toId="16">
</dataflow>
<dataflow id="71" from="connectivity_mask_addr" to="store_ln0" fromId="15" toId="16">
</dataflow>
<dataflow id="72" from="empty_114" to="store_ln0" fromId="12" toId="17">
</dataflow>
<dataflow id="73" from="empty" to="store_ln0" fromId="4" toId="17">
</dataflow>
<dataflow id="74" from="exitcond258" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
