<Results/membwl/dimm4/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 58d0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  5260.89 --||-- Mem Ch  0: Reads (MB/s):  5120.09 --|
|--            Writes(MB/s):  4267.01 --||--            Writes(MB/s):  4308.75 --|
|-- Mem Ch  1: Reads (MB/s):  5266.41 --||-- Mem Ch  1: Reads (MB/s):  5102.04 --|
|--            Writes(MB/s):  4276.66 --||--            Writes(MB/s):  4310.35 --|
|-- Mem Ch  2: Reads (MB/s):  5246.40 --||-- Mem Ch  2: Reads (MB/s):  5128.38 --|
|--            Writes(MB/s):  4268.79 --||--            Writes(MB/s):  4302.63 --|
|-- Mem Ch  3: Reads (MB/s):  5285.50 --||-- Mem Ch  3: Reads (MB/s):  5159.25 --|
|--            Writes(MB/s):  4278.59 --||--            Writes(MB/s):  4311.04 --|
|-- NODE 0 Mem Read (MB/s) : 21059.20 --||-- NODE 1 Mem Read (MB/s) : 20509.76 --|
|-- NODE 0 Mem Write(MB/s) : 17091.05 --||-- NODE 1 Mem Write(MB/s) : 17232.78 --|
|-- NODE 0 P. Write (T/s):     190974 --||-- NODE 1 P. Write (T/s):     185492 --|
|-- NODE 0 Memory (MB/s):    38150.25 --||-- NODE 1 Memory (MB/s):    37742.54 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      41568.96                --|
            |--                System Write Throughput(MB/s):      34323.83                --|
            |--               System Memory Throughput(MB/s):      75892.78                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 59a6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     184 M       780 K    40 M   452 M    195 M     0    1226 K
 1     181 M       527 K    31 M   415 M    206 M     0    1234 K
-----------------------------------------------------------------------
 *     366 M      1308 K    72 M   868 M    401 M     0    2460 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.85        Core1: 13.22        
Core2: 36.23        Core3: 37.89        
Core4: 33.40        Core5: 45.56        
Core6: 42.83        Core7: 12.91        
Core8: 13.85        Core9: 26.08        
Core10: 31.59        Core11: 45.94        
Core12: 33.79        Core13: 37.80        
Core14: 14.87        Core15: 11.07        
Core16: 34.15        Core17: 25.16        
Core18: 44.87        Core19: 31.51        
Core20: 50.81        Core21: 12.59        
Core22: 12.07        Core23: 30.60        
Core24: 39.82        Core25: 30.42        
Core26: 44.04        Core27: 39.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.75
Socket1: 26.13
DDR read Latency(ns)
Socket0: 497.82
Socket1: 516.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.23        Core1: 13.25        
Core2: 35.87        Core3: 37.39        
Core4: 32.10        Core5: 45.66        
Core6: 48.78        Core7: 13.03        
Core8: 13.25        Core9: 25.26        
Core10: 31.42        Core11: 46.13        
Core12: 33.60        Core13: 37.93        
Core14: 14.62        Core15: 11.16        
Core16: 41.04        Core17: 24.63        
Core18: 44.71        Core19: 30.78        
Core20: 50.39        Core21: 12.01        
Core22: 12.05        Core23: 30.89        
Core24: 41.13        Core25: 30.08        
Core26: 44.04        Core27: 38.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.65
Socket1: 25.82
DDR read Latency(ns)
Socket0: 509.85
Socket1: 521.32
irq_total: 483272.792612638
cpu_total: 44.06
cpu_0: 73.40
cpu_1: 74.14
cpu_2: 2.53
cpu_3: 15.49
cpu_4: 52.13
cpu_5: 80.25
cpu_6: 0.20
cpu_7: 66.09
cpu_8: 78.52
cpu_9: 12.23
cpu_10: 8.64
cpu_11: 68.35
cpu_12: 54.59
cpu_13: 12.70
cpu_14: 61.10
cpu_15: 59.24
cpu_16: 9.71
cpu_17: 18.82
cpu_18: 85.31
cpu_19: 47.34
cpu_20: 9.71
cpu_21: 63.03
cpu_22: 74.40
cpu_23: 24.87
cpu_24: 23.74
cpu_25: 50.53
cpu_26: 99.07
cpu_27: 7.31
enp130s0f0_rx_packets_phy: 823331
enp130s0f1_rx_packets_phy: 709096
enp4s0f0_rx_packets_phy: 671957
enp4s0f1_rx_packets_phy: 740029
Total_rx_packets_phy: 2944413
enp130s0f0_rx_packets: 819230
enp130s0f1_rx_packets: 708034
enp4s0f0_rx_packets: 671763
enp4s0f1_rx_packets: 737993
Total_rx_packets: 2937020
enp130s0f0_rx_bytes_phy: 6755395870
enp130s0f1_rx_bytes_phy: 5997341764
enp4s0f0_rx_bytes_phy: 5618368367
enp4s0f1_rx_bytes_phy: 6268234927
Total_rx_bytes_phy: 24639340928
enp130s0f0_tx_packets: 716552
enp130s0f1_tx_packets: 638160
enp4s0f0_tx_packets: 632038
enp4s0f1_tx_packets: 667497
Total_tx_packets: 2654247
enp130s0f0_tx_bytes_phy: 6042945457
enp130s0f1_tx_bytes_phy: 5519924604
enp4s0f0_tx_bytes_phy: 5604296952
enp4s0f1_tx_bytes_phy: 5905803240
Total_tx_bytes_phy: 23072970253
enp130s0f0_tx_packets_phy: 719840
enp130s0f1_tx_packets_phy: 641300
enp4s0f0_tx_packets_phy: 632048
enp4s0f1_tx_packets_phy: 668361
Total_tx_packets_phy: 2661549
enp130s0f0_rx_bytes: 6709792267
enp130s0f1_rx_bytes: 5957044509
enp4s0f0_rx_bytes: 5580895033
enp4s0f1_rx_bytes: 6225966948
Total_rx_bytes: 24473698757
enp130s0f0_tx_bytes: 6039935988
enp130s0f1_tx_bytes: 5517187832
enp4s0f0_tx_bytes: 5601843742
enp4s0f1_tx_bytes: 5903062398
Total_tx_bytes: 23062029960


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.28        Core1: 13.14        
Core2: 35.75        Core3: 37.65        
Core4: 32.27        Core5: 45.64        
Core6: 34.91        Core7: 13.11        
Core8: 12.73        Core9: 25.63        
Core10: 29.26        Core11: 46.12        
Core12: 33.51        Core13: 35.62        
Core14: 15.09        Core15: 11.17        
Core16: 40.16        Core17: 24.61        
Core18: 44.90        Core19: 30.56        
Core20: 49.44        Core21: 12.21        
Core22: 12.01        Core23: 31.27        
Core24: 40.19        Core25: 30.11        
Core26: 43.83        Core27: 37.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.52
Socket1: 25.94
DDR read Latency(ns)
Socket0: 505.98
Socket1: 524.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.62        Core1: 12.93        
Core2: 36.89        Core3: 38.20        
Core4: 32.60        Core5: 45.73        
Core6: 42.50        Core7: 13.40        
Core8: 12.07        Core9: 25.58        
Core10: 31.32        Core11: 46.26        
Core12: 33.72        Core13: 37.38        
Core14: 15.30        Core15: 11.14        
Core16: 41.04        Core17: 24.76        
Core18: 44.94        Core19: 31.16        
Core20: 50.56        Core21: 12.05        
Core22: 12.17        Core23: 32.14        
Core24: 40.43        Core25: 30.26        
Core26: 44.01        Core27: 38.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.43
Socket1: 25.99
DDR read Latency(ns)
Socket0: 500.89
Socket1: 522.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.06        Core1: 13.29        
Core2: 36.39        Core3: 38.04        
Core4: 34.22        Core5: 45.90        
Core6: 48.46        Core7: 13.19        
Core8: 12.67        Core9: 25.42        
Core10: 31.17        Core11: 46.29        
Core12: 33.69        Core13: 38.44        
Core14: 15.16        Core15: 11.08        
Core16: 40.42        Core17: 23.52        
Core18: 44.68        Core19: 31.34        
Core20: 50.53        Core21: 11.99        
Core22: 12.29        Core23: 32.09        
Core24: 40.74        Core25: 30.20        
Core26: 43.85        Core27: 38.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.61
Socket1: 26.06
DDR read Latency(ns)
Socket0: 498.98
Socket1: 524.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.25        Core1: 13.39        
Core2: 37.02        Core3: 38.33        
Core4: 34.11        Core5: 45.95        
Core6: 42.67        Core7: 13.21        
Core8: 12.82        Core9: 26.05        
Core10: 31.38        Core11: 46.11        
Core12: 33.72        Core13: 37.35        
Core14: 15.22        Core15: 10.96        
Core16: 40.53        Core17: 25.06        
Core18: 45.05        Core19: 31.92        
Core20: 50.33        Core21: 12.27        
Core22: 12.06        Core23: 31.88        
Core24: 41.57        Core25: 30.23        
Core26: 44.17        Core27: 38.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.79
Socket1: 26.18
DDR read Latency(ns)
Socket0: 500.98
Socket1: 519.50
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23366
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14450133574; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14450151474; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7225155267; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7225155267; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7225147979; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7225147979; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7225144595; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7225144595; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7225141814; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7225141814; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006230143; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 7220372; Consumed Joules: 440.70; Watts: 73.38; Thermal headroom below TjMax: 53
S0; Consumed DRAM energy units: 5321408; Consumed DRAM Joules: 81.42; DRAM Watts: 13.56
S1P0; QPIClocks: 14414814742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414818386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207473154; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207473154; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207473340; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207473340; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207473590; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207473590; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207474024; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207474024; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006235962; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7353712; Consumed Joules: 448.83; Watts: 74.73; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 5628275; Consumed DRAM Joules: 86.11; DRAM Watts: 14.34
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c17
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.24   0.27   0.92    1.20      43 M     80 M    0.46    0.53    0.02    0.03     4816     6541       24     59
   1    1     0.27   0.30   0.90    1.20      47 M     78 M    0.39    0.52    0.02    0.03     4256     6356      150     56
   2    0     0.02   0.49   0.04    0.60    1157 K   2018 K    0.43    0.07    0.01    0.01      112      230       16     60
   3    1     0.11   0.64   0.18    0.60    6998 K   8114 K    0.14    0.22    0.01    0.01       56      266      150     56
   4    0     0.06   0.09   0.64    1.20     161 M    181 M    0.11    0.14    0.28    0.32     4088    11816       13     59
   5    1     0.14   0.15   0.98    1.20     180 M    205 M    0.12    0.14    0.13    0.14     4032      244    15808     56
   6    0     0.00   0.25   0.00    0.60     165 K    209 K    0.21    0.05    0.04    0.05        0        6        6     60
   7    1     0.17   0.22   0.80    1.20      47 M     73 M    0.36    0.52    0.03    0.04     5152     6238       26     55
   8    0     0.29   0.29   1.00    1.20      48 M     84 M    0.42    0.54    0.02    0.03     4760     6424      635     59
   9    1     0.10   0.97   0.10    0.60    3065 K   6106 K    0.50    0.27    0.00    0.01       56       59       23     56
  10    0     0.06   0.91   0.07    0.60    2623 K   5418 K    0.52    0.11    0.00    0.01      336       49        8     59
  11    1     0.12   0.14   0.83    1.20     153 M    174 M    0.12    0.13    0.13    0.15     3360       28    13105     55
  12    0     0.07   0.11   0.67    1.20     162 M    184 M    0.12    0.15    0.21    0.24     2856    11336       82     58
  13    1     0.07   0.73   0.10    0.60    7120 K   7968 K    0.11    0.28    0.01    0.01      224       38      334     55
  14    0     0.18   0.25   0.74    1.20      59 M     83 M    0.29    0.43    0.03    0.05     3920     5790      277     59
  15    1     0.15   0.20   0.72    1.20      33 M     59 M    0.43    0.59    0.02    0.04     5264     6339      122     54
  16    0     0.06   0.68   0.08    0.60    5973 K   6831 K    0.13    0.17    0.01    0.01        0      101       83     59
  17    1     0.15   1.08   0.14    0.60    4730 K   8483 K    0.44    0.34    0.00    0.01      112      131      151     56
  18    0     0.14   0.13   1.03    1.20     197 M    224 M    0.12    0.13    0.14    0.16     3528      135    18410     59
  19    1     0.05   0.11   0.47    0.96     134 M    150 M    0.11    0.19    0.25    0.28     1400    10011       18     57
  20    0     0.06   0.73   0.08    0.60    6093 K   7669 K    0.21    0.06    0.01    0.01      168      116      181     60
  21    1     0.19   0.25   0.77    1.20      37 M     67 M    0.45    0.56    0.02    0.03     5936     6394       42     56
  22    0     0.23   0.25   0.91    1.20      46 M     79 M    0.42    0.53    0.02    0.03     4144     6961       66     60
  23    1     0.20   0.72   0.27    0.71    9352 K     11 M    0.20    0.34    0.00    0.01      224      694       39     57
  24    0     0.17   0.71   0.24    0.67      12 M     13 M    0.09    0.21    0.01    0.01      224      109      556     60
  25    1     0.08   0.13   0.60    1.17     136 M    157 M    0.13    0.20    0.18    0.20     1568    11451       15     57
  26    0     0.15   0.13   1.19    1.20     223 M    252 M    0.11    0.18    0.15    0.16     2912      131    16518     58
  27    1     0.05   0.56   0.09    0.60    3541 K   4073 K    0.13    0.10    0.01    0.01        0       39        1     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.23   0.54    1.13     972 M   1208 M    0.19    0.30    0.06    0.07    31864    49745    36875     53
 SKT    1     0.13   0.27   0.50    1.06     805 M   1014 M    0.21    0.32    0.04    0.05    31640    48288    29984     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.13   0.25   0.52    1.09    1778 M   2222 M    0.20    0.31    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   36 G ; Active cycles:  147 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.51 %

 C1 core residency: 41.89 %; C3 core residency: 5.58 %; C6 core residency: 5.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.16 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.13 => corresponds to 3.20 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       59 G     59 G   |   60%    60%   
 SKT    1       61 G     61 G   |   63%    63%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  242 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    107.74    87.10     374.34      68.84         140.61
 SKT   1    103.27    87.13     381.41      72.69         141.19
---------------------------------------------------------------------------------------------------------------
       *    211.01    174.23     755.75     141.52         140.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5cff
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  5266.77 --||-- Mem Ch  0: Reads (MB/s):  5271.71 --|
|--            Writes(MB/s):  4169.25 --||--            Writes(MB/s):  4486.24 --|
|-- Mem Ch  1: Reads (MB/s):  5282.29 --||-- Mem Ch  1: Reads (MB/s):  5262.83 --|
|--            Writes(MB/s):  4177.16 --||--            Writes(MB/s):  4490.94 --|
|-- Mem Ch  2: Reads (MB/s):  5277.38 --||-- Mem Ch  2: Reads (MB/s):  5283.66 --|
|--            Writes(MB/s):  4176.35 --||--            Writes(MB/s):  4483.52 --|
|-- Mem Ch  3: Reads (MB/s):  5292.55 --||-- Mem Ch  3: Reads (MB/s):  5300.43 --|
|--            Writes(MB/s):  4180.07 --||--            Writes(MB/s):  4490.87 --|
|-- NODE 0 Mem Read (MB/s) : 21119.00 --||-- NODE 1 Mem Read (MB/s) : 21118.64 --|
|-- NODE 0 Mem Write(MB/s) : 16702.82 --||-- NODE 1 Mem Write(MB/s) : 17951.57 --|
|-- NODE 0 P. Write (T/s):     188226 --||-- NODE 1 P. Write (T/s):     193461 --|
|-- NODE 0 Memory (MB/s):    37821.82 --||-- NODE 1 Memory (MB/s):    39070.21 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      42237.64                --|
            |--                System Write Throughput(MB/s):      34654.39                --|
            |--               System Memory Throughput(MB/s):      76892.03                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5dd5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     179 M       780 K    32 M   431 M    187 M     0    1086 K
 1     189 M       492 K    35 M   422 M    202 M     0    1145 K
-----------------------------------------------------------------------
 *     368 M      1273 K    67 M   853 M    389 M     0    2232 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.02        Core1: 12.09        
Core2: 32.59        Core3: 38.36        
Core4: 33.94        Core5: 46.13        
Core6: 43.93        Core7: 14.50        
Core8: 12.94        Core9: 43.86        
Core10: 45.69        Core11: 45.04        
Core12: 33.92        Core13: 39.17        
Core14: 12.16        Core15: 12.61        
Core16: 31.62        Core17: 38.05        
Core18: 46.22        Core19: 31.78        
Core20: 39.30        Core21: 11.28        
Core22: 11.99        Core23: 25.57        
Core24: 45.42        Core25: 34.31        
Core26: 45.28        Core27: 31.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.95
Socket1: 26.86
DDR read Latency(ns)
Socket0: 498.10
Socket1: 486.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.35        Core1: 12.30        
Core2: 35.31        Core3: 38.46        
Core4: 34.16        Core5: 45.81        
Core6: 45.61        Core7: 14.20        
Core8: 13.23        Core9: 44.80        
Core10: 50.19        Core11: 44.97        
Core12: 33.81        Core13: 39.25        
Core14: 11.87        Core15: 12.55        
Core16: 32.27        Core17: 39.49        
Core18: 46.37        Core19: 31.59        
Core20: 38.45        Core21: 11.23        
Core22: 11.69        Core23: 25.95        
Core24: 46.60        Core25: 33.13        
Core26: 45.33        Core27: 31.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.94
Socket1: 26.79
DDR read Latency(ns)
Socket0: 505.35
Socket1: 492.93
irq_total: 472350.86885049
cpu_total: 42.79
cpu_0: 78.99
cpu_1: 74.07
cpu_2: 17.75
cpu_3: 16.69
cpu_4: 63.56
cpu_5: 68.22
cpu_6: 0.33
cpu_7: 70.28
cpu_8: 72.61
cpu_9: 10.57
cpu_10: 0.13
cpu_11: 65.82
cpu_12: 54.32
cpu_13: 12.90
cpu_14: 67.42
cpu_15: 57.78
cpu_16: 1.46
cpu_17: 1.20
cpu_18: 63.50
cpu_19: 67.02
cpu_20: 2.99
cpu_21: 67.29
cpu_22: 63.70
cpu_23: 23.54
cpu_24: 7.78
cpu_25: 55.39
cpu_26: 85.97
cpu_27: 27.06
enp130s0f0_tx_packets: 692890
enp130s0f1_tx_packets: 668117
enp4s0f0_tx_packets: 608206
enp4s0f1_tx_packets: 648194
Total_tx_packets: 2617407
enp130s0f0_rx_bytes_phy: 6406740219
enp130s0f1_rx_bytes_phy: 6439516328
enp4s0f0_rx_bytes_phy: 5661668130
enp4s0f1_rx_bytes_phy: 6306952495
Total_rx_bytes_phy: 24814877172
enp130s0f0_tx_bytes: 6125796297
enp130s0f1_tx_bytes: 5787421005
enp4s0f0_tx_bytes: 5354432618
enp4s0f1_tx_bytes: 5740872147
Total_tx_bytes: 23008522067
enp130s0f0_rx_packets: 758841
enp130s0f1_rx_packets: 772204
enp4s0f0_rx_packets: 681969
enp4s0f1_rx_packets: 724658
Total_rx_packets: 2937672
enp130s0f0_tx_packets_phy: 697231
enp130s0f1_tx_packets_phy: 673289
enp4s0f0_tx_packets_phy: 608217
enp4s0f1_tx_packets_phy: 649833
Total_tx_packets_phy: 2628570
enp130s0f0_rx_packets_phy: 760980
enp130s0f1_rx_packets_phy: 772658
enp4s0f0_rx_packets_phy: 681990
enp4s0f1_rx_packets_phy: 727627
Total_rx_packets_phy: 2943255
enp130s0f0_rx_bytes: 6363407712
enp130s0f1_rx_bytes: 6396053389
enp4s0f0_rx_bytes: 5623650550
enp4s0f1_rx_bytes: 6264599482
Total_rx_bytes: 24647711133
enp130s0f0_tx_bytes_phy: 6128834773
enp130s0f1_tx_bytes_phy: 5790367234
enp4s0f0_tx_bytes_phy: 5356863687
enp4s0f1_tx_bytes_phy: 5743555341
Total_tx_bytes_phy: 23019621035


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.76        Core1: 12.05        
Core2: 36.10        Core3: 38.18        
Core4: 34.36        Core5: 46.08        
Core6: 48.01        Core7: 14.27        
Core8: 13.33        Core9: 43.52        
Core10: 38.01        Core11: 44.96        
Core12: 33.92        Core13: 39.89        
Core14: 11.91        Core15: 12.47        
Core16: 34.92        Core17: 37.21        
Core18: 44.35        Core19: 29.21        
Core20: 35.94        Core21: 11.26        
Core22: 11.78        Core23: 26.13        
Core24: 45.65        Core25: 34.70        
Core26: 45.53        Core27: 30.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.99
Socket1: 26.59
DDR read Latency(ns)
Socket0: 504.20
Socket1: 495.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.36        Core1: 12.19        
Core2: 34.59        Core3: 38.20        
Core4: 34.21        Core5: 45.79        
Core6: 43.18        Core7: 14.37        
Core8: 13.10        Core9: 45.37        
Core10: 41.86        Core11: 44.75        
Core12: 31.41        Core13: 39.52        
Core14: 11.89        Core15: 12.22        
Core16: 31.43        Core17: 38.61        
Core18: 46.35        Core19: 31.57        
Core20: 38.06        Core21: 11.38        
Core22: 11.67        Core23: 25.76        
Core24: 46.59        Core25: 34.43        
Core26: 45.42        Core27: 31.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.67
Socket1: 26.74
DDR read Latency(ns)
Socket0: 514.54
Socket1: 485.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.20        Core1: 12.21        
Core2: 35.64        Core3: 38.34        
Core4: 34.24        Core5: 45.87        
Core6: 45.80        Core7: 14.30        
Core8: 13.51        Core9: 43.90        
Core10: 48.90        Core11: 44.92        
Core12: 33.82        Core13: 38.72        
Core14: 11.89        Core15: 12.54        
Core16: 32.23        Core17: 40.31        
Core18: 46.46        Core19: 31.85        
Core20: 38.58        Core21: 11.33        
Core22: 11.68        Core23: 25.96        
Core24: 46.89        Core25: 34.13        
Core26: 45.25        Core27: 31.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.10
Socket1: 26.79
DDR read Latency(ns)
Socket0: 505.08
Socket1: 483.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.49        Core1: 12.23        
Core2: 35.40        Core3: 38.83        
Core4: 34.29        Core5: 45.27        
Core6: 42.94        Core7: 14.59        
Core8: 13.46        Core9: 45.60        
Core10: 50.57        Core11: 45.20        
Core12: 33.92        Core13: 39.28        
Core14: 11.84        Core15: 12.74        
Core16: 31.22        Core17: 40.17        
Core18: 47.26        Core19: 32.97        
Core20: 38.55        Core21: 11.40        
Core22: 11.69        Core23: 25.91        
Core24: 46.82        Core25: 34.16        
Core26: 45.30        Core27: 33.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 27.12
DDR read Latency(ns)
Socket0: 504.14
Socket1: 480.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24436
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417763406; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417768254; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208941302; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208941302; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208941103; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208941103; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208940743; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208940743; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208939926; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208939926; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007062336; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 7061292; Consumed Joules: 430.99; Watts: 71.75; Thermal headroom below TjMax: 53
S0; Consumed DRAM energy units: 5301975; Consumed DRAM Joules: 81.12; DRAM Watts: 13.50
S1P0; QPIClocks: 14416842910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416845746; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208479294; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208479294; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208479536; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208479536; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208480446; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208480446; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208481562; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208481562; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007077899; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7549451; Consumed Joules: 460.78; Watts: 76.71; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5688046; Consumed DRAM Joules: 87.03; DRAM Watts: 14.49
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6045
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.41   0.42   0.98    1.20      49 M     86 M    0.42    0.49    0.01    0.02     3360     4456      273     59
   1    1     0.24   0.26   0.92    1.20      47 M     79 M    0.41    0.54    0.02    0.03     4088     5078       38     55
   2    0     0.12   0.73   0.17    0.60    8064 K   9349 K    0.14    0.30    0.01    0.01      392      294      399     59
   3    1     0.12   0.64   0.19    0.60    7439 K   8748 K    0.15    0.23    0.01    0.01       56      225      213     56
   4    0     0.14   0.17   0.80    1.20     151 M    178 M    0.15    0.22    0.11    0.13     2856    10230      129     59
   5    1     0.06   0.08   0.79    1.20     164 M    185 M    0.11    0.12    0.25    0.29     3864      139    14032     55
   6    0     0.00   0.26   0.00    0.60     306 K    422 K    0.28    0.05    0.03    0.04        0        9       20     60
   7    1     0.23   0.27   0.87    1.20      55 M     86 M    0.36    0.45    0.02    0.04     4928     4448      171     55
   8    0     0.26   0.29   0.91    1.20      46 M     76 M    0.40    0.53    0.02    0.03     4872     4227      617     59
   9    1     0.07   0.79   0.09    0.60    5932 K   7406 K    0.20    0.09    0.01    0.01        0      114       21     56
  10    0     0.00   0.45   0.00    0.60     135 K    162 K    0.17    0.07    0.02    0.03      336       10        3     59
  11    1     0.12   0.15   0.79    1.20     154 M    174 M    0.11    0.13    0.13    0.15     4648      124    14076     54
  12    0     0.09   0.13   0.68    1.20     162 M    183 M    0.12    0.15    0.19    0.21     3192    11537       53     58
  13    1     0.07   0.78   0.10    0.60    7024 K   8310 K    0.15    0.22    0.01    0.01      168       73      239     54
  14    0     0.19   0.23   0.81    1.20      42 M     70 M    0.41    0.55    0.02    0.04     3976     4778      313     59
  15    1     0.14   0.19   0.72    1.20      46 M     71 M    0.35    0.51    0.03    0.05     4088     4476       74     54
  16    0     0.01   0.21   0.03    0.60     747 K   1658 K    0.55    0.06    0.01    0.03      280       49       34     59
  17    1     0.00   0.14   0.02    0.60     493 K   1168 K    0.58    0.06    0.01    0.03        0       25        2     55
  18    0     0.07   0.09   0.76    1.20     152 M    173 M    0.12    0.13    0.23    0.26     3528       87    14664     59
  19    1     0.16   0.19   0.83    1.20     175 M    201 M    0.13    0.18    0.11    0.13     3696    12480        9     55
  20    0     0.03   0.57   0.04    0.62    1132 K   1558 K    0.27    0.10    0.00    0.01       56      166       13     60
  21    1     0.22   0.26   0.82    1.20      35 M     68 M    0.47    0.56    0.02    0.03     4480     4635       31     55
  22    0     0.15   0.19   0.77    1.20      40 M     66 M    0.39    0.56    0.03    0.04     3752     4955       26     60
  23    1     0.20   0.65   0.31    0.75    7561 K   9913 K    0.24    0.38    0.00    0.00      168      569      145     57
  24    0     0.06   0.57   0.11    0.60    3825 K   4230 K    0.10    0.09    0.01    0.01        0       38       81     60
  25    1     0.05   0.08   0.68    1.20     170 M    191 M    0.11    0.14    0.33    0.37     1344     9233       12     56
  26    0     0.19   0.18   1.05    1.20     180 M    206 M    0.12    0.17    0.10    0.11     3472      243    14217     59
  27    1     0.18   0.85   0.21    0.64      10 M     13 M    0.24    0.32    0.01    0.01      336      255      144     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.24   0.51    1.14     840 M   1061 M    0.21    0.32    0.05    0.06    30072    41079    30842     53
 SKT    1     0.13   0.25   0.52    1.09     888 M   1107 M    0.20    0.30    0.05    0.06    31864    41874    29207     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.13   0.25   0.52    1.11    1729 M   2169 M    0.20    0.31    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   35 G ; Active cycles:  144 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.38 %

 C1 core residency: 39.21 %; C3 core residency: 2.94 %; C6 core residency: 11.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.17 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.13 => corresponds to 3.19 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       59 G     59 G   |   62%    62%   
 SKT    1       58 G     58 G   |   60%    60%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  236 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    102.75    84.02     360.71      67.27         140.60
 SKT   1    107.96    90.78     386.14      73.00         139.19
---------------------------------------------------------------------------------------------------------------
       *    210.71    174.80     746.85     140.27         139.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 612a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  5100.72 --||-- Mem Ch  0: Reads (MB/s):  5154.32 --|
|--            Writes(MB/s):  4146.57 --||--            Writes(MB/s):  4432.22 --|
|-- Mem Ch  1: Reads (MB/s):  5128.50 --||-- Mem Ch  1: Reads (MB/s):  5153.44 --|
|--            Writes(MB/s):  4159.48 --||--            Writes(MB/s):  4436.51 --|
|-- Mem Ch  2: Reads (MB/s):  5122.50 --||-- Mem Ch  2: Reads (MB/s):  5167.48 --|
|--            Writes(MB/s):  4155.45 --||--            Writes(MB/s):  4432.46 --|
|-- Mem Ch  3: Reads (MB/s):  5140.66 --||-- Mem Ch  3: Reads (MB/s):  5205.58 --|
|--            Writes(MB/s):  4158.53 --||--            Writes(MB/s):  4448.17 --|
|-- NODE 0 Mem Read (MB/s) : 20492.37 --||-- NODE 1 Mem Read (MB/s) : 20680.82 --|
|-- NODE 0 Mem Write(MB/s) : 16620.04 --||-- NODE 1 Mem Write(MB/s) : 17749.35 --|
|-- NODE 0 P. Write (T/s):     171743 --||-- NODE 1 P. Write (T/s):     188107 --|
|-- NODE 0 Memory (MB/s):    37112.41 --||-- NODE 1 Memory (MB/s):    38430.17 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      41173.20                --|
            |--                System Write Throughput(MB/s):      34369.39                --|
            |--               System Memory Throughput(MB/s):      75542.59                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 61ff
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     176 M       407 K    33 M   447 M    198 M     0    1305 K
 1     183 M       580 K    32 M   438 M    196 M    36    1074 K
-----------------------------------------------------------------------
 *     360 M       988 K    65 M   885 M    394 M    36    2380 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.42        Core1: 13.45        
Core2: 30.15        Core3: 35.90        
Core4: 25.77        Core5: 45.70        
Core6: 26.71        Core7: 14.60        
Core8: 13.12        Core9: 48.55        
Core10: 26.47        Core11: 44.69        
Core12: 27.80        Core13: 23.80        
Core14: 13.40        Core15: 13.16        
Core16: 41.21        Core17: 37.26        
Core18: 46.47        Core19: 29.17        
Core20: 45.00        Core21: 11.54        
Core22: 12.74        Core23: 27.89        
Core24: 39.39        Core25: 33.82        
Core26: 45.27        Core27: 29.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 27.22
DDR read Latency(ns)
Socket0: 498.34
Socket1: 514.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.40        Core1: 13.68        
Core2: 31.85        Core3: 35.95        
Core4: 25.84        Core5: 45.82        
Core6: 28.92        Core7: 14.36        
Core8: 13.13        Core9: 46.11        
Core10: 26.54        Core11: 44.75        
Core12: 29.39        Core13: 23.90        
Core14: 13.55        Core15: 12.73        
Core16: 41.34        Core17: 37.31        
Core18: 46.21        Core19: 28.93        
Core20: 46.99        Core21: 11.52        
Core22: 12.79        Core23: 27.56        
Core24: 39.13        Core25: 33.81        
Core26: 45.36        Core27: 29.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.35
Socket1: 27.16
DDR read Latency(ns)
Socket0: 493.74
Socket1: 513.96
irq_total: 481861.45538354
cpu_total: 45.20
cpu_0: 77.67
cpu_1: 66.84
cpu_2: 2.33
cpu_3: 17.21
cpu_4: 63.85
cpu_5: 89.83
cpu_6: 10.03
cpu_7: 73.16
cpu_8: 74.88
cpu_9: 11.89
cpu_10: 51.76
cpu_11: 76.01
cpu_12: 65.65
cpu_13: 10.83
cpu_14: 60.40
cpu_15: 58.01
cpu_16: 9.04
cpu_17: 1.26
cpu_18: 74.15
cpu_19: 52.29
cpu_20: 0.33
cpu_21: 64.52
cpu_22: 62.06
cpu_23: 29.30
cpu_24: 13.49
cpu_25: 60.00
cpu_26: 66.91
cpu_27: 22.19
enp130s0f0_tx_bytes: 6147461993
enp130s0f1_tx_bytes: 5551283139
enp4s0f0_tx_bytes: 5433414522
enp4s0f1_tx_bytes: 5898900522
Total_tx_bytes: 23031060176
enp130s0f0_tx_packets: 692872
enp130s0f1_tx_packets: 639295
enp4s0f0_tx_packets: 618293
enp4s0f1_tx_packets: 713552
Total_tx_packets: 2664012
enp130s0f0_rx_bytes_phy: 6118474625
enp130s0f1_rx_bytes_phy: 6261005390
enp4s0f0_rx_bytes_phy: 5720393291
enp4s0f1_rx_bytes_phy: 6775156215
Total_rx_bytes_phy: 24875029521
enp130s0f0_tx_bytes_phy: 6150343799
enp130s0f1_tx_bytes_phy: 5553872305
enp4s0f0_tx_bytes_phy: 5435920894
enp4s0f1_tx_bytes_phy: 5902281396
Total_tx_bytes_phy: 23042418394
enp130s0f0_rx_packets: 727035
enp130s0f1_rx_packets: 745801
enp4s0f0_rx_packets: 686536
enp4s0f1_rx_packets: 809490
Total_rx_packets: 2968862
enp130s0f0_rx_bytes: 6076968203
enp130s0f1_rx_bytes: 6218762014
enp4s0f0_rx_bytes: 5682210586
enp4s0f1_rx_bytes: 6759352516
Total_rx_bytes: 24737293319
enp130s0f0_rx_packets_phy: 730826
enp130s0f1_rx_packets_phy: 746511
enp4s0f0_rx_packets_phy: 686643
enp4s0f1_rx_packets_phy: 812646
Total_rx_packets_phy: 2976626
enp130s0f0_tx_packets_phy: 693002
enp130s0f1_tx_packets_phy: 640874
enp4s0f0_tx_packets_phy: 618315
enp4s0f1_tx_packets_phy: 722484
Total_tx_packets_phy: 2674675


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.24        Core1: 13.63        
Core2: 24.84        Core3: 36.20        
Core4: 25.38        Core5: 45.59        
Core6: 25.84        Core7: 14.23        
Core8: 13.57        Core9: 41.85        
Core10: 26.31        Core11: 44.70        
Core12: 26.57        Core13: 24.07        
Core14: 13.73        Core15: 12.78        
Core16: 40.27        Core17: 36.83        
Core18: 45.70        Core19: 29.74        
Core20: 31.90        Core21: 11.46        
Core22: 12.44        Core23: 27.75        
Core24: 38.80        Core25: 33.98        
Core26: 45.53        Core27: 30.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.09
Socket1: 27.15
DDR read Latency(ns)
Socket0: 512.51
Socket1: 509.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.34        Core1: 13.73        
Core2: 26.48        Core3: 35.83        
Core4: 25.43        Core5: 45.40        
Core6: 23.26        Core7: 14.64        
Core8: 12.73        Core9: 47.76        
Core10: 26.17        Core11: 44.36        
Core12: 22.07        Core13: 23.69        
Core14: 13.19        Core15: 13.04        
Core16: 40.80        Core17: 36.71        
Core18: 46.17        Core19: 28.96        
Core20: 44.21        Core21: 11.37        
Core22: 12.62        Core23: 27.93        
Core24: 37.37        Core25: 33.64        
Core26: 45.04        Core27: 28.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.95
Socket1: 27.08
DDR read Latency(ns)
Socket0: 521.64
Socket1: 522.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.79        Core1: 13.73        
Core2: 30.88        Core3: 35.60        
Core4: 26.00        Core5: 46.10        
Core6: 27.69        Core7: 14.84        
Core8: 12.61        Core9: 44.88        
Core10: 26.63        Core11: 44.43        
Core12: 29.05        Core13: 23.95        
Core14: 13.63        Core15: 12.36        
Core16: 41.11        Core17: 37.93        
Core18: 46.28        Core19: 28.90        
Core20: 43.60        Core21: 11.73        
Core22: 13.03        Core23: 27.23        
Core24: 38.88        Core25: 33.96        
Core26: 45.33        Core27: 29.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.23
Socket1: 27.22
DDR read Latency(ns)
Socket0: 488.13
Socket1: 511.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.79        Core1: 13.78        
Core2: 33.97        Core3: 35.81        
Core4: 25.91        Core5: 46.18        
Core6: 33.09        Core7: 14.90        
Core8: 12.90        Core9: 47.79        
Core10: 26.62        Core11: 45.03        
Core12: 31.67        Core13: 24.15        
Core14: 12.77        Core15: 13.58        
Core16: 41.22        Core17: 38.15        
Core18: 46.59        Core19: 28.70        
Core20: 45.79        Core21: 11.83        
Core22: 13.58        Core23: 28.01        
Core24: 40.80        Core25: 33.86        
Core26: 45.35        Core27: 29.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.30
Socket1: 27.68
DDR read Latency(ns)
Socket0: 472.20
Socket1: 512.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25503
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418375830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418380398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209254639; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209254639; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7209254323; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7209254323; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209253746; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209253746; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7209251774; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7209251774; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007351038; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 7235924; Consumed Joules: 441.65; Watts: 73.52; Thermal headroom below TjMax: 53
S0; Consumed DRAM energy units: 5286078; Consumed DRAM Joules: 80.88; DRAM Watts: 13.46
S1P0; QPIClocks: 14417531970; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417534858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208826768; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208826768; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208829305; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208829305; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208826371; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208826371; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208828428; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208828428; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007367733; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7565481; Consumed Joules: 461.76; Watts: 76.87; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5651940; Consumed DRAM Joules: 86.47; DRAM Watts: 14.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6470
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.26   0.28   0.93    1.20      43 M     79 M    0.46    0.55    0.02    0.03     4648     3958      101     59
   1    1     0.21   0.25   0.84    1.20      50 M     79 M    0.36    0.51    0.02    0.04     5096     3720       53     55
   2    0     0.02   0.52   0.04    0.60    1054 K   2059 K    0.49    0.08    0.00    0.01       56      161       22     59
   3    1     0.12   0.65   0.19    0.60    7788 K   9081 K    0.14    0.25    0.01    0.01       56      284      245     55
   4    0     0.16   0.21   0.77    1.20     134 M    171 M    0.22    0.25    0.08    0.11      504      716       89     59
   5    1     0.14   0.13   1.08    1.20     222 M    251 M    0.12    0.12    0.15    0.17     1400      239     6349     55
   6    0     0.09   0.83   0.11    0.62    2964 K   6508 K    0.54    0.33    0.00    0.01      392      312      199     59
   7    1     0.22   0.25   0.87    1.20      56 M     85 M    0.34    0.47    0.03    0.04     3304     3266      646     54
   8    0     0.28   0.30   0.93    1.20      44 M     77 M    0.42    0.54    0.02    0.03     4312     3212      580     59
   9    1     0.06   0.70   0.09    0.60    6971 K   8678 K    0.20    0.07    0.01    0.01       56       39       39     56
  10    0     0.64   1.02   0.63    1.20      21 M     33 M    0.38    0.19    0.00    0.01      224      165      256     56
  11    1     0.18   0.20   0.92    1.20     167 M    193 M    0.13    0.13    0.09    0.10     4144       84    15791     53
  12    0     0.22   0.26   0.84    1.20     118 M    147 M    0.20    0.28    0.05    0.07     3080     6695       20     58
  13    1     0.08   0.94   0.09    0.60    2884 K   5444 K    0.47    0.34    0.00    0.01      168       27       18     53
  14    0     0.13   0.19   0.69    1.20      49 M     71 M    0.31    0.51    0.04    0.05     3304     3221      198     59
  15    1     0.14   0.20   0.70    1.19      44 M     69 M    0.35    0.52    0.03    0.05     3360     3493       30     54
  16    0     0.05   0.64   0.08    0.60    5655 K   6664 K    0.15    0.17    0.01    0.01        0       80       95     59
  17    1     0.00   0.13   0.03    0.60     397 K   1166 K    0.66    0.06    0.01    0.03       56        7        2     55
  18    0     0.08   0.09   0.88    1.20     176 M    199 M    0.11    0.13    0.23    0.26     3304       68    11767     59
  19    1     0.09   0.14   0.65    1.19     133 M    156 M    0.15    0.22    0.15    0.18     2856     9492       87     55
  20    0     0.00   0.25   0.00    0.60     168 K    228 K    0.26    0.06    0.03    0.04       56        4       12     60
  21    1     0.15   0.19   0.79    1.20      38 M     67 M    0.43    0.56    0.02    0.04     4816     3965       24     55
  22    0     0.14   0.19   0.75    1.20      43 M     69 M    0.37    0.54    0.03    0.05     4032     3620        9     60
  23    1     0.23   0.67   0.34    0.79      12 M     15 M    0.21    0.38    0.01    0.01      168      254      302     56
  24    0     0.10   0.61   0.17    0.60    5276 K   6248 K    0.16    0.20    0.01    0.01       56      196       16     60
  25    1     0.06   0.09   0.73    1.20     185 M    208 M    0.11    0.14    0.29    0.32     4592    13422       43     55
  26    0     0.13   0.15   0.84    1.20     148 M    169 M    0.12    0.16    0.12    0.13     5824      200    19470     59
  27    1     0.18   0.98   0.18    0.63    5801 K   9711 K    0.40    0.29    0.00    0.01      168      481        9     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.16   0.30   0.55    1.14     795 M   1041 M    0.24    0.34    0.03    0.04    29792    22608    32834     53
 SKT    1     0.13   0.25   0.54    1.09     935 M   1160 M    0.19    0.29    0.05    0.06    30240    38773    23638     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.15   0.28   0.54    1.12    1730 M   2202 M    0.21    0.32    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   42 G ; Active cycles:  153 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 48.53 %

 C1 core residency: 39.01 %; C3 core residency: 4.47 %; C6 core residency: 7.99 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 6.88 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.15 => corresponds to 3.73 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       60 G     60 G   |   62%    62%   
 SKT    1       60 G     60 G   |   62%    62%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  242 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    100.88    83.61     371.45      67.47         143.99
 SKT   1    103.62    89.08     388.67      72.34         139.97
---------------------------------------------------------------------------------------------------------------
       *    204.50    172.69     760.11     139.80         141.81
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6557
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  5454.82 --||-- Mem Ch  0: Reads (MB/s):  5642.51 --|
|--            Writes(MB/s):  4278.09 --||--            Writes(MB/s):  4682.81 --|
|-- Mem Ch  1: Reads (MB/s):  5468.10 --||-- Mem Ch  1: Reads (MB/s):  5639.24 --|
|--            Writes(MB/s):  4285.79 --||--            Writes(MB/s):  4688.34 --|
|-- Mem Ch  2: Reads (MB/s):  5464.58 --||-- Mem Ch  2: Reads (MB/s):  5659.68 --|
|--            Writes(MB/s):  4282.54 --||--            Writes(MB/s):  4690.92 --|
|-- Mem Ch  3: Reads (MB/s):  5475.06 --||-- Mem Ch  3: Reads (MB/s):  5676.37 --|
|--            Writes(MB/s):  4284.94 --||--            Writes(MB/s):  4699.04 --|
|-- NODE 0 Mem Read (MB/s) : 21862.57 --||-- NODE 1 Mem Read (MB/s) : 22617.80 --|
|-- NODE 0 Mem Write(MB/s) : 17131.37 --||-- NODE 1 Mem Write(MB/s) : 18761.10 --|
|-- NODE 0 P. Write (T/s):     192603 --||-- NODE 1 P. Write (T/s):     202111 --|
|-- NODE 0 Memory (MB/s):    38993.95 --||-- NODE 1 Memory (MB/s):    41378.91 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      44480.38                --|
            |--                System Write Throughput(MB/s):      35892.48                --|
            |--               System Memory Throughput(MB/s):      80372.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 662e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     178 M       810 K    34 M   445 M    191 M     0    1602 K
 1     186 M       550 K    28 M   417 M    201 M     0    1471 K
-----------------------------------------------------------------------
 *     365 M      1360 K    62 M   862 M    393 M     0    3073 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.35        Core1: 12.60        
Core2: 34.69        Core3: 27.73        
Core4: 32.17        Core5: 46.20        
Core6: 35.83        Core7: 14.97        
Core8: 13.33        Core9: 23.46        
Core10: 46.97        Core11: 44.94        
Core12: 34.34        Core13: 38.99        
Core14: 12.62        Core15: 12.36        
Core16: 26.42        Core17: 33.53        
Core18: 45.33        Core19: 35.35        
Core20: 41.71        Core21: 14.68        
Core22: 12.62        Core23: 24.62        
Core24: 32.20        Core25: 35.52        
Core26: 46.44        Core27: 35.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 28.08
DDR read Latency(ns)
Socket0: 488.40
Socket1: 451.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.42        Core1: 12.77        
Core2: 35.44        Core3: 26.58        
Core4: 34.26        Core5: 45.48        
Core6: 36.09        Core7: 15.59        
Core8: 13.14        Core9: 24.06        
Core10: 44.27        Core11: 44.86        
Core12: 34.63        Core13: 38.51        
Core14: 12.82        Core15: 12.42        
Core16: 27.45        Core17: 32.59        
Core18: 46.38        Core19: 35.11        
Core20: 41.42        Core21: 14.25        
Core22: 12.20        Core23: 24.30        
Core24: 35.22        Core25: 35.51        
Core26: 46.35        Core27: 36.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.26
Socket1: 28.09
DDR read Latency(ns)
Socket0: 484.85
Socket1: 453.57
irq_total: 480347.247427716
cpu_total: 44.16
cpu_0: 79.79
cpu_1: 78.12
cpu_2: 1.99
cpu_3: 32.51
cpu_4: 67.49
cpu_5: 78.12
cpu_6: 1.20
cpu_7: 62.57
cpu_8: 79.52
cpu_9: 9.04
cpu_10: 0.47
cpu_11: 56.98
cpu_12: 55.98
cpu_13: 0.53
cpu_14: 68.62
cpu_15: 69.95
cpu_16: 18.62
cpu_17: 1.73
cpu_18: 64.56
cpu_19: 73.47
cpu_20: 11.44
cpu_21: 64.30
cpu_22: 74.34
cpu_23: 23.01
cpu_24: 21.34
cpu_25: 56.52
cpu_26: 79.26
cpu_27: 5.05
enp130s0f0_rx_packets: 771086
enp130s0f1_rx_packets: 757400
enp4s0f0_rx_packets: 674149
enp4s0f1_rx_packets: 790196
Total_rx_packets: 2992831
enp130s0f0_rx_bytes_phy: 6438718656
enp130s0f1_rx_bytes_phy: 6348820407
enp4s0f0_rx_bytes_phy: 5607007916
enp4s0f1_rx_bytes_phy: 6512448333
Total_rx_bytes_phy: 24906995312
enp130s0f0_tx_packets_phy: 670902
enp130s0f1_tx_packets_phy: 666231
enp4s0f0_tx_packets_phy: 607359
enp4s0f1_tx_packets_phy: 673675
Total_tx_packets_phy: 2618167
enp130s0f0_rx_packets_phy: 772800
enp130s0f1_rx_packets_phy: 758871
enp4s0f0_rx_packets_phy: 674198
enp4s0f1_rx_packets_phy: 793251
Total_rx_packets_phy: 2999120
enp130s0f0_rx_bytes: 6395262231
enp130s0f1_rx_bytes: 6305896741
enp4s0f0_rx_bytes: 5569394345
enp4s0f1_rx_bytes: 6468609407
Total_rx_bytes: 24739162724
enp130s0f0_tx_bytes_phy: 5924800626
enp130s0f1_tx_bytes_phy: 5832964835
enp4s0f0_tx_bytes_phy: 5353539875
enp4s0f1_tx_bytes_phy: 5945115606
Total_tx_bytes_phy: 23056420942
enp130s0f0_tx_packets: 668543
enp130s0f1_tx_packets: 663656
enp4s0f0_tx_packets: 607353
enp4s0f1_tx_packets: 672053
Total_tx_packets: 2611605
enp130s0f0_tx_bytes: 5921999887
enp130s0f1_tx_bytes: 5830194491
enp4s0f0_tx_bytes: 5351153579
enp4s0f1_tx_bytes: 5942359306
Total_tx_bytes: 23045707263


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.16        Core1: 13.01        
Core2: 35.52        Core3: 26.54        
Core4: 35.14        Core5: 46.30        
Core6: 36.88        Core7: 14.40        
Core8: 14.48        Core9: 23.44        
Core10: 43.58        Core11: 44.43        
Core12: 34.62        Core13: 39.97        
Core14: 12.94        Core15: 12.53        
Core16: 27.57        Core17: 34.33        
Core18: 45.56        Core19: 34.95        
Core20: 41.73        Core21: 14.71        
Core22: 12.18        Core23: 23.74        
Core24: 36.24        Core25: 35.68        
Core26: 46.59        Core27: 36.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.73
Socket1: 28.01
DDR read Latency(ns)
Socket0: 479.97
Socket1: 448.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.23        Core1: 12.84        
Core2: 33.66        Core3: 27.77        
Core4: 34.88        Core5: 46.12        
Core6: 33.39        Core7: 15.21        
Core8: 13.15        Core9: 23.26        
Core10: 47.50        Core11: 44.59        
Core12: 32.03        Core13: 39.70        
Core14: 12.55        Core15: 12.61        
Core16: 25.24        Core17: 32.94        
Core18: 46.01        Core19: 35.04        
Core20: 41.41        Core21: 13.94        
Core22: 12.36        Core23: 24.30        
Core24: 36.14        Core25: 35.22        
Core26: 46.23        Core27: 36.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.91
Socket1: 28.00
DDR read Latency(ns)
Socket0: 489.77
Socket1: 455.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.73        Core1: 13.05        
Core2: 34.59        Core3: 27.47        
Core4: 34.10        Core5: 46.01        
Core6: 36.55        Core7: 14.49        
Core8: 12.71        Core9: 23.94        
Core10: 43.93        Core11: 44.95        
Core12: 34.36        Core13: 38.72        
Core14: 12.59        Core15: 12.64        
Core16: 27.19        Core17: 31.83        
Core18: 46.41        Core19: 35.20        
Core20: 40.10        Core21: 14.40        
Core22: 12.38        Core23: 24.49        
Core24: 34.62        Core25: 34.61        
Core26: 46.18        Core27: 35.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.01
Socket1: 27.90
DDR read Latency(ns)
Socket0: 485.40
Socket1: 451.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.05        Core1: 12.79        
Core2: 35.22        Core3: 26.77        
Core4: 34.83        Core5: 45.79        
Core6: 35.84        Core7: 15.21        
Core8: 13.59        Core9: 23.82        
Core10: 43.88        Core11: 44.66        
Core12: 34.40        Core13: 38.24        
Core14: 12.73        Core15: 12.72        
Core16: 26.63        Core17: 33.25        
Core18: 47.25        Core19: 34.75        
Core20: 41.46        Core21: 13.80        
Core22: 12.17        Core23: 24.20        
Core24: 36.28        Core25: 35.27        
Core26: 46.22        Core27: 35.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 27.89
DDR read Latency(ns)
Socket0: 484.60
Socket1: 453.55
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26574
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416010610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416015466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208073581; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208073581; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208073444; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208073444; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208072783; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208072783; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208072330; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208072330; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006429833; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 7265831; Consumed Joules: 443.47; Watts: 73.85; Thermal headroom below TjMax: 53
S0; Consumed DRAM energy units: 5366939; Consumed DRAM Joules: 82.11; DRAM Watts: 13.67
S1P0; QPIClocks: 14415313286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415315894; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207729352; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207729352; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207726415; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207726415; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207726664; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207726664; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207730312; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207730312; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006452672; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7613285; Consumed Joules: 464.68; Watts: 77.38; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5808567; Consumed DRAM Joules: 88.87; DRAM Watts: 14.80
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 689f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.29   0.30   0.97    1.20      47 M     84 M    0.43    0.51    0.02    0.03     4368     6072      409     59
   1    1     0.22   0.23   0.94    1.20      50 M     81 M    0.38    0.52    0.02    0.04     3920     7114      104     55
   2    0     0.01   0.45   0.03    0.60    1048 K   1985 K    0.47    0.06    0.01    0.01      168      135       20     58
   3    1     0.26   0.69   0.38    0.85      13 M     17 M    0.22    0.35    0.01    0.01      224      361      215     55
   4    0     0.13   0.16   0.81    1.20     185 M    211 M    0.12    0.15    0.14    0.16     3304    14198       27     59
   5    1     0.13   0.14   0.95    1.20     175 M    200 M    0.13    0.13    0.13    0.15     3528      468    15173     55
   6    0     0.00   0.14   0.03    0.60     513 K   1346 K    0.62    0.06    0.01    0.03       56       16       10     59
   7    1     0.14   0.19   0.77    1.20      56 M     81 M    0.30    0.46    0.04    0.06     2744     6365      304     54
   8    0     0.28   0.29   0.97    1.20      53 M     84 M    0.37    0.51    0.02    0.03     5376     5533      745     58
   9    1     0.06   0.84   0.08    0.60    2863 K   5018 K    0.43    0.37    0.00    0.01      112       40       72     55
  10    0     0.00   0.52   0.01    0.60     249 K    316 K    0.21    0.13    0.01    0.01        0       23       63     58
  11    1     0.07   0.10   0.69    1.20     140 M    158 M    0.11    0.13    0.21    0.24     3304       96    13530     53
  12    0     0.08   0.11   0.71    1.20     171 M    194 M    0.12    0.14    0.22    0.24     2240    11523       56     58
  13    1     0.00   0.25   0.01    0.60     437 K    641 K    0.32    0.08    0.03    0.04       56       30       13     54
  14    0     0.21   0.25   0.84    1.20      49 M     76 M    0.35    0.52    0.02    0.04     4088     6542      466     58
  15    1     0.21   0.25   0.85    1.20      49 M     76 M    0.36    0.51    0.02    0.04     4256     6255       29     53
  16    0     0.16   1.08   0.15    0.61    5222 K   9000 K    0.42    0.30    0.00    0.01      336      132       10     58
  17    1     0.02   0.67   0.03    0.60     706 K   1113 K    0.37    0.23    0.00    0.01        0       65        2     54
  18    0     0.06   0.08   0.81    1.20     167 M    188 M    0.11    0.13    0.26    0.29     1400       72    14591     59
  19    1     0.22   0.25   0.89    1.20     184 M    210 M    0.12    0.16    0.08    0.10     3808    12103       20     54
  20    0     0.07   0.71   0.10    0.60    6259 K   8084 K    0.23    0.16    0.01    0.01       56       32      231     59
  21    1     0.19   0.24   0.76    1.20      52 M     78 M    0.33    0.46    0.03    0.04     4872     5535       29     55
  22    0     0.19   0.22   0.88    1.20      47 M     79 M    0.40    0.54    0.02    0.04     4704     6531      100     59
  23    1     0.20   0.65   0.31    0.75    7192 K   9724 K    0.26    0.38    0.00    0.00      224      479      162     56
  24    0     0.16   0.79   0.21    0.63    7767 K     10 M    0.23    0.26    0.00    0.01      224       61      700     60
  25    1     0.06   0.08   0.69    1.20     170 M    192 M    0.11    0.15    0.31    0.34     4256    12622       18     55
  26    0     0.13   0.13   0.97    1.20     173 M    197 M    0.12    0.16    0.14    0.15     5208       70    18615     58
  27    1     0.04   0.57   0.07    0.60    2531 K   3170 K    0.20    0.11    0.01    0.01      168       30        1     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.13   0.24   0.53    1.13     918 M   1147 M    0.20    0.30    0.05    0.06    31528    50940    36043     52
 SKT    1     0.13   0.25   0.53    1.12     908 M   1117 M    0.19    0.29    0.05    0.06    31472    51563    29672     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.13   0.24   0.53    1.12    1826 M   2265 M    0.19    0.29    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   36 G ; Active cycles:  150 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.41 %

 C1 core residency: 43.07 %; C3 core residency: 3.59 %; C6 core residency: 5.94 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 6.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.13 => corresponds to 3.23 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       61 G     61 G   |   63%    63%   
 SKT    1       61 G     61 G   |   63%    63%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  245 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    109.68    86.41     375.12      68.89         141.05
 SKT   1    113.41    93.70     391.97      74.66         140.51
---------------------------------------------------------------------------------------------------------------
       *    223.10    180.11     767.10     143.56         140.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
IBRS and IBPB supported  : yes
STIBP supported          : yes
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6987
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  5035.05 --||-- Mem Ch  0: Reads (MB/s):  5425.69 --|
|--            Writes(MB/s):  4147.08 --||--            Writes(MB/s):  4558.25 --|
|-- Mem Ch  1: Reads (MB/s):  5035.51 --||-- Mem Ch  1: Reads (MB/s):  5409.40 --|
|--            Writes(MB/s):  4147.21 --||--            Writes(MB/s):  4557.73 --|
|-- Mem Ch  2: Reads (MB/s):  5032.92 --||-- Mem Ch  2: Reads (MB/s):  5427.45 --|
|--            Writes(MB/s):  4145.57 --||--            Writes(MB/s):  4557.93 --|
|-- Mem Ch  3: Reads (MB/s):  5054.37 --||-- Mem Ch  3: Reads (MB/s):  5472.85 --|
|--            Writes(MB/s):  4146.60 --||--            Writes(MB/s):  4573.91 --|
|-- NODE 0 Mem Read (MB/s) : 20157.85 --||-- NODE 1 Mem Read (MB/s) : 21735.39 --|
|-- NODE 0 Mem Write(MB/s) : 16586.46 --||-- NODE 1 Mem Write(MB/s) : 18247.81 --|
|-- NODE 0 P. Write (T/s):     183151 --||-- NODE 1 P. Write (T/s):     197093 --|
|-- NODE 0 Memory (MB/s):    36744.31 --||-- NODE 1 Memory (MB/s):    39983.20 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      41893.24                --|
            |--                System Write Throughput(MB/s):      34834.27                --|
            |--               System Memory Throughput(MB/s):      76727.52                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6a5d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     174 M       768 K    35 M   422 M    189 M     0    1063 K
 1     187 M       537 K    25 M   423 M    199 M     0    1094 K
-----------------------------------------------------------------------
 *     362 M      1305 K    60 M   846 M    388 M     0    2158 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.05        Core1: 15.36        
Core2: 43.10        Core3: 40.25        
Core4: 33.35        Core5: 46.16        
Core6: 51.44        Core7: 13.66        
Core8: 15.27        Core9: 36.28        
Core10: 35.08        Core11: 44.91        
Core12: 33.66        Core13: 40.73        
Core14: 13.09        Core15: 12.47        
Core16: 43.49        Core17: 37.91        
Core18: 45.82        Core19: 34.07        
Core20: 32.51        Core21: 11.88        
Core22: 12.09        Core23: 25.13        
Core24: 42.57        Core25: 34.54        
Core26: 46.29        Core27: 25.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.52
Socket1: 27.76
DDR read Latency(ns)
Socket0: 514.15
Socket1: 473.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.98        Core1: 15.36        
Core2: 43.52        Core3: 35.65        
Core4: 35.42        Core5: 46.14        
Core6: 51.37        Core7: 13.27        
Core8: 15.75        Core9: 35.05        
Core10: 35.22        Core11: 45.21        
Core12: 33.69        Core13: 41.56        
Core14: 12.96        Core15: 12.62        
Core16: 41.31        Core17: 37.63        
Core18: 45.39        Core19: 34.38        
Core20: 32.14        Core21: 11.84        
Core22: 12.14        Core23: 24.82        
Core24: 41.72        Core25: 34.52        
Core26: 46.54        Core27: 25.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.89
Socket1: 27.80
DDR read Latency(ns)
Socket0: 512.96
Socket1: 472.59
irq_total: 423967.676940058
cpu_total: 42.86
cpu_0: 61.86
cpu_1: 69.63
cpu_2: 10.10
cpu_3: 23.26
cpu_4: 50.03
cpu_5: 73.22
cpu_6: 11.76
cpu_7: 67.04
cpu_8: 62.72
cpu_9: 20.40
cpu_10: 1.26
cpu_11: 56.88
cpu_12: 58.94
cpu_13: 0.33
cpu_14: 76.81
cpu_15: 68.50
cpu_16: 0.40
cpu_17: 11.03
cpu_18: 74.55
cpu_19: 54.49
cpu_20: 8.97
cpu_21: 64.45
cpu_22: 68.97
cpu_23: 22.99
cpu_24: 22.39
cpu_25: 68.90
cpu_26: 74.95
cpu_27: 15.08
enp130s0f0_tx_bytes_phy: 6011983244
enp130s0f1_tx_bytes_phy: 5812318732
enp4s0f0_tx_bytes_phy: 5080648230
enp4s0f1_tx_bytes_phy: 5690725490
Total_tx_bytes_phy: 22595675696
enp130s0f0_tx_packets: 679737
enp130s0f1_tx_packets: 659455
enp4s0f0_tx_packets: 576207
enp4s0f1_tx_packets: 649023
Total_tx_packets: 2564422
enp130s0f0_rx_packets_phy: 778205
enp130s0f1_rx_packets_phy: 724614
enp4s0f0_rx_packets_phy: 673842
enp4s0f1_rx_packets_phy: 717016
Total_rx_packets_phy: 2893677
enp130s0f0_tx_bytes: 6008857021
enp130s0f1_tx_bytes: 5809541050
enp4s0f0_tx_bytes: 5078526578
enp4s0f1_tx_bytes: 5688178704
Total_tx_bytes: 22585103353
enp130s0f0_rx_bytes: 6476907722
enp130s0f1_rx_bytes: 6088068531
enp4s0f0_rx_bytes: 5579273096
enp4s0f1_rx_bytes: 6051966488
Total_rx_bytes: 24196215837
enp130s0f0_rx_bytes_phy: 6520778289
enp130s0f1_rx_bytes_phy: 6129203241
enp4s0f0_rx_bytes_phy: 5616796733
enp4s0f1_rx_bytes_phy: 6092624690
Total_rx_bytes_phy: 24359402953
enp130s0f0_rx_packets: 775895
enp130s0f1_rx_packets: 723328
enp4s0f0_rx_packets: 673835
enp4s0f1_rx_packets: 712496
Total_rx_packets: 2885554
enp130s0f0_tx_packets_phy: 685189
enp130s0f1_tx_packets_phy: 662212
enp4s0f0_tx_packets_phy: 576241
enp4s0f1_tx_packets_phy: 650464
Total_tx_packets_phy: 2574106


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.91        Core1: 15.72        
Core2: 43.90        Core3: 40.31        
Core4: 35.13        Core5: 46.04        
Core6: 51.73        Core7: 13.29        
Core8: 15.05        Core9: 36.16        
Core10: 34.32        Core11: 44.69        
Core12: 33.44        Core13: 40.67        
Core14: 12.98        Core15: 12.48        
Core16: 39.06        Core17: 37.74        
Core18: 46.01        Core19: 33.71        
Core20: 30.29        Core21: 12.07        
Core22: 12.03        Core23: 24.77        
Core24: 39.64        Core25: 34.70        
Core26: 46.40        Core27: 24.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.47
Socket1: 27.71
DDR read Latency(ns)
Socket0: 518.55
Socket1: 472.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.48        Core1: 13.61        
Core2: 43.11        Core3: 35.34        
Core4: 25.31        Core5: 45.91        
Core6: 49.87        Core7: 13.65        
Core8: 15.16        Core9: 35.28        
Core10: 35.57        Core11: 44.67        
Core12: 33.53        Core13: 40.47        
Core14: 13.11        Core15: 12.30        
Core16: 40.72        Core17: 37.50        
Core18: 44.88        Core19: 33.21        
Core20: 31.76        Core21: 12.08        
Core22: 12.02        Core23: 25.13        
Core24: 41.42        Core25: 31.25        
Core26: 46.55        Core27: 25.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.64
Socket1: 26.53
DDR read Latency(ns)
Socket0: 533.56
Socket1: 475.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.29        Core1: 13.32        
Core2: 43.08        Core3: 38.02        
Core4: 24.13        Core5: 45.96        
Core6: 49.46        Core7: 13.69        
Core8: 15.23        Core9: 35.99        
Core10: 34.78        Core11: 44.84        
Core12: 33.43        Core13: 39.29        
Core14: 12.93        Core15: 12.65        
Core16: 41.60        Core17: 37.32        
Core18: 45.25        Core19: 33.94        
Core20: 31.81        Core21: 12.00        
Core22: 11.90        Core23: 25.56        
Core24: 41.45        Core25: 34.72        
Core26: 45.85        Core27: 24.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.29
Socket1: 27.09
DDR read Latency(ns)
Socket0: 537.99
Socket1: 468.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.44        Core1: 13.49        
Core2: 42.95        Core3: 41.13        
Core4: 25.00        Core5: 46.02        
Core6: 50.00        Core7: 13.86        
Core8: 14.95        Core9: 35.00        
Core10: 34.38        Core11: 44.58        
Core12: 33.30        Core13: 41.46        
Core14: 12.98        Core15: 12.46        
Core16: 41.32        Core17: 37.82        
Core18: 46.15        Core19: 33.83        
Core20: 31.94        Core21: 12.09        
Core22: 11.89        Core23: 25.52        
Core24: 41.58        Core25: 34.64        
Core26: 45.97        Core27: 24.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.51
Socket1: 27.01
DDR read Latency(ns)
Socket0: 539.16
Socket1: 469.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27650
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415769590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415774182; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207945946; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207945946; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207946016; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207946016; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207945461; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207945461; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207944555; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207944555; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006208910; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 7030342; Consumed Joules: 429.10; Watts: 71.46; Thermal headroom below TjMax: 53
S0; Consumed DRAM energy units: 5247732; Consumed DRAM Joules: 80.29; DRAM Watts: 13.37
S1P0; QPIClocks: 14414817986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414821450; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207469061; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207469061; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207470919; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207470919; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207471884; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207471884; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207473887; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207473887; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006231313; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7501007; Consumed Joules: 457.83; Watts: 76.24; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5754745; Consumed DRAM Joules: 88.05; DRAM Watts: 14.66
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6cd3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.15   0.20   0.75    1.20      35 M     63 M    0.44    0.58    0.02    0.04     4368     5715       11     59
   1    1     0.23   0.25   0.90    1.20      55 M     83 M    0.33    0.49    0.02    0.04     2520     4799       37     55
   2    0     0.07   0.84   0.08    0.60    5509 K   6755 K    0.18    0.12    0.01    0.01      504      308      245     59
   3    1     0.17   0.70   0.24    0.67      11 M     12 M    0.11    0.25    0.01    0.01      168      158      282     55
   4    0     0.09   0.15   0.59    1.11     123 M    145 M    0.15    0.25    0.13    0.16     2688     7877       26     60
   5    1     0.07   0.08   0.86    1.20     176 M    198 M    0.11    0.12    0.25    0.28     4200       47    14888     55
   6    0     0.06   0.71   0.09    0.60    7177 K   8840 K    0.19    0.05    0.01    0.01      168       64        7     60
   7    1     0.16   0.20   0.82    1.20      53 M     78 M    0.32    0.49    0.03    0.05     3528     4325       86     54
   8    0     0.23   0.28   0.81    1.20      54 M     78 M    0.31    0.47    0.02    0.03     3024     4726      595     59
   9    1     0.14   0.99   0.14    0.60    8505 K     10 M    0.20    0.26    0.01    0.01      224      358      230     55
  10    0     0.00   0.13   0.03    0.60     251 K   1045 K    0.76    0.07    0.01    0.03      224       10        1     59
  11    1     0.06   0.08   0.70    1.20     147 M    165 M    0.11    0.12    0.25    0.28     2464       35    14195     54
  12    0     0.11   0.15   0.74    1.20     167 M    190 M    0.12    0.15    0.15    0.17     2296    12092       52     59
  13    1     0.00   0.33   0.00    0.60     307 K    398 K    0.23    0.08    0.03    0.04      280       35       14     54
  14    0     0.30   0.31   0.95    1.20      49 M     80 M    0.38    0.51    0.02    0.03     4984     5776      608     58
  15    1     0.21   0.25   0.84    1.20      49 M     77 M    0.36    0.51    0.02    0.04     4144     4011       36     53
  16    0     0.00   0.33   0.00    0.60     324 K    449 K    0.28    0.09    0.02    0.03        0       23       35     59
  17    1     0.07   0.76   0.09    0.60    5744 K   6854 K    0.16    0.23    0.01    0.01      112      110      169     54
  18    0     0.12   0.13   0.93    1.20     173 M    199 M    0.13    0.14    0.15    0.17     4760      138    15612     58
  19    1     0.06   0.08   0.66    1.20     164 M    184 M    0.11    0.15    0.29    0.33     4536    14303       21     55
  20    0     0.07   0.86   0.08    0.61    2369 K   5550 K    0.57    0.12    0.00    0.01      168       11      160     59
  21    1     0.15   0.19   0.79    1.20      41 M     69 M    0.40    0.54    0.03    0.05     3864     3926       38     55
  22    0     0.21   0.25   0.84    1.20      41 M     72 M    0.43    0.54    0.02    0.03     3304     6126       23     59
  23    1     0.20   0.65   0.30    0.73    6846 K   9283 K    0.26    0.38    0.00    0.00      336      400       26     56
  24    0     0.16   0.76   0.21    0.63      11 M     12 M    0.06    0.22    0.01    0.01      392      308      262     60
  25    1     0.19   0.23   0.82    1.20     174 M    199 M    0.13    0.16    0.09    0.10     4312    12716       23     55
  26    0     0.10   0.11   0.92    1.20     176 M    199 M    0.12    0.14    0.18    0.20     3808       73    18924     58
  27    1     0.11   0.83   0.13    0.60    4417 K   7408 K    0.40    0.34    0.00    0.01      168      149       12     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.24   0.50    1.12     849 M   1065 M    0.20    0.31    0.05    0.06    30688    43247    36561     53
 SKT    1     0.13   0.25   0.52    1.09     900 M   1104 M    0.19    0.29    0.05    0.06    30856    45372    30057     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.12   0.24   0.51    1.10    1749 M   2170 M    0.19    0.30    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   35 G ; Active cycles:  144 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.28 %

 C1 core residency: 39.94 %; C3 core residency: 4.39 %; C6 core residency: 9.39 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 6.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.12 => corresponds to 3.10 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       59 G     59 G   |   61%    61%   
 SKT    1       60 G     60 G   |   62%    62%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  238 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    100.96    82.71     358.66      66.70         143.36
 SKT   1    111.68    92.50     387.07      74.19         139.73
---------------------------------------------------------------------------------------------------------------
       *    212.65    175.20     745.73     140.89         141.51
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6db9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4647.71 --||-- Mem Ch  0: Reads (MB/s):  5354.29 --|
|--            Writes(MB/s):  4126.85 --||--            Writes(MB/s):  4462.83 --|
|-- Mem Ch  1: Reads (MB/s):  4658.08 --||-- Mem Ch  1: Reads (MB/s):  5335.58 --|
|--            Writes(MB/s):  4126.33 --||--            Writes(MB/s):  4462.02 --|
|-- Mem Ch  2: Reads (MB/s):  4655.38 --||-- Mem Ch  2: Reads (MB/s):  5359.22 --|
|--            Writes(MB/s):  4131.65 --||--            Writes(MB/s):  4462.15 --|
|-- Mem Ch  3: Reads (MB/s):  4669.31 --||-- Mem Ch  3: Reads (MB/s):  5393.50 --|
|--            Writes(MB/s):  4128.90 --||--            Writes(MB/s):  4473.53 --|
|-- NODE 0 Mem Read (MB/s) : 18630.48 --||-- NODE 1 Mem Read (MB/s) : 21442.60 --|
|-- NODE 0 Mem Write(MB/s) : 16513.73 --||-- NODE 1 Mem Write(MB/s) : 17860.52 --|
|-- NODE 0 P. Write (T/s):     177969 --||-- NODE 1 P. Write (T/s):     194151 --|
|-- NODE 0 Memory (MB/s):    35144.21 --||-- NODE 1 Memory (MB/s):    39303.12 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      40073.07                --|
            |--                System Write Throughput(MB/s):      34374.25                --|
            |--               System Memory Throughput(MB/s):      74447.33                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6e90
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     179 M       760 K    35 M   424 M    190 M     0    1126 K
 1     192 M       510 K    34 M   439 M    196 M   408    1219 K
-----------------------------------------------------------------------
 *     371 M      1271 K    70 M   864 M    387 M   408    2346 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.02        Core1: 13.18        
Core2: 28.58        Core3: 33.60        
Core4: 17.79        Core5: 45.18        
Core6: 37.50        Core7: 14.21        
Core8: 12.97        Core9: 43.19        
Core10: 40.35        Core11: 45.40        
Core12: 32.47        Core13: 32.07        
Core14: 12.89        Core15: 13.28        
Core16: 26.98        Core17: 41.30        
Core18: 45.67        Core19: 32.72        
Core20: 33.63        Core21: 11.75        
Core22: 10.76        Core23: 26.43        
Core24: 43.97        Core25: 33.52        
Core26: 45.13        Core27: 41.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.61
Socket1: 26.74
DDR read Latency(ns)
Socket0: 576.17
Socket1: 492.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.88        Core1: 12.94        
Core2: 32.42        Core3: 33.69        
Core4: 16.79        Core5: 45.17        
Core6: 40.30        Core7: 14.72        
Core8: 12.90        Core9: 41.34        
Core10: 40.14        Core11: 45.30        
Core12: 32.40        Core13: 31.61        
Core14: 12.90        Core15: 12.79        
Core16: 25.96        Core17: 41.16        
Core18: 45.55        Core19: 33.44        
Core20: 33.67        Core21: 11.85        
Core22: 10.76        Core23: 26.44        
Core24: 44.91        Core25: 32.33        
Core26: 44.97        Core27: 43.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.43
Socket1: 26.58
DDR read Latency(ns)
Socket0: 586.31
Socket1: 493.67
irq_total: 473183.705975414
cpu_total: 42.15
cpu_0: 60.70
cpu_1: 71.94
cpu_2: 1.73
cpu_3: 15.76
cpu_4: 53.99
cpu_5: 67.35
cpu_6: 12.43
cpu_7: 78.46
cpu_8: 80.65
cpu_9: 0.27
cpu_10: 16.69
cpu_11: 53.72
cpu_12: 63.36
cpu_13: 18.88
cpu_14: 55.78
cpu_15: 69.48
cpu_16: 3.39
cpu_17: 8.11
cpu_18: 50.33
cpu_19: 72.61
cpu_20: 1.66
cpu_21: 67.22
cpu_22: 62.97
cpu_23: 16.42
cpu_24: 21.21
cpu_25: 68.55
cpu_26: 73.40
cpu_27: 12.70
enp130s0f0_rx_bytes: 6239639887
enp130s0f1_rx_bytes: 5893895286
enp4s0f0_rx_bytes: 5568266704
enp4s0f1_rx_bytes: 6494555321
Total_rx_bytes: 24196357198
enp130s0f0_tx_packets_phy: 719760
enp130s0f1_tx_packets_phy: 634556
enp4s0f0_tx_packets_phy: 611799
enp4s0f1_tx_packets_phy: 683471
Total_tx_packets_phy: 2649586
enp130s0f0_tx_bytes: 6341970986
enp130s0f1_tx_bytes: 5526205381
enp4s0f0_tx_bytes: 5424648031
enp4s0f1_tx_bytes: 5786287589
Total_tx_bytes: 23079111987
enp130s0f0_rx_bytes_phy: 6282121350
enp130s0f1_rx_bytes_phy: 5933665141
enp4s0f0_rx_bytes_phy: 5605967527
enp4s0f1_rx_bytes_phy: 6538701688
Total_rx_bytes_phy: 24360455706
enp130s0f0_tx_bytes_phy: 6344942717
enp130s0f1_tx_bytes_phy: 5529022363
enp4s0f0_tx_bytes_phy: 5427143349
enp4s0f1_tx_bytes_phy: 5789258980
Total_tx_bytes_phy: 23090367409
enp130s0f0_tx_packets: 717551
enp130s0f1_tx_packets: 631173
enp4s0f0_tx_packets: 611784
enp4s0f1_tx_packets: 680210
Total_tx_packets: 2640718
enp130s0f0_rx_packets: 745469
enp130s0f1_rx_packets: 718198
enp4s0f0_rx_packets: 683259
enp4s0f1_rx_packets: 750606
Total_rx_packets: 2897532
enp130s0f0_rx_packets_phy: 750909
enp130s0f1_rx_packets_phy: 718665
enp4s0f0_rx_packets_phy: 683359
enp4s0f1_rx_packets_phy: 754408
Total_rx_packets_phy: 2907341


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.96        Core1: 13.20        
Core2: 27.28        Core3: 32.80        
Core4: 17.78        Core5: 45.12        
Core6: 40.63        Core7: 14.63        
Core8: 12.92        Core9: 36.63        
Core10: 40.73        Core11: 45.29        
Core12: 32.42        Core13: 31.51        
Core14: 12.94        Core15: 13.02        
Core16: 26.57        Core17: 41.86        
Core18: 45.64        Core19: 30.25        
Core20: 33.24        Core21: 11.76        
Core22: 10.75        Core23: 26.72        
Core24: 44.15        Core25: 33.17        
Core26: 45.01        Core27: 41.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.53
Socket1: 26.39
DDR read Latency(ns)
Socket0: 582.18
Socket1: 499.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.91        Core1: 13.36        
Core2: 32.57        Core3: 33.59        
Core4: 17.87        Core5: 45.14        
Core6: 40.41        Core7: 14.68        
Core8: 12.88        Core9: 44.32        
Core10: 40.96        Core11: 45.30        
Core12: 32.45        Core13: 31.69        
Core14: 12.94        Core15: 13.37        
Core16: 26.75        Core17: 41.87        
Core18: 45.87        Core19: 33.37        
Core20: 33.26        Core21: 11.82        
Core22: 10.73        Core23: 26.88        
Core24: 44.55        Core25: 33.25        
Core26: 45.11        Core27: 44.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.57
Socket1: 27.00
DDR read Latency(ns)
Socket0: 581.96
Socket1: 490.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.63        Core1: 13.34        
Core2: 32.90        Core3: 33.69        
Core4: 16.63        Core5: 45.08        
Core6: 40.82        Core7: 14.82        
Core8: 12.64        Core9: 41.09        
Core10: 41.03        Core11: 45.32        
Core12: 32.40        Core13: 31.82        
Core14: 12.94        Core15: 13.14        
Core16: 25.72        Core17: 42.29        
Core18: 45.58        Core19: 32.84        
Core20: 33.76        Core21: 11.94        
Core22: 10.79        Core23: 26.53        
Core24: 43.96        Core25: 33.24        
Core26: 45.15        Core27: 43.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.16
Socket1: 26.84
DDR read Latency(ns)
Socket0: 585.82
Socket1: 487.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.24        Core1: 13.85        
Core2: 32.54        Core3: 33.49        
Core4: 18.27        Core5: 45.16        
Core6: 40.91        Core7: 14.93        
Core8: 12.84        Core9: 39.99        
Core10: 40.24        Core11: 45.24        
Cleaning upCore12: 32.40        Core13: 31.98        
Core14: 13.18        Core15: 12.88        
Core16: 26.57        Core17: 41.89        
Core18: 45.51        Core19: 33.36        
Core20: 35.80        Core21: 11.88        
Core22: 10.93        Core23: 26.24        
Core24: 44.64        Core25: 33.07        
Core26: 45.03        Core27: 44.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.32
Socket1: 27.03
DDR read Latency(ns)
Socket0: 577.07
Socket1: 493.62

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28720
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422543994; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422547998; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211331962; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211331962; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7211331754; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7211331754; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211331529; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211331529; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7211330937; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7211330937; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009133780; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 7024289; Consumed Joules: 428.73; Watts: 71.35; Thermal headroom below TjMax: 53
S0; Consumed DRAM energy units: 5158609; Consumed DRAM Joules: 78.93; DRAM Watts: 13.13
S1P0; QPIClocks: 14421823286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14421826650; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210972864; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210972864; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7210974382; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7210974382; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210973707; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210973707; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7210974160; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7210974160; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009159910; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7519036; Consumed Joules: 458.93; Watts: 76.37; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5707407; Consumed DRAM Joules: 87.32; DRAM Watts: 14.53
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7101
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.19   0.25   0.76    1.20      37 M     67 M    0.44    0.56    0.02    0.03     3192     4068       93     59
   1    1     0.23   0.25   0.91    1.20      53 M     82 M    0.36    0.51    0.02    0.04     3808     5477       31     55
   2    0     0.01   0.41   0.03    0.60     833 K   1691 K    0.51    0.05    0.01    0.01       56      174       10     59
   3    1     0.12   0.67   0.18    0.60    7865 K   9058 K    0.13    0.24    0.01    0.01      112      120      268     55
   4    0     0.20   0.29   0.69    1.20      67 M     99 M    0.32    0.45    0.03    0.05     1512     4373       28     59
   5    1     0.07   0.09   0.82    1.20     170 M    191 M    0.11    0.12    0.24    0.27     3192       58    14900     55
   6    0     0.08   0.79   0.10    0.60    6356 K   7732 K    0.18    0.19    0.01    0.01      112       65      132     59
   7    1     0.29   0.32   0.93    1.20      61 M     92 M    0.33    0.45    0.02    0.03     4032     4968      294     54
   8    0     0.39   0.37   1.05    1.20      39 M     82 M    0.52    0.56    0.01    0.02     4984     4222      553     58
   9    1     0.00   0.45   0.00    0.60     196 K    254 K    0.23    0.11    0.02    0.02      504        4        5     56
  10    0     0.12   0.89   0.13    0.61    9573 K     10 M    0.10    0.18    0.01    0.01       56       25      279     58
  11    1     0.04   0.07   0.66    1.20     139 M    156 M    0.11    0.12    0.31    0.35     2464       17    11467     53
  12    0     0.15   0.19   0.79    1.20     175 M    201 M    0.13    0.15    0.12    0.14     3584    12634       12     58
  13    1     0.13   0.78   0.17    0.60    8827 K   9805 K    0.10    0.38    0.01    0.01      168      313      200     54
  14    0     0.13   0.20   0.68    1.20      44 M     69 M    0.36    0.50    0.03    0.05     4312     4315      321     58
  15    1     0.24   0.28   0.85    1.20      47 M     78 M    0.39    0.51    0.02    0.03     4872     4996       80     53
  16    0     0.03   0.63   0.05    0.60    1237 K   2231 K    0.45    0.09    0.00    0.01        0       40       15     59
  17    1     0.06   0.79   0.07    0.60    4292 K   5790 K    0.26    0.10    0.01    0.01       56       73      188     55
  18    0     0.06   0.10   0.60    1.15     125 M    141 M    0.11    0.13    0.21    0.24     3920       51    11493     60
  19    1     0.15   0.17   0.87    1.20     196 M    226 M    0.13    0.15    0.13    0.15     4816    19483       31     54
  20    0     0.01   0.61   0.02    0.60     457 K    708 K    0.35    0.18    0.00    0.01        0       26        1     60
  21    1     0.17   0.21   0.82    1.20      41 M     72 M    0.42    0.54    0.02    0.04     4144     5298       51     54
  22    0     0.15   0.20   0.76    1.20      34 M     61 M    0.44    0.59    0.02    0.04     4816     4769        7     59
  23    1     0.14   0.67   0.21    0.61    4142 K   6206 K    0.33    0.33    0.00    0.00      112      375       69     56
  24    0     0.15   0.74   0.20    0.61      11 M     12 M    0.08    0.17    0.01    0.01        0       67      105     60
  25    1     0.14   0.17   0.86    1.20     185 M    212 M    0.13    0.16    0.13    0.15     3472    13839      197     55
  26    0     0.12   0.14   0.90    1.20     160 M    182 M    0.12    0.16    0.13    0.15     3976       71    13270     59
  27    1     0.08   0.80   0.10    0.60    6929 K   7753 K    0.11    0.15    0.01    0.01       56      200        3     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.13   0.27   0.48    1.11     713 M    940 M    0.24    0.36    0.04    0.05    30520    34900    26319     53
 SKT    1     0.13   0.25   0.53    1.09     928 M   1152 M    0.19    0.29    0.05    0.06    31808    55221    27784     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.13   0.26   0.51    1.10    1642 M   2092 M    0.22    0.32    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   36 G ; Active cycles:  142 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.18 %

 C1 core residency: 47.20 %; C3 core residency: 3.71 %; C6 core residency: 2.91 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.13 => corresponds to 3.29 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       57 G     57 G   |   59%    59%   
 SKT    1       54 G     54 G   |   56%    56%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  224 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    93.07    82.39     359.55      65.69         139.20
 SKT   1    107.11    88.67     384.87      72.46         136.30
---------------------------------------------------------------------------------------------------------------
       *    200.18    171.06     744.42     138.15         137.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 71e9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  5149.82 --||-- Mem Ch  0: Reads (MB/s):  5135.81 --|
|--            Writes(MB/s):  4134.11 --||--            Writes(MB/s):  4382.95 --|
|-- Mem Ch  1: Reads (MB/s):  5151.33 --||-- Mem Ch  1: Reads (MB/s):  5112.88 --|
|--            Writes(MB/s):  4138.80 --||--            Writes(MB/s):  4379.97 --|
|-- Mem Ch  2: Reads (MB/s):  5152.53 --||-- Mem Ch  2: Reads (MB/s):  5144.29 --|
|--            Writes(MB/s):  4135.71 --||--            Writes(MB/s):  4386.54 --|
|-- Mem Ch  3: Reads (MB/s):  5170.29 --||-- Mem Ch  3: Reads (MB/s):  5169.53 --|
|--            Writes(MB/s):  4139.93 --||--            Writes(MB/s):  4390.53 --|
|-- NODE 0 Mem Read (MB/s) : 20623.99 --||-- NODE 1 Mem Read (MB/s) : 20562.53 --|
|-- NODE 0 Mem Write(MB/s) : 16548.55 --||-- NODE 1 Mem Write(MB/s) : 17539.99 --|
|-- NODE 0 P. Write (T/s):     185803 --||-- NODE 1 P. Write (T/s):     187687 --|
|-- NODE 0 Memory (MB/s):    37172.54 --||-- NODE 1 Memory (MB/s):    38102.52 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      41186.51                --|
            |--                System Write Throughput(MB/s):      34088.54                --|
            |--               System Memory Throughput(MB/s):      75275.05                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 72be
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     177 M       768 K    31 M   418 M    188 M     0    1107 K
 1     188 M       484 K    26 M   420 M    195 M     0    1109 K
-----------------------------------------------------------------------
 *     366 M      1252 K    58 M   838 M    384 M     0    2217 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.85        Core1: 13.33        
Core2: 32.59        Core3: 36.43        
Core4: 33.79        Core5: 46.17        
Core6: 45.56        Core7: 13.90        
Core8: 13.23        Core9: 40.92        
Core10: 41.92        Core11: 44.54        
Core12: 34.13        Core13: 22.70        
Core14: 11.98        Core15: 13.19        
Core16: 34.02        Core17: 40.93        
Core18: 46.74        Core19: 31.92        
Core20: 40.72        Core21: 11.54        
Core22: 13.42        Core23: 24.38        
Core24: 28.35        Core25: 35.93        
Core26: 44.33        Core27: 33.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.03
Socket1: 27.30
DDR read Latency(ns)
Socket0: 494.59
Socket1: 495.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.77        Core1: 13.07        
Core2: 30.21        Core3: 35.85        
Core4: 33.98        Core5: 45.15        
Core6: 41.34        Core7: 14.23        
Core8: 12.78        Core9: 41.24        
Core10: 41.81        Core11: 43.45        
Core12: 28.22        Core13: 22.63        
Core14: 11.63        Core15: 13.70        
Core16: 34.21        Core17: 41.51        
Core18: 47.11        Core19: 32.70        
Core20: 40.16        Core21: 11.61        
Core22: 12.93        Core23: 24.84        
Core24: 28.34        Core25: 28.35        
Core26: 44.04        Core27: 29.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.83
Socket1: 26.61
DDR read Latency(ns)
Socket0: 515.41
Socket1: 513.85
irq_total: 499205.522942973
cpu_total: 43.38
cpu_0: 73.07
cpu_1: 72.21
cpu_2: 3.59
cpu_3: 23.54
cpu_4: 65.29
cpu_5: 74.40
cpu_6: 0.20
cpu_7: 66.69
cpu_8: 81.18
cpu_9: 0.66
cpu_10: 9.91
cpu_11: 79.12
cpu_12: 49.67
cpu_13: 10.37
cpu_14: 64.83
cpu_15: 63.50
cpu_16: 0.86
cpu_17: 0.27
cpu_18: 61.44
cpu_19: 58.91
cpu_20: 12.97
cpu_21: 64.49
cpu_22: 68.75
cpu_23: 22.61
cpu_24: 21.41
cpu_25: 51.00
cpu_26: 81.25
cpu_27: 32.58
enp130s0f0_rx_bytes: 6026950574
enp130s0f1_rx_bytes: 6159256070
enp4s0f0_rx_bytes: 5577147850
enp4s0f1_rx_bytes: 6550715089
Total_rx_bytes: 24314069583
enp130s0f0_tx_bytes_phy: 6048195793
enp130s0f1_tx_bytes_phy: 5828816067
enp4s0f0_tx_bytes_phy: 5495405691
enp4s0f1_tx_bytes_phy: 5797537990
Total_tx_bytes_phy: 23169955541
enp130s0f0_rx_packets_phy: 732425
enp130s0f1_rx_packets_phy: 759221
enp4s0f0_rx_packets_phy: 687947
enp4s0f1_rx_packets_phy: 767737
Total_rx_packets_phy: 2947330
enp130s0f0_tx_bytes: 6045223828
enp130s0f1_tx_bytes: 5825954408
enp4s0f0_tx_bytes: 5492908365
enp4s0f1_tx_bytes: 5794607253
Total_tx_bytes: 23158693854
enp130s0f0_tx_packets: 696106
enp130s0f1_tx_packets: 663405
enp4s0f0_tx_packets: 637182
enp4s0f1_tx_packets: 657120
Total_tx_packets: 2653813
enp130s0f0_rx_bytes_phy: 6067865660
enp130s0f1_rx_bytes_phy: 6201061589
enp4s0f0_rx_bytes_phy: 5614729901
enp4s0f1_rx_bytes_phy: 6595029496
Total_rx_bytes_phy: 24478686646
enp130s0f0_rx_packets: 730447
enp130s0f1_rx_packets: 758501
enp4s0f0_rx_packets: 687944
enp4s0f1_rx_packets: 765450
Total_rx_packets: 2942342
enp130s0f0_tx_packets_phy: 698125
enp130s0f1_tx_packets_phy: 667560
enp4s0f0_tx_packets_phy: 637195
enp4s0f1_tx_packets_phy: 661166
Total_tx_packets_phy: 2664046


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.68        Core1: 13.01        
Core2: 30.47        Core3: 35.25        
Core4: 32.83        Core5: 45.76        
Core6: 48.52        Core7: 13.74        
Core8: 12.61        Core9: 43.81        
Core10: 41.69        Core11: 43.26        
Core12: 33.15        Core13: 22.49        
Core14: 11.53        Core15: 13.56        
Core16: 29.72        Core17: 40.22        
Core18: 45.34        Core19: 30.50        
Core20: 39.88        Core21: 11.45        
Core22: 12.61        Core23: 24.49        
Core24: 28.31        Core25: 24.88        
Core26: 44.66        Core27: 26.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.67
Socket1: 25.65
DDR read Latency(ns)
Socket0: 512.32
Socket1: 541.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.01        Core1: 13.21        
Core2: 32.05        Core3: 36.49        
Core4: 31.55        Core5: 45.87        
Core6: 46.94        Core7: 13.86        
Core8: 12.62        Core9: 42.98        
Core10: 41.83        Core11: 44.17        
Core12: 33.66        Core13: 22.52        
Core14: 11.65        Core15: 13.13        
Core16: 33.55        Core17: 45.00        
Core18: 46.72        Core19: 32.31        
Core20: 40.03        Core21: 11.50        
Core22: 12.94        Core23: 24.49        
Core24: 28.13        Core25: 28.39        
Core26: 44.24        Core27: 29.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.96
Socket1: 26.39
DDR read Latency(ns)
Socket0: 513.72
Socket1: 521.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.49        Core1: 12.80        
Core2: 31.62        Core3: 35.61        
Core4: 27.64        Core5: 45.76        
Core6: 50.76        Core7: 13.79        
Core8: 12.60        Core9: 41.96        
Core10: 41.65        Core11: 44.20        
Core12: 32.97        Core13: 22.39        
Core14: 11.58        Core15: 13.54        
Core16: 34.35        Core17: 41.59        
Core18: 46.66        Core19: 32.12        
Core20: 39.26        Core21: 11.46        
Core22: 12.69        Core23: 24.65        
Core24: 28.51        Core25: 29.89        
Core26: 44.02        Core27: 31.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 26.41
DDR read Latency(ns)
Socket0: 524.60
Socket1: 519.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.28        Core1: 13.15        
Core2: 27.65        Core3: 35.30        
Core4: 32.78        Core5: 46.04        
Core6: 41.67        Core7: 13.98        
Core8: 12.88        Core9: 39.78        
Core10: 41.52        Core11: 41.85        
Core12: 23.21        Core13: 22.52        
Core14: 11.82        Core15: 13.09        
Core16: 36.41        Core17: 44.20        
Core18: 46.52        Core19: 30.60        
Core20: 40.11        Core21: 11.48        
Core22: 12.98        Core23: 24.71        
Core24: 27.66        Core25: 35.87        
Core26: 44.32        Core27: 31.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.17
Socket1: 26.75
DDR read Latency(ns)
Socket0: 530.87
Socket1: 509.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29790
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14421264114; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14421268794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210716178; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210716178; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7210714705; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7210714705; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210713685; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210713685; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7210711911; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7210711911; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008668354; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 7082491; Consumed Joules: 432.28; Watts: 71.96; Thermal headroom below TjMax: 53
S0; Consumed DRAM energy units: 5248619; Consumed DRAM Joules: 80.30; DRAM Watts: 13.37
S1P0; QPIClocks: 14420694810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420698202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210412816; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210412816; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7210411175; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7210411175; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210414541; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210414541; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7210412672; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7210412672; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008688602; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7421017; Consumed Joules: 452.94; Watts: 75.40; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5621898; Consumed DRAM Joules: 86.02; DRAM Watts: 14.32
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 752f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.28   0.33   0.86    1.20      41 M     75 M    0.45    0.54    0.01    0.03     5040     5570      333     59
   1    1     0.23   0.26   0.90    1.20      49 M     79 M    0.38    0.53    0.02    0.03     3528     6345       71     55
   2    0     0.04   0.53   0.07    0.63    1481 K   2907 K    0.49    0.12    0.00    0.01      112      280       46     59
   3    1     0.18   0.72   0.25    0.68      11 M     13 M    0.09    0.29    0.01    0.01       56      202      302     55
   4    0     0.15   0.19   0.82    1.20     172 M    195 M    0.12    0.17    0.11    0.13     2408    12271      176     59
   5    1     0.09   0.10   0.92    1.20     185 M    209 M    0.12    0.13    0.21    0.24     3752       33    15715     55
   6    0     0.00   0.26   0.00    0.60     188 K    259 K    0.27    0.06    0.03    0.04       56       11        6     59
   7    1     0.16   0.21   0.78    1.20      52 M     77 M    0.33    0.49    0.03    0.05     4200     5545      126     54
   8    0     0.36   0.35   1.01    1.20      40 M     79 M    0.49    0.56    0.01    0.02     4424     5441      632     58
   9    1     0.00   0.31   0.01    0.60     581 K    856 K    0.32    0.10    0.02    0.03      336       55       23     56
  10    0     0.06   0.68   0.09    0.60    6104 K   6990 K    0.13    0.16    0.01    0.01      112       54      239     58
  11    1     0.21   0.23   0.92    1.20     167 M    191 M    0.12    0.16    0.08    0.09     3136      145    18042     53
  12    0     0.13   0.21   0.62    1.15     105 M    128 M    0.17    0.32    0.08    0.10      336     6265       25     59
  13    1     0.08   0.94   0.08    0.60    2649 K   5172 K    0.49    0.38    0.00    0.01      168      122        9     54
  14    0     0.16   0.21   0.77    1.20      38 M     64 M    0.41    0.58    0.02    0.04     4984     5967      377     59
  15    1     0.20   0.26   0.77    1.20      48 M     74 M    0.35    0.50    0.02    0.04     4872     5098       40     53
  16    0     0.01   0.66   0.01    0.60     388 K    522 K    0.26    0.23    0.01    0.01       56       17       12     59
  17    1     0.00   0.27   0.00    0.60     222 K    333 K    0.33    0.07    0.02    0.03        0       33        3     55
  18    0     0.06   0.08   0.75    1.20     151 M    170 M    0.11    0.13    0.25    0.28     4928       57    18074     59
  19    1     0.07   0.10   0.70    1.19     161 M    184 M    0.12    0.18    0.23    0.26     4032    12130       21     55
  20    0     0.08   0.79   0.10    0.60    7076 K   9177 K    0.23    0.14    0.01    0.01      224      414      134     59
  21    1     0.15   0.19   0.78    1.20      38 M     66 M    0.43    0.56    0.03    0.04     3920     5837       35     55
  22    0     0.23   0.27   0.83    1.20      44 M     72 M    0.39    0.54    0.02    0.03     4032     5629       35     59
  23    1     0.20   0.67   0.30    0.73    7825 K     10 M    0.23    0.38    0.00    0.00      168      452      233     56
  24    0     0.15   0.71   0.22    0.63    7092 K   9788 K    0.28    0.32    0.00    0.01      168      138      314     60
  25    1     0.10   0.14   0.68    1.19     125 M    150 M    0.17    0.28    0.13    0.15     2800     8880       19     55
  26    0     0.13   0.16   0.82    1.20     142 M    162 M    0.12    0.16    0.11    0.13     3192      100    12014     59
  27    1     0.30   0.85   0.35    0.84      12 M     19 M    0.32    0.34    0.00    0.01      392      581      170     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.13   0.26   0.50    1.12     758 M    977 M    0.22    0.35    0.04    0.05    30072    42214    32417     53
 SKT    1     0.14   0.26   0.53    1.11     863 M   1082 M    0.20    0.32    0.04    0.05    31360    45458    34809     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.14   0.26   0.51    1.11    1622 M   2060 M    0.21    0.33    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   38 G ; Active cycles:  144 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.24 %

 C1 core residency: 40.62 %; C3 core residency: 3.13 %; C6 core residency: 10.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.61 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.14 => corresponds to 3.40 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       59 G     59 G   |   62%    61%   
 SKT    1       58 G     58 G   |   60%    60%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  235 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    99.79    81.98     359.91      66.66         140.76
 SKT   1    99.21    87.07     381.82      71.22         138.87
---------------------------------------------------------------------------------------------------------------
       *    199.00    169.05     741.72     137.87         139.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7615
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  5301.26 --||-- Mem Ch  0: Reads (MB/s):  4754.45 --|
|--            Writes(MB/s):  4226.67 --||--            Writes(MB/s):  4137.89 --|
|-- Mem Ch  1: Reads (MB/s):  5306.16 --||-- Mem Ch  1: Reads (MB/s):  4748.48 --|
|--            Writes(MB/s):  4230.28 --||--            Writes(MB/s):  4136.37 --|
|-- Mem Ch  2: Reads (MB/s):  5305.86 --||-- Mem Ch  2: Reads (MB/s):  4781.66 --|
|--            Writes(MB/s):  4225.79 --||--            Writes(MB/s):  4145.09 --|
|-- Mem Ch  3: Reads (MB/s):  5318.70 --||-- Mem Ch  3: Reads (MB/s):  4789.50 --|
|--            Writes(MB/s):  4230.54 --||--            Writes(MB/s):  4144.39 --|
|-- NODE 0 Mem Read (MB/s) : 21231.98 --||-- NODE 1 Mem Read (MB/s) : 19074.10 --|
|-- NODE 0 Mem Write(MB/s) : 16913.28 --||-- NODE 1 Mem Write(MB/s) : 16563.74 --|
|-- NODE 0 P. Write (T/s):     188878 --||-- NODE 1 P. Write (T/s):     178855 --|
|-- NODE 0 Memory (MB/s):    38145.27 --||-- NODE 1 Memory (MB/s):    35637.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      40306.08                --|
            |--                System Write Throughput(MB/s):      33477.02                --|
            |--               System Memory Throughput(MB/s):      73783.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 76ea
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     179 M       821 K    30 M   436 M    183 M     0     972 K
 1     188 M       603 K    31 M   412 M    193 M     0    1220 K
-----------------------------------------------------------------------
 *     368 M      1424 K    62 M   849 M    377 M     0    2192 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.88        Core1: 12.88        
Core2: 31.75        Core3: 34.58        
Core4: 34.06        Core5: 45.49        
Core6: 24.39        Core7: 11.75        
Core8: 14.64        Core9: 28.73        
Core10: 49.07        Core11: 43.87        
Core12: 33.57        Core13: 43.41        
Core14: 13.65        Core15: 11.04        
Core16: 30.54        Core17: 25.70        
Core18: 45.18        Core19: 30.02        
Core20: 40.79        Core21: 10.74        
Core22: 12.56        Core23: 26.59        
Core24: 34.14        Core25: 22.19        
Core26: 44.33        Core27: 35.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.07
Socket1: 23.15
DDR read Latency(ns)
Socket0: 501.87
Socket1: 568.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.33        Core1: 13.02        
Core2: 31.55        Core3: 34.53        
Core4: 34.41        Core5: 45.20        
Core6: 24.95        Core7: 11.99        
Core8: 13.31        Core9: 27.12        
Core10: 47.44        Core11: 44.10        
Core12: 33.35        Core13: 44.11        
Core14: 14.07        Core15: 10.97        
Core16: 32.42        Core17: 25.13        
Core18: 45.06        Core19: 28.39        
Core20: 40.35        Core21: 10.67        
Core22: 12.85        Core23: 26.83        
Core24: 33.87        Core25: 20.88        
Core26: 44.05        Core27: 34.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.80
Socket1: 22.97
DDR read Latency(ns)
Socket0: 494.81
Socket1: 586.25
irq_total: 461963.572783182
cpu_total: 41.97
cpu_0: 62.83
cpu_1: 82.65
cpu_2: 2.39
cpu_3: 16.76
cpu_4: 60.17
cpu_5: 68.68
cpu_6: 8.44
cpu_7: 62.43
cpu_8: 78.26
cpu_9: 23.74
cpu_10: 0.13
cpu_11: 57.51
cpu_12: 67.42
cpu_13: 0.20
cpu_14: 61.97
cpu_15: 62.83
cpu_16: 0.60
cpu_17: 2.73
cpu_18: 88.03
cpu_19: 39.83
cpu_20: 1.06
cpu_21: 58.24
cpu_22: 73.07
cpu_23: 26.53
cpu_24: 21.01
cpu_25: 51.06
cpu_26: 80.52
cpu_27: 16.02
enp130s0f0_rx_bytes_phy: 6655898830
enp130s0f1_rx_bytes_phy: 5672459656
enp4s0f0_rx_bytes_phy: 5412526250
enp4s0f1_rx_bytes_phy: 6311533397
Total_rx_bytes_phy: 24052418133
enp130s0f0_tx_packets: 715118
enp130s0f1_tx_packets: 648866
enp4s0f0_tx_packets: 631402
enp4s0f1_tx_packets: 654781
Total_tx_packets: 2650167
enp130s0f0_tx_bytes: 6182875055
enp130s0f1_tx_bytes: 5726290783
enp4s0f0_tx_bytes: 5576948577
enp4s0f1_tx_bytes: 5803948170
Total_tx_bytes: 23290062585
enp130s0f0_rx_packets_phy: 789939
enp130s0f1_rx_packets_phy: 676343
enp4s0f0_rx_packets_phy: 650587
enp4s0f1_rx_packets_phy: 730319
Total_rx_packets_phy: 2847188
enp130s0f0_rx_packets: 787585
enp130s0f1_rx_packets: 675347
enp4s0f0_rx_packets: 650362
enp4s0f1_rx_packets: 727831
Total_rx_packets: 2841125
enp130s0f0_tx_bytes_phy: 6185869066
enp130s0f1_tx_bytes_phy: 5728971234
enp4s0f0_tx_bytes_phy: 5579544675
enp4s0f1_tx_bytes_phy: 5806635253
Total_tx_bytes_phy: 23301020228
enp130s0f0_tx_packets_phy: 717510
enp130s0f1_tx_packets_phy: 650827
enp4s0f0_tx_packets_phy: 631420
enp4s0f1_tx_packets_phy: 655675
Total_tx_packets_phy: 2655432
enp130s0f0_rx_bytes: 6611093477
enp130s0f1_rx_bytes: 5634379273
enp4s0f0_rx_bytes: 5376296843
enp4s0f1_rx_bytes: 6269037897
Total_rx_bytes: 23890807490


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.22        Core1: 12.86        
Core2: 32.37        Core3: 34.55        
Core4: 34.45        Core5: 45.89        
Core6: 25.03        Core7: 11.94        
Core8: 13.94        Core9: 29.87        
Core10: 42.49        Core11: 44.21        
Core12: 33.45        Core13: 33.45        
Core14: 13.91        Core15: 11.03        
Core16: 30.77        Core17: 26.32        
Core18: 45.10        Core19: 29.93        
Core20: 40.11        Core21: 10.72        
Core22: 12.81        Core23: 26.68        
Core24: 33.75        Core25: 23.55        
Core26: 44.34        Core27: 34.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.03
Socket1: 23.45
DDR read Latency(ns)
Socket0: 496.44
Socket1: 568.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.51        Core1: 13.23        
Core2: 32.32        Core3: 34.45        
Core4: 33.29        Core5: 44.73        
Core6: 24.76        Core7: 11.84        
Core8: 14.58        Core9: 30.00        
Core10: 41.53        Core11: 44.11        
Core12: 33.61        Core13: 40.82        
Core14: 13.61        Core15: 11.15        
Core16: 30.03        Core17: 25.96        
Core18: 45.17        Core19: 29.78        
Core20: 40.75        Core21: 10.79        
Core22: 12.58        Core23: 26.87        
Core24: 34.13        Core25: 23.26        
Core26: 44.56        Core27: 36.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.82
Socket1: 23.45
DDR read Latency(ns)
Socket0: 503.43
Socket1: 571.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.54        Core1: 13.05        
Core2: 32.85        Core3: 34.26        
Core4: 34.30        Core5: 45.57        
Core6: 24.54        Core7: 11.58        
Core8: 15.15        Core9: 29.41        
Core10: 45.84        Core11: 43.93        
Core12: 33.59        Core13: 46.48        
Core14: 13.68        Core15: 11.02        
Core16: 35.38        Core17: 26.09        
Core18: 45.05        Core19: 28.67        
Core20: 40.24        Core21: 10.71        
Core22: 12.56        Core23: 27.39        
Core24: 34.27        Core25: 21.78        
Core26: 44.42        Core27: 35.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.04
Socket1: 23.01
DDR read Latency(ns)
Socket0: 502.34
Socket1: 579.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.82        Core1: 12.79        
Core2: 32.33        Core3: 34.17        
Core4: 34.27        Core5: 44.82        
Core6: 24.74        Core7: 11.68        
Core8: 14.54        Core9: 29.23        
Core10: 43.15        Core11: 44.10        
Core12: 33.64        Core13: 38.55        
Core14: 13.50        Core15: 11.03        
Core16: 30.61        Core17: 26.12        
Core18: 45.10        Core19: 26.90        
Core20: 41.62        Core21: 10.75        
Core22: 12.60        Core23: 27.22        
Core24: 34.32        Core25: 22.99        
Core26: 44.42        Core27: 35.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.01
Socket1: 22.99
DDR read Latency(ns)
Socket0: 503.23
Socket1: 580.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30858
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422238682; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422245506; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211181180; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211181180; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7211180945; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7211180945; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211180876; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211180876; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7211180633; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7211180633; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009089594; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 7150418; Consumed Joules: 436.43; Watts: 72.63; Thermal headroom below TjMax: 53
S0; Consumed DRAM energy units: 5342064; Consumed DRAM Joules: 81.73; DRAM Watts: 13.60
S1P0; QPIClocks: 14421707558; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14421711606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210919026; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210919026; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7210921118; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7210921118; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210921149; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210921149; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7210920993; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7210920993; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009113843; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7234738; Consumed Joules: 441.57; Watts: 73.49; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5458779; Consumed DRAM Joules: 83.52; DRAM Watts: 13.90
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 795b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.19   0.75    1.20      48 M     76 M    0.36    0.52    0.03    0.05     5040     8516        4     60
   1    1     0.36   0.34   1.04    1.20      48 M     86 M    0.44    0.52    0.01    0.02     4704     4721      374     55
   2    0     0.02   0.42   0.04    0.60    1075 K   2297 K    0.53    0.06    0.01    0.01      112      123       40     59
   3    1     0.12   0.65   0.19    0.60    7301 K   8763 K    0.17    0.22    0.01    0.01       56      247      196     56
   4    0     0.13   0.17   0.73    1.20     177 M    197 M    0.10    0.14    0.14    0.16     3248    11498        2     59
   5    1     0.08   0.09   0.84    1.20     169 M    191 M    0.12    0.13    0.21    0.24     5880       27    14486     55
   6    0     0.06   0.78   0.07    0.60    2872 K   5160 K    0.44    0.24    0.01    0.01       56       75       25     59
   7    1     0.17   0.22   0.76    1.20      38 M     64 M    0.41    0.56    0.02    0.04     4424     4062      145     55
   8    0     0.31   0.32   0.97    1.20      59 M     89 M    0.34    0.49    0.02    0.03     4312     8352      713     58
   9    1     0.19   0.92   0.21    0.69    8899 K     13 M    0.33    0.31    0.00    0.01      224      445      257     55
  10    0     0.00   0.45   0.00    0.60     139 K    172 K    0.19    0.07    0.02    0.03      168        8        3     59
  11    1     0.11   0.16   0.70    1.20     137 M    157 M    0.12    0.13    0.12    0.14     3528       39    11919     54
  12    0     0.18   0.21   0.84    1.20     173 M    198 M    0.13    0.16    0.10    0.11     2520    12195      213     58
  13    1     0.00   0.30   0.00    0.60     147 K    204 K    0.28    0.08    0.02    0.03      168       27        5     55
  14    0     0.15   0.19   0.76    1.20      53 M     77 M    0.32    0.48    0.04    0.05     4088     8311      314     58
  15    1     0.21   0.28   0.76    1.20      30 M     62 M    0.51    0.58    0.01    0.03     3864     3942       90     54
  16    0     0.00   0.69   0.00    0.60     208 K    268 K    0.22    0.24    0.01    0.01        0       12        5     59
  17    1     0.02   0.53   0.05    0.60     752 K   1959 K    0.62    0.07    0.00    0.01      112       67        3     55
  18    0     0.13   0.12   1.06    1.20     205 M    233 M    0.12    0.13    0.16    0.18     4312      102    20495     58
  19    1     0.04   0.13   0.34    0.80      97 M    110 M    0.12    0.22    0.22    0.25     1512     5523       12     56
  20    0     0.01   0.58   0.01    0.60     469 K    605 K    0.22    0.11    0.01    0.01        0       10        2     59
  21    1     0.14   0.20   0.71    1.20      29 M     57 M    0.49    0.60    0.02    0.04     4144     4333       35     56
  22    0     0.22   0.25   0.89    1.20      51 M     80 M    0.36    0.51    0.02    0.04     3976     8740      257     59
  23    1     0.23   0.73   0.32    0.76      10 M     13 M    0.20    0.34    0.00    0.01      112      504      120     56
  24    0     0.17   0.81   0.20    0.61    8204 K     10 M    0.20    0.24    0.00    0.01      112      384      171     60
  25    1     0.11   0.17   0.65    1.20     103 M    128 M    0.20    0.33    0.09    0.12     1064     6738       20     56
  26    0     0.13   0.13   0.98    1.20     183 M    207 M    0.12    0.16    0.14    0.16     3696       83    19837     58
  27    1     0.10   0.76   0.13    0.60    7619 K   8935 K    0.15    0.29    0.01    0.01      112       86      180     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.22   0.52    1.15     964 M   1180 M    0.18    0.28    0.06    0.07    31640    58409    42081     53
 SKT    1     0.14   0.28   0.48    1.06     690 M    906 M    0.24    0.36    0.04    0.05    29904    30761    27842     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.13   0.25   0.50    1.11    1655 M   2087 M    0.21    0.32    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   35 G ; Active cycles:  140 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.25 %

 C1 core residency: 43.45 %; C3 core residency: 3.70 %; C6 core residency: 7.60 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.13 => corresponds to 3.15 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       56 G     56 G   |   58%    58%   
 SKT    1       61 G     61 G   |   63%    64%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  236 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    106.40    84.89     365.46      67.69         139.26
 SKT   1    95.66    82.67     370.62      69.79         141.19
---------------------------------------------------------------------------------------------------------------
       *    202.06    167.56     736.09     137.48         140.05
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7a42
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  5445.29 --||-- Mem Ch  0: Reads (MB/s):  5390.95 --|
|--            Writes(MB/s):  4222.62 --||--            Writes(MB/s):  4382.69 --|
|-- Mem Ch  1: Reads (MB/s):  5474.32 --||-- Mem Ch  1: Reads (MB/s):  5391.70 --|
|--            Writes(MB/s):  4231.68 --||--            Writes(MB/s):  4389.67 --|
|-- Mem Ch  2: Reads (MB/s):  5472.75 --||-- Mem Ch  2: Reads (MB/s):  5418.70 --|
|--            Writes(MB/s):  4230.25 --||--            Writes(MB/s):  4393.21 --|
|-- Mem Ch  3: Reads (MB/s):  5474.50 --||-- Mem Ch  3: Reads (MB/s):  5430.28 --|
|--            Writes(MB/s):  4231.35 --||--            Writes(MB/s):  4397.13 --|
|-- NODE 0 Mem Read (MB/s) : 21866.86 --||-- NODE 1 Mem Read (MB/s) : 21631.63 --|
|-- NODE 0 Mem Write(MB/s) : 16915.91 --||-- NODE 1 Mem Write(MB/s) : 17562.70 --|
|-- NODE 0 P. Write (T/s):     193097 --||-- NODE 1 P. Write (T/s):     194874 --|
|-- NODE 0 Memory (MB/s):    38782.76 --||-- NODE 1 Memory (MB/s):    39194.34 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      43498.49                --|
            |--                System Write Throughput(MB/s):      34478.61                --|
            |--               System Memory Throughput(MB/s):      77977.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b17
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     170 M       827 K    32 M   411 M    190 M     0    1090 K
 1     181 M       633 K    32 M   419 M    190 M    12    1110 K
-----------------------------------------------------------------------
 *     351 M      1460 K    64 M   831 M    380 M    12    2201 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.65        Core1: 13.43        
Core2: 30.73        Core3: 39.17        
Core4: 34.88        Core5: 44.62        
Core6: 39.35        Core7: 13.91        
Core8: 17.09        Core9: 31.13        
Core10: 36.02        Core11: 46.54        
Core12: 34.16        Core13: 45.03        
Core14: 12.76        Core15: 14.57        
Core16: 31.15        Core17: 37.19        
Core18: 47.55        Core19: 35.50        
Core20: 34.68        Core21: 12.04        
Core22: 11.27        Core23: 34.79        
Core24: 44.63        Core25: 35.04        
Core26: 46.72        Core27: 38.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.31
Socket1: 28.29
DDR read Latency(ns)
Socket0: 474.21
Socket1: 469.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.61        Core1: 13.45        
Core2: 31.62        Core3: 40.35        
Core4: 34.94        Core5: 44.14        
Core6: 39.76        Core7: 13.74        
Core8: 16.94        Core9: 31.69        
Core10: 39.53        Core11: 47.22        
Core12: 34.63        Core13: 44.27        
Core14: 12.77        Core15: 14.70        
Core16: 31.54        Core17: 37.44        
Core18: 47.40        Core19: 35.51        
Core20: 35.42        Core21: 11.96        
Core22: 11.35        Core23: 36.00        
Core24: 44.49        Core25: 35.10        
Core26: 46.59        Core27: 39.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.45
Socket1: 28.26
DDR read Latency(ns)
Socket0: 476.86
Socket1: 470.53
irq_total: 435314.735256199
cpu_total: 42.48
cpu_0: 60.37
cpu_1: 73.54
cpu_2: 27.59
cpu_3: 16.36
cpu_4: 64.36
cpu_5: 76.86
cpu_6: 1.40
cpu_7: 71.01
cpu_8: 60.44
cpu_9: 18.09
cpu_10: 3.26
cpu_11: 61.77
cpu_12: 59.24
cpu_13: 0.20
cpu_14: 76.80
cpu_15: 53.52
cpu_16: 8.24
cpu_17: 12.77
cpu_18: 69.22
cpu_19: 53.79
cpu_20: 1.26
cpu_21: 81.91
cpu_22: 70.68
cpu_23: 16.89
cpu_24: 10.51
cpu_25: 53.32
cpu_26: 73.07
cpu_27: 13.16
enp130s0f0_tx_bytes_phy: 6264553966
enp130s0f1_tx_bytes_phy: 5233364824
enp4s0f0_tx_bytes_phy: 4753432008
enp4s0f1_tx_bytes_phy: 5656797632
Total_tx_bytes_phy: 21908148430
enp130s0f0_rx_bytes_phy: 6361152566
enp130s0f1_rx_bytes_phy: 5936569083
enp4s0f0_rx_bytes_phy: 5458286171
enp4s0f1_rx_bytes_phy: 6657575936
Total_rx_bytes_phy: 24413583756
enp130s0f0_tx_packets_phy: 710069
enp130s0f1_tx_packets_phy: 593251
enp4s0f0_tx_packets_phy: 540174
enp4s0f1_tx_packets_phy: 649587
Total_tx_packets_phy: 2493081
enp130s0f0_tx_bytes: 6261595826
enp130s0f1_tx_bytes: 5230931139
enp4s0f0_tx_bytes: 4751314387
enp4s0f1_tx_bytes: 5654219255
Total_tx_bytes: 21898060607
enp130s0f0_rx_bytes: 6318053884
enp130s0f1_rx_bytes: 5896710614
enp4s0f0_rx_bytes: 5421786984
enp4s0f1_rx_bytes: 6612809773
Total_rx_bytes: 24249361255
enp130s0f0_tx_packets: 708513
enp130s0f1_tx_packets: 591754
enp4s0f0_tx_packets: 540170
enp4s0f1_tx_packets: 647715
Total_tx_packets: 2488152
enp130s0f0_rx_packets_phy: 757934
enp130s0f1_rx_packets_phy: 710832
enp4s0f0_rx_packets_phy: 645817
enp4s0f1_rx_packets_phy: 770347
Total_rx_packets_phy: 2884930
enp130s0f0_rx_packets: 752069
enp130s0f1_rx_packets: 710029
enp4s0f0_rx_packets: 645739
enp4s0f1_rx_packets: 763140
Total_rx_packets: 2870977


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.51        Core1: 13.41        
Core2: 30.19        Core3: 39.94        
Core4: 34.40        Core5: 45.90        
Core6: 36.04        Core7: 12.98        
Core8: 16.80        Core9: 30.90        
Core10: 37.93        Core11: 46.57        
Core12: 30.39        Core13: 39.12        
Core14: 12.79        Core15: 14.21        
Core16: 25.74        Core17: 36.47        
Core18: 46.87        Core19: 35.19        
Core20: 34.95        Core21: 11.86        
Core22: 11.38        Core23: 34.00        
Core24: 41.16        Core25: 31.90        
Core26: 46.39        Core27: 38.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.75
Socket1: 27.38
DDR read Latency(ns)
Socket0: 490.66
Socket1: 478.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.48        Core1: 13.02        
Core2: 30.39        Core3: 39.53        
Core4: 33.89        Core5: 44.97        
Core6: 37.72        Core7: 13.59        
Core8: 16.69        Core9: 31.50        
Core10: 37.32        Core11: 46.16        
Core12: 32.76        Core13: 43.01        
Core14: 12.71        Core15: 14.11        
Core16: 29.04        Core17: 36.50        
Core18: 46.64        Core19: 33.75        
Core20: 34.74        Core21: 11.75        
Core22: 11.25        Core23: 35.16        
Core24: 43.41        Core25: 27.18        
Core26: 46.37        Core27: 36.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.67
Socket1: 26.62
DDR read Latency(ns)
Socket0: 487.33
Socket1: 500.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.46        Core1: 13.51        
Core2: 29.71        Core3: 40.16        
Core4: 34.41        Core5: 46.51        
Core6: 35.67        Core7: 13.31        
Core8: 17.14        Core9: 29.44        
Core10: 37.42        Core11: 45.49        
Core12: 29.83        Core13: 50.22        
Core14: 12.64        Core15: 14.09        
Core16: 26.31        Core17: 35.21        
Core18: 46.92        Core19: 35.13        
Core20: 34.95        Core21: 11.75        
Core22: 11.30        Core23: 34.56        
Core24: 44.71        Core25: 32.73        
Core26: 45.85        Core27: 36.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.53
Socket1: 27.54
DDR read Latency(ns)
Socket0: 489.31
Socket1: 482.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.70        Core1: 13.21        
Core2: 30.96        Core3: 40.00        
Core4: 32.76        Core5: 46.42        
Core6: 39.20        Core7: 13.74        
Core8: 17.10        Core9: 30.68        
Core10: 36.48        Core11: 46.41        
Core12: 33.79        Core13: 41.58        
Core14: 12.51        Core15: 14.17        
Core16: 31.18        Core17: 36.47        
Core18: 47.01        Core19: 35.07        
Core20: 35.73        Core21: 11.68        
Core22: 11.38        Core23: 35.77        
Core24: 44.06        Core25: 33.26        
Core26: 45.88        Core27: 36.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.80
Socket1: 27.70
DDR read Latency(ns)
Socket0: 483.60
Socket1: 482.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31926
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417060854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417065398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208590286; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208590286; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208590378; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208590378; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208590616; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208590616; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208590172; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208590172; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006799586; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 7132135; Consumed Joules: 435.31; Watts: 72.49; Thermal headroom below TjMax: 53
S0; Consumed DRAM energy units: 5362926; Consumed DRAM Joules: 82.05; DRAM Watts: 13.66
S1P0; QPIClocks: 14416221926; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416230518; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208183414; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208183414; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208183860; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208183860; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208185168; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208185168; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208185409; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208185409; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006836118; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7474786; Consumed Joules: 456.22; Watts: 75.97; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5710496; Consumed DRAM Joules: 87.37; DRAM Watts: 14.55
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7d87
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.19   0.73    1.20      44 M     70 M    0.37    0.53    0.03    0.05     4760     6645        4     59
   1    1     0.23   0.25   0.92    1.20      52 M     82 M    0.36    0.51    0.02    0.04     3864     6542       26     55
   2    0     0.19   0.84   0.22    0.65      12 M     15 M    0.24    0.23    0.01    0.01      112      160      195     59
   3    1     0.12   0.64   0.18    0.60    7490 K   8726 K    0.14    0.18    0.01    0.01      168      132      207     55
   4    0     0.13   0.16   0.79    1.20     174 M    198 M    0.12    0.15    0.13    0.15     2240    12619      184     59
   5    1     0.09   0.09   0.94    1.20     195 M    220 M    0.11    0.13    0.23    0.26     4256      410    19088     55
   6    0     0.00   0.16   0.02    0.60     563 K   1262 K    0.55    0.06    0.01    0.03       56       12       22     59
   7    1     0.22   0.25   0.88    1.20      55 M     82 M    0.33    0.49    0.02    0.04     4032     5952      208     53
   8    0     0.22   0.28   0.78    1.20      58 M     81 M    0.28    0.43    0.03    0.04     3192     5928      670     58
   9    1     0.13   1.00   0.13    0.60    7654 K   9951 K    0.23    0.23    0.01    0.01      168      336      142     55
  10    0     0.02   0.55   0.04    0.60     889 K   1301 K    0.32    0.14    0.00    0.01        0      101       12     58
  11    1     0.05   0.07   0.75    1.20     152 M    171 M    0.11    0.12    0.30    0.33     3640        3    13398     54
  12    0     0.14   0.19   0.74    1.20     150 M    173 M    0.13    0.15    0.10    0.12     2352    10437      393     58
  13    1     0.00   0.26   0.00    0.60     139 K    183 K    0.24    0.06    0.03    0.04        0       16        4     54
  14    0     0.30   0.32   0.94    1.20      51 M     80 M    0.37    0.52    0.02    0.03     4760     7205      390     58
  15    1     0.12   0.18   0.66    1.20      47 M     72 M    0.34    0.45    0.04    0.06     3192     4741       33     53
  16    0     0.06   0.89   0.06    0.60    2545 K   4895 K    0.48    0.13    0.00    0.01        0      132       11     58
  17    1     0.08   0.76   0.10    0.61    6700 K   7850 K    0.15    0.25    0.01    0.01      560       11      279     55
  18    0     0.06   0.07   0.83    1.20     169 M    190 M    0.11    0.12    0.28    0.32     3752       37    17823     59
  19    1     0.12   0.18   0.67    1.20     151 M    170 M    0.11    0.15    0.13    0.14     2856    11425       26     55
  20    0     0.00   0.19   0.03    0.60     418 K   1114 K    0.62    0.07    0.01    0.02      112        9        0     60
  21    1     0.34   0.34   1.00    1.20      39 M     79 M    0.51    0.53    0.01    0.02     5040     5680       49     55
  22    0     0.17   0.20   0.86    1.20      40 M     70 M    0.42    0.56    0.02    0.04     4704     7386       33     59
  23    1     0.12   0.62   0.20    0.60    5434 K   6903 K    0.21    0.22    0.00    0.01      336      442      123     56
  24    0     0.08   0.61   0.13    0.62    5169 K   5622 K    0.08    0.14    0.01    0.01      168       49      186     60
  25    1     0.05   0.08   0.65    1.20     163 M    183 M    0.11    0.14    0.33    0.37     4032    10744        3     56
  26    0     0.08   0.09   0.89    1.20     176 M    199 M    0.12    0.14    0.21    0.24     4536       37    12664     59
  27    1     0.09   0.78   0.11    0.60    6723 K   7939 K    0.15    0.23    0.01    0.01      224      418      154     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.23   0.51    1.13     886 M   1094 M    0.19    0.29    0.06    0.07    30744    50757    32587     53
 SKT    1     0.12   0.24   0.51    1.09     892 M   1105 M    0.19    0.29    0.05    0.06    32368    46852    33740     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.12   0.23   0.51    1.11    1779 M   2199 M    0.19    0.29    0.05    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   33 G ; Active cycles:  143 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.90 %

 C1 core residency: 42.20 %; C3 core residency: 4.20 %; C6 core residency: 7.70 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.87 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.12 => corresponds to 2.98 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       61 G     61 G   |   63%    63%   
 SKT    1       61 G     61 G   |   63%    63%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  246 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    110.90    85.34     365.80      68.86         142.98
 SKT   1    111.16    88.94     384.08      73.31         141.54
---------------------------------------------------------------------------------------------------------------
       *    222.05    174.28     749.88     142.17         142.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.

perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_ALL = (unset),
 ($Format:%ci ID=%h$)	LC_PAPER = "he_IL.UTF-8",

	LC_ADDRESS = "he_IL.UTF-8",

	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LC_TELEPHONE = "he_IL.UTF-8",

	LC_IDENTIFICATION = "he_IL.UTF-8",

	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7e6f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  5342.23 --||-- Mem Ch  0: Reads (MB/s):  5303.27 --|
|--            Writes(MB/s):  4184.19 --||--            Writes(MB/s):  4322.18 --|
|-- Mem Ch  1: Reads (MB/s):  5386.30 --||-- Mem Ch  1: Reads (MB/s):  5285.61 --|
|--            Writes(MB/s):  4197.23 --||--            Writes(MB/s):  4320.44 --|
|-- Mem Ch  2: Reads (MB/s):  5381.55 --||-- Mem Ch  2: Reads (MB/s):  5314.98 --|
|--            Writes(MB/s):  4193.77 --||--            Writes(MB/s):  4319.23 --|
|-- Mem Ch  3: Reads (MB/s):  5367.09 --||-- Mem Ch  3: Reads (MB/s):  5328.48 --|
|--            Writes(MB/s):  4195.55 --||--            Writes(MB/s):  4324.74 --|
|-- NODE 0 Mem Read (MB/s) : 21477.18 --||-- NODE 1 Mem Read (MB/s) : 21232.33 --|
|-- NODE 0 Mem Write(MB/s) : 16770.74 --||-- NODE 1 Mem Write(MB/s) : 17286.59 --|
|-- NODE 0 P. Write (T/s):     191391 --||-- NODE 1 P. Write (T/s):     191141 --|
|-- NODE 0 Memory (MB/s):    38247.92 --||-- NODE 1 Memory (MB/s):    38518.92 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      42709.51                --|
            |--                System Write Throughput(MB/s):      34057.33                --|
            |--               System Memory Throughput(MB/s):      76766.84                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f46
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     174 M       863 K    36 M   432 M    189 M     0     994 K
 1     181 M       671 K    32 M   403 M    194 M    12    1116 K
-----------------------------------------------------------------------
 *     356 M      1535 K    69 M   836 M    384 M    12    2111 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information

 Zeroed PMU registers
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.85        Core1: 12.77        
Core2: 34.64        Core3: 38.50        
Core4: 35.13        Core5: 46.74        
Core6: 44.73        Core7: 13.44        
Core8: 16.50        Core9: 32.46        
Core10: 45.08        Core11: 46.39        
Core12: 30.04        Core13: 38.87        
Core14: 11.79        Core15: 14.06        
Core16: 39.62        Core17: 48.37        
Core18: 45.72        Core19: 35.62        
Core20: 29.24        Core21: 11.43        
Core22: 11.89        Core23: 34.74        
Core24: 44.16        Core25: 34.80        
Core26: 43.95        Core27: 38.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.14
Socket1: 27.45
DDR read Latency(ns)
Socket0: 487.01
Socket1: 482.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.18        Core1: 13.07        
Core2: 34.87        Core3: 40.27        
Core4: 34.12        Core5: 46.43        
Core6: 44.37        Core7: 13.71        
Core8: 16.62        Core9: 33.03        
Core10: 46.57        Core11: 46.20        
Core12: 30.03        Core13: 38.02        
Core14: 11.85        Core15: 13.73        
Core16: 41.11        Core17: 44.40        
Core18: 46.36        Core19: 35.41        
Core20: 29.61        Core21: 11.22        
Core22: 11.99        Core23: 33.94        
Core24: 43.42        Core25: 32.89        
Core26: 42.87        Core27: 37.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.66
Socket1: 27.22
DDR read Latency(ns)
Socket0: 494.13
Socket1: 502.65
irq_total: 446883.054768765
cpu_total: 41.87
cpu_0: 72.87
cpu_1: 78.12
cpu_2: 20.15
cpu_3: 22.27
cpu_4: 59.57
cpu_5: 69.28
cpu_6: 0.27
cpu_7: 85.31
cpu_8: 70.68
cpu_9: 0.86
cpu_10: 0.13
cpu_11: 64.10
cpu_12: 52.39
cpu_13: 24.20
cpu_14: 62.10
cpu_15: 49.53
cpu_16: 9.44
cpu_17: 0.13
cpu_18: 73.67
cpu_19: 50.00
cpu_20: 1.20
cpu_21: 71.88
cpu_22: 72.54
cpu_23: 13.63
cpu_24: 11.90
cpu_25: 56.25
cpu_26: 77.26
cpu_27: 2.59
enp130s0f0_tx_bytes: 6187475359
enp130s0f1_tx_bytes: 5268574407
enp4s0f0_tx_bytes: 4954072229
enp4s0f1_tx_bytes: 5899179356
Total_tx_bytes: 22309301351
enp130s0f0_tx_bytes_phy: 6190499742
enp130s0f1_tx_bytes_phy: 5270932233
enp4s0f0_tx_bytes_phy: 4956262951
enp4s0f1_tx_bytes_phy: 5901952651
Total_tx_bytes_phy: 22319647577
enp130s0f0_tx_packets: 710982
enp130s0f1_tx_packets: 596545
enp4s0f0_tx_packets: 571754
enp4s0f1_tx_packets: 665142
Total_tx_packets: 2544423
enp130s0f0_rx_bytes_phy: 6616262794
enp130s0f1_rx_bytes_phy: 5755742295
enp4s0f0_rx_bytes_phy: 5513265729
enp4s0f1_rx_bytes_phy: 6331231004
Total_rx_bytes_phy: 24216501822
enp130s0f0_rx_bytes: 6571469724
enp130s0f1_rx_bytes: 5717053353
enp4s0f0_rx_bytes: 5476730712
enp4s0f1_rx_bytes: 6288502779
Total_rx_bytes: 24053756568
enp130s0f0_rx_packets: 794013
enp130s0f1_rx_packets: 671877
enp4s0f0_rx_packets: 649332
enp4s0f1_rx_packets: 738567
Total_rx_packets: 2853789
enp130s0f0_rx_packets_phy: 799910
enp130s0f1_rx_packets_phy: 673138
enp4s0f0_rx_packets_phy: 649520
enp4s0f1_rx_packets_phy: 744892
Total_rx_packets_phy: 2867460
enp130s0f0_tx_packets_phy: 713579
enp130s0f1_tx_packets_phy: 597853
enp4s0f0_tx_packets_phy: 571752
enp4s0f1_tx_packets_phy: 666294
Total_tx_packets_phy: 2549478


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.35        Core1: 12.90        
Core2: 34.82        Core3: 39.51        
Core4: 34.66        Core5: 46.57        
Core6: 45.10        Core7: 12.83        
Core8: 16.55        Core9: 32.56        
Core10: 34.83        Core11: 46.14        
Core12: 30.09        Core13: 38.49        
Core14: 11.86        Core15: 14.37        
Core16: 41.22        Core17: 40.54        
Core18: 46.38        Core19: 35.70        
Core20: 29.04        Core21: 11.52        
Core22: 11.94        Core23: 34.09        
Core24: 44.64        Core25: 33.07        
Core26: 43.14        Core27: 37.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.73
Socket1: 27.05
DDR read Latency(ns)
Socket0: 495.11
Socket1: 494.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.36        Core1: 13.13        
Core2: 34.44        Core3: 39.12        
Core4: 33.24        Core5: 46.46        
Core6: 43.93        Core7: 13.38        
Core8: 16.32        Core9: 31.90        
Core10: 46.67        Core11: 45.89        
Core12: 29.96        Core13: 35.56        
Core14: 11.96        Core15: 13.98        
Core16: 41.57        Core17: 51.87        
Core18: 46.23        Core19: 31.39        
Core20: 29.81        Core21: 11.36        
Core22: 11.96        Core23: 34.73        
Core24: 44.26        Core25: 33.86        
Core26: 42.86        Core27: 33.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.53
Socket1: 26.83
DDR read Latency(ns)
Socket0: 495.98
Socket1: 502.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.42        Core1: 12.27        
Core2: 33.98        Core3: 39.38        
Core4: 34.36        Core5: 46.32        
Core6: 46.80        Core7: 13.85        
Core8: 16.64        Core9: 34.48        
Core10: 43.28        Core11: 45.18        
Core12: 29.88        Core13: 38.30        
Core14: 11.69        Core15: 13.87        
Core16: 40.92        Core17: 47.19        
Core18: 45.97        Core19: 27.53        
Core20: 29.22        Core21: 11.21        
Core22: 11.98        Core23: 33.47        
Core24: 43.11        Core25: 34.07        
Core26: 42.92        Core27: 31.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.70
Socket1: 26.26
DDR read Latency(ns)
Socket0: 494.33
Socket1: 519.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.67        Core1: 13.19        
Core2: 35.04        Core3: 40.06        
Core4: 35.00        Core5: 46.57        
Core6: 43.08        Core7: 12.99        
Core8: 16.42        Core9: 33.34        
Core10: 48.61        Core11: 46.34        
Core12: 30.17        Core13: 36.03        
Core14: 11.89        Core15: 14.41        
Core16: 41.31        Core17: 47.12        
Core18: 46.58        Core19: 35.66        
Core20: 29.07        Core21: 11.46        
Core22: 11.94        Core23: 35.21        
Core24: 45.29        Core25: 34.19        
Core26: 43.08        Core27: 37.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.00
Socket1: 27.36
DDR read Latency(ns)
Socket0: 489.55
Socket1: 489.83
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 534
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422606302; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422619790; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211368704; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211368704; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7211368770; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7211368770; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211368263; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211368263; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7211367302; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7211367302; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008942382; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 7087437; Consumed Joules: 432.58; Watts: 72.01; Thermal headroom below TjMax: 53
S0; Consumed DRAM energy units: 5314242; Consumed DRAM Joules: 81.31; DRAM Watts: 13.54
S1P0; QPIClocks: 14421361118; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14421364138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210739591; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210739591; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7210740152; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7210740152; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210740952; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210740952; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7210744483; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7210744483; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008972164; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7387239; Consumed Joules: 450.88; Watts: 75.06; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5650249; Consumed DRAM Joules: 86.45; DRAM Watts: 14.39
----------------------------------------------------------------------------------------------
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ed
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.22   0.25   0.89    1.20      45 M     78 M    0.42    0.53    0.02    0.03     4760     7244      123     59
   1    1     0.31   0.32   0.97    1.20      47 M     80 M    0.41    0.52    0.02    0.03     5824     8537      284     55
   2    0     0.15   0.93   0.16    0.60    8165 K     11 M    0.26    0.18    0.01    0.01      280      733      157     59
   3    1     0.16   0.73   0.22    0.63      11 M     13 M    0.11    0.19    0.01    0.01      224      146      328     55
   4    0     0.13   0.17   0.73    1.20     170 M    191 M    0.11    0.15    0.13    0.15     2744    11145       20     59
   5    1     0.07   0.08   0.85    1.20     173 M    195 M    0.11    0.13    0.25    0.28     3920     2484    16195     54
   6    0     0.00   0.29   0.00    0.60     164 K    218 K    0.24    0.06    0.03    0.04        0        7        0     60
   7    1     0.32   0.32   1.00    1.20      54 M     86 M    0.37    0.49    0.02    0.03     4424     7687      794     54
   8    0     0.30   0.33   0.92    1.20      61 M     89 M    0.31    0.44    0.02    0.03     3864     6581      670     58
   9    1     0.00   0.57   0.01    0.60     439 K    619 K    0.29    0.16    0.01    0.01      392       22        5     55
  10    0     0.00   0.29   0.00    0.60     133 K    171 K    0.22    0.07    0.03    0.04        0        9       12     59
  11    1     0.13   0.17   0.77    1.20     145 M    164 M    0.12    0.13    0.11    0.12     2576       49    12798     54
  12    0     0.09   0.14   0.65    1.20     138 M    160 M    0.14    0.20    0.16    0.18     2408     9703       24     58
  13    1     0.17   0.80   0.21    0.66      13 M     15 M    0.11    0.25    0.01    0.01      168      223      257     54
  14    0     0.14   0.18   0.76    1.20      44 M     69 M    0.36    0.54    0.03    0.05     4704     7176      338     58
  15    1     0.10   0.17   0.60    1.17      43 M     65 M    0.33    0.48    0.04    0.06     4200     6921       36     54
  16    0     0.06   0.69   0.09    0.60    5392 K   6280 K    0.14    0.17    0.01    0.01        0       61      168     59
  17    1     0.00   0.41   0.00    0.60     178 K    225 K    0.21    0.10    0.02    0.03      112        7        3     55
  18    0     0.12   0.13   0.90    1.20     163 M    187 M    0.13    0.13    0.14    0.16     3584      373    14482     59
  19    1     0.04   0.07   0.59    1.15     155 M    173 M    0.11    0.14    0.36    0.41     2240     9893       14     55
  20    0     0.01   0.24   0.03    0.60     551 K   1507 K    0.63    0.04    0.01    0.02       56        9        3     59
  21    1     0.24   0.28   0.87    1.20      34 M     69 M    0.50    0.56    0.01    0.03     4704     8322      116     55
  22    0     0.22   0.25   0.88    1.20      47 M     76 M    0.38    0.54    0.02    0.03     4312     7148     2266     59
  23    1     0.11   0.65   0.17    0.60    5204 K   6357 K    0.18    0.25    0.00    0.01      224      433      199     56
  24    0     0.09   0.61   0.14    0.60    5551 K   6149 K    0.10    0.15    0.01    0.01       56      230       21     60
  25    1     0.06   0.08   0.68    1.20     170 M    192 M    0.11    0.15    0.30    0.34     3080    10230       21     55
  26    0     0.11   0.11   0.96    1.20     194 M    219 M    0.11    0.15    0.18    0.21     2968       36    20517     59
  27    1     0.02   0.47   0.04    0.61    1004 K   1373 K    0.27    0.08    0.01    0.01        0       11        1     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.23   0.51    1.13     884 M   1097 M    0.19    0.30    0.05    0.07    29736    50455    38801     53
 SKT    1     0.12   0.25   0.50    1.10     857 M   1063 M    0.19    0.29    0.05    0.06    32088    54965    31051     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.12   0.24   0.50    1.12    1742 M   2161 M    0.19    0.30    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   33 G ; Active cycles:  141 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.01 %

 C1 core residency: 39.84 %; C3 core residency: 3.74 %; C6 core residency: 11.41 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.97 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.12 => corresponds to 3.00 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       62 G     62 G   |   64%    64%   
 SKT    1       59 G     59 G   |   61%    61%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  243 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    108.55    84.58     363.10      68.24         140.03
 SKT   1    105.94    85.91     377.08      72.01         141.96
---------------------------------------------------------------------------------------------------------------
       *    214.48    170.50     740.18     140.25         140.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
