INFO-FLOW: Workspace /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls opened at Wed Nov 05 08:17:08 PST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(8)
Execute     add_files /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp 
INFO: [HLS 200-10] Adding design file '/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.h' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.h' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(9)
Execute     add_files /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.h 
INFO: [HLS 200-10] Adding design file '/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(11)
Execute     add_files * -appendflags -cflags -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(12)
Execute     add_files * -appendflags -csimflags -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls_testbench.cpp' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls_testbench.cpp' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(10)
Execute     add_files -tb /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls_testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls_testbench.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=conv2d_3x3' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=conv2d_3x3' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(13)
Execute     set_top conv2d_3x3 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu1cg-sbva484-1-e' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu1cg-sbva484-1-e' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(1)
Execute     set_part xczu1cg-sbva484-1-e 
Execute       create_platform xczu1cg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /media/leon/Extend/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/leon/Extend/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu1cg-sbva484-1-e'
Command       create_platform done; 0.37 sec.
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu1cg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.45 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=100MHz' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=100MHz' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(7)
Execute     create_clock -period 100MHz 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.47 sec.
Execute   apply_ini /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/config.cmdline
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 217.609 MB.
Execute       set_directive_top conv2d_3x3 -name=conv2d_3x3 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp as C++
Execute       ap_part_info -name xczu1cg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp -foptimization-record-file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /media/leon/Extend/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/all.directive.json -E -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/leon/Extend/Vitis_HLS/2023.2/common/technology/autopilot -I /media/leon/Extend/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp -hls-platform-db-name=/media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_216.000000_DSP_216.000000_FF_74880.000000_LUT_37440.000000_SLICE_4680.000000_URAM_0.000000 -device-name-info=xczu1cg-sbva484-1-e > /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.cpp.clang.out.log 2> /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp -hls-platform-db-name=/media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_216.000000_DSP_216.000000_FF_74880.000000_LUT_37440.000000_SLICE_4680.000000_URAM_0.000000 -device-name-info=xczu1cg-sbva484-1-e > /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/clang.out.log 2> /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_reshape' is ignored (/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:759:47)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.65 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.98 sec.
INFO-FLOW: run_clang exec: /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu1cg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/leon/Extend/Vitis_HLS/2023.2/common/technology/autopilot -I /media/leon/Extend/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.bc -hls-platform-db-name=/media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_216.000000_DSP_216.000000_FF_74880.000000_LUT_37440.000000_SLICE_4680.000000_URAM_0.000000 -device-name-info=xczu1cg-sbva484-1-e > /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp.clang.out.log 2> /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.11 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.14 seconds; current allocated memory: 221.141 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.g.bc"  
INFO-FLOW: run_clang exec: /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_hls.g.bc -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.0.bc > /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.19 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/leon/Extend/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /media/leon/Extend/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/leon/Extend/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /media/leon/Extend/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.22 sec.
Execute       run_link_or_opt -opt -out /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv2d_3x3 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv2d_3x3 -reflow-float-conversion -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.52 sec.
Execute       run_link_or_opt -out /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/leon/Extend/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/leon/Extend/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv2d_3x3 
INFO-FLOW: run_clang exec: /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv2d_3x3 -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /media/leon/Extend/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv2d_3x3 -mllvm -hls-db-dir -mllvm /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_216.000000_DSP_216.000000_FF_74880.000000_LUT_37440.000000_SLICE_4680.000000_URAM_0.000000 -device-name-info=xczu1cg-sbva484-1-e 2> /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 52 Compile/Link /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,242 Unroll/Inline (step 1) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,242 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,847 Unroll/Inline (step 2) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,847 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,815 Unroll/Inline (step 3) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,815 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,738 Unroll/Inline (step 4) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,738 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,759 Array/Struct (step 1) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,759 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,177 Array/Struct (step 2) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,177 Array/Struct (step 3) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,177 Array/Struct (step 4) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,228 Array/Struct (step 5) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,228 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,231 Performance (step 1) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,231 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,281 Performance (step 2) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,281 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,399 Performance (step 3) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,399 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,216 Performance (step 4) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,216 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,112 HW Transforms (step 1) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,112 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,120 HW Transforms (step 2) /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,120 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::LineBuffer()' into '__cxx_global_var_init' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:19:39)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::shift_pixels_up(int)' into 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::shift_up(int)' (/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:1018:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::shift_up(int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:60:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::insert_bottom_row(ap_uint<80>, int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:61:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::getval(int, int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:93:82)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::getval(int, int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:93:51)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::getval(int, int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:92:34)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::getval(int, int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:91:58)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<3, 240, ap_uint<80>, (_ramtype)6, 1>::getval(int, int)' into 'shift_register(ap_uint<80>, int, int)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:91:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_188_2' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:188:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_111_4' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:111:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_5' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:114:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_1' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:67:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_2' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:94:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_3' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:97:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_867_1' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:867:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_1' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:32:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_2' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:35:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_3' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:38:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_137_2' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:137:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_3' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:141:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_4' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:111:27) in function 'shift_register' completely with a factor of 3 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_5' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:114:20) in function 'shift_register' completely with a factor of 8 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:67:26) in function 'shift_register' completely with a factor of 3 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_2' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:94:30) in function 'shift_register' completely with a factor of 3 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:97:19) in function 'shift_register' completely with a factor of 8 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_867_1' (/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:867:23) in function 'shift_register' completely with a factor of 2 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_1' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:32:22) in function 'sobelConvolve' completely with a factor of 8 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_2' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:35:26) in function 'sobelConvolve' completely with a factor of 3 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_3' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:38:19) in function 'sobelConvolve' completely with a factor of 3 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_2' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:137:20) in function 'data_unpacket' completely with a factor of 5 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_3' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:141:27) in function 'data_unpacket' completely with a factor of 4 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:129:0)
INFO: [HLS 214-248] Applying array_partition to 'window_adjust': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:22:0)
INFO: [HLS 214-364] Automatically inlining function 'shift_register(ap_uint<80>, int, int) (.3)' to improve effectiveness of pipeline pragma in function 'image_filter(hls::stream<ap_uint<80>, 0>&, hls::stream<ap_uint<80>, 0>&)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:192:28)
INFO: [HLS 214-364] Automatically inlining function 'shift_register(ap_uint<80>, int, int) (.3)' to improve effectiveness of pipeline pragma in function 'image_filter(hls::stream<ap_uint<80>, 0>&, hls::stream<ap_uint<80>, 0>&)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:202:26)
INFO: [HLS 214-364] Automatically inlining function 'sobelConvolve() (.6)' to improve effectiveness of pipeline pragma in function 'image_filter(hls::stream<ap_uint<80>, 0>&, hls::stream<ap_uint<80>, 0>&)' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:125:12)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_159_1> at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159:23 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_161_2' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:161:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_3' is marked as complete unroll implied by the pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:167:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_2' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:161:27) in function 'data_packet' completely with a factor of 4 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_3' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:167:27) in function 'data_packet' completely with a factor of 5 (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:154:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'linebuf' due to pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:189:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'linebuf' due to pipeline pragma (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:189:9)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:19:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.77 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.46 seconds; current allocated memory: 223.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 223.531 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv2d_3x3 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.0.bc -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 225.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.1.bc -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.2.prechk.bc -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 227.062 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.g.1.bc to /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.o.1.bc -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_186_1' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:186) in function 'image_filter' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_188_2' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:188) in function 'image_filter' completely: variable loop bound.
WARNING: [HLS 200-805] An internal stream 'input' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:229) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:229) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d_3x3' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:91:1), detected/extracted 3 process function(s): 
	 'data_unpacket'
	 'image_filter'
	 'data_packet'.
Command         transform done; 0.28 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.o.1.tmp.bc -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 253.070 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.o.2.bc -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.28 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 307.660 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.97 sec.
Command     elaborate done; 12.58 sec.
Execute     ap_eval exec zip -j /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv2d_3x3' ...
Execute       ap_set_top_model conv2d_3x3 
Execute       get_model_list conv2d_3x3 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model conv2d_3x3 
Execute       preproc_iomode -model data_packet 
Execute       preproc_iomode -model image_filter 
Execute       preproc_iomode -model shift_register 
Execute       preproc_iomode -model sobelConvolve 
Execute       preproc_iomode -model image_filter_Pipeline_VITIS_LOOP_188_2 
Execute       preproc_iomode -model data_unpacket 
Execute       get_model_list conv2d_3x3 -filter all-wo-channel 
INFO-FLOW: Model list for configure: data_unpacket image_filter_Pipeline_VITIS_LOOP_188_2 sobelConvolve shift_register image_filter data_packet conv2d_3x3
INFO-FLOW: Configuring Module : data_unpacket ...
Execute       set_default_model data_unpacket 
Execute       apply_spec_resource_limit data_unpacket 
INFO-FLOW: Configuring Module : image_filter_Pipeline_VITIS_LOOP_188_2 ...
Execute       set_default_model image_filter_Pipeline_VITIS_LOOP_188_2 
Execute       apply_spec_resource_limit image_filter_Pipeline_VITIS_LOOP_188_2 
INFO-FLOW: Configuring Module : sobelConvolve ...
Execute       set_default_model sobelConvolve 
Execute       apply_spec_resource_limit sobelConvolve 
INFO-FLOW: Configuring Module : shift_register ...
Execute       set_default_model shift_register 
Execute       apply_spec_resource_limit shift_register 
INFO-FLOW: Configuring Module : image_filter ...
Execute       set_default_model image_filter 
Execute       apply_spec_resource_limit image_filter 
INFO-FLOW: Configuring Module : data_packet ...
Execute       set_default_model data_packet 
Execute       apply_spec_resource_limit data_packet 
INFO-FLOW: Configuring Module : conv2d_3x3 ...
Execute       set_default_model conv2d_3x3 
Execute       apply_spec_resource_limit conv2d_3x3 
INFO-FLOW: Model list for preprocess: data_unpacket image_filter_Pipeline_VITIS_LOOP_188_2 sobelConvolve shift_register image_filter data_packet conv2d_3x3
INFO-FLOW: Preprocessing Module: data_unpacket ...
Execute       set_default_model data_unpacket 
Execute       cdfg_preprocess -model data_unpacket 
Execute       rtl_gen_preprocess data_unpacket 
INFO-FLOW: Preprocessing Module: image_filter_Pipeline_VITIS_LOOP_188_2 ...
Execute       set_default_model image_filter_Pipeline_VITIS_LOOP_188_2 
Execute       cdfg_preprocess -model image_filter_Pipeline_VITIS_LOOP_188_2 
Execute       rtl_gen_preprocess image_filter_Pipeline_VITIS_LOOP_188_2 
INFO-FLOW: Preprocessing Module: sobelConvolve ...
Execute       set_default_model sobelConvolve 
Execute       cdfg_preprocess -model sobelConvolve 
Execute       rtl_gen_preprocess sobelConvolve 
INFO-FLOW: Preprocessing Module: shift_register ...
Execute       set_default_model shift_register 
Execute       cdfg_preprocess -model shift_register 
Execute       rtl_gen_preprocess shift_register 
INFO-FLOW: Preprocessing Module: image_filter ...
Execute       set_default_model image_filter 
Execute       cdfg_preprocess -model image_filter 
Execute       rtl_gen_preprocess image_filter 
INFO-FLOW: Preprocessing Module: data_packet ...
Execute       set_default_model data_packet 
Execute       cdfg_preprocess -model data_packet 
Execute       rtl_gen_preprocess data_packet 
INFO-FLOW: Preprocessing Module: conv2d_3x3 ...
Execute       set_default_model conv2d_3x3 
Execute       cdfg_preprocess -model conv2d_3x3 
Execute       rtl_gen_preprocess conv2d_3x3 
INFO-FLOW: Model list for synthesis: data_unpacket image_filter_Pipeline_VITIS_LOOP_188_2 sobelConvolve shift_register image_filter data_packet conv2d_3x3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_unpacket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model data_unpacket 
Execute       schedule -model data_unpacket 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_1'.
WARNING: [HLS 200-880] The II Violation in module 'data_unpacket' (loop 'VITIS_LOOP_134_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_48', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) and axis read operation ('empty', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139).
WARNING: [HLS 200-880] The II Violation in module 'data_unpacket' (loop 'VITIS_LOOP_134_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_49', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) and axis read operation ('empty', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139).
WARNING: [HLS 200-880] The II Violation in module 'data_unpacket' (loop 'VITIS_LOOP_134_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_50', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) and axis read operation ('empty', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139).
WARNING: [HLS 200-880] The II Violation in module 'data_unpacket' (loop 'VITIS_LOOP_134_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_51', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) and axis read operation ('empty', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139) on port 'data_in_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:139).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_134_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 309.859 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_unpacket.verbose.sched.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_unpacket.sched.adb -f 
INFO-FLOW: Finish scheduling data_unpacket.
Execute       set_default_model data_unpacket 
Execute       bind -model data_unpacket 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 309.859 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_unpacket.verbose.bind.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_unpacket.bind.adb -f 
INFO-FLOW: Finish binding data_unpacket.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_filter_Pipeline_VITIS_LOOP_188_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_filter_Pipeline_VITIS_LOOP_188_2 
Execute       schedule -model image_filter_Pipeline_VITIS_LOOP_188_2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'image_filter_Pipeline_VITIS_LOOP_188_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_188_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 317.785 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter_Pipeline_VITIS_LOOP_188_2.verbose.sched.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter_Pipeline_VITIS_LOOP_188_2.sched.adb -f 
INFO-FLOW: Finish scheduling image_filter_Pipeline_VITIS_LOOP_188_2.
Execute       set_default_model image_filter_Pipeline_VITIS_LOOP_188_2 
Execute       bind -model image_filter_Pipeline_VITIS_LOOP_188_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 317.785 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter_Pipeline_VITIS_LOOP_188_2.verbose.bind.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter_Pipeline_VITIS_LOOP_188_2.bind.adb -f 
INFO-FLOW: Finish binding image_filter_Pipeline_VITIS_LOOP_188_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobelConvolve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobelConvolve 
Execute       schedule -model sobelConvolve 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sobelConvolve'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sobelConvolve'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 317.785 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/sobelConvolve.verbose.sched.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/sobelConvolve.sched.adb -f 
INFO-FLOW: Finish scheduling sobelConvolve.
Execute       set_default_model sobelConvolve 
Execute       bind -model sobelConvolve 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 317.785 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/sobelConvolve.verbose.bind.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/sobelConvolve.bind.adb -f 
INFO-FLOW: Finish binding sobelConvolve.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_register 
Execute       schedule -model shift_register 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_register'.
WARNING: [HLS 200-880] The II Violation in module 'shift_register' (function 'shift_register'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 80 bit ('tmp', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:125) to 'sobelConvolve' and 'store' operation 0 bit ('window_adjust_0_0_0_write_ln117', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:117) of variable 'select_ln117', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:117 on static variable 'window_adjust_0_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, function 'shift_register'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.488 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/shift_register.verbose.sched.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/shift_register.sched.adb -f 
INFO-FLOW: Finish scheduling shift_register.
Execute       set_default_model shift_register 
Execute       bind -model shift_register 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.488 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/shift_register.verbose.bind.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/shift_register.bind.adb -f 
INFO-FLOW: Finish binding shift_register.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_filter 
Execute       schedule -model image_filter 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_186_1': contains subfunction 'image_filter_Pipeline_VITIS_LOOP_188_2' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.754 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter.verbose.sched.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter.sched.adb -f 
INFO-FLOW: Finish scheduling image_filter.
Execute       set_default_model image_filter 
Execute       bind -model image_filter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 318.754 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter.verbose.bind.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter.bind.adb -f 
INFO-FLOW: Finish binding image_filter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_packet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model data_packet 
Execute       schedule -model data_packet 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_1'.
WARNING: [HLS 200-880] The II Violation in module 'data_packet' (loop 'VITIS_LOOP_159_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) and fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'data_packet' (loop 'VITIS_LOOP_159_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) and fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'data_packet' (loop 'VITIS_LOOP_159_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) and fifo read operation ('data_in', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164) on port 'output_r' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164).
WARNING: [HLS 200-880] The II Violation in module 'data_packet' (loop 'VITIS_LOOP_159_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('data_out_V_data_V_write_ln174', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) on port 'data_out_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) and axis write operation ('data_out_V_data_V_write_ln174', /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174) on port 'data_out_V_data_V' (/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop 'VITIS_LOOP_159_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 320.227 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_packet.verbose.sched.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_packet.sched.adb -f 
INFO-FLOW: Finish scheduling data_packet.
Execute       set_default_model data_packet 
Execute       bind -model data_packet 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 320.227 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_packet.verbose.bind.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_packet.bind.adb -f 
INFO-FLOW: Finish binding data_packet.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_3x3 
Execute       schedule -model conv2d_3x3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 320.227 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.verbose.sched.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_3x3.
Execute       set_default_model conv2d_3x3 
Execute       bind -model conv2d_3x3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 320.227 MB.
Execute       syn_report -verbosereport -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.verbose.bind.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.bind.adb -f 
INFO-FLOW: Finish binding conv2d_3x3.
Execute       get_model_list conv2d_3x3 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess data_unpacket 
Execute       rtl_gen_preprocess image_filter_Pipeline_VITIS_LOOP_188_2 
Execute       rtl_gen_preprocess sobelConvolve 
Execute       rtl_gen_preprocess shift_register 
Execute       rtl_gen_preprocess image_filter 
Execute       rtl_gen_preprocess data_packet 
Execute       rtl_gen_preprocess conv2d_3x3 
INFO-FLOW: Model list for RTL generation: data_unpacket image_filter_Pipeline_VITIS_LOOP_188_2 sobelConvolve shift_register image_filter data_packet conv2d_3x3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_unpacket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model data_unpacket -top_prefix conv2d_3x3_ -sub_prefix conv2d_3x3_ -mg_file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_unpacket.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_unpacket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 320.227 MB.
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute       gen_rtl data_unpacket -style xilinx -f -lang vhdl -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/vhdl/conv2d_3x3_data_unpacket 
Execute       gen_rtl data_unpacket -style xilinx -f -lang vlog -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/verilog/conv2d_3x3_data_unpacket 
Execute       syn_report -csynth -model data_unpacket -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/data_unpacket_csynth.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -rtlxml -model data_unpacket -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/data_unpacket_csynth.xml 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -verbosereport -model data_unpacket -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_unpacket.verbose.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -model data_unpacket -f -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_unpacket.adb 
Execute       db_write -model data_unpacket -bindview -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info data_unpacket -p /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_unpacket 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_filter_Pipeline_VITIS_LOOP_188_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model image_filter_Pipeline_VITIS_LOOP_188_2 -top_prefix conv2d_3x3_ -sub_prefix conv2d_3x3_ -mg_file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter_Pipeline_VITIS_LOOP_188_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'image_filter_Pipeline_VITIS_LOOP_188_2' pipeline 'VITIS_LOOP_188_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_filter_Pipeline_VITIS_LOOP_188_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 326.570 MB.
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_filter_Pipeline_VITIS_LOOP_188_2 -style xilinx -f -lang vhdl -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/vhdl/conv2d_3x3_image_filter_Pipeline_VITIS_LOOP_188_2 
Execute       gen_rtl image_filter_Pipeline_VITIS_LOOP_188_2 -style xilinx -f -lang vlog -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/verilog/conv2d_3x3_image_filter_Pipeline_VITIS_LOOP_188_2 
Execute       syn_report -csynth -model image_filter_Pipeline_VITIS_LOOP_188_2 -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/image_filter_Pipeline_VITIS_LOOP_188_2_csynth.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -rtlxml -model image_filter_Pipeline_VITIS_LOOP_188_2 -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/image_filter_Pipeline_VITIS_LOOP_188_2_csynth.xml 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -verbosereport -model image_filter_Pipeline_VITIS_LOOP_188_2 -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter_Pipeline_VITIS_LOOP_188_2.verbose.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -model image_filter_Pipeline_VITIS_LOOP_188_2 -f -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter_Pipeline_VITIS_LOOP_188_2.adb 
Execute       db_write -model image_filter_Pipeline_VITIS_LOOP_188_2 -bindview -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info image_filter_Pipeline_VITIS_LOOP_188_2 -p /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter_Pipeline_VITIS_LOOP_188_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobelConvolve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sobelConvolve -top_prefix conv2d_3x3_ -sub_prefix conv2d_3x3_ -mg_file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/sobelConvolve.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobelConvolve'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.31 seconds; current allocated memory: 343.398 MB.
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobelConvolve -style xilinx -f -lang vhdl -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/vhdl/conv2d_3x3_sobelConvolve 
Execute       gen_rtl sobelConvolve -style xilinx -f -lang vlog -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/verilog/conv2d_3x3_sobelConvolve 
Execute       syn_report -csynth -model sobelConvolve -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/sobelConvolve_csynth.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -rtlxml -model sobelConvolve -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/sobelConvolve_csynth.xml 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -verbosereport -model sobelConvolve -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/sobelConvolve.verbose.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -model sobelConvolve -f -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/sobelConvolve.adb 
Execute       db_write -model sobelConvolve -bindview -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sobelConvolve -p /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/sobelConvolve 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_register' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model shift_register -top_prefix conv2d_3x3_ -sub_prefix conv2d_3x3_ -mg_file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/shift_register.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shift_register' pipeline 'shift_register' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_register'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 346.387 MB.
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_register -style xilinx -f -lang vhdl -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/vhdl/conv2d_3x3_shift_register 
Execute       gen_rtl shift_register -style xilinx -f -lang vlog -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/verilog/conv2d_3x3_shift_register 
Execute       syn_report -csynth -model shift_register -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/shift_register_csynth.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -rtlxml -model shift_register -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/shift_register_csynth.xml 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -verbosereport -model shift_register -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/shift_register.verbose.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -model shift_register -f -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/shift_register.adb 
Execute       db_write -model shift_register -bindview -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shift_register -p /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/shift_register 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model image_filter -top_prefix conv2d_3x3_ -sub_prefix conv2d_3x3_ -mg_file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_0_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_1_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_adjust_2_2_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_filter'.
INFO: [RTMG 210-278] Implementing memory 'conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.18 seconds; current allocated memory: 350.949 MB.
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_filter -style xilinx -f -lang vhdl -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/vhdl/conv2d_3x3_image_filter 
Execute       gen_rtl image_filter -style xilinx -f -lang vlog -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/verilog/conv2d_3x3_image_filter 
Execute       syn_report -csynth -model image_filter -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/image_filter_csynth.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -rtlxml -model image_filter -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/image_filter_csynth.xml 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -verbosereport -model image_filter -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter.verbose.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -model image_filter -f -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter.adb 
Execute       db_write -model image_filter -bindview -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info image_filter -p /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_packet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model data_packet -top_prefix conv2d_3x3_ -sub_prefix conv2d_3x3_ -mg_file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_packet.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'data_packet' pipeline 'VITIS_LOOP_159_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_packet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 352.758 MB.
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute       gen_rtl data_packet -style xilinx -f -lang vhdl -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/vhdl/conv2d_3x3_data_packet 
Execute       gen_rtl data_packet -style xilinx -f -lang vlog -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/verilog/conv2d_3x3_data_packet 
Execute       syn_report -csynth -model data_packet -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/data_packet_csynth.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -rtlxml -model data_packet -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/data_packet_csynth.xml 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -verbosereport -model data_packet -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_packet.verbose.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -model data_packet -f -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_packet.adb 
Execute       db_write -model data_packet -bindview -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info data_packet -p /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_packet 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d_3x3 -top_prefix  -sub_prefix conv2d_3x3_ -mg_file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_3x3/data_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_3x3' to 'ap_ctrl_none'.
WARNING: [HLS 200-656] Deadlocks can occur since process data_unpacket is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process data_packet is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process data_unpacket is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for conv2d_3x3
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3'.
INFO: [RTMG 210-285] Implementing FIFO 'input_r_U(conv2d_3x3_fifo_w80_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_r_U(conv2d_3x3_fifo_w80_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 354.605 MB.
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_3x3 -istop -style xilinx -f -lang vhdl -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/vhdl/conv2d_3x3 
Execute       gen_rtl conv2d_3x3 -istop -style xilinx -f -lang vlog -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/verilog/conv2d_3x3 
Execute       syn_report -csynth -model conv2d_3x3 -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/conv2d_3x3_csynth.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -rtlxml -model conv2d_3x3 -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/conv2d_3x3_csynth.xml 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -verbosereport -model conv2d_3x3 -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.verbose.rpt 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       db_write -model conv2d_3x3 -f -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.adb 
Execute       db_write -model conv2d_3x3 -bindview -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d_3x3 -p /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3 
Execute       export_constraint_db -f -tool general -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.constraint.tcl 
Execute       syn_report -designview -model conv2d_3x3 -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.design.xml 
Execute       syn_report -csynthDesign -model conv2d_3x3 -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth.rpt -MHOut /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu1cg-sbva484-1-e 
Execute           ap_family_info -name xczu1cg-sbva484-1-e -data names 
Execute           ap_part_info -quiet -name xczu1cg-sbva484-1-e -data family 
Execute       syn_report -wcfg -model conv2d_3x3 -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model conv2d_3x3 -o /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.protoinst 
Execute       sc_get_clocks conv2d_3x3 
Execute       sc_get_portdomain conv2d_3x3 
INFO-FLOW: Model list for RTL component generation: data_unpacket image_filter_Pipeline_VITIS_LOOP_188_2 sobelConvolve shift_register image_filter data_packet conv2d_3x3
INFO-FLOW: Handling components in module [data_unpacket] ... 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_unpacket.compgen.tcl 
INFO-FLOW: Found component conv2d_3x3_regslice_both.
INFO-FLOW: Append model conv2d_3x3_regslice_both
INFO-FLOW: Found component conv2d_3x3_regslice_both.
INFO-FLOW: Append model conv2d_3x3_regslice_both
INFO-FLOW: Found component conv2d_3x3_regslice_both.
INFO-FLOW: Append model conv2d_3x3_regslice_both
INFO-FLOW: Found component conv2d_3x3_regslice_both.
INFO-FLOW: Append model conv2d_3x3_regslice_both
INFO-FLOW: Found component conv2d_3x3_flow_control_loop_pipe.
INFO-FLOW: Append model conv2d_3x3_flow_control_loop_pipe
INFO-FLOW: Handling components in module [image_filter_Pipeline_VITIS_LOOP_188_2] ... 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter_Pipeline_VITIS_LOOP_188_2.compgen.tcl 
INFO-FLOW: Found component conv2d_3x3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv2d_3x3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sobelConvolve] ... 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/sobelConvolve.compgen.tcl 
INFO-FLOW: Handling components in module [shift_register] ... 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/shift_register.compgen.tcl 
INFO-FLOW: Handling components in module [image_filter] ... 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter.compgen.tcl 
INFO-FLOW: Found component conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [data_packet] ... 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_packet.compgen.tcl 
INFO-FLOW: Found component conv2d_3x3_regslice_both.
INFO-FLOW: Append model conv2d_3x3_regslice_both
INFO-FLOW: Found component conv2d_3x3_regslice_both.
INFO-FLOW: Append model conv2d_3x3_regslice_both
INFO-FLOW: Found component conv2d_3x3_regslice_both.
INFO-FLOW: Append model conv2d_3x3_regslice_both
INFO-FLOW: Found component conv2d_3x3_regslice_both.
INFO-FLOW: Append model conv2d_3x3_regslice_both
INFO-FLOW: Found component conv2d_3x3_flow_control_loop_pipe.
INFO-FLOW: Append model conv2d_3x3_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv2d_3x3] ... 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.compgen.tcl 
INFO-FLOW: Found component conv2d_3x3_fifo_w80_d2_S.
INFO-FLOW: Append model conv2d_3x3_fifo_w80_d2_S
INFO-FLOW: Found component conv2d_3x3_fifo_w80_d2_S.
INFO-FLOW: Append model conv2d_3x3_fifo_w80_d2_S
INFO-FLOW: Append model data_unpacket
INFO-FLOW: Append model image_filter_Pipeline_VITIS_LOOP_188_2
INFO-FLOW: Append model sobelConvolve
INFO-FLOW: Append model shift_register
INFO-FLOW: Append model image_filter
INFO-FLOW: Append model data_packet
INFO-FLOW: Append model conv2d_3x3
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv2d_3x3_regslice_both conv2d_3x3_regslice_both conv2d_3x3_regslice_both conv2d_3x3_regslice_both conv2d_3x3_flow_control_loop_pipe conv2d_3x3_flow_control_loop_pipe_sequential_init conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W conv2d_3x3_regslice_both conv2d_3x3_regslice_both conv2d_3x3_regslice_both conv2d_3x3_regslice_both conv2d_3x3_flow_control_loop_pipe conv2d_3x3_fifo_w80_d2_S conv2d_3x3_fifo_w80_d2_S data_unpacket image_filter_Pipeline_VITIS_LOOP_188_2 sobelConvolve shift_register image_filter data_packet conv2d_3x3
INFO-FLOW: Generating /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model conv2d_3x3_regslice_both
INFO-FLOW: To file: write model conv2d_3x3_regslice_both
INFO-FLOW: To file: write model conv2d_3x3_regslice_both
INFO-FLOW: To file: write model conv2d_3x3_regslice_both
INFO-FLOW: To file: write model conv2d_3x3_flow_control_loop_pipe
INFO-FLOW: To file: write model conv2d_3x3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv2d_3x3_regslice_both
INFO-FLOW: To file: write model conv2d_3x3_regslice_both
INFO-FLOW: To file: write model conv2d_3x3_regslice_both
INFO-FLOW: To file: write model conv2d_3x3_regslice_both
INFO-FLOW: To file: write model conv2d_3x3_flow_control_loop_pipe
INFO-FLOW: To file: write model conv2d_3x3_fifo_w80_d2_S
INFO-FLOW: To file: write model conv2d_3x3_fifo_w80_d2_S
INFO-FLOW: To file: write model data_unpacket
INFO-FLOW: To file: write model image_filter_Pipeline_VITIS_LOOP_188_2
INFO-FLOW: To file: write model sobelConvolve
INFO-FLOW: To file: write model shift_register
INFO-FLOW: To file: write model image_filter
INFO-FLOW: To file: write model data_packet
INFO-FLOW: To file: write model conv2d_3x3
INFO-FLOW: Generating /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/vhdl' dstVlogDir='/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/vlog' tclDir='/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db' modelList='conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_flow_control_loop_pipe
conv2d_3x3_flow_control_loop_pipe_sequential_init
conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_flow_control_loop_pipe
conv2d_3x3_fifo_w80_d2_S
conv2d_3x3_fifo_w80_d2_S
data_unpacket
image_filter_Pipeline_VITIS_LOOP_188_2
sobelConvolve
shift_register
image_filter
data_packet
conv2d_3x3
' expOnly='0'
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu1cg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu1cg-sbva484-1-e -data info -quiet 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_unpacket.compgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter_Pipeline_VITIS_LOOP_188_2.compgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/sobelConvolve.compgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/shift_register.compgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter.compgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_packet.compgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.2 seconds; current allocated memory: 357.281 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv2d_3x3_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name shift_register
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_flow_control_loop_pipe
conv2d_3x3_flow_control_loop_pipe_sequential_init
conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_flow_control_loop_pipe
conv2d_3x3_fifo_w80_d2_S
conv2d_3x3_fifo_w80_d2_S
data_unpacket
image_filter_Pipeline_VITIS_LOOP_188_2
sobelConvolve
shift_register
image_filter
data_packet
conv2d_3x3
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.compgen.dataonly.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_unpacket.tbgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter_Pipeline_VITIS_LOOP_188_2.tbgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/sobelConvolve.tbgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/shift_register.tbgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter.tbgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_packet.tbgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu1cg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu1cg-sbva484-1-e -data info -quiet 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.constraint.tcl 
Execute       sc_get_clocks conv2d_3x3 
Execute       source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST conv2d_3x3 MODULE2INSTS {conv2d_3x3 conv2d_3x3 data_unpacket data_unpacket_U0 image_filter image_filter_U0 image_filter_Pipeline_VITIS_LOOP_188_2 grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159 shift_register grp_shift_register_fu_278 sobelConvolve tmp_sobelConvolve_fu_242 data_packet data_packet_U0} INST2MODULE {conv2d_3x3 conv2d_3x3 data_unpacket_U0 data_unpacket image_filter_U0 image_filter grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159 image_filter_Pipeline_VITIS_LOOP_188_2 grp_shift_register_fu_278 shift_register tmp_sobelConvolve_fu_242 sobelConvolve data_packet_U0 data_packet} INSTDATA {conv2d_3x3 {DEPTH 1 CHILDREN {data_unpacket_U0 image_filter_U0 data_packet_U0}} data_unpacket_U0 {DEPTH 2 CHILDREN {}} image_filter_U0 {DEPTH 2 CHILDREN {grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159 grp_shift_register_fu_278}} grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159 {DEPTH 3 CHILDREN {}} grp_shift_register_fu_278 {DEPTH 3 CHILDREN tmp_sobelConvolve_fu_242} tmp_sobelConvolve_fu_242 {DEPTH 4 CHILDREN {}} data_packet_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {data_unpacket {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_cnt_10_fu_189_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:147 VARIABLE output_cnt_10 LOOP VITIS_LOOP_134_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_cnt_11_fu_223_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:147 VARIABLE output_cnt_11 LOOP VITIS_LOOP_134_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_cnt_12_fu_258_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:147 VARIABLE output_cnt_12 LOOP VITIS_LOOP_134_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_cnt_13_fu_289_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:147 VARIABLE output_cnt_13 LOOP VITIS_LOOP_134_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_296_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:134 VARIABLE i_3 LOOP VITIS_LOOP_134_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} image_filter_Pipeline_VITIS_LOOP_188_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_assign_3_fu_1121_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:189 VARIABLE col_assign_3 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_assign_2_fu_1142_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:189 VARIABLE col_assign_2 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp184_fu_4195_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp184 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_31_fu_4225_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_31 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_15_fu_4259_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_15 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_32_fu_4265_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_32 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp187_fu_2019_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp187 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_33_fu_2049_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_33 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_16_fu_2083_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_16 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_34_fu_2089_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_34 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp190_fu_2171_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp190 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_35_fu_2201_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_35 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_17_fu_2235_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_17 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_36_fu_2241_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_36 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp193_fu_2323_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp193 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_37_fu_2353_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_37 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_18_fu_2387_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_18 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_38_fu_2393_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_38 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp196_fu_2475_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp196 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_39_fu_2505_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_39 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_19_fu_2539_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_19 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_40_fu_2545_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_40 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp199_fu_2627_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp199 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_41_fu_2657_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_41 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_20_fu_2691_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_20 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_42_fu_2697_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_42 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp202_fu_2779_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp202 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_43_fu_2809_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_43 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_21_fu_2843_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_21 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_44_fu_2849_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_44 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp205_fu_2931_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp205 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_45_fu_2961_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_45 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_22_fu_2995_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_22 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_46_fu_3001_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_46 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_577_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:207 VARIABLE col_5 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_assign_1_fu_1065_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:189 VARIABLE col_assign_1 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_assign_fu_1086_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:189 VARIABLE col_assign LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_fu_4361_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_4391_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_4425_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_16_fu_4431_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_16 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp163_fu_3131_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp163 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_17_fu_3161_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_17 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_8_fu_3195_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_8 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_18_fu_3201_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_18 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp166_fu_3283_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp166 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_19_fu_3313_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_19 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_9_fu_3347_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_9 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_20_fu_3353_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_20 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp169_fu_3435_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp169 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_21_fu_3465_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_21 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_10_fu_3499_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_10 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_22_fu_3505_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_22 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp172_fu_3587_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp172 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_23_fu_3617_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_23 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_11_fu_3651_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_11 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_24_fu_3657_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_24 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp175_fu_3739_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp175 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_25_fu_3769_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_25 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_12_fu_3803_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_12 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_26_fu_3809_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_26 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp178_fu_3891_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp178 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_27_fu_3921_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_27 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_13_fu_3955_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_13 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_28_fu_3961_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_28 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp181_fu_4043_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp181 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_29_fu_4073_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_29 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_14_fu_4107_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_14 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_30_fu_4113_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_30 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_577_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:197 VARIABLE col_4 LOOP VITIS_LOOP_188_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sobelConvolve {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_i_fu_162_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_192_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_230_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_236_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp83_i_fu_338_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp83_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_2_fu_368_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_406_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_3_fu_412_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp86_i_fu_514_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp86_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_4_fu_544_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_2_fu_582_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_5_fu_588_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp89_i_fu_690_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp89_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_6_fu_720_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_3_fu_758_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_7_fu_764_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp92_i_fu_866_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp92_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_8_fu_896_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_4_fu_934_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_9_fu_940_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp95_i_fu_1042_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp95_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_10_fu_1072_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_5_fu_1110_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_11_fu_1116_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp98_i_fu_1218_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp98_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_12_fu_1248_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_6_fu_1286_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_13_fu_1292_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp101_i_fu_1394_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE tmp101_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_14_fu_1424_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE sub_ln41_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_7_fu_1462_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:44 VARIABLE add_ln44_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_15_fu_1468_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:41 VARIABLE add_ln41_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} image_filter {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_3_fu_415_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:219 VARIABLE row_3 LOOP VITIS_LOOP_186_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_0_0_U SOURCE {} VARIABLE linebuf_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {80 120 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_1_0_U SOURCE {} VARIABLE linebuf_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {80 120 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_2_0_U SOURCE {} VARIABLE linebuf_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {80 120 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_1_1_U SOURCE {} VARIABLE linebuf_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {80 120 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_2_1_U SOURCE {} VARIABLE linebuf_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {80 120 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_0_1_U SOURCE {} VARIABLE linebuf_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {80 120 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 30 URAM 0}} data_packet {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_addr_12_fu_200_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175 VARIABLE output_addr_12 LOOP VITIS_LOOP_159_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_addr_13_fu_234_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175 VARIABLE output_addr_13 LOOP VITIS_LOOP_159_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_addr_14_fu_276_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175 VARIABLE output_addr_14 LOOP VITIS_LOOP_159_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_addr_15_fu_318_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175 VARIABLE output_addr_15 LOOP VITIS_LOOP_159_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME output_addr_16_fu_366_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175 VARIABLE output_addr_16 LOOP VITIS_LOOP_159_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_206_p2 SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159 VARIABLE i_5 LOOP VITIS_LOOP_159_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_3x3 {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME input_r_U SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:229 VARIABLE input_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {80 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_r_U SOURCE /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:229 VARIABLE output_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {80 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 30 URAM 0}} shift_register {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (1):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location conv2d_hls.cpp:19:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:19:0 msg_body {array_partition dim=2 type=cyclic factor=2 variable=linebuf 1 conv2d_3x3 /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:19:0 /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:189:9linebuf}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 363.840 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_3x3.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_3x3.
Execute       syn_report -model conv2d_3x3 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.61 MHz
Command     autosyn done; 2.57 sec.
Command   csynth_design done; 15.21 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.94 seconds. CPU system time: 1.7 seconds. Elapsed time: 15.21 seconds; current allocated memory: 146.801 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls opened at Wed Nov 05 08:26:43 PST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(8)
Execute     add_files /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp 
INFO: [HLS 200-10] Adding design file '/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.h' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.h' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(9)
Execute     add_files /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.h 
INFO: [HLS 200-10] Adding design file '/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(11)
Execute     add_files * -appendflags -cflags -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(12)
Execute     add_files * -appendflags -csimflags -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include -I/home/leon/Desktop/Vitis_Libraries/vision/L1/include/common 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls_testbench.cpp' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls_testbench.cpp' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(10)
Execute     add_files -tb /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls_testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls_testbench.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=conv2d_3x3' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=conv2d_3x3' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(13)
Execute     set_top conv2d_3x3 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu1cg-sbva484-1-e' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu1cg-sbva484-1-e' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(1)
Execute     set_part xczu1cg-sbva484-1-e 
Execute       create_platform xczu1cg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /media/leon/Extend/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/leon/Extend/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu1cg-sbva484-1-e'
Command       create_platform done; 0.36 sec.
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu1cg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.45 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=100MHz' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=100MHz' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(7)
Execute     create_clock -period 100MHz 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.47 sec.
Execute   apply_ini /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/config.cmdline
Execute   export_design -flow none 
INFO: [HLS 200-1510] Running: export_design -flow none 
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl
Execute     source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=conv2d_3x3 xml_exists=0
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to conv2d_3x3
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=21 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_flow_control_loop_pipe
conv2d_3x3_flow_control_loop_pipe_sequential_init
conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_regslice_both
conv2d_3x3_flow_control_loop_pipe
conv2d_3x3_fifo_w80_d2_S
conv2d_3x3_fifo_w80_d2_S
data_unpacket
image_filter_Pipeline_VITIS_LOOP_188_2
sobelConvolve
shift_register
image_filter
data_packet
conv2d_3x3
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /media/leon/Extend/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /media/leon/Extend/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.compgen.dataonly.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_unpacket.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter_Pipeline_VITIS_LOOP_188_2.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/sobelConvolve.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/shift_register.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/image_filter.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/data_packet.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data info -quiet 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.constraint.tcl 
Execute     sc_get_clocks conv2d_3x3 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to conv2d_3x3
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data info -quiet 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=conv2d_3x3
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.rtl_wrap.cfg.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data info -quiet 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data info -quiet 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data info -quiet 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.constraint.tcl 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/conv2d_3x3.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu1cg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl
Execute     source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/leon/Extend/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/hls_ip/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s hls_ip/conv2d_3x3.zip 
INFO: [HLS 200-802] Generated output file hls_ip/conv2d_3x3.zip
Command   export_design done; 13.29 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.73 seconds. CPU system time: 1.41 seconds. Elapsed time: 13.29 seconds; current allocated memory: 8.973 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
