
SMS_peripheral1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000fcb4  10008000  10008000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000ac  10017cb4  10017cb4  00017cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002ea4  10017d60  10017d60  00017d60  2**2
                  ALLOC
  3 .stack        00001804  1001ac04  1001ac04  00017d60  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00017d60  2**0
                  CONTENTS, READONLY
  5 .comment      000000b4  00000000  00000000  00017d88  2**0
                  CONTENTS, READONLY
  6 .debug_info   00050ef9  00000000  00000000  00017e3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005901  00000000  00000000  00068d35  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000ba26  00000000  00000000  0006e636  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000d68  00000000  00000000  0007a05c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000de0  00000000  00000000  0007adc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00028d20  00000000  00000000  0007bba4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00018db5  00000000  00000000  000a48c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0014723b  00000000  00000000  000bd679  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002f48  00000000  00000000  002048b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

10008000 <app_entry>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void app_entry(void)
{
10008000:	b510      	push	{r4, lr}

    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
10008002:	4b18      	ldr	r3, [pc, #96]	; (10008064 <app_entry+0x64>)
10008004:	4a18      	ldr	r2, [pc, #96]	; (10008068 <app_entry+0x68>)
10008006:	429a      	cmp	r2, r3
10008008:	d003      	beq.n	10008012 <app_entry+0x12>
        for (; pDest < &_erelocate;) {
1000800a:	4b18      	ldr	r3, [pc, #96]	; (1000806c <app_entry+0x6c>)
1000800c:	4a15      	ldr	r2, [pc, #84]	; (10008064 <app_entry+0x64>)
1000800e:	429a      	cmp	r2, r3
10008010:	d304      	bcc.n	1000801c <app_entry+0x1c>
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
10008012:	4b17      	ldr	r3, [pc, #92]	; (10008070 <app_entry+0x70>)
10008014:	4a17      	ldr	r2, [pc, #92]	; (10008074 <app_entry+0x74>)
10008016:	429a      	cmp	r2, r3
10008018:	d310      	bcc.n	1000803c <app_entry+0x3c>
1000801a:	e01e      	b.n	1000805a <app_entry+0x5a>
1000801c:	4b16      	ldr	r3, [pc, #88]	; (10008078 <app_entry+0x78>)
1000801e:	4a13      	ldr	r2, [pc, #76]	; (1000806c <app_entry+0x6c>)
10008020:	3203      	adds	r2, #3
10008022:	1ad2      	subs	r2, r2, r3
10008024:	0892      	lsrs	r2, r2, #2
10008026:	3201      	adds	r2, #1
10008028:	0092      	lsls	r2, r2, #2
    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
        for (; pDest < &_erelocate;) {
1000802a:	2300      	movs	r3, #0
            *pDest++ = *pSrc++;
1000802c:	480d      	ldr	r0, [pc, #52]	; (10008064 <app_entry+0x64>)
1000802e:	490e      	ldr	r1, [pc, #56]	; (10008068 <app_entry+0x68>)
10008030:	58cc      	ldr	r4, [r1, r3]
10008032:	50c4      	str	r4, [r0, r3]
10008034:	3304      	adds	r3, #4
    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
        for (; pDest < &_erelocate;) {
10008036:	4293      	cmp	r3, r2
10008038:	d1fa      	bne.n	10008030 <app_entry+0x30>
1000803a:	e7ea      	b.n	10008012 <app_entry+0x12>
1000803c:	4b0f      	ldr	r3, [pc, #60]	; (1000807c <app_entry+0x7c>)
1000803e:	490c      	ldr	r1, [pc, #48]	; (10008070 <app_entry+0x70>)
10008040:	3103      	adds	r1, #3
10008042:	1ac9      	subs	r1, r1, r3
10008044:	0889      	lsrs	r1, r1, #2
10008046:	3101      	adds	r1, #1
10008048:	0089      	lsls	r1, r1, #2
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
1000804a:	2300      	movs	r3, #0
        *pDest++ = 0;
1000804c:	4c09      	ldr	r4, [pc, #36]	; (10008074 <app_entry+0x74>)
1000804e:	2000      	movs	r0, #0
10008050:	191a      	adds	r2, r3, r4
10008052:	6010      	str	r0, [r2, #0]
10008054:	3304      	adds	r3, #4
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
10008056:	428b      	cmp	r3, r1
10008058:	d1fa      	bne.n	10008050 <app_entry+0x50>
        *pDest++ = 0;
    }

    /* Initialize the C library */
    __libc_init_array();
1000805a:	4b09      	ldr	r3, [pc, #36]	; (10008080 <app_entry+0x80>)
1000805c:	4798      	blx	r3

    /* Branch to main function */
    main();
1000805e:	4b09      	ldr	r3, [pc, #36]	; (10008084 <app_entry+0x84>)
10008060:	4798      	blx	r3

    /* return to BLE OS*/
    return;
}
10008062:	bd10      	pop	{r4, pc}
10008064:	10017cb4 	.word	0x10017cb4
10008068:	10017cb4 	.word	0x10017cb4
1000806c:	10017d60 	.word	0x10017d60
10008070:	1001ac04 	.word	0x1001ac04
10008074:	10017d60 	.word	0x10017d60
10008078:	10017cb8 	.word	0x10017cb8
1000807c:	10017d64 	.word	0x10017d64
10008080:	10014949 	.word	0x10014949
10008084:	1000f4c9 	.word	0x1000f4c9

10008088 <__do_global_dtors_aux>:
10008088:	b510      	push	{r4, lr}
1000808a:	4c06      	ldr	r4, [pc, #24]	; (100080a4 <__do_global_dtors_aux+0x1c>)
1000808c:	7823      	ldrb	r3, [r4, #0]
1000808e:	2b00      	cmp	r3, #0
10008090:	d107      	bne.n	100080a2 <__do_global_dtors_aux+0x1a>
10008092:	4b05      	ldr	r3, [pc, #20]	; (100080a8 <__do_global_dtors_aux+0x20>)
10008094:	2b00      	cmp	r3, #0
10008096:	d002      	beq.n	1000809e <__do_global_dtors_aux+0x16>
10008098:	4804      	ldr	r0, [pc, #16]	; (100080ac <__do_global_dtors_aux+0x24>)
1000809a:	e000      	b.n	1000809e <__do_global_dtors_aux+0x16>
1000809c:	bf00      	nop
1000809e:	2301      	movs	r3, #1
100080a0:	7023      	strb	r3, [r4, #0]
100080a2:	bd10      	pop	{r4, pc}
100080a4:	10017d60 	.word	0x10017d60
100080a8:	00000000 	.word	0x00000000
100080ac:	10017cb4 	.word	0x10017cb4

100080b0 <frame_dummy>:
100080b0:	4b08      	ldr	r3, [pc, #32]	; (100080d4 <frame_dummy+0x24>)
100080b2:	b510      	push	{r4, lr}
100080b4:	2b00      	cmp	r3, #0
100080b6:	d003      	beq.n	100080c0 <frame_dummy+0x10>
100080b8:	4907      	ldr	r1, [pc, #28]	; (100080d8 <frame_dummy+0x28>)
100080ba:	4808      	ldr	r0, [pc, #32]	; (100080dc <frame_dummy+0x2c>)
100080bc:	e000      	b.n	100080c0 <frame_dummy+0x10>
100080be:	bf00      	nop
100080c0:	4807      	ldr	r0, [pc, #28]	; (100080e0 <frame_dummy+0x30>)
100080c2:	6803      	ldr	r3, [r0, #0]
100080c4:	2b00      	cmp	r3, #0
100080c6:	d100      	bne.n	100080ca <frame_dummy+0x1a>
100080c8:	bd10      	pop	{r4, pc}
100080ca:	4b06      	ldr	r3, [pc, #24]	; (100080e4 <frame_dummy+0x34>)
100080cc:	2b00      	cmp	r3, #0
100080ce:	d0fb      	beq.n	100080c8 <frame_dummy+0x18>
100080d0:	4798      	blx	r3
100080d2:	e7f9      	b.n	100080c8 <frame_dummy+0x18>
100080d4:	00000000 	.word	0x00000000
100080d8:	10017d64 	.word	0x10017d64
100080dc:	10017cb4 	.word	0x10017cb4
100080e0:	10017cb4 	.word	0x10017cb4
100080e4:	00000000 	.word	0x00000000

100080e8 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
100080e8:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_clock_get_value();
100080ea:	4b0c      	ldr	r3, [pc, #48]	; (1000811c <delay_init+0x34>)
100080ec:	4798      	blx	r3
100080ee:	0001      	movs	r1, r0
100080f0:	4c0b      	ldr	r4, [pc, #44]	; (10008120 <delay_init+0x38>)
100080f2:	6020      	str	r0, [r4, #0]
	printf("system clock: %ld", cycles_per_ms);
100080f4:	480b      	ldr	r0, [pc, #44]	; (10008124 <delay_init+0x3c>)
100080f6:	4b0c      	ldr	r3, [pc, #48]	; (10008128 <delay_init+0x40>)
100080f8:	4798      	blx	r3
	cycles_per_ms /= 1000;
100080fa:	6826      	ldr	r6, [r4, #0]
100080fc:	4d0b      	ldr	r5, [pc, #44]	; (1000812c <delay_init+0x44>)
100080fe:	21fa      	movs	r1, #250	; 0xfa
10008100:	0089      	lsls	r1, r1, #2
10008102:	0030      	movs	r0, r6
10008104:	47a8      	blx	r5
10008106:	6020      	str	r0, [r4, #0]
	cycles_per_us = cycles_per_ms / 1000;
10008108:	4909      	ldr	r1, [pc, #36]	; (10008130 <delay_init+0x48>)
1000810a:	0030      	movs	r0, r6
1000810c:	47a8      	blx	r5
1000810e:	4b09      	ldr	r3, [pc, #36]	; (10008134 <delay_init+0x4c>)
10008110:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
10008112:	2205      	movs	r2, #5
10008114:	4b08      	ldr	r3, [pc, #32]	; (10008138 <delay_init+0x50>)
10008116:	601a      	str	r2, [r3, #0]
}
10008118:	bd70      	pop	{r4, r5, r6, pc}
1000811a:	46c0      	nop			; (mov r8, r8)
1000811c:	1000c345 	.word	0x1000c345
10008120:	10017cb8 	.word	0x10017cb8
10008124:	10015b80 	.word	0x10015b80
10008128:	10014b21 	.word	0x10014b21
1000812c:	10012c51 	.word	0x10012c51
10008130:	000f4240 	.word	0x000f4240
10008134:	10017cb4 	.word	0x10017cb4
10008138:	e000e010 	.word	0xe000e010

1000813c <delay_cycles_ms>:
 * \brief Delay loop to delay at least n number of milliseconds
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(uint32_t n)
{
1000813c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
1000813e:	4b08      	ldr	r3, [pc, #32]	; (10008160 <delay_cycles_ms+0x24>)
10008140:	681c      	ldr	r4, [r3, #0]
 * \param n Number of cycles
 */
static inline void delay_cycles(const uint32_t n)
{
    if(n > 0) {
        SysTick->LOAD = n;
10008142:	4a08      	ldr	r2, [pc, #32]	; (10008164 <delay_cycles_ms+0x28>)
        SysTick->VAL = 0;
10008144:	2500      	movs	r5, #0
        while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
10008146:	2180      	movs	r1, #128	; 0x80
10008148:	0249      	lsls	r1, r1, #9
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(uint32_t n)
{
	while (n--) {
1000814a:	e006      	b.n	1000815a <delay_cycles_ms+0x1e>
 *
 * \param n Number of cycles
 */
static inline void delay_cycles(const uint32_t n)
{
    if(n > 0) {
1000814c:	2c00      	cmp	r4, #0
1000814e:	d004      	beq.n	1000815a <delay_cycles_ms+0x1e>
        SysTick->LOAD = n;
10008150:	6054      	str	r4, [r2, #4]
        SysTick->VAL = 0;
10008152:	6095      	str	r5, [r2, #8]
        while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
10008154:	6813      	ldr	r3, [r2, #0]
10008156:	420b      	tst	r3, r1
10008158:	d0fc      	beq.n	10008154 <delay_cycles_ms+0x18>
1000815a:	3801      	subs	r0, #1
1000815c:	d2f6      	bcs.n	1000814c <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
1000815e:	bd30      	pop	{r4, r5, pc}
10008160:	10017cb8 	.word	0x10017cb8
10008164:	e000e010 	.word	0xe000e010

10008168 <aon_sleep_timer_get_config_defaults>:
 * \param[out]  config  Pointer to a AON Sleep Timer module configuration structure to set
 */
void aon_sleep_timer_get_config_defaults(struct aon_sleep_timer_config *config)
{
	/* Default configuration values */
	config->wakeup = AON_SLEEP_TIMER_WAKEUP_ARM;
10008168:	2301      	movs	r3, #1
1000816a:	7003      	strb	r3, [r0, #0]
	config->mode = AON_SLEEP_TIMER_SINGLE_MODE;
1000816c:	7043      	strb	r3, [r0, #1]
	config->counter = 32000;
1000816e:	23fa      	movs	r3, #250	; 0xfa
10008170:	01db      	lsls	r3, r3, #7
10008172:	6043      	str	r3, [r0, #4]
}
10008174:	4770      	bx	lr
10008176:	46c0      	nop			; (mov r8, r8)

10008178 <aon_sleep_timer_disable>:
 */
void aon_sleep_timer_disable(void)
{
	uint32_t regval;

	AON_SLEEP_TIMER0->SINGLE_COUNT_DURATION.reg = 0;
10008178:	4b06      	ldr	r3, [pc, #24]	; (10008194 <aon_sleep_timer_disable+0x1c>)
1000817a:	2200      	movs	r2, #0
1000817c:	605a      	str	r2, [r3, #4]
	regval = AON_SLEEP_TIMER0->CONTROL.reg;
1000817e:	681a      	ldr	r2, [r3, #0]
	regval &= ~AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE;
	regval &= ~AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE;
10008180:	2103      	movs	r1, #3
10008182:	438a      	bics	r2, r1
	AON_SLEEP_TIMER0->CONTROL.reg = regval;
10008184:	601a      	str	r2, [r3, #0]

	while (AON_SLEEP_TIMER0->CONTROL.reg & (1 << 14)) {
10008186:	0019      	movs	r1, r3
10008188:	2280      	movs	r2, #128	; 0x80
1000818a:	01d2      	lsls	r2, r2, #7
1000818c:	680b      	ldr	r3, [r1, #0]
1000818e:	4213      	tst	r3, r2
10008190:	d1fc      	bne.n	1000818c <aon_sleep_timer_disable+0x14>
	}
}
10008192:	4770      	bx	lr
10008194:	4000d000 	.word	0x4000d000

10008198 <aon_sleep_timer_clear_interrup>:
 * This flag will be cleared automatically once the IRQ
 * has been seen on the sleep clock.
 */
void aon_sleep_timer_clear_interrup(void)
{
	AON_SLEEP_TIMER0->CONTROL.reg |= AON_SLEEP_TIMER_CONTROL_IRQ_CLEAR;
10008198:	4a02      	ldr	r2, [pc, #8]	; (100081a4 <aon_sleep_timer_clear_interrup+0xc>)
1000819a:	6811      	ldr	r1, [r2, #0]
1000819c:	2310      	movs	r3, #16
1000819e:	430b      	orrs	r3, r1
100081a0:	6013      	str	r3, [r2, #0]
}
100081a2:	4770      	bx	lr
100081a4:	4000d000 	.word	0x4000d000

100081a8 <aon_sleep_timer_isr_handler>:
 *
 * Timer ISR handler.
 *
 */
static void aon_sleep_timer_isr_handler(void)
{
100081a8:	b510      	push	{r4, lr}
	aon_sleep_timer_clear_interrup();
100081aa:	4b04      	ldr	r3, [pc, #16]	; (100081bc <aon_sleep_timer_isr_handler+0x14>)
100081ac:	4798      	blx	r3

	if (aon_sleep_timer_callback) {
100081ae:	4b04      	ldr	r3, [pc, #16]	; (100081c0 <aon_sleep_timer_isr_handler+0x18>)
100081b0:	681b      	ldr	r3, [r3, #0]
100081b2:	2b00      	cmp	r3, #0
100081b4:	d000      	beq.n	100081b8 <aon_sleep_timer_isr_handler+0x10>
		aon_sleep_timer_callback();
100081b6:	4798      	blx	r3
	}
}
100081b8:	bd10      	pop	{r4, pc}
100081ba:	46c0      	nop			; (mov r8, r8)
100081bc:	10008199 	.word	0x10008199
100081c0:	10017d7c 	.word	0x10017d7c

100081c4 <aon_sleep_timer_register_callback>:
 *
 * \param[in]     callback_func Pointer to callback function
 */
void aon_sleep_timer_register_callback(aon_sleep_timer_callback_t fun)
{
	aon_sleep_timer_callback = fun;
100081c4:	4b01      	ldr	r3, [pc, #4]	; (100081cc <aon_sleep_timer_register_callback+0x8>)
100081c6:	6018      	str	r0, [r3, #0]
}
100081c8:	4770      	bx	lr
100081ca:	46c0      	nop			; (mov r8, r8)
100081cc:	10017d7c 	.word	0x10017d7c

100081d0 <aon_sleep_timer_unregister_callback>:
 * Unregisters and disable a callback function implemented by the user.
 *
 */
void aon_sleep_timer_unregister_callback(void)
{
	aon_sleep_timer_callback = NULL;
100081d0:	2200      	movs	r2, #0
100081d2:	4b01      	ldr	r3, [pc, #4]	; (100081d8 <aon_sleep_timer_unregister_callback+0x8>)
100081d4:	601a      	str	r2, [r3, #0]
}
100081d6:	4770      	bx	lr
100081d8:	10017d7c 	.word	0x10017d7c

100081dc <aon_sleep_timer_init>:
 *
 * \param[in]     config       Pointer to the AON Sleep Timer configuration options struct
 *
 */
void aon_sleep_timer_init(const struct aon_sleep_timer_config *config)
{
100081dc:	b5f0      	push	{r4, r5, r6, r7, lr}
100081de:	b083      	sub	sp, #12
	uint32_t aon_st_ctrl = 0;

	AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg = AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_RESETVALUE;
100081e0:	2200      	movs	r2, #0
100081e2:	4b2b      	ldr	r3, [pc, #172]	; (10008290 <aon_sleep_timer_init+0xb4>)
100081e4:	731a      	strb	r2, [r3, #12]
	if (config->wakeup == AON_SLEEP_TIMER_WAKEUP_ARM_BLE) {
100081e6:	7803      	ldrb	r3, [r0, #0]
100081e8:	2b02      	cmp	r3, #2
100081ea:	d105      	bne.n	100081f8 <aon_sleep_timer_init+0x1c>
		AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg |=
100081ec:	4a28      	ldr	r2, [pc, #160]	; (10008290 <aon_sleep_timer_init+0xb4>)
100081ee:	7b11      	ldrb	r1, [r2, #12]
100081f0:	3301      	adds	r3, #1
100081f2:	430b      	orrs	r3, r1
100081f4:	7313      	strb	r3, [r2, #12]
100081f6:	e005      	b.n	10008204 <aon_sleep_timer_init+0x28>
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE |
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_BLE_ENABLE;
	} else if (config->wakeup == AON_SLEEP_TIMER_WAKEUP_ARM) {
100081f8:	2b01      	cmp	r3, #1
100081fa:	d103      	bne.n	10008204 <aon_sleep_timer_init+0x28>
		AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg |=
100081fc:	4a24      	ldr	r2, [pc, #144]	; (10008290 <aon_sleep_timer_init+0xb4>)
100081fe:	7b11      	ldrb	r1, [r2, #12]
10008200:	430b      	orrs	r3, r1
10008202:	7313      	strb	r3, [r2, #12]
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE;
	}

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
10008204:	4b23      	ldr	r3, [pc, #140]	; (10008294 <aon_sleep_timer_init+0xb8>)
10008206:	681a      	ldr	r2, [r3, #0]
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
10008208:	0053      	lsls	r3, r2, #1
1000820a:	d01f      	beq.n	1000824c <aon_sleep_timer_init+0x70>
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
1000820c:	4d21      	ldr	r5, [pc, #132]	; (10008294 <aon_sleep_timer_init+0xb8>)
1000820e:	2700      	movs	r7, #0

static void delay_cycle(uint32_t cycles)
{
	volatile uint32_t i = 0;

	for (i = 0; i < cycles*100; i++) {
10008210:	262c      	movs	r6, #44	; 0x2c
10008212:	36ff      	adds	r6, #255	; 0xff
10008214:	2180      	movs	r1, #128	; 0x80
10008216:	01c9      	lsls	r1, r1, #7
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE;
	}

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
10008218:	602f      	str	r7, [r5, #0]

static aon_sleep_timer_callback_t aon_sleep_timer_callback = NULL;

static void delay_cycle(uint32_t cycles)
{
	volatile uint32_t i = 0;
1000821a:	9701      	str	r7, [sp, #4]

	for (i = 0; i < cycles*100; i++) {
1000821c:	9701      	str	r7, [sp, #4]
1000821e:	9b01      	ldr	r3, [sp, #4]
10008220:	42b3      	cmp	r3, r6
10008222:	d806      	bhi.n	10008232 <aon_sleep_timer_init+0x56>
		asm volatile ("nop");
10008224:	46c0      	nop			; (mov r8, r8)

static void delay_cycle(uint32_t cycles)
{
	volatile uint32_t i = 0;

	for (i = 0; i < cycles*100; i++) {
10008226:	9b01      	ldr	r3, [sp, #4]
10008228:	3301      	adds	r3, #1
1000822a:	9301      	str	r3, [sp, #4]
1000822c:	9b01      	ldr	r3, [sp, #4]
1000822e:	42b3      	cmp	r3, r6
10008230:	d9f8      	bls.n	10008224 <aon_sleep_timer_init+0x48>
10008232:	7844      	ldrb	r4, [r0, #1]
10008234:	000b      	movs	r3, r1
10008236:	2c00      	cmp	r4, #0
10008238:	d103      	bne.n	10008242 <aon_sleep_timer_init+0x66>
1000823a:	2380      	movs	r3, #128	; 0x80
1000823c:	009b      	lsls	r3, r3, #2
1000823e:	e000      	b.n	10008242 <aon_sleep_timer_init+0x66>
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
		delay_cycle(3);
		while (aon_st_ctrl & ((config->mode == AON_SLEEP_TIMER_RELOAD_MODE) ?
				(1 << 9) : (1 << 14))) {
			aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
10008240:	682a      	ldr	r2, [r5, #0]

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
		delay_cycle(3);
		while (aon_st_ctrl & ((config->mode == AON_SLEEP_TIMER_RELOAD_MODE) ?
10008242:	4213      	tst	r3, r2
10008244:	d1fc      	bne.n	10008240 <aon_sleep_timer_init+0x64>
				(1 << 9) : (1 << 14))) {
			aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
		}
		aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
10008246:	682a      	ldr	r2, [r5, #0]
		AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg |=
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE;
	}

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
10008248:	0053      	lsls	r3, r2, #1
1000824a:	d1e5      	bne.n	10008218 <aon_sleep_timer_init+0x3c>
			aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
		}
		aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	}

	if (config->mode == AON_SLEEP_TIMER_RELOAD_MODE) {
1000824c:	7843      	ldrb	r3, [r0, #1]
1000824e:	2b00      	cmp	r3, #0
10008250:	d105      	bne.n	1000825e <aon_sleep_timer_init+0x82>
		/* Reload counter will start here */
		AON_SLEEP_TIMER0->SINGLE_COUNT_DURATION.reg = config->counter;
10008252:	4b10      	ldr	r3, [pc, #64]	; (10008294 <aon_sleep_timer_init+0xb8>)
10008254:	6842      	ldr	r2, [r0, #4]
10008256:	605a      	str	r2, [r3, #4]
		AON_SLEEP_TIMER0->CONTROL.reg = AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE;
10008258:	2201      	movs	r2, #1
1000825a:	601a      	str	r2, [r3, #0]
1000825c:	e004      	b.n	10008268 <aon_sleep_timer_init+0x8c>
	} else {
		/* Single counter will start here */
		AON_SLEEP_TIMER0->SINGLE_COUNT_DURATION.reg = config->counter;
1000825e:	4b0d      	ldr	r3, [pc, #52]	; (10008294 <aon_sleep_timer_init+0xb8>)
10008260:	6842      	ldr	r2, [r0, #4]
10008262:	605a      	str	r2, [r3, #4]
		AON_SLEEP_TIMER0->CONTROL.reg = AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE;
10008264:	2202      	movs	r2, #2
10008266:	601a      	str	r2, [r3, #0]
	}

	if (config->mode == AON_SLEEP_TIMER_SINGLE_MODE) {
10008268:	7843      	ldrb	r3, [r0, #1]
1000826a:	2b01      	cmp	r3, #1
1000826c:	d109      	bne.n	10008282 <aon_sleep_timer_init+0xa6>
		while ((AON_SLEEP_TIMER0->CONTROL.reg &
1000826e:	4909      	ldr	r1, [pc, #36]	; (10008294 <aon_sleep_timer_init+0xb8>)
10008270:	22e0      	movs	r2, #224	; 0xe0
10008272:	01d2      	lsls	r2, r2, #7
10008274:	680b      	ldr	r3, [r1, #0]
10008276:	4013      	ands	r3, r2
10008278:	4293      	cmp	r3, r2
1000827a:	d1fb      	bne.n	10008274 <aon_sleep_timer_init+0x98>
				AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Msk)
				!= AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Msk) {
		}
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
1000827c:	2200      	movs	r2, #0
1000827e:	4b05      	ldr	r3, [pc, #20]	; (10008294 <aon_sleep_timer_init+0xb8>)
10008280:	601a      	str	r2, [r3, #0]
	}

	system_register_isr(RAM_ISR_TABLE_AON_SLEEP_TIMER_INDEX, (uint32_t)aon_sleep_timer_isr_handler);
10008282:	4905      	ldr	r1, [pc, #20]	; (10008298 <aon_sleep_timer_init+0xbc>)
10008284:	202b      	movs	r0, #43	; 0x2b
10008286:	4b05      	ldr	r3, [pc, #20]	; (1000829c <aon_sleep_timer_init+0xc0>)
10008288:	4798      	blx	r3
}
1000828a:	b003      	add	sp, #12
1000828c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000828e:	46c0      	nop			; (mov r8, r8)
10008290:	4000e000 	.word	0x4000e000
10008294:	4000d000 	.word	0x4000d000
10008298:	100081a9 	.word	0x100081a9
1000829c:	1000ce81 	.word	0x1000ce81

100082a0 <_i2c_master_read_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
100082a0:	b5f0      	push	{r4, r5, r6, r7, lr}
100082a2:	464f      	mov	r7, r9
100082a4:	4646      	mov	r6, r8
100082a6:	b4c0      	push	{r6, r7}
100082a8:	4681      	mov	r9, r0
	Assert(config);
	
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2c *const i2c_module    = (module->hw);
	uint16_t length = packet->data_length;
100082aa:	884d      	ldrh	r5, [r1, #2]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
100082ac:	2317      	movs	r3, #23
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2c *const i2c_module    = (module->hw);
	uint16_t length = packet->data_length;

	if (length == 0) {
100082ae:	2d00      	cmp	r5, #0
100082b0:	d02f      	beq.n	10008312 <_i2c_master_read_packet+0x72>
	Assert(module->hw);
	Assert(config);
	
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2c *const i2c_module    = (module->hw);
100082b2:	6802      	ldr	r2, [r0, #0]
 *
 * \param[in]  i2c_module  Pointer to software module structure
 */
static inline void i2c_wait_for_idle(I2c *const i2c_module)
{
	while (i2c_module->I2C_STATUS.bit.I2C_ACTIVE) {
100082b4:	2428      	movs	r4, #40	; 0x28
100082b6:	5d13      	ldrb	r3, [r2, r4]
100082b8:	07db      	lsls	r3, r3, #31
100082ba:	d4fc      	bmi.n	100082b6 <_i2c_master_read_packet+0x16>
	}

	i2c_wait_for_idle(i2c_module);

	/* Flush the FIFO */
	i2c_module->I2C_FLUSH.reg = 1;
100082bc:	2301      	movs	r3, #1
100082be:	2434      	movs	r4, #52	; 0x34
100082c0:	5513      	strb	r3, [r2, r4]

	/* Enable I2C on bus (start condition). */
	i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_1;
100082c2:	3c14      	subs	r4, #20
100082c4:	5513      	strb	r3, [r2, r4]
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
100082c6:	880b      	ldrh	r3, [r1, #0]
100082c8:	005b      	lsls	r3, r3, #1
100082ca:	2402      	movs	r4, #2
100082cc:	34ff      	adds	r4, #255	; 0xff
100082ce:	4323      	orrs	r3, r4
100082d0:	b29b      	uxth	r3, r3
100082d2:	8013      	strh	r3, [r2, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);
	
	uint16_t counter = 0;
100082d4:	2400      	movs	r4, #0
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
			(packet->address << 1) | I2C_TRANSFER_READ;
	do {
		status = i2c_module->RECEIVE_STATUS.reg;
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
100082d6:	2301      	movs	r3, #1
100082d8:	4698      	mov	r8, r3
	i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_1;
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
			(packet->address << 1) | I2C_TRANSFER_READ;
	do {
		status = i2c_module->RECEIVE_STATUS.reg;
100082da:	7b13      	ldrb	r3, [r2, #12]
100082dc:	b2db      	uxtb	r3, r3
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
100082de:	4640      	mov	r0, r8
100082e0:	4218      	tst	r0, r3
100082e2:	d006      	beq.n	100082f2 <_i2c_master_read_packet+0x52>
			packet->data[counter++] = i2c_module->RECEIVE_DATA.reg;
100082e4:	1c67      	adds	r7, r4, #1
100082e6:	7910      	ldrb	r0, [r2, #4]
100082e8:	4684      	mov	ip, r0
100082ea:	6848      	ldr	r0, [r1, #4]
100082ec:	4666      	mov	r6, ip
100082ee:	5506      	strb	r6, [r0, r4]
100082f0:	b2bc      	uxth	r4, r7
            //printf("counter %d", (counter-1));
	} while (counter < length); 
100082f2:	42ac      	cmp	r4, r5
100082f4:	d3f1      	bcc.n	100082da <_i2c_master_read_packet+0x3a>

	/* Now check whether the core has sent the data out and free the bus. */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
100082f6:	06db      	lsls	r3, r3, #27
100082f8:	d403      	bmi.n	10008302 <_i2c_master_read_packet+0x62>
100082fa:	2110      	movs	r1, #16
		status = i2c_module->TRANSMIT_STATUS.reg;
100082fc:	7a13      	ldrb	r3, [r2, #8]
			packet->data[counter++] = i2c_module->RECEIVE_DATA.reg;
            //printf("counter %d", (counter-1));
	} while (counter < length); 

	/* Now check whether the core has sent the data out and free the bus. */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
100082fe:	420b      	tst	r3, r1
10008300:	d0fc      	beq.n	100082fc <_i2c_master_read_packet+0x5c>
		status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition. */
	if (!module->no_stop) {
10008302:	464b      	mov	r3, r9
10008304:	7959      	ldrb	r1, [r3, #5]
		i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
	}

	return STATUS_OK;
10008306:	2300      	movs	r3, #0
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
		status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition. */
	if (!module->no_stop) {
10008308:	2900      	cmp	r1, #0
1000830a:	d102      	bne.n	10008312 <_i2c_master_read_packet+0x72>
		i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
1000830c:	3320      	adds	r3, #32
1000830e:	54d1      	strb	r1, [r2, r3]
	}

	return STATUS_OK;
10008310:	2300      	movs	r3, #0
}
10008312:	0018      	movs	r0, r3
10008314:	bc0c      	pop	{r2, r3}
10008316:	4690      	mov	r8, r2
10008318:	4699      	mov	r9, r3
1000831a:	bdf0      	pop	{r4, r5, r6, r7, pc}

1000831c <_i2c_master_write_packet>:
 * \retval STATUS_OK                    The packet was write successfully
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
1000831c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000831e:	b083      	sub	sp, #12
10008320:	4684      	mov	ip, r0
10008322:	0008      	movs	r0, r1
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);
	
	I2c *const i2c_module = (module->hw);
10008324:	4663      	mov	r3, ip
10008326:	681c      	ldr	r4, [r3, #0]
	volatile uint16_t counter = 0;
10008328:	2200      	movs	r2, #0
1000832a:	466b      	mov	r3, sp
1000832c:	80da      	strh	r2, [r3, #6]
	uint32_t status  = 0;

	uint16_t length = packet->data_length;
1000832e:	8849      	ldrh	r1, [r1, #2]
10008330:	3228      	adds	r2, #40	; 0x28
10008332:	5ca3      	ldrb	r3, [r4, r2]
10008334:	07db      	lsls	r3, r3, #31
10008336:	d4fc      	bmi.n	10008332 <_i2c_master_write_packet+0x16>

	i2c_wait_for_idle(i2c_module);

	/* Flush the FIFO */
	i2c_module->I2C_FLUSH.reg = 1;
10008338:	2301      	movs	r3, #1
1000833a:	2234      	movs	r2, #52	; 0x34
1000833c:	54a3      	strb	r3, [r4, r2]

	/* Enable I2C on bus (start condition) */
	i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_1;
1000833e:	3a14      	subs	r2, #20
10008340:	54a3      	strb	r3, [r4, r2]

	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
10008342:	8803      	ldrh	r3, [r0, #0]
10008344:	005b      	lsls	r3, r3, #1
10008346:	32e0      	adds	r2, #224	; 0xe0
10008348:	4313      	orrs	r3, r2
1000834a:	b29b      	uxth	r3, r3
1000834c:	8023      	strh	r3, [r4, #0]
			((packet->address) << 1) | I2C_TRANSFER_WRITE;
	do {
		status = i2c_module->TRANSMIT_STATUS.reg;
		if (status & I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk) {
1000834e:	2701      	movs	r7, #1
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
10008350:	466b      	mov	r3, sp
10008352:	1d9d      	adds	r5, r3, #6

	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
			((packet->address) << 1) | I2C_TRANSFER_WRITE;
	do {
		status = i2c_module->TRANSMIT_STATUS.reg;
10008354:	7a23      	ldrb	r3, [r4, #8]
10008356:	b2db      	uxtb	r3, r3
		if (status & I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk) {
10008358:	421f      	tst	r7, r3
1000835a:	d007      	beq.n	1000836c <_i2c_master_write_packet+0x50>
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
1000835c:	882a      	ldrh	r2, [r5, #0]
1000835e:	b292      	uxth	r2, r2
10008360:	1c56      	adds	r6, r2, #1
10008362:	b2b6      	uxth	r6, r6
10008364:	802e      	strh	r6, [r5, #0]
10008366:	6846      	ldr	r6, [r0, #4]
10008368:	5cb2      	ldrb	r2, [r6, r2]
1000836a:	8022      	strh	r2, [r4, #0]
            //printf("\r\ncounter %d",(counter-1));
            //printf(".");
		}
	} while (counter < length); 
1000836c:	882a      	ldrh	r2, [r5, #0]
1000836e:	b292      	uxth	r2, r2
10008370:	4291      	cmp	r1, r2
10008372:	d8ef      	bhi.n	10008354 <_i2c_master_write_packet+0x38>

	/* Now check whether the core has sent the data out and free the bus */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
10008374:	06db      	lsls	r3, r3, #27
10008376:	d403      	bmi.n	10008380 <_i2c_master_write_packet+0x64>
10008378:	2210      	movs	r2, #16
			status = i2c_module->TRANSMIT_STATUS.reg;
1000837a:	7a23      	ldrb	r3, [r4, #8]
            //printf(".");
		}
	} while (counter < length); 

	/* Now check whether the core has sent the data out and free the bus */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
1000837c:	4213      	tst	r3, r2
1000837e:	d0fc      	beq.n	1000837a <_i2c_master_write_packet+0x5e>
			status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition */
	if (!module->no_stop) {
10008380:	4663      	mov	r3, ip
10008382:	795b      	ldrb	r3, [r3, #5]
10008384:	2b00      	cmp	r3, #0
10008386:	d102      	bne.n	1000838e <_i2c_master_write_packet+0x72>
		i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
10008388:	2200      	movs	r2, #0
1000838a:	3320      	adds	r3, #32
1000838c:	54e2      	strb	r2, [r4, r3]
	}

	return STATUS_OK;
}
1000838e:	2000      	movs	r0, #0
10008390:	b003      	add	sp, #12
10008392:	bdf0      	pop	{r4, r5, r6, r7, pc}

10008394 <i2c_master_get_config_defaults>:
		struct i2c_master_config *const config)
{
	/* Sanity check */
	Assert(config);
	
	config->clock_source    = I2C_CLK_INPUT_3;
10008394:	2303      	movs	r3, #3
10008396:	7003      	strb	r3, [r0, #0]
	config->clock_divider   = 0x10;
10008398:	330d      	adds	r3, #13
1000839a:	8043      	strh	r3, [r0, #2]
	config->pin_number_pad0 = PIN_LP_GPIO_8;
1000839c:	3b08      	subs	r3, #8
1000839e:	6043      	str	r3, [r0, #4]
	config->pin_number_pad1 = PIN_LP_GPIO_9;
100083a0:	3301      	adds	r3, #1
100083a2:	60c3      	str	r3, [r0, #12]
	config->pinmux_sel_pad0 = MUX_LP_GPIO_8_I2C0_SDA;
100083a4:	3b07      	subs	r3, #7
100083a6:	6083      	str	r3, [r0, #8]
	config->pinmux_sel_pad1 = MUX_LP_GPIO_9_I2C0_SCL;
100083a8:	6103      	str	r3, [r0, #16]
}
100083aa:	4770      	bx	lr

100083ac <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		I2c *const hw,
		const struct i2c_master_config *const config)
{
100083ac:	b570      	push	{r4, r5, r6, lr}
100083ae:	0004      	movs	r4, r0
100083b0:	0015      	movs	r5, r2
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);
	
	module->hw = hw;
100083b2:	6001      	str	r1, [r0, #0]

	/* Sanity check arguments. */
	if ((module == NULL) || (config == NULL))
100083b4:	2800      	cmp	r0, #0
100083b6:	d026      	beq.n	10008406 <i2c_master_init+0x5a>
100083b8:	2a00      	cmp	r2, #0
100083ba:	d026      	beq.n	1000840a <i2c_master_init+0x5e>
100083bc:	2228      	movs	r2, #40	; 0x28
100083be:	5c8b      	ldrb	r3, [r1, r2]
100083c0:	07db      	lsls	r3, r3, #31
100083c2:	d4fc      	bmi.n	100083be <i2c_master_init+0x12>
 *
 */
static inline void i2c_disable(I2c *const i2c_module)
{
	i2c_wait_for_idle(i2c_module);
	i2c_module->I2C_MODULE_ENABLE.reg = 0;
100083c4:	2300      	movs	r3, #0
100083c6:	750b      	strb	r3, [r1, #20]
		return STATUS_ERR_INVALID_ARG;

	i2c_disable(module->hw);
	if (module->hw == I2C0) {
100083c8:	6823      	ldr	r3, [r4, #0]
100083ca:	4a11      	ldr	r2, [pc, #68]	; (10008410 <i2c_master_init+0x64>)
100083cc:	4293      	cmp	r3, r2
100083ce:	d103      	bne.n	100083d8 <i2c_master_init+0x2c>
		system_peripheral_reset(PERIPHERAL_I2C0_CORE);
100083d0:	2003      	movs	r0, #3
100083d2:	4b10      	ldr	r3, [pc, #64]	; (10008414 <i2c_master_init+0x68>)
100083d4:	4798      	blx	r3
100083d6:	e006      	b.n	100083e6 <i2c_master_init+0x3a>
	} else if (module->hw == I2C1) {
		system_peripheral_reset(PERIPHERAL_I2C1_CORE);
	} else {
		return STATUS_ERR_INVALID_ARG;
100083d8:	2017      	movs	r0, #23
		return STATUS_ERR_INVALID_ARG;

	i2c_disable(module->hw);
	if (module->hw == I2C0) {
		system_peripheral_reset(PERIPHERAL_I2C0_CORE);
	} else if (module->hw == I2C1) {
100083da:	4a0f      	ldr	r2, [pc, #60]	; (10008418 <i2c_master_init+0x6c>)
100083dc:	4293      	cmp	r3, r2
100083de:	d115      	bne.n	1000840c <i2c_master_init+0x60>
		system_peripheral_reset(PERIPHERAL_I2C1_CORE);
100083e0:	3002      	adds	r0, #2
100083e2:	4b0c      	ldr	r3, [pc, #48]	; (10008414 <i2c_master_init+0x68>)
100083e4:	4798      	blx	r3
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);

	I2c *const i2c_module = (module->hw);
100083e6:	6824      	ldr	r4, [r4, #0]

	/* Set the pinmux for this i2c module. */
	gpio_pinmux_cofiguration(config->pin_number_pad0, (uint16_t)(config->pinmux_sel_pad0));
100083e8:	8929      	ldrh	r1, [r5, #8]
100083ea:	7928      	ldrb	r0, [r5, #4]
100083ec:	4e0b      	ldr	r6, [pc, #44]	; (1000841c <i2c_master_init+0x70>)
100083ee:	47b0      	blx	r6
	gpio_pinmux_cofiguration(config->pin_number_pad1, (uint16_t)(config->pinmux_sel_pad1));
100083f0:	8a29      	ldrh	r1, [r5, #16]
100083f2:	7b28      	ldrb	r0, [r5, #12]
100083f4:	47b0      	blx	r6
	/* Set clock. */
	i2c_module->CLOCK_SOURCE_SELECT.reg = config->clock_source;
100083f6:	782b      	ldrb	r3, [r5, #0]
100083f8:	7423      	strb	r3, [r4, #16]
	i2c_module->I2C_CLK_DIVIDER.reg = I2C_CLK_DIVIDER_I2C_DIVIDE_RATIO(config->clock_divider);
100083fa:	886b      	ldrh	r3, [r5, #2]
100083fc:	8323      	strh	r3, [r4, #24]
	/* Enable master mode. */
	i2c_module->I2C_MASTER_MODE.reg = I2C_MASTER_MODE_MASTER_ENABLE_1;
100083fe:	2301      	movs	r3, #1
10008400:	7723      	strb	r3, [r4, #28]
#endif

	/* Set config and return status. */
	_i2c_master_set_config(module, config);

	return STATUS_OK;
10008402:	2000      	movs	r0, #0
10008404:	e002      	b.n	1000840c <i2c_master_init+0x60>
	
	module->hw = hw;

	/* Sanity check arguments. */
	if ((module == NULL) || (config == NULL))
		return STATUS_ERR_INVALID_ARG;
10008406:	2017      	movs	r0, #23
10008408:	e000      	b.n	1000840c <i2c_master_init+0x60>
1000840a:	2017      	movs	r0, #23

	/* Set config and return status. */
	_i2c_master_set_config(module, config);

	return STATUS_OK;
}
1000840c:	bd70      	pop	{r4, r5, r6, pc}
1000840e:	46c0      	nop			; (mov r8, r8)
10008410:	40003000 	.word	0x40003000
10008414:	1000ca19 	.word	0x1000ca19
10008418:	40003400 	.word	0x40003400
1000841c:	1000bfa1 	.word	0x1000bfa1

10008420 <i2c_master_read_packet_wait>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008420:	b510      	push	{r4, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
10008422:	2800      	cmp	r0, #0
10008424:	d008      	beq.n	10008438 <i2c_master_read_packet_wait+0x18>
		return STATUS_ERR_INVALID_ARG;
10008426:	2317      	movs	r3, #23
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
10008428:	2900      	cmp	r1, #0
1000842a:	d006      	beq.n	1000843a <i2c_master_read_packet_wait+0x1a>
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->no_stop = false;
1000842c:	2300      	movs	r3, #0
1000842e:	7143      	strb	r3, [r0, #5]

	return _i2c_master_read_packet(module, packet);
10008430:	4b03      	ldr	r3, [pc, #12]	; (10008440 <i2c_master_read_packet_wait+0x20>)
10008432:	4798      	blx	r3
10008434:	0003      	movs	r3, r0
10008436:	e000      	b.n	1000843a <i2c_master_read_packet_wait+0x1a>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
		return STATUS_ERR_INVALID_ARG;
10008438:	2317      	movs	r3, #23
#endif

	module->no_stop = false;

	return _i2c_master_read_packet(module, packet);
}
1000843a:	0018      	movs	r0, r3
1000843c:	bd10      	pop	{r4, pc}
1000843e:	46c0      	nop			; (mov r8, r8)
10008440:	100082a1 	.word	0x100082a1

10008444 <i2c_master_write_packet_wait>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008444:	b510      	push	{r4, lr}
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
10008446:	2800      	cmp	r0, #0
10008448:	d008      	beq.n	1000845c <i2c_master_write_packet_wait+0x18>
		return STATUS_ERR_INVALID_ARG;
1000844a:	2317      	movs	r3, #23
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
1000844c:	2900      	cmp	r1, #0
1000844e:	d006      	beq.n	1000845e <i2c_master_write_packet_wait+0x1a>
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->no_stop = false;
10008450:	2300      	movs	r3, #0
10008452:	7143      	strb	r3, [r0, #5]

	return _i2c_master_write_packet(module, packet);
10008454:	4b03      	ldr	r3, [pc, #12]	; (10008464 <i2c_master_write_packet_wait+0x20>)
10008456:	4798      	blx	r3
10008458:	0003      	movs	r3, r0
1000845a:	e000      	b.n	1000845e <i2c_master_write_packet_wait+0x1a>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
1000845c:	2317      	movs	r3, #23
#endif

	module->no_stop = false;

	return _i2c_master_write_packet(module, packet);
}
1000845e:	0018      	movs	r0, r3
10008460:	bd10      	pop	{r4, pc}
10008462:	46c0      	nop			; (mov r8, r8)
10008464:	1000831d 	.word	0x1000831d

10008468 <i2c_master_write_packet_wait_no_stop>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008468:	b510      	push	{r4, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
1000846a:	2800      	cmp	r0, #0
1000846c:	d008      	beq.n	10008480 <i2c_master_write_packet_wait_no_stop+0x18>
		return STATUS_ERR_INVALID_ARG;
1000846e:	2317      	movs	r3, #23
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
10008470:	2900      	cmp	r1, #0
10008472:	d006      	beq.n	10008482 <i2c_master_write_packet_wait_no_stop+0x1a>
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->no_stop = true;
10008474:	3b16      	subs	r3, #22
10008476:	7143      	strb	r3, [r0, #5]

	return _i2c_master_write_packet(module, packet);
10008478:	4b03      	ldr	r3, [pc, #12]	; (10008488 <i2c_master_write_packet_wait_no_stop+0x20>)
1000847a:	4798      	blx	r3
1000847c:	0003      	movs	r3, r0
1000847e:	e000      	b.n	10008482 <i2c_master_write_packet_wait_no_stop+0x1a>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
10008480:	2317      	movs	r3, #23
#endif

	module->no_stop = true;

	return _i2c_master_write_packet(module, packet);
}
10008482:	0018      	movs	r0, r3
10008484:	bd10      	pop	{r4, pc}
10008486:	46c0      	nop			; (mov r8, r8)
10008488:	1000831d 	.word	0x1000831d

1000848c <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
1000848c:	b510      	push	{r4, lr}
1000848e:	b082      	sub	sp, #8
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
10008490:	2324      	movs	r3, #36	; 0x24
10008492:	4a25      	ldr	r2, [pc, #148]	; (10008528 <set_int_enable+0x9c>)
10008494:	5cd3      	ldrb	r3, [r2, r3]
10008496:	2b00      	cmp	r3, #0
10008498:	d019      	beq.n	100084ce <set_int_enable+0x42>
        if (enable)
1000849a:	2800      	cmp	r0, #0
1000849c:	d003      	beq.n	100084a6 <set_int_enable+0x1a>
            tmp = BIT_DMP_INT_EN;
1000849e:	2202      	movs	r2, #2
100084a0:	466b      	mov	r3, sp
100084a2:	71da      	strb	r2, [r3, #7]
100084a4:	e002      	b.n	100084ac <set_int_enable+0x20>
        else
            tmp = 0x00;
100084a6:	2200      	movs	r2, #0
100084a8:	466b      	mov	r3, sp
100084aa:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
100084ac:	4b1e      	ldr	r3, [pc, #120]	; (10008528 <set_int_enable+0x9c>)
100084ae:	681a      	ldr	r2, [r3, #0]
100084b0:	7c51      	ldrb	r1, [r2, #17]
100084b2:	685b      	ldr	r3, [r3, #4]
100084b4:	7818      	ldrb	r0, [r3, #0]
100084b6:	466b      	mov	r3, sp
100084b8:	3307      	adds	r3, #7
100084ba:	2201      	movs	r2, #1
100084bc:	4c1b      	ldr	r4, [pc, #108]	; (1000852c <set_int_enable+0xa0>)
100084be:	47a0      	blx	r4
100084c0:	2800      	cmp	r0, #0
100084c2:	d127      	bne.n	10008514 <set_int_enable+0x88>
            return -1;
        st.chip_cfg.int_enable = tmp;
100084c4:	466b      	mov	r3, sp
100084c6:	79da      	ldrb	r2, [r3, #7]
100084c8:	4b17      	ldr	r3, [pc, #92]	; (10008528 <set_int_enable+0x9c>)
100084ca:	745a      	strb	r2, [r3, #17]
100084cc:	e02a      	b.n	10008524 <set_int_enable+0x98>
    } else {
        if (!st.chip_cfg.sensors)
100084ce:	4b16      	ldr	r3, [pc, #88]	; (10008528 <set_int_enable+0x9c>)
100084d0:	7a9b      	ldrb	r3, [r3, #10]
100084d2:	2b00      	cmp	r3, #0
100084d4:	d021      	beq.n	1000851a <set_int_enable+0x8e>
            return -1;
        if (enable && st.chip_cfg.int_enable)
100084d6:	2800      	cmp	r0, #0
100084d8:	d008      	beq.n	100084ec <set_int_enable+0x60>
100084da:	4b13      	ldr	r3, [pc, #76]	; (10008528 <set_int_enable+0x9c>)
100084dc:	7c5b      	ldrb	r3, [r3, #17]
            return 0;
100084de:	2000      	movs	r0, #0
            return -1;
        st.chip_cfg.int_enable = tmp;
    } else {
        if (!st.chip_cfg.sensors)
            return -1;
        if (enable && st.chip_cfg.int_enable)
100084e0:	2b00      	cmp	r3, #0
100084e2:	d11f      	bne.n	10008524 <set_int_enable+0x98>
            return 0;
        if (enable)
            tmp = BIT_DATA_RDY_EN;
100084e4:	2201      	movs	r2, #1
100084e6:	466b      	mov	r3, sp
100084e8:	71da      	strb	r2, [r3, #7]
100084ea:	e002      	b.n	100084f2 <set_int_enable+0x66>
        else
            tmp = 0x00;
100084ec:	2200      	movs	r2, #0
100084ee:	466b      	mov	r3, sp
100084f0:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
100084f2:	4b0d      	ldr	r3, [pc, #52]	; (10008528 <set_int_enable+0x9c>)
100084f4:	681a      	ldr	r2, [r3, #0]
100084f6:	7c51      	ldrb	r1, [r2, #17]
100084f8:	685b      	ldr	r3, [r3, #4]
100084fa:	7818      	ldrb	r0, [r3, #0]
100084fc:	466b      	mov	r3, sp
100084fe:	3307      	adds	r3, #7
10008500:	2201      	movs	r2, #1
10008502:	4c0a      	ldr	r4, [pc, #40]	; (1000852c <set_int_enable+0xa0>)
10008504:	47a0      	blx	r4
10008506:	2800      	cmp	r0, #0
10008508:	d10a      	bne.n	10008520 <set_int_enable+0x94>
            return -1;
        st.chip_cfg.int_enable = tmp;
1000850a:	466b      	mov	r3, sp
1000850c:	79da      	ldrb	r2, [r3, #7]
1000850e:	4b06      	ldr	r3, [pc, #24]	; (10008528 <set_int_enable+0x9c>)
10008510:	745a      	strb	r2, [r3, #17]
10008512:	e007      	b.n	10008524 <set_int_enable+0x98>
        if (enable)
            tmp = BIT_DMP_INT_EN;
        else
            tmp = 0x00;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
            return -1;
10008514:	2001      	movs	r0, #1
10008516:	4240      	negs	r0, r0
10008518:	e004      	b.n	10008524 <set_int_enable+0x98>
        st.chip_cfg.int_enable = tmp;
    } else {
        if (!st.chip_cfg.sensors)
            return -1;
1000851a:	2001      	movs	r0, #1
1000851c:	4240      	negs	r0, r0
1000851e:	e001      	b.n	10008524 <set_int_enable+0x98>
        if (enable)
            tmp = BIT_DATA_RDY_EN;
        else
            tmp = 0x00;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
            return -1;
10008520:	2001      	movs	r0, #1
10008522:	4240      	negs	r0, r0
        st.chip_cfg.int_enable = tmp;
    }
    return 0;
}
10008524:	b002      	add	sp, #8
10008526:	bd10      	pop	{r4, pc}
10008528:	10017cbc 	.word	0x10017cbc
1000852c:	1000a755 	.word	0x1000a755

10008530 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
10008530:	b510      	push	{r4, lr}
10008532:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
10008534:	4b79      	ldr	r3, [pc, #484]	; (1000871c <mpu_reset_fifo+0x1ec>)
10008536:	7a9b      	ldrb	r3, [r3, #10]
10008538:	2b00      	cmp	r3, #0
1000853a:	d100      	bne.n	1000853e <mpu_reset_fifo+0xe>
1000853c:	e0ce      	b.n	100086dc <mpu_reset_fifo+0x1ac>
        return -1;

    data = 0;
1000853e:	466b      	mov	r3, sp
10008540:	3307      	adds	r3, #7
10008542:	2200      	movs	r2, #0
10008544:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
10008546:	4a75      	ldr	r2, [pc, #468]	; (1000871c <mpu_reset_fifo+0x1ec>)
10008548:	6811      	ldr	r1, [r2, #0]
1000854a:	7c49      	ldrb	r1, [r1, #17]
1000854c:	6852      	ldr	r2, [r2, #4]
1000854e:	7810      	ldrb	r0, [r2, #0]
10008550:	2201      	movs	r2, #1
10008552:	4c73      	ldr	r4, [pc, #460]	; (10008720 <mpu_reset_fifo+0x1f0>)
10008554:	47a0      	blx	r4
10008556:	2800      	cmp	r0, #0
10008558:	d000      	beq.n	1000855c <mpu_reset_fifo+0x2c>
1000855a:	e0c2      	b.n	100086e2 <mpu_reset_fifo+0x1b2>
        return -1;
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
1000855c:	4b6f      	ldr	r3, [pc, #444]	; (1000871c <mpu_reset_fifo+0x1ec>)
1000855e:	681a      	ldr	r2, [r3, #0]
10008560:	7951      	ldrb	r1, [r2, #5]
10008562:	685b      	ldr	r3, [r3, #4]
10008564:	7818      	ldrb	r0, [r3, #0]
10008566:	466b      	mov	r3, sp
10008568:	3307      	adds	r3, #7
1000856a:	2201      	movs	r2, #1
1000856c:	4c6c      	ldr	r4, [pc, #432]	; (10008720 <mpu_reset_fifo+0x1f0>)
1000856e:	47a0      	blx	r4
10008570:	2800      	cmp	r0, #0
10008572:	d000      	beq.n	10008576 <mpu_reset_fifo+0x46>
10008574:	e0b8      	b.n	100086e8 <mpu_reset_fifo+0x1b8>
        return -1;
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008576:	4b69      	ldr	r3, [pc, #420]	; (1000871c <mpu_reset_fifo+0x1ec>)
10008578:	681a      	ldr	r2, [r3, #0]
1000857a:	7911      	ldrb	r1, [r2, #4]
1000857c:	685b      	ldr	r3, [r3, #4]
1000857e:	7818      	ldrb	r0, [r3, #0]
10008580:	466b      	mov	r3, sp
10008582:	3307      	adds	r3, #7
10008584:	2201      	movs	r2, #1
10008586:	4c66      	ldr	r4, [pc, #408]	; (10008720 <mpu_reset_fifo+0x1f0>)
10008588:	47a0      	blx	r4
1000858a:	2800      	cmp	r0, #0
1000858c:	d000      	beq.n	10008590 <mpu_reset_fifo+0x60>
1000858e:	e0ae      	b.n	100086ee <mpu_reset_fifo+0x1be>
        return -1;

    if (st.chip_cfg.dmp_on) {
10008590:	2324      	movs	r3, #36	; 0x24
10008592:	4a62      	ldr	r2, [pc, #392]	; (1000871c <mpu_reset_fifo+0x1ec>)
10008594:	5cd3      	ldrb	r3, [r2, r3]
10008596:	2b00      	cmp	r3, #0
10008598:	d04f      	beq.n	1000863a <mpu_reset_fifo+0x10a>
        data = BIT_FIFO_RST | BIT_DMP_RST;
1000859a:	466b      	mov	r3, sp
1000859c:	3307      	adds	r3, #7
1000859e:	220c      	movs	r2, #12
100085a0:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
100085a2:	4a5e      	ldr	r2, [pc, #376]	; (1000871c <mpu_reset_fifo+0x1ec>)
100085a4:	6811      	ldr	r1, [r2, #0]
100085a6:	7909      	ldrb	r1, [r1, #4]
100085a8:	6852      	ldr	r2, [r2, #4]
100085aa:	7810      	ldrb	r0, [r2, #0]
100085ac:	2201      	movs	r2, #1
100085ae:	4c5c      	ldr	r4, [pc, #368]	; (10008720 <mpu_reset_fifo+0x1f0>)
100085b0:	47a0      	blx	r4
100085b2:	2800      	cmp	r0, #0
100085b4:	d000      	beq.n	100085b8 <mpu_reset_fifo+0x88>
100085b6:	e09d      	b.n	100086f4 <mpu_reset_fifo+0x1c4>
            return -1;
        delay_ms(50);
100085b8:	3032      	adds	r0, #50	; 0x32
100085ba:	4b5a      	ldr	r3, [pc, #360]	; (10008724 <mpu_reset_fifo+0x1f4>)
100085bc:	4798      	blx	r3
        data = BIT_DMP_EN | BIT_FIFO_EN;
100085be:	22c0      	movs	r2, #192	; 0xc0
100085c0:	466b      	mov	r3, sp
100085c2:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
100085c4:	4b55      	ldr	r3, [pc, #340]	; (1000871c <mpu_reset_fifo+0x1ec>)
100085c6:	7a9b      	ldrb	r3, [r3, #10]
100085c8:	07db      	lsls	r3, r3, #31
100085ca:	d502      	bpl.n	100085d2 <mpu_reset_fifo+0xa2>
            data |= BIT_AUX_IF_EN;
100085cc:	3220      	adds	r2, #32
100085ce:	466b      	mov	r3, sp
100085d0:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
100085d2:	4b52      	ldr	r3, [pc, #328]	; (1000871c <mpu_reset_fifo+0x1ec>)
100085d4:	681a      	ldr	r2, [r3, #0]
100085d6:	7911      	ldrb	r1, [r2, #4]
100085d8:	685b      	ldr	r3, [r3, #4]
100085da:	7818      	ldrb	r0, [r3, #0]
100085dc:	466b      	mov	r3, sp
100085de:	3307      	adds	r3, #7
100085e0:	2201      	movs	r2, #1
100085e2:	4c4f      	ldr	r4, [pc, #316]	; (10008720 <mpu_reset_fifo+0x1f0>)
100085e4:	47a0      	blx	r4
100085e6:	2800      	cmp	r0, #0
100085e8:	d000      	beq.n	100085ec <mpu_reset_fifo+0xbc>
100085ea:	e086      	b.n	100086fa <mpu_reset_fifo+0x1ca>
            return -1;
        if (st.chip_cfg.int_enable)
100085ec:	4b4b      	ldr	r3, [pc, #300]	; (1000871c <mpu_reset_fifo+0x1ec>)
100085ee:	7c5b      	ldrb	r3, [r3, #17]
100085f0:	2b00      	cmp	r3, #0
100085f2:	d003      	beq.n	100085fc <mpu_reset_fifo+0xcc>
            data = BIT_DMP_INT_EN;
100085f4:	2202      	movs	r2, #2
100085f6:	466b      	mov	r3, sp
100085f8:	71da      	strb	r2, [r3, #7]
100085fa:	e002      	b.n	10008602 <mpu_reset_fifo+0xd2>
        else
            data = 0;
100085fc:	2200      	movs	r2, #0
100085fe:	466b      	mov	r3, sp
10008600:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
10008602:	4b46      	ldr	r3, [pc, #280]	; (1000871c <mpu_reset_fifo+0x1ec>)
10008604:	681a      	ldr	r2, [r3, #0]
10008606:	7c51      	ldrb	r1, [r2, #17]
10008608:	685b      	ldr	r3, [r3, #4]
1000860a:	7818      	ldrb	r0, [r3, #0]
1000860c:	466b      	mov	r3, sp
1000860e:	3307      	adds	r3, #7
10008610:	2201      	movs	r2, #1
10008612:	4c43      	ldr	r4, [pc, #268]	; (10008720 <mpu_reset_fifo+0x1f0>)
10008614:	47a0      	blx	r4
10008616:	2800      	cmp	r0, #0
10008618:	d172      	bne.n	10008700 <mpu_reset_fifo+0x1d0>
            return -1;
        data = 0;
1000861a:	466b      	mov	r3, sp
1000861c:	3307      	adds	r3, #7
1000861e:	2200      	movs	r2, #0
10008620:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
10008622:	4a3e      	ldr	r2, [pc, #248]	; (1000871c <mpu_reset_fifo+0x1ec>)
10008624:	6811      	ldr	r1, [r2, #0]
10008626:	7949      	ldrb	r1, [r1, #5]
10008628:	6852      	ldr	r2, [r2, #4]
1000862a:	7810      	ldrb	r0, [r2, #0]
1000862c:	2201      	movs	r2, #1
1000862e:	4c3c      	ldr	r4, [pc, #240]	; (10008720 <mpu_reset_fifo+0x1f0>)
10008630:	47a0      	blx	r4
10008632:	1e43      	subs	r3, r0, #1
10008634:	4198      	sbcs	r0, r3
10008636:	4240      	negs	r0, r0
10008638:	e06d      	b.n	10008716 <mpu_reset_fifo+0x1e6>
            return -1;
    } else {
        data = BIT_FIFO_RST;
1000863a:	466b      	mov	r3, sp
1000863c:	3307      	adds	r3, #7
1000863e:	2204      	movs	r2, #4
10008640:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008642:	4a36      	ldr	r2, [pc, #216]	; (1000871c <mpu_reset_fifo+0x1ec>)
10008644:	6811      	ldr	r1, [r2, #0]
10008646:	7909      	ldrb	r1, [r1, #4]
10008648:	6852      	ldr	r2, [r2, #4]
1000864a:	7810      	ldrb	r0, [r2, #0]
1000864c:	2201      	movs	r2, #1
1000864e:	4c34      	ldr	r4, [pc, #208]	; (10008720 <mpu_reset_fifo+0x1f0>)
10008650:	47a0      	blx	r4
10008652:	2800      	cmp	r0, #0
10008654:	d157      	bne.n	10008706 <mpu_reset_fifo+0x1d6>
            return -1;
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
10008656:	4b31      	ldr	r3, [pc, #196]	; (1000871c <mpu_reset_fifo+0x1ec>)
10008658:	7c9b      	ldrb	r3, [r3, #18]
1000865a:	2b00      	cmp	r3, #0
1000865c:	d103      	bne.n	10008666 <mpu_reset_fifo+0x136>
1000865e:	4b2f      	ldr	r3, [pc, #188]	; (1000871c <mpu_reset_fifo+0x1ec>)
10008660:	7a9b      	ldrb	r3, [r3, #10]
10008662:	07db      	lsls	r3, r3, #31
10008664:	d403      	bmi.n	1000866e <mpu_reset_fifo+0x13e>
            data = BIT_FIFO_EN;
10008666:	2240      	movs	r2, #64	; 0x40
10008668:	466b      	mov	r3, sp
1000866a:	71da      	strb	r2, [r3, #7]
1000866c:	e002      	b.n	10008674 <mpu_reset_fifo+0x144>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
1000866e:	2260      	movs	r2, #96	; 0x60
10008670:	466b      	mov	r3, sp
10008672:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008674:	4b29      	ldr	r3, [pc, #164]	; (1000871c <mpu_reset_fifo+0x1ec>)
10008676:	681a      	ldr	r2, [r3, #0]
10008678:	7911      	ldrb	r1, [r2, #4]
1000867a:	685b      	ldr	r3, [r3, #4]
1000867c:	7818      	ldrb	r0, [r3, #0]
1000867e:	466b      	mov	r3, sp
10008680:	3307      	adds	r3, #7
10008682:	2201      	movs	r2, #1
10008684:	4c26      	ldr	r4, [pc, #152]	; (10008720 <mpu_reset_fifo+0x1f0>)
10008686:	47a0      	blx	r4
10008688:	2800      	cmp	r0, #0
1000868a:	d13f      	bne.n	1000870c <mpu_reset_fifo+0x1dc>
            return -1;
        delay_ms(50);
1000868c:	3032      	adds	r0, #50	; 0x32
1000868e:	4b25      	ldr	r3, [pc, #148]	; (10008724 <mpu_reset_fifo+0x1f4>)
10008690:	4798      	blx	r3
        if (st.chip_cfg.int_enable)
10008692:	4b22      	ldr	r3, [pc, #136]	; (1000871c <mpu_reset_fifo+0x1ec>)
10008694:	7c5b      	ldrb	r3, [r3, #17]
10008696:	2b00      	cmp	r3, #0
10008698:	d003      	beq.n	100086a2 <mpu_reset_fifo+0x172>
            data = BIT_DATA_RDY_EN;
1000869a:	2201      	movs	r2, #1
1000869c:	466b      	mov	r3, sp
1000869e:	71da      	strb	r2, [r3, #7]
100086a0:	e002      	b.n	100086a8 <mpu_reset_fifo+0x178>
        else
            data = 0;
100086a2:	2200      	movs	r2, #0
100086a4:	466b      	mov	r3, sp
100086a6:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
100086a8:	4b1c      	ldr	r3, [pc, #112]	; (1000871c <mpu_reset_fifo+0x1ec>)
100086aa:	681a      	ldr	r2, [r3, #0]
100086ac:	7c51      	ldrb	r1, [r2, #17]
100086ae:	685b      	ldr	r3, [r3, #4]
100086b0:	7818      	ldrb	r0, [r3, #0]
100086b2:	466b      	mov	r3, sp
100086b4:	3307      	adds	r3, #7
100086b6:	2201      	movs	r2, #1
100086b8:	4c19      	ldr	r4, [pc, #100]	; (10008720 <mpu_reset_fifo+0x1f0>)
100086ba:	47a0      	blx	r4
100086bc:	2800      	cmp	r0, #0
100086be:	d128      	bne.n	10008712 <mpu_reset_fifo+0x1e2>
            return -1;
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
100086c0:	4a16      	ldr	r2, [pc, #88]	; (1000871c <mpu_reset_fifo+0x1ec>)
100086c2:	0013      	movs	r3, r2
100086c4:	3310      	adds	r3, #16
100086c6:	6811      	ldr	r1, [r2, #0]
100086c8:	7949      	ldrb	r1, [r1, #5]
100086ca:	6852      	ldr	r2, [r2, #4]
100086cc:	7810      	ldrb	r0, [r2, #0]
100086ce:	2201      	movs	r2, #1
100086d0:	4c13      	ldr	r4, [pc, #76]	; (10008720 <mpu_reset_fifo+0x1f0>)
100086d2:	47a0      	blx	r4
100086d4:	1e43      	subs	r3, r0, #1
100086d6:	4198      	sbcs	r0, r3
100086d8:	4240      	negs	r0, r0
100086da:	e01c      	b.n	10008716 <mpu_reset_fifo+0x1e6>
int mpu_reset_fifo(void)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
100086dc:	2001      	movs	r0, #1
100086de:	4240      	negs	r0, r0
100086e0:	e019      	b.n	10008716 <mpu_reset_fifo+0x1e6>

    data = 0;
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
        return -1;
100086e2:	2001      	movs	r0, #1
100086e4:	4240      	negs	r0, r0
100086e6:	e016      	b.n	10008716 <mpu_reset_fifo+0x1e6>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
        return -1;
100086e8:	2001      	movs	r0, #1
100086ea:	4240      	negs	r0, r0
100086ec:	e013      	b.n	10008716 <mpu_reset_fifo+0x1e6>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
        return -1;
100086ee:	2001      	movs	r0, #1
100086f0:	4240      	negs	r0, r0
100086f2:	e010      	b.n	10008716 <mpu_reset_fifo+0x1e6>

    if (st.chip_cfg.dmp_on) {
        data = BIT_FIFO_RST | BIT_DMP_RST;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
100086f4:	2001      	movs	r0, #1
100086f6:	4240      	negs	r0, r0
100086f8:	e00d      	b.n	10008716 <mpu_reset_fifo+0x1e6>
        delay_ms(50);
        data = BIT_DMP_EN | BIT_FIFO_EN;
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
            data |= BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
100086fa:	2001      	movs	r0, #1
100086fc:	4240      	negs	r0, r0
100086fe:	e00a      	b.n	10008716 <mpu_reset_fifo+0x1e6>
        if (st.chip_cfg.int_enable)
            data = BIT_DMP_INT_EN;
        else
            data = 0;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
            return -1;
10008700:	2001      	movs	r0, #1
10008702:	4240      	negs	r0, r0
10008704:	e007      	b.n	10008716 <mpu_reset_fifo+0x1e6>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
            return -1;
    } else {
        data = BIT_FIFO_RST;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
10008706:	2001      	movs	r0, #1
10008708:	4240      	negs	r0, r0
1000870a:	e004      	b.n	10008716 <mpu_reset_fifo+0x1e6>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
            data = BIT_FIFO_EN;
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
1000870c:	2001      	movs	r0, #1
1000870e:	4240      	negs	r0, r0
10008710:	e001      	b.n	10008716 <mpu_reset_fifo+0x1e6>
        if (st.chip_cfg.int_enable)
            data = BIT_DATA_RDY_EN;
        else
            data = 0;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
            return -1;
10008712:	2001      	movs	r0, #1
10008714:	4240      	negs	r0, r0
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
            return -1;
    }
    return 0;
}
10008716:	b002      	add	sp, #8
10008718:	bd10      	pop	{r4, pc}
1000871a:	46c0      	nop			; (mov r8, r8)
1000871c:	10017cbc 	.word	0x10017cbc
10008720:	1000a755 	.word	0x1000a755
10008724:	1000813d 	.word	0x1000813d

10008728 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
10008728:	b510      	push	{r4, lr}
1000872a:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
1000872c:	4b24      	ldr	r3, [pc, #144]	; (100087c0 <mpu_set_gyro_fsr+0x98>)
1000872e:	7a9b      	ldrb	r3, [r3, #10]
10008730:	2b00      	cmp	r3, #0
10008732:	d03b      	beq.n	100087ac <mpu_set_gyro_fsr+0x84>
        return -1;

    switch (fsr) {
10008734:	23fa      	movs	r3, #250	; 0xfa
10008736:	005b      	lsls	r3, r3, #1
10008738:	4298      	cmp	r0, r3
1000873a:	d010      	beq.n	1000875e <mpu_set_gyro_fsr+0x36>
1000873c:	d802      	bhi.n	10008744 <mpu_set_gyro_fsr+0x1c>
1000873e:	28fa      	cmp	r0, #250	; 0xfa
10008740:	d009      	beq.n	10008756 <mpu_set_gyro_fsr+0x2e>
10008742:	e036      	b.n	100087b2 <mpu_set_gyro_fsr+0x8a>
10008744:	23fa      	movs	r3, #250	; 0xfa
10008746:	009b      	lsls	r3, r3, #2
10008748:	4298      	cmp	r0, r3
1000874a:	d00c      	beq.n	10008766 <mpu_set_gyro_fsr+0x3e>
1000874c:	23fa      	movs	r3, #250	; 0xfa
1000874e:	00db      	lsls	r3, r3, #3
10008750:	4298      	cmp	r0, r3
10008752:	d00c      	beq.n	1000876e <mpu_set_gyro_fsr+0x46>
10008754:	e02d      	b.n	100087b2 <mpu_set_gyro_fsr+0x8a>
    case 250:
        data = INV_FSR_250DPS << 3;
10008756:	2200      	movs	r2, #0
10008758:	466b      	mov	r3, sp
1000875a:	71da      	strb	r2, [r3, #7]
        break;
1000875c:	e00a      	b.n	10008774 <mpu_set_gyro_fsr+0x4c>
    case 500:
        data = INV_FSR_500DPS << 3;
1000875e:	2208      	movs	r2, #8
10008760:	466b      	mov	r3, sp
10008762:	71da      	strb	r2, [r3, #7]
        break;
10008764:	e006      	b.n	10008774 <mpu_set_gyro_fsr+0x4c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
10008766:	2210      	movs	r2, #16
10008768:	466b      	mov	r3, sp
1000876a:	71da      	strb	r2, [r3, #7]
        break;
1000876c:	e002      	b.n	10008774 <mpu_set_gyro_fsr+0x4c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
1000876e:	2218      	movs	r2, #24
10008770:	466b      	mov	r3, sp
10008772:	71da      	strb	r2, [r3, #7]
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
10008774:	466b      	mov	r3, sp
10008776:	3307      	adds	r3, #7
10008778:	781b      	ldrb	r3, [r3, #0]
1000877a:	4a11      	ldr	r2, [pc, #68]	; (100087c0 <mpu_set_gyro_fsr+0x98>)
1000877c:	7a12      	ldrb	r2, [r2, #8]
1000877e:	08db      	lsrs	r3, r3, #3
        return 0;
10008780:	2000      	movs	r0, #0
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
10008782:	429a      	cmp	r2, r3
10008784:	d01a      	beq.n	100087bc <mpu_set_gyro_fsr+0x94>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
10008786:	4b0e      	ldr	r3, [pc, #56]	; (100087c0 <mpu_set_gyro_fsr+0x98>)
10008788:	681a      	ldr	r2, [r3, #0]
1000878a:	7991      	ldrb	r1, [r2, #6]
1000878c:	685b      	ldr	r3, [r3, #4]
1000878e:	7818      	ldrb	r0, [r3, #0]
10008790:	466b      	mov	r3, sp
10008792:	3307      	adds	r3, #7
10008794:	2201      	movs	r2, #1
10008796:	4c0b      	ldr	r4, [pc, #44]	; (100087c4 <mpu_set_gyro_fsr+0x9c>)
10008798:	47a0      	blx	r4
1000879a:	2800      	cmp	r0, #0
1000879c:	d10c      	bne.n	100087b8 <mpu_set_gyro_fsr+0x90>
        return -1;
    st.chip_cfg.gyro_fsr = data >> 3;
1000879e:	466b      	mov	r3, sp
100087a0:	3307      	adds	r3, #7
100087a2:	781b      	ldrb	r3, [r3, #0]
100087a4:	08db      	lsrs	r3, r3, #3
100087a6:	4a06      	ldr	r2, [pc, #24]	; (100087c0 <mpu_set_gyro_fsr+0x98>)
100087a8:	7213      	strb	r3, [r2, #8]
    return 0;
100087aa:	e007      	b.n	100087bc <mpu_set_gyro_fsr+0x94>
int mpu_set_gyro_fsr(unsigned short fsr)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
100087ac:	2001      	movs	r0, #1
100087ae:	4240      	negs	r0, r0
100087b0:	e004      	b.n	100087bc <mpu_set_gyro_fsr+0x94>
        break;
    case 2000:
        data = INV_FSR_2000DPS << 3;
        break;
    default:
        return -1;
100087b2:	2001      	movs	r0, #1
100087b4:	4240      	negs	r0, r0
100087b6:	e001      	b.n	100087bc <mpu_set_gyro_fsr+0x94>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
        return 0;
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
        return -1;
100087b8:	2001      	movs	r0, #1
100087ba:	4240      	negs	r0, r0
    st.chip_cfg.gyro_fsr = data >> 3;
    return 0;
}
100087bc:	b002      	add	sp, #8
100087be:	bd10      	pop	{r4, pc}
100087c0:	10017cbc 	.word	0x10017cbc
100087c4:	1000a755 	.word	0x1000a755

100087c8 <mpu_get_accel_fsr>:
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
    switch (st.chip_cfg.accel_fsr) {
100087c8:	4b11      	ldr	r3, [pc, #68]	; (10008810 <mpu_get_accel_fsr+0x48>)
100087ca:	7a5b      	ldrb	r3, [r3, #9]
100087cc:	2b01      	cmp	r3, #1
100087ce:	d009      	beq.n	100087e4 <mpu_get_accel_fsr+0x1c>
100087d0:	2b00      	cmp	r3, #0
100087d2:	d004      	beq.n	100087de <mpu_get_accel_fsr+0x16>
100087d4:	2b02      	cmp	r3, #2
100087d6:	d008      	beq.n	100087ea <mpu_get_accel_fsr+0x22>
100087d8:	2b03      	cmp	r3, #3
100087da:	d009      	beq.n	100087f0 <mpu_get_accel_fsr+0x28>
100087dc:	e014      	b.n	10008808 <mpu_get_accel_fsr+0x40>
    case INV_FSR_2G:
        fsr[0] = 2;
100087de:	2302      	movs	r3, #2
100087e0:	7003      	strb	r3, [r0, #0]
        break;
100087e2:	e007      	b.n	100087f4 <mpu_get_accel_fsr+0x2c>
    case INV_FSR_4G:
        fsr[0] = 4;
100087e4:	2304      	movs	r3, #4
100087e6:	7003      	strb	r3, [r0, #0]
        break;
100087e8:	e004      	b.n	100087f4 <mpu_get_accel_fsr+0x2c>
    case INV_FSR_8G:
        fsr[0] = 8;
100087ea:	2308      	movs	r3, #8
100087ec:	7003      	strb	r3, [r0, #0]
        break;
100087ee:	e001      	b.n	100087f4 <mpu_get_accel_fsr+0x2c>
    case INV_FSR_16G:
        fsr[0] = 16;
100087f0:	2310      	movs	r3, #16
100087f2:	7003      	strb	r3, [r0, #0]
        break;
    default:
        return -1;
    }
    if (st.chip_cfg.accel_half)
100087f4:	4b06      	ldr	r3, [pc, #24]	; (10008810 <mpu_get_accel_fsr+0x48>)
100087f6:	7cda      	ldrb	r2, [r3, #19]
        fsr[0] <<= 1;
    return 0;
100087f8:	2300      	movs	r3, #0
        fsr[0] = 16;
        break;
    default:
        return -1;
    }
    if (st.chip_cfg.accel_half)
100087fa:	2a00      	cmp	r2, #0
100087fc:	d006      	beq.n	1000880c <mpu_get_accel_fsr+0x44>
        fsr[0] <<= 1;
100087fe:	7803      	ldrb	r3, [r0, #0]
10008800:	005b      	lsls	r3, r3, #1
10008802:	7003      	strb	r3, [r0, #0]
    return 0;
10008804:	2300      	movs	r3, #0
10008806:	e001      	b.n	1000880c <mpu_get_accel_fsr+0x44>
        break;
    case INV_FSR_16G:
        fsr[0] = 16;
        break;
    default:
        return -1;
10008808:	2301      	movs	r3, #1
1000880a:	425b      	negs	r3, r3
    }
    if (st.chip_cfg.accel_half)
        fsr[0] <<= 1;
    return 0;
}
1000880c:	0018      	movs	r0, r3
1000880e:	4770      	bx	lr
10008810:	10017cbc 	.word	0x10017cbc

10008814 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
10008814:	b510      	push	{r4, lr}
10008816:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
10008818:	4b21      	ldr	r3, [pc, #132]	; (100088a0 <mpu_set_accel_fsr+0x8c>)
1000881a:	7a9b      	ldrb	r3, [r3, #10]
1000881c:	2b00      	cmp	r3, #0
1000881e:	d035      	beq.n	1000888c <mpu_set_accel_fsr+0x78>
        return -1;

    switch (fsr) {
10008820:	2804      	cmp	r0, #4
10008822:	d00c      	beq.n	1000883e <mpu_set_accel_fsr+0x2a>
10008824:	d802      	bhi.n	1000882c <mpu_set_accel_fsr+0x18>
10008826:	2802      	cmp	r0, #2
10008828:	d005      	beq.n	10008836 <mpu_set_accel_fsr+0x22>
1000882a:	e032      	b.n	10008892 <mpu_set_accel_fsr+0x7e>
1000882c:	2808      	cmp	r0, #8
1000882e:	d00a      	beq.n	10008846 <mpu_set_accel_fsr+0x32>
10008830:	2810      	cmp	r0, #16
10008832:	d00c      	beq.n	1000884e <mpu_set_accel_fsr+0x3a>
10008834:	e02d      	b.n	10008892 <mpu_set_accel_fsr+0x7e>
    case 2:
        data = INV_FSR_2G << 3;
10008836:	2200      	movs	r2, #0
10008838:	466b      	mov	r3, sp
1000883a:	71da      	strb	r2, [r3, #7]
        break;
1000883c:	e00a      	b.n	10008854 <mpu_set_accel_fsr+0x40>
    case 4:
        data = INV_FSR_4G << 3;
1000883e:	2208      	movs	r2, #8
10008840:	466b      	mov	r3, sp
10008842:	71da      	strb	r2, [r3, #7]
        break;
10008844:	e006      	b.n	10008854 <mpu_set_accel_fsr+0x40>
    case 8:
        data = INV_FSR_8G << 3;
10008846:	2210      	movs	r2, #16
10008848:	466b      	mov	r3, sp
1000884a:	71da      	strb	r2, [r3, #7]
        break;
1000884c:	e002      	b.n	10008854 <mpu_set_accel_fsr+0x40>
    case 16:
        data = INV_FSR_16G << 3;
1000884e:	2218      	movs	r2, #24
10008850:	466b      	mov	r3, sp
10008852:	71da      	strb	r2, [r3, #7]
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
10008854:	466b      	mov	r3, sp
10008856:	3307      	adds	r3, #7
10008858:	781b      	ldrb	r3, [r3, #0]
1000885a:	4a11      	ldr	r2, [pc, #68]	; (100088a0 <mpu_set_accel_fsr+0x8c>)
1000885c:	7a52      	ldrb	r2, [r2, #9]
1000885e:	08db      	lsrs	r3, r3, #3
        return 0;
10008860:	2000      	movs	r0, #0
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
10008862:	429a      	cmp	r2, r3
10008864:	d01a      	beq.n	1000889c <mpu_set_accel_fsr+0x88>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
10008866:	4b0e      	ldr	r3, [pc, #56]	; (100088a0 <mpu_set_accel_fsr+0x8c>)
10008868:	681a      	ldr	r2, [r3, #0]
1000886a:	79d1      	ldrb	r1, [r2, #7]
1000886c:	685b      	ldr	r3, [r3, #4]
1000886e:	7818      	ldrb	r0, [r3, #0]
10008870:	466b      	mov	r3, sp
10008872:	3307      	adds	r3, #7
10008874:	2201      	movs	r2, #1
10008876:	4c0b      	ldr	r4, [pc, #44]	; (100088a4 <mpu_set_accel_fsr+0x90>)
10008878:	47a0      	blx	r4
1000887a:	2800      	cmp	r0, #0
1000887c:	d10c      	bne.n	10008898 <mpu_set_accel_fsr+0x84>
        return -1;
    st.chip_cfg.accel_fsr = data >> 3;
1000887e:	466b      	mov	r3, sp
10008880:	3307      	adds	r3, #7
10008882:	781b      	ldrb	r3, [r3, #0]
10008884:	08db      	lsrs	r3, r3, #3
10008886:	4a06      	ldr	r2, [pc, #24]	; (100088a0 <mpu_set_accel_fsr+0x8c>)
10008888:	7253      	strb	r3, [r2, #9]
    return 0;
1000888a:	e007      	b.n	1000889c <mpu_set_accel_fsr+0x88>
int mpu_set_accel_fsr(unsigned char fsr)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
1000888c:	2001      	movs	r0, #1
1000888e:	4240      	negs	r0, r0
10008890:	e004      	b.n	1000889c <mpu_set_accel_fsr+0x88>
        break;
    case 16:
        data = INV_FSR_16G << 3;
        break;
    default:
        return -1;
10008892:	2001      	movs	r0, #1
10008894:	4240      	negs	r0, r0
10008896:	e001      	b.n	1000889c <mpu_set_accel_fsr+0x88>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
        return 0;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
        return -1;
10008898:	2001      	movs	r0, #1
1000889a:	4240      	negs	r0, r0
    st.chip_cfg.accel_fsr = data >> 3;
    return 0;
}
1000889c:	b002      	add	sp, #8
1000889e:	bd10      	pop	{r4, pc}
100088a0:	10017cbc 	.word	0x10017cbc
100088a4:	1000a755 	.word	0x1000a755

100088a8 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
100088a8:	b510      	push	{r4, lr}
100088aa:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
100088ac:	4b2b      	ldr	r3, [pc, #172]	; (1000895c <mpu_set_lpf+0xb4>)
100088ae:	7a9b      	ldrb	r3, [r3, #10]
100088b0:	2b00      	cmp	r3, #0
100088b2:	d049      	beq.n	10008948 <mpu_set_lpf+0xa0>
        return -1;

    if (lpf >= 188)
100088b4:	28bb      	cmp	r0, #187	; 0xbb
100088b6:	d903      	bls.n	100088c0 <mpu_set_lpf+0x18>
        data = INV_FILTER_188HZ;
100088b8:	2201      	movs	r2, #1
100088ba:	466b      	mov	r3, sp
100088bc:	71da      	strb	r2, [r3, #7]
100088be:	e01a      	b.n	100088f6 <mpu_set_lpf+0x4e>
    else if (lpf >= 98)
100088c0:	2861      	cmp	r0, #97	; 0x61
100088c2:	d903      	bls.n	100088cc <mpu_set_lpf+0x24>
        data = INV_FILTER_98HZ;
100088c4:	2202      	movs	r2, #2
100088c6:	466b      	mov	r3, sp
100088c8:	71da      	strb	r2, [r3, #7]
100088ca:	e014      	b.n	100088f6 <mpu_set_lpf+0x4e>
    else if (lpf >= 42)
100088cc:	2829      	cmp	r0, #41	; 0x29
100088ce:	d903      	bls.n	100088d8 <mpu_set_lpf+0x30>
        data = INV_FILTER_42HZ;
100088d0:	2203      	movs	r2, #3
100088d2:	466b      	mov	r3, sp
100088d4:	71da      	strb	r2, [r3, #7]
100088d6:	e00e      	b.n	100088f6 <mpu_set_lpf+0x4e>
    else if (lpf >= 20)
100088d8:	2813      	cmp	r0, #19
100088da:	d903      	bls.n	100088e4 <mpu_set_lpf+0x3c>
        data = INV_FILTER_20HZ;
100088dc:	2204      	movs	r2, #4
100088de:	466b      	mov	r3, sp
100088e0:	71da      	strb	r2, [r3, #7]
100088e2:	e008      	b.n	100088f6 <mpu_set_lpf+0x4e>
    else if (lpf >= 10)
100088e4:	2809      	cmp	r0, #9
100088e6:	d903      	bls.n	100088f0 <mpu_set_lpf+0x48>
        data = INV_FILTER_10HZ;
100088e8:	2205      	movs	r2, #5
100088ea:	466b      	mov	r3, sp
100088ec:	71da      	strb	r2, [r3, #7]
100088ee:	e002      	b.n	100088f6 <mpu_set_lpf+0x4e>
    else
        data = INV_FILTER_5HZ;
100088f0:	2206      	movs	r2, #6
100088f2:	466b      	mov	r3, sp
100088f4:	71da      	strb	r2, [r3, #7]

    if (st.chip_cfg.lpf == data)
100088f6:	4b19      	ldr	r3, [pc, #100]	; (1000895c <mpu_set_lpf+0xb4>)
100088f8:	7ada      	ldrb	r2, [r3, #11]
100088fa:	466b      	mov	r3, sp
100088fc:	3307      	adds	r3, #7
100088fe:	781b      	ldrb	r3, [r3, #0]
        return 0;
10008900:	2000      	movs	r0, #0
    else if (lpf >= 10)
        data = INV_FILTER_10HZ;
    else
        data = INV_FILTER_5HZ;

    if (st.chip_cfg.lpf == data)
10008902:	429a      	cmp	r2, r3
10008904:	d028      	beq.n	10008958 <mpu_set_lpf+0xb0>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
10008906:	4b15      	ldr	r3, [pc, #84]	; (1000895c <mpu_set_lpf+0xb4>)
10008908:	681a      	ldr	r2, [r3, #0]
1000890a:	7891      	ldrb	r1, [r2, #2]
1000890c:	685b      	ldr	r3, [r3, #4]
1000890e:	7818      	ldrb	r0, [r3, #0]
10008910:	466b      	mov	r3, sp
10008912:	3307      	adds	r3, #7
10008914:	2201      	movs	r2, #1
10008916:	4c12      	ldr	r4, [pc, #72]	; (10008960 <mpu_set_lpf+0xb8>)
10008918:	47a0      	blx	r4
1000891a:	2800      	cmp	r0, #0
1000891c:	d117      	bne.n	1000894e <mpu_set_lpf+0xa6>
        return -1;
#ifdef MPU6500
    data = BIT_FIFO_SIZE_1024 | data;
1000891e:	466b      	mov	r3, sp
10008920:	3307      	adds	r3, #7
10008922:	7819      	ldrb	r1, [r3, #0]
10008924:	2240      	movs	r2, #64	; 0x40
10008926:	430a      	orrs	r2, r1
10008928:	701a      	strb	r2, [r3, #0]

    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, &data))
1000892a:	4a0c      	ldr	r2, [pc, #48]	; (1000895c <mpu_set_lpf+0xb4>)
1000892c:	6811      	ldr	r1, [r2, #0]
1000892e:	7a09      	ldrb	r1, [r1, #8]
10008930:	6852      	ldr	r2, [r2, #4]
10008932:	7810      	ldrb	r0, [r2, #0]
10008934:	2201      	movs	r2, #1
10008936:	4c0a      	ldr	r4, [pc, #40]	; (10008960 <mpu_set_lpf+0xb8>)
10008938:	47a0      	blx	r4
1000893a:	2800      	cmp	r0, #0
1000893c:	d10a      	bne.n	10008954 <mpu_set_lpf+0xac>
            return -1;
#endif
    st.chip_cfg.lpf = data;
1000893e:	466b      	mov	r3, sp
10008940:	79da      	ldrb	r2, [r3, #7]
10008942:	4b06      	ldr	r3, [pc, #24]	; (1000895c <mpu_set_lpf+0xb4>)
10008944:	72da      	strb	r2, [r3, #11]
    return 0;
10008946:	e007      	b.n	10008958 <mpu_set_lpf+0xb0>
int mpu_set_lpf(unsigned short lpf)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
10008948:	2001      	movs	r0, #1
1000894a:	4240      	negs	r0, r0
1000894c:	e004      	b.n	10008958 <mpu_set_lpf+0xb0>
        data = INV_FILTER_5HZ;

    if (st.chip_cfg.lpf == data)
        return 0;
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
        return -1;
1000894e:	2001      	movs	r0, #1
10008950:	4240      	negs	r0, r0
10008952:	e001      	b.n	10008958 <mpu_set_lpf+0xb0>
#ifdef MPU6500
    data = BIT_FIFO_SIZE_1024 | data;

    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, &data))
            return -1;
10008954:	2001      	movs	r0, #1
10008956:	4240      	negs	r0, r0
#endif
    st.chip_cfg.lpf = data;
    return 0;
}
10008958:	b002      	add	sp, #8
1000895a:	bd10      	pop	{r4, pc}
1000895c:	10017cbc 	.word	0x10017cbc
10008960:	1000a755 	.word	0x1000a755

10008964 <mpu_get_sample_rate>:
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
    if (st.chip_cfg.dmp_on)
10008964:	2324      	movs	r3, #36	; 0x24
10008966:	4a05      	ldr	r2, [pc, #20]	; (1000897c <mpu_get_sample_rate+0x18>)
10008968:	5cd3      	ldrb	r3, [r2, r3]
1000896a:	2b00      	cmp	r3, #0
1000896c:	d103      	bne.n	10008976 <mpu_get_sample_rate+0x12>
        return -1;
    else
        rate[0] = st.chip_cfg.sample_rate;
1000896e:	89d3      	ldrh	r3, [r2, #14]
10008970:	8003      	strh	r3, [r0, #0]
    return 0;
10008972:	2000      	movs	r0, #0
10008974:	e001      	b.n	1000897a <mpu_get_sample_rate+0x16>
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
    if (st.chip_cfg.dmp_on)
        return -1;
10008976:	2001      	movs	r0, #1
10008978:	4240      	negs	r0, r0
    else
        rate[0] = st.chip_cfg.sample_rate;
    return 0;
}
1000897a:	4770      	bx	lr
1000897c:	10017cbc 	.word	0x10017cbc

10008980 <mpu_set_compass_sample_rate>:
 *  mpu_get_compass_sample_rate to check the actual setting.
 *  @param[in]  rate    Desired compass sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_compass_sample_rate(unsigned short rate)
{
10008980:	b530      	push	{r4, r5, lr}
10008982:	b083      	sub	sp, #12
10008984:	1e01      	subs	r1, r0, #0
#ifdef AK89xx_SECONDARY
    unsigned char div;
    if (!rate || rate > st.chip_cfg.sample_rate || rate > MAX_COMPASS_SAMPLE_RATE)
10008986:	d020      	beq.n	100089ca <mpu_set_compass_sample_rate+0x4a>
10008988:	4b17      	ldr	r3, [pc, #92]	; (100089e8 <mpu_set_compass_sample_rate+0x68>)
1000898a:	89d8      	ldrh	r0, [r3, #14]
1000898c:	4281      	cmp	r1, r0
1000898e:	d81f      	bhi.n	100089d0 <mpu_set_compass_sample_rate+0x50>
10008990:	2964      	cmp	r1, #100	; 0x64
10008992:	d820      	bhi.n	100089d6 <mpu_set_compass_sample_rate+0x56>
        return -1;

    div = st.chip_cfg.sample_rate / rate - 1;
10008994:	466b      	mov	r3, sp
10008996:	1ddc      	adds	r4, r3, #7
10008998:	4b14      	ldr	r3, [pc, #80]	; (100089ec <mpu_set_compass_sample_rate+0x6c>)
1000899a:	4798      	blx	r3
1000899c:	3801      	subs	r0, #1
1000899e:	7020      	strb	r0, [r4, #0]
    if (i2c_write(st.hw->addr, st.reg->s4_ctrl, 1, &div))
100089a0:	4b11      	ldr	r3, [pc, #68]	; (100089e8 <mpu_set_compass_sample_rate+0x68>)
100089a2:	2224      	movs	r2, #36	; 0x24
100089a4:	6819      	ldr	r1, [r3, #0]
100089a6:	5c89      	ldrb	r1, [r1, r2]
100089a8:	685b      	ldr	r3, [r3, #4]
100089aa:	7818      	ldrb	r0, [r3, #0]
100089ac:	0023      	movs	r3, r4
100089ae:	3a23      	subs	r2, #35	; 0x23
100089b0:	4c0f      	ldr	r4, [pc, #60]	; (100089f0 <mpu_set_compass_sample_rate+0x70>)
100089b2:	47a0      	blx	r4
100089b4:	1e04      	subs	r4, r0, #0
100089b6:	d111      	bne.n	100089dc <mpu_set_compass_sample_rate+0x5c>
        return -1;
    st.chip_cfg.compass_sample_rate = st.chip_cfg.sample_rate / (div + 1);
100089b8:	4d0b      	ldr	r5, [pc, #44]	; (100089e8 <mpu_set_compass_sample_rate+0x68>)
100089ba:	89e8      	ldrh	r0, [r5, #14]
100089bc:	466b      	mov	r3, sp
100089be:	79d9      	ldrb	r1, [r3, #7]
100089c0:	3101      	adds	r1, #1
100089c2:	4b0c      	ldr	r3, [pc, #48]	; (100089f4 <mpu_set_compass_sample_rate+0x74>)
100089c4:	4798      	blx	r3
100089c6:	8528      	strh	r0, [r5, #40]	; 0x28
    return 0;
100089c8:	e00a      	b.n	100089e0 <mpu_set_compass_sample_rate+0x60>
int mpu_set_compass_sample_rate(unsigned short rate)
{
#ifdef AK89xx_SECONDARY
    unsigned char div;
    if (!rate || rate > st.chip_cfg.sample_rate || rate > MAX_COMPASS_SAMPLE_RATE)
        return -1;
100089ca:	2401      	movs	r4, #1
100089cc:	4264      	negs	r4, r4
100089ce:	e007      	b.n	100089e0 <mpu_set_compass_sample_rate+0x60>
100089d0:	2401      	movs	r4, #1
100089d2:	4264      	negs	r4, r4
100089d4:	e004      	b.n	100089e0 <mpu_set_compass_sample_rate+0x60>
100089d6:	2401      	movs	r4, #1
100089d8:	4264      	negs	r4, r4
100089da:	e001      	b.n	100089e0 <mpu_set_compass_sample_rate+0x60>

    div = st.chip_cfg.sample_rate / rate - 1;
    if (i2c_write(st.hw->addr, st.reg->s4_ctrl, 1, &div))
        return -1;
100089dc:	2401      	movs	r4, #1
100089de:	4264      	negs	r4, r4
    st.chip_cfg.compass_sample_rate = st.chip_cfg.sample_rate / (div + 1);
    return 0;
#else
    return -1;
#endif
}
100089e0:	0020      	movs	r0, r4
100089e2:	b003      	add	sp, #12
100089e4:	bd30      	pop	{r4, r5, pc}
100089e6:	46c0      	nop			; (mov r8, r8)
100089e8:	10017cbc 	.word	0x10017cbc
100089ec:	10012c51 	.word	0x10012c51
100089f0:	1000a755 	.word	0x1000a755
100089f4:	10012d65 	.word	0x10012d65

100089f8 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
100089f8:	b570      	push	{r4, r5, r6, lr}
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;

    if (st.chip_cfg.dmp_on)
100089fa:	2324      	movs	r3, #36	; 0x24
100089fc:	4a16      	ldr	r2, [pc, #88]	; (10008a58 <mpu_configure_fifo+0x60>)
100089fe:	5cd3      	ldrb	r3, [r2, r3]
        return 0;
10008a00:	2400      	movs	r4, #0
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;

    if (st.chip_cfg.dmp_on)
10008a02:	2b00      	cmp	r3, #0
10008a04:	d126      	bne.n	10008a54 <mpu_configure_fifo+0x5c>
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
10008a06:	7a94      	ldrb	r4, [r2, #10]
10008a08:	2c00      	cmp	r4, #0
10008a0a:	d015      	beq.n	10008a38 <mpu_configure_fifo+0x40>
{
    unsigned char prev;
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
10008a0c:	2301      	movs	r3, #1
10008a0e:	4398      	bics	r0, r3
    if (st.chip_cfg.dmp_on)
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
            return -1;
        prev = st.chip_cfg.fifo_enable;
10008a10:	7c15      	ldrb	r5, [r2, #16]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
10008a12:	4004      	ands	r4, r0
10008a14:	7414      	strb	r4, [r2, #16]
        if (st.chip_cfg.fifo_enable != sensors)
10008a16:	1b04      	subs	r4, r0, r4
10008a18:	1e63      	subs	r3, r4, #1
10008a1a:	419c      	sbcs	r4, r3
10008a1c:	4264      	negs	r4, r4
             * asleep.
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
10008a1e:	2800      	cmp	r0, #0
10008a20:	d10d      	bne.n	10008a3e <mpu_configure_fifo+0x46>
10008a22:	7d13      	ldrb	r3, [r2, #20]
10008a24:	2b00      	cmp	r3, #0
10008a26:	d112      	bne.n	10008a4e <mpu_configure_fifo+0x56>
            set_int_enable(1);
        else
            set_int_enable(0);
10008a28:	4b0c      	ldr	r3, [pc, #48]	; (10008a5c <mpu_configure_fifo+0x64>)
10008a2a:	4798      	blx	r3
10008a2c:	e012      	b.n	10008a54 <mpu_configure_fifo+0x5c>
        if (sensors) {
            if (mpu_reset_fifo()) {
                st.chip_cfg.fifo_enable = prev;
10008a2e:	4b0a      	ldr	r3, [pc, #40]	; (10008a58 <mpu_configure_fifo+0x60>)
10008a30:	741d      	strb	r5, [r3, #16]
                return -1;
10008a32:	2401      	movs	r4, #1
10008a34:	4264      	negs	r4, r4
10008a36:	e00d      	b.n	10008a54 <mpu_configure_fifo+0x5c>

    if (st.chip_cfg.dmp_on)
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
            return -1;
10008a38:	2401      	movs	r4, #1
10008a3a:	4264      	negs	r4, r4
10008a3c:	e00a      	b.n	10008a54 <mpu_configure_fifo+0x5c>
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
            set_int_enable(1);
10008a3e:	2001      	movs	r0, #1
10008a40:	4b06      	ldr	r3, [pc, #24]	; (10008a5c <mpu_configure_fifo+0x64>)
10008a42:	4798      	blx	r3
        else
            set_int_enable(0);
        if (sensors) {
            if (mpu_reset_fifo()) {
10008a44:	4b06      	ldr	r3, [pc, #24]	; (10008a60 <mpu_configure_fifo+0x68>)
10008a46:	4798      	blx	r3
10008a48:	2800      	cmp	r0, #0
10008a4a:	d003      	beq.n	10008a54 <mpu_configure_fifo+0x5c>
10008a4c:	e7ef      	b.n	10008a2e <mpu_configure_fifo+0x36>
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
            set_int_enable(1);
10008a4e:	2001      	movs	r0, #1
10008a50:	4b02      	ldr	r3, [pc, #8]	; (10008a5c <mpu_configure_fifo+0x64>)
10008a52:	4798      	blx	r3
            }
        }
    }

    return result;
}
10008a54:	0020      	movs	r0, r4
10008a56:	bd70      	pop	{r4, r5, r6, pc}
10008a58:	10017cbc 	.word	0x10017cbc
10008a5c:	1000848d 	.word	0x1000848d
10008a60:	10008531 	.word	0x10008531

10008a64 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
10008a64:	b530      	push	{r4, r5, lr}
10008a66:	b083      	sub	sp, #12
10008a68:	0004      	movs	r4, r0
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
10008a6a:	4b59      	ldr	r3, [pc, #356]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008a6c:	7c9b      	ldrb	r3, [r3, #18]
10008a6e:	4283      	cmp	r3, r0
10008a70:	d100      	bne.n	10008a74 <mpu_set_bypass+0x10>
10008a72:	e097      	b.n	10008ba4 <mpu_set_bypass+0x140>
        return 0;

    if (bypass_on) {
10008a74:	2800      	cmp	r0, #0
10008a76:	d042      	beq.n	10008afe <mpu_set_bypass+0x9a>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10008a78:	4b55      	ldr	r3, [pc, #340]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008a7a:	681a      	ldr	r2, [r3, #0]
10008a7c:	7911      	ldrb	r1, [r2, #4]
10008a7e:	685b      	ldr	r3, [r3, #4]
10008a80:	7818      	ldrb	r0, [r3, #0]
10008a82:	466b      	mov	r3, sp
10008a84:	3307      	adds	r3, #7
10008a86:	2201      	movs	r2, #1
10008a88:	4d52      	ldr	r5, [pc, #328]	; (10008bd4 <mpu_set_bypass+0x170>)
10008a8a:	47a8      	blx	r5
10008a8c:	2800      	cmp	r0, #0
10008a8e:	d000      	beq.n	10008a92 <mpu_set_bypass+0x2e>
10008a90:	e08a      	b.n	10008ba8 <mpu_set_bypass+0x144>
            return -1;
        tmp &= ~BIT_AUX_IF_EN;
10008a92:	466b      	mov	r3, sp
10008a94:	3307      	adds	r3, #7
10008a96:	781a      	ldrb	r2, [r3, #0]
10008a98:	2120      	movs	r1, #32
10008a9a:	438a      	bics	r2, r1
10008a9c:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10008a9e:	4a4c      	ldr	r2, [pc, #304]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008aa0:	6811      	ldr	r1, [r2, #0]
10008aa2:	7909      	ldrb	r1, [r1, #4]
10008aa4:	6852      	ldr	r2, [r2, #4]
10008aa6:	7810      	ldrb	r0, [r2, #0]
10008aa8:	2201      	movs	r2, #1
10008aaa:	4d4b      	ldr	r5, [pc, #300]	; (10008bd8 <mpu_set_bypass+0x174>)
10008aac:	47a8      	blx	r5
10008aae:	2800      	cmp	r0, #0
10008ab0:	d17d      	bne.n	10008bae <mpu_set_bypass+0x14a>
            return -1;
        delay_ms(3);
10008ab2:	3003      	adds	r0, #3
10008ab4:	4b49      	ldr	r3, [pc, #292]	; (10008bdc <mpu_set_bypass+0x178>)
10008ab6:	4798      	blx	r3
        tmp = BIT_BYPASS_EN;
10008ab8:	2202      	movs	r2, #2
10008aba:	466b      	mov	r3, sp
10008abc:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.active_low_int)
10008abe:	2322      	movs	r3, #34	; 0x22
10008ac0:	4a43      	ldr	r2, [pc, #268]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008ac2:	5cd3      	ldrb	r3, [r2, r3]
10008ac4:	2b00      	cmp	r3, #0
10008ac6:	d002      	beq.n	10008ace <mpu_set_bypass+0x6a>
            tmp |= BIT_ACTL;
10008ac8:	2282      	movs	r2, #130	; 0x82
10008aca:	466b      	mov	r3, sp
10008acc:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.latched_int)
10008ace:	2323      	movs	r3, #35	; 0x23
10008ad0:	4a3f      	ldr	r2, [pc, #252]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008ad2:	5cd3      	ldrb	r3, [r2, r3]
10008ad4:	2b00      	cmp	r3, #0
10008ad6:	d005      	beq.n	10008ae4 <mpu_set_bypass+0x80>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
10008ad8:	466b      	mov	r3, sp
10008ada:	1dda      	adds	r2, r3, #7
10008adc:	79d9      	ldrb	r1, [r3, #7]
10008ade:	2330      	movs	r3, #48	; 0x30
10008ae0:	430b      	orrs	r3, r1
10008ae2:	7013      	strb	r3, [r2, #0]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
10008ae4:	4b3a      	ldr	r3, [pc, #232]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008ae6:	681a      	ldr	r2, [r3, #0]
10008ae8:	7dd1      	ldrb	r1, [r2, #23]
10008aea:	685b      	ldr	r3, [r3, #4]
10008aec:	7818      	ldrb	r0, [r3, #0]
10008aee:	466b      	mov	r3, sp
10008af0:	3307      	adds	r3, #7
10008af2:	2201      	movs	r2, #1
10008af4:	4d38      	ldr	r5, [pc, #224]	; (10008bd8 <mpu_set_bypass+0x174>)
10008af6:	47a8      	blx	r5
10008af8:	2800      	cmp	r0, #0
10008afa:	d04f      	beq.n	10008b9c <mpu_set_bypass+0x138>
10008afc:	e05a      	b.n	10008bb4 <mpu_set_bypass+0x150>
            return -1;
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10008afe:	4b34      	ldr	r3, [pc, #208]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008b00:	681a      	ldr	r2, [r3, #0]
10008b02:	7911      	ldrb	r1, [r2, #4]
10008b04:	685b      	ldr	r3, [r3, #4]
10008b06:	7818      	ldrb	r0, [r3, #0]
10008b08:	466b      	mov	r3, sp
10008b0a:	3307      	adds	r3, #7
10008b0c:	2201      	movs	r2, #1
10008b0e:	4d31      	ldr	r5, [pc, #196]	; (10008bd4 <mpu_set_bypass+0x170>)
10008b10:	47a8      	blx	r5
10008b12:	2800      	cmp	r0, #0
10008b14:	d151      	bne.n	10008bba <mpu_set_bypass+0x156>
            return -1;
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
10008b16:	4b2e      	ldr	r3, [pc, #184]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008b18:	7a9b      	ldrb	r3, [r3, #10]
10008b1a:	07db      	lsls	r3, r3, #31
10008b1c:	d506      	bpl.n	10008b2c <mpu_set_bypass+0xc8>
            tmp |= BIT_AUX_IF_EN;
10008b1e:	466b      	mov	r3, sp
10008b20:	1dda      	adds	r2, r3, #7
10008b22:	79d9      	ldrb	r1, [r3, #7]
10008b24:	2320      	movs	r3, #32
10008b26:	430b      	orrs	r3, r1
10008b28:	7013      	strb	r3, [r2, #0]
10008b2a:	e005      	b.n	10008b38 <mpu_set_bypass+0xd4>
        else
            tmp &= ~BIT_AUX_IF_EN;
10008b2c:	466b      	mov	r3, sp
10008b2e:	1dda      	adds	r2, r3, #7
10008b30:	79db      	ldrb	r3, [r3, #7]
10008b32:	2120      	movs	r1, #32
10008b34:	438b      	bics	r3, r1
10008b36:	7013      	strb	r3, [r2, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10008b38:	4b25      	ldr	r3, [pc, #148]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008b3a:	681a      	ldr	r2, [r3, #0]
10008b3c:	7911      	ldrb	r1, [r2, #4]
10008b3e:	685b      	ldr	r3, [r3, #4]
10008b40:	7818      	ldrb	r0, [r3, #0]
10008b42:	466b      	mov	r3, sp
10008b44:	3307      	adds	r3, #7
10008b46:	2201      	movs	r2, #1
10008b48:	4d23      	ldr	r5, [pc, #140]	; (10008bd8 <mpu_set_bypass+0x174>)
10008b4a:	47a8      	blx	r5
10008b4c:	2800      	cmp	r0, #0
10008b4e:	d137      	bne.n	10008bc0 <mpu_set_bypass+0x15c>
            return -1;
        delay_ms(3);
10008b50:	3003      	adds	r0, #3
10008b52:	4b22      	ldr	r3, [pc, #136]	; (10008bdc <mpu_set_bypass+0x178>)
10008b54:	4798      	blx	r3
        if (st.chip_cfg.active_low_int)
10008b56:	2322      	movs	r3, #34	; 0x22
10008b58:	4a1d      	ldr	r2, [pc, #116]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008b5a:	5cd3      	ldrb	r3, [r2, r3]
10008b5c:	2b00      	cmp	r3, #0
10008b5e:	d003      	beq.n	10008b68 <mpu_set_bypass+0x104>
            tmp = BIT_ACTL;
10008b60:	2280      	movs	r2, #128	; 0x80
10008b62:	466b      	mov	r3, sp
10008b64:	71da      	strb	r2, [r3, #7]
10008b66:	e002      	b.n	10008b6e <mpu_set_bypass+0x10a>
        else
            tmp = 0;
10008b68:	2200      	movs	r2, #0
10008b6a:	466b      	mov	r3, sp
10008b6c:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.latched_int)
10008b6e:	2323      	movs	r3, #35	; 0x23
10008b70:	4a17      	ldr	r2, [pc, #92]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008b72:	5cd3      	ldrb	r3, [r2, r3]
10008b74:	2b00      	cmp	r3, #0
10008b76:	d005      	beq.n	10008b84 <mpu_set_bypass+0x120>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
10008b78:	466b      	mov	r3, sp
10008b7a:	1dda      	adds	r2, r3, #7
10008b7c:	79d9      	ldrb	r1, [r3, #7]
10008b7e:	2330      	movs	r3, #48	; 0x30
10008b80:	430b      	orrs	r3, r1
10008b82:	7013      	strb	r3, [r2, #0]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
10008b84:	4b12      	ldr	r3, [pc, #72]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008b86:	681a      	ldr	r2, [r3, #0]
10008b88:	7dd1      	ldrb	r1, [r2, #23]
10008b8a:	685b      	ldr	r3, [r3, #4]
10008b8c:	7818      	ldrb	r0, [r3, #0]
10008b8e:	466b      	mov	r3, sp
10008b90:	3307      	adds	r3, #7
10008b92:	2201      	movs	r2, #1
10008b94:	4d10      	ldr	r5, [pc, #64]	; (10008bd8 <mpu_set_bypass+0x174>)
10008b96:	47a8      	blx	r5
10008b98:	2800      	cmp	r0, #0
10008b9a:	d114      	bne.n	10008bc6 <mpu_set_bypass+0x162>
            return -1;
    }
    st.chip_cfg.bypass_mode = bypass_on;
10008b9c:	4b0c      	ldr	r3, [pc, #48]	; (10008bd0 <mpu_set_bypass+0x16c>)
10008b9e:	749c      	strb	r4, [r3, #18]
    return 0;
10008ba0:	2000      	movs	r0, #0
10008ba2:	e012      	b.n	10008bca <mpu_set_bypass+0x166>
int mpu_set_bypass(unsigned char bypass_on)
{
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
        return 0;
10008ba4:	2000      	movs	r0, #0
10008ba6:	e010      	b.n	10008bca <mpu_set_bypass+0x166>

    if (bypass_on) {
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
10008ba8:	2001      	movs	r0, #1
10008baa:	4240      	negs	r0, r0
10008bac:	e00d      	b.n	10008bca <mpu_set_bypass+0x166>
        tmp &= ~BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
10008bae:	2001      	movs	r0, #1
10008bb0:	4240      	negs	r0, r0
10008bb2:	e00a      	b.n	10008bca <mpu_set_bypass+0x166>
        if (st.chip_cfg.active_low_int)
            tmp |= BIT_ACTL;
        if (st.chip_cfg.latched_int)
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
            return -1;
10008bb4:	2001      	movs	r0, #1
10008bb6:	4240      	negs	r0, r0
10008bb8:	e007      	b.n	10008bca <mpu_set_bypass+0x166>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
10008bba:	2001      	movs	r0, #1
10008bbc:	4240      	negs	r0, r0
10008bbe:	e004      	b.n	10008bca <mpu_set_bypass+0x166>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
            tmp |= BIT_AUX_IF_EN;
        else
            tmp &= ~BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
10008bc0:	2001      	movs	r0, #1
10008bc2:	4240      	negs	r0, r0
10008bc4:	e001      	b.n	10008bca <mpu_set_bypass+0x166>
        else
            tmp = 0;
        if (st.chip_cfg.latched_int)
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
            return -1;
10008bc6:	2001      	movs	r0, #1
10008bc8:	4240      	negs	r0, r0
    }
    st.chip_cfg.bypass_mode = bypass_on;
    return 0;
}
10008bca:	b003      	add	sp, #12
10008bcc:	bd30      	pop	{r4, r5, pc}
10008bce:	46c0      	nop			; (mov r8, r8)
10008bd0:	10017cbc 	.word	0x10017cbc
10008bd4:	1000a7b1 	.word	0x1000a7b1
10008bd8:	1000a755 	.word	0x1000a755
10008bdc:	1000813d 	.word	0x1000813d

10008be0 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
10008be0:	b530      	push	{r4, r5, lr}
10008be2:	b083      	sub	sp, #12
10008be4:	0004      	movs	r4, r0
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
10008be6:	2323      	movs	r3, #35	; 0x23
10008be8:	4a1c      	ldr	r2, [pc, #112]	; (10008c5c <mpu_set_int_latched+0x7c>)
10008bea:	5cd3      	ldrb	r3, [r2, r3]
10008bec:	4283      	cmp	r3, r0
10008bee:	d02e      	beq.n	10008c4e <mpu_set_int_latched+0x6e>
        return 0;

    if (enable)
10008bf0:	2800      	cmp	r0, #0
10008bf2:	d003      	beq.n	10008bfc <mpu_set_int_latched+0x1c>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
10008bf4:	2230      	movs	r2, #48	; 0x30
10008bf6:	466b      	mov	r3, sp
10008bf8:	71da      	strb	r2, [r3, #7]
10008bfa:	e002      	b.n	10008c02 <mpu_set_int_latched+0x22>
    else
        tmp = 0;
10008bfc:	2200      	movs	r2, #0
10008bfe:	466b      	mov	r3, sp
10008c00:	71da      	strb	r2, [r3, #7]
    if (st.chip_cfg.bypass_mode)
10008c02:	4b16      	ldr	r3, [pc, #88]	; (10008c5c <mpu_set_int_latched+0x7c>)
10008c04:	7c9b      	ldrb	r3, [r3, #18]
10008c06:	2b00      	cmp	r3, #0
10008c08:	d005      	beq.n	10008c16 <mpu_set_int_latched+0x36>
        tmp |= BIT_BYPASS_EN;
10008c0a:	466b      	mov	r3, sp
10008c0c:	1dda      	adds	r2, r3, #7
10008c0e:	79d9      	ldrb	r1, [r3, #7]
10008c10:	2302      	movs	r3, #2
10008c12:	430b      	orrs	r3, r1
10008c14:	7013      	strb	r3, [r2, #0]
    if (st.chip_cfg.active_low_int)
10008c16:	2322      	movs	r3, #34	; 0x22
10008c18:	4a10      	ldr	r2, [pc, #64]	; (10008c5c <mpu_set_int_latched+0x7c>)
10008c1a:	5cd3      	ldrb	r3, [r2, r3]
10008c1c:	2b00      	cmp	r3, #0
10008c1e:	d006      	beq.n	10008c2e <mpu_set_int_latched+0x4e>
        tmp |= BIT_ACTL;
10008c20:	466b      	mov	r3, sp
10008c22:	1dda      	adds	r2, r3, #7
10008c24:	79db      	ldrb	r3, [r3, #7]
10008c26:	2180      	movs	r1, #128	; 0x80
10008c28:	4249      	negs	r1, r1
10008c2a:	430b      	orrs	r3, r1
10008c2c:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
10008c2e:	4b0b      	ldr	r3, [pc, #44]	; (10008c5c <mpu_set_int_latched+0x7c>)
10008c30:	681a      	ldr	r2, [r3, #0]
10008c32:	7dd1      	ldrb	r1, [r2, #23]
10008c34:	685b      	ldr	r3, [r3, #4]
10008c36:	7818      	ldrb	r0, [r3, #0]
10008c38:	466b      	mov	r3, sp
10008c3a:	3307      	adds	r3, #7
10008c3c:	2201      	movs	r2, #1
10008c3e:	4d08      	ldr	r5, [pc, #32]	; (10008c60 <mpu_set_int_latched+0x80>)
10008c40:	47a8      	blx	r5
10008c42:	2800      	cmp	r0, #0
10008c44:	d105      	bne.n	10008c52 <mpu_set_int_latched+0x72>
        return -1;
    st.chip_cfg.latched_int = enable;
10008c46:	2323      	movs	r3, #35	; 0x23
10008c48:	4a04      	ldr	r2, [pc, #16]	; (10008c5c <mpu_set_int_latched+0x7c>)
10008c4a:	54d4      	strb	r4, [r2, r3]
    return 0;
10008c4c:	e003      	b.n	10008c56 <mpu_set_int_latched+0x76>
 */
int mpu_set_int_latched(unsigned char enable)
{
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
        return 0;
10008c4e:	2000      	movs	r0, #0
10008c50:	e001      	b.n	10008c56 <mpu_set_int_latched+0x76>
    if (st.chip_cfg.bypass_mode)
        tmp |= BIT_BYPASS_EN;
    if (st.chip_cfg.active_low_int)
        tmp |= BIT_ACTL;
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
        return -1;
10008c52:	2001      	movs	r0, #1
10008c54:	4240      	negs	r0, r0
    st.chip_cfg.latched_int = enable;
    return 0;
}
10008c56:	b003      	add	sp, #12
10008c58:	bd30      	pop	{r4, r5, pc}
10008c5a:	46c0      	nop			; (mov r8, r8)
10008c5c:	10017cbc 	.word	0x10017cbc
10008c60:	1000a755 	.word	0x1000a755

10008c64 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned short rate)
{
10008c64:	b510      	push	{r4, lr}
10008c66:	b082      	sub	sp, #8
10008c68:	1e04      	subs	r4, r0, #0
    unsigned char tmp[2];

    if (rate > 40)
10008c6a:	2c28      	cmp	r4, #40	; 0x28
10008c6c:	d878      	bhi.n	10008d60 <mpu_lp_accel_mode+0xfc>
        return -1;

    if (!rate) {
10008c6e:	2800      	cmp	r0, #0
10008c70:	d115      	bne.n	10008c9e <mpu_lp_accel_mode+0x3a>
        mpu_set_int_latched(0);
10008c72:	2000      	movs	r0, #0
10008c74:	4b44      	ldr	r3, [pc, #272]	; (10008d88 <mpu_lp_accel_mode+0x124>)
10008c76:	4798      	blx	r3
        tmp[0] = 0;
10008c78:	ab01      	add	r3, sp, #4
10008c7a:	2200      	movs	r2, #0
10008c7c:	701a      	strb	r2, [r3, #0]
        tmp[1] = BIT_STBY_XYZG;
10008c7e:	3207      	adds	r2, #7
10008c80:	705a      	strb	r2, [r3, #1]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
10008c82:	4a42      	ldr	r2, [pc, #264]	; (10008d8c <mpu_lp_accel_mode+0x128>)
10008c84:	6811      	ldr	r1, [r2, #0]
10008c86:	7d49      	ldrb	r1, [r1, #21]
10008c88:	6852      	ldr	r2, [r2, #4]
10008c8a:	7810      	ldrb	r0, [r2, #0]
10008c8c:	2202      	movs	r2, #2
10008c8e:	4c40      	ldr	r4, [pc, #256]	; (10008d90 <mpu_lp_accel_mode+0x12c>)
10008c90:	47a0      	blx	r4
10008c92:	1e04      	subs	r4, r0, #0
10008c94:	d167      	bne.n	10008d66 <mpu_lp_accel_mode+0x102>
            return -1;
        st.chip_cfg.lp_accel_mode = 0;
10008c96:	2200      	movs	r2, #0
10008c98:	4b3c      	ldr	r3, [pc, #240]	; (10008d8c <mpu_lp_accel_mode+0x128>)
10008c9a:	751a      	strb	r2, [r3, #20]
        return 0;
10008c9c:	e071      	b.n	10008d82 <mpu_lp_accel_mode+0x11e>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
10008c9e:	2001      	movs	r0, #1
10008ca0:	4b39      	ldr	r3, [pc, #228]	; (10008d88 <mpu_lp_accel_mode+0x124>)
10008ca2:	4798      	blx	r3
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
        return -1;
#elif defined MPU6500
    /* Set wake frequency. */
    if (rate == 1)
10008ca4:	2c01      	cmp	r4, #1
10008ca6:	d103      	bne.n	10008cb0 <mpu_lp_accel_mode+0x4c>
        tmp[0] = INV_LPA_1_25HZ;
10008ca8:	2202      	movs	r2, #2
10008caa:	ab01      	add	r3, sp, #4
10008cac:	701a      	strb	r2, [r3, #0]
10008cae:	e01a      	b.n	10008ce6 <mpu_lp_accel_mode+0x82>
    else if (rate == 2)
10008cb0:	2c02      	cmp	r4, #2
10008cb2:	d103      	bne.n	10008cbc <mpu_lp_accel_mode+0x58>
        tmp[0] = INV_LPA_2_5HZ;
10008cb4:	2203      	movs	r2, #3
10008cb6:	ab01      	add	r3, sp, #4
10008cb8:	701a      	strb	r2, [r3, #0]
10008cba:	e014      	b.n	10008ce6 <mpu_lp_accel_mode+0x82>
    else if (rate <= 5)
10008cbc:	2c05      	cmp	r4, #5
10008cbe:	d803      	bhi.n	10008cc8 <mpu_lp_accel_mode+0x64>
        tmp[0] = INV_LPA_5HZ;
10008cc0:	2204      	movs	r2, #4
10008cc2:	ab01      	add	r3, sp, #4
10008cc4:	701a      	strb	r2, [r3, #0]
10008cc6:	e00e      	b.n	10008ce6 <mpu_lp_accel_mode+0x82>
    else if (rate <= 10)
10008cc8:	2c0a      	cmp	r4, #10
10008cca:	d803      	bhi.n	10008cd4 <mpu_lp_accel_mode+0x70>
        tmp[0] = INV_LPA_10HZ;
10008ccc:	2205      	movs	r2, #5
10008cce:	ab01      	add	r3, sp, #4
10008cd0:	701a      	strb	r2, [r3, #0]
10008cd2:	e008      	b.n	10008ce6 <mpu_lp_accel_mode+0x82>
    else if (rate <= 20)
10008cd4:	2c14      	cmp	r4, #20
10008cd6:	d803      	bhi.n	10008ce0 <mpu_lp_accel_mode+0x7c>
        tmp[0] = INV_LPA_20HZ;
10008cd8:	2206      	movs	r2, #6
10008cda:	ab01      	add	r3, sp, #4
10008cdc:	701a      	strb	r2, [r3, #0]
10008cde:	e002      	b.n	10008ce6 <mpu_lp_accel_mode+0x82>
    else if (rate <= 40)
        tmp[0] = INV_LPA_40HZ;
10008ce0:	2207      	movs	r2, #7
10008ce2:	ab01      	add	r3, sp, #4
10008ce4:	701a      	strb	r2, [r3, #0]
        tmp[0] = INV_LPA_160HZ;
    else if (rate <= 320)
        tmp[0] = INV_LPA_320HZ;
    else
        tmp[0] = INV_LPA_640HZ;
    if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, tmp))
10008ce6:	4b29      	ldr	r3, [pc, #164]	; (10008d8c <mpu_lp_accel_mode+0x128>)
10008ce8:	681a      	ldr	r2, [r3, #0]
10008cea:	7a51      	ldrb	r1, [r2, #9]
10008cec:	685b      	ldr	r3, [r3, #4]
10008cee:	7818      	ldrb	r0, [r3, #0]
10008cf0:	ab01      	add	r3, sp, #4
10008cf2:	2201      	movs	r2, #1
10008cf4:	4c26      	ldr	r4, [pc, #152]	; (10008d90 <mpu_lp_accel_mode+0x12c>)
10008cf6:	47a0      	blx	r4
10008cf8:	2800      	cmp	r0, #0
10008cfa:	d137      	bne.n	10008d6c <mpu_lp_accel_mode+0x108>
        return -1;
    /* Enable LP ACCEL mode, ACCEL_FCHOICE_B=1*/
    if (i2c_read(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
10008cfc:	4b23      	ldr	r3, [pc, #140]	; (10008d8c <mpu_lp_accel_mode+0x128>)
10008cfe:	681a      	ldr	r2, [r3, #0]
10008d00:	7a11      	ldrb	r1, [r2, #8]
10008d02:	685b      	ldr	r3, [r3, #4]
10008d04:	7818      	ldrb	r0, [r3, #0]
10008d06:	ab01      	add	r3, sp, #4
10008d08:	2201      	movs	r2, #1
10008d0a:	4c22      	ldr	r4, [pc, #136]	; (10008d94 <mpu_lp_accel_mode+0x130>)
10008d0c:	47a0      	blx	r4
10008d0e:	2800      	cmp	r0, #0
10008d10:	d12f      	bne.n	10008d72 <mpu_lp_accel_mode+0x10e>
       	return -1;

    tmp[0] = BIT_ACCL_FC_B | tmp[0];
10008d12:	ab01      	add	r3, sp, #4
10008d14:	7819      	ldrb	r1, [r3, #0]
10008d16:	2208      	movs	r2, #8
10008d18:	430a      	orrs	r2, r1
10008d1a:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
10008d1c:	4a1b      	ldr	r2, [pc, #108]	; (10008d8c <mpu_lp_accel_mode+0x128>)
10008d1e:	6811      	ldr	r1, [r2, #0]
10008d20:	7a09      	ldrb	r1, [r1, #8]
10008d22:	6852      	ldr	r2, [r2, #4]
10008d24:	7810      	ldrb	r0, [r2, #0]
10008d26:	2201      	movs	r2, #1
10008d28:	4c19      	ldr	r4, [pc, #100]	; (10008d90 <mpu_lp_accel_mode+0x12c>)
10008d2a:	47a0      	blx	r4
10008d2c:	2800      	cmp	r0, #0
10008d2e:	d123      	bne.n	10008d78 <mpu_lp_accel_mode+0x114>
    	return -1;
    tmp[0] = BIT_LPA_CYCLE;
10008d30:	ab01      	add	r3, sp, #4
10008d32:	2220      	movs	r2, #32
10008d34:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
10008d36:	4a15      	ldr	r2, [pc, #84]	; (10008d8c <mpu_lp_accel_mode+0x128>)
10008d38:	6811      	ldr	r1, [r2, #0]
10008d3a:	7d49      	ldrb	r1, [r1, #21]
10008d3c:	6852      	ldr	r2, [r2, #4]
10008d3e:	7810      	ldrb	r0, [r2, #0]
10008d40:	2201      	movs	r2, #1
10008d42:	4c13      	ldr	r4, [pc, #76]	; (10008d90 <mpu_lp_accel_mode+0x12c>)
10008d44:	47a0      	blx	r4
10008d46:	1e04      	subs	r4, r0, #0
10008d48:	d119      	bne.n	10008d7e <mpu_lp_accel_mode+0x11a>
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
10008d4a:	4b10      	ldr	r3, [pc, #64]	; (10008d8c <mpu_lp_accel_mode+0x128>)
10008d4c:	2208      	movs	r2, #8
10008d4e:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
10008d50:	2200      	movs	r2, #0
10008d52:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
10008d54:	3201      	adds	r2, #1
10008d56:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
10008d58:	2000      	movs	r0, #0
10008d5a:	4b0f      	ldr	r3, [pc, #60]	; (10008d98 <mpu_lp_accel_mode+0x134>)
10008d5c:	4798      	blx	r3

    return 0;
10008d5e:	e010      	b.n	10008d82 <mpu_lp_accel_mode+0x11e>
int mpu_lp_accel_mode(unsigned short rate)
{
    unsigned char tmp[2];

    if (rate > 40)
        return -1;
10008d60:	2401      	movs	r4, #1
10008d62:	4264      	negs	r4, r4
10008d64:	e00d      	b.n	10008d82 <mpu_lp_accel_mode+0x11e>
    if (!rate) {
        mpu_set_int_latched(0);
        tmp[0] = 0;
        tmp[1] = BIT_STBY_XYZG;
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
            return -1;
10008d66:	2401      	movs	r4, #1
10008d68:	4264      	negs	r4, r4
10008d6a:	e00a      	b.n	10008d82 <mpu_lp_accel_mode+0x11e>
    else if (rate <= 320)
        tmp[0] = INV_LPA_320HZ;
    else
        tmp[0] = INV_LPA_640HZ;
    if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, tmp))
        return -1;
10008d6c:	2401      	movs	r4, #1
10008d6e:	4264      	negs	r4, r4
10008d70:	e007      	b.n	10008d82 <mpu_lp_accel_mode+0x11e>
    /* Enable LP ACCEL mode, ACCEL_FCHOICE_B=1*/
    if (i2c_read(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
       	return -1;
10008d72:	2401      	movs	r4, #1
10008d74:	4264      	negs	r4, r4
10008d76:	e004      	b.n	10008d82 <mpu_lp_accel_mode+0x11e>

    tmp[0] = BIT_ACCL_FC_B | tmp[0];
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
    	return -1;
10008d78:	2401      	movs	r4, #1
10008d7a:	4264      	negs	r4, r4
10008d7c:	e001      	b.n	10008d82 <mpu_lp_accel_mode+0x11e>
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
10008d7e:	2401      	movs	r4, #1
10008d80:	4264      	negs	r4, r4
    st.chip_cfg.clk_src = 0;
    st.chip_cfg.lp_accel_mode = 1;
    mpu_configure_fifo(0);

    return 0;
}
10008d82:	0020      	movs	r0, r4
10008d84:	b002      	add	sp, #8
10008d86:	bd10      	pop	{r4, pc}
10008d88:	10008be1 	.word	0x10008be1
10008d8c:	10017cbc 	.word	0x10017cbc
10008d90:	1000a755 	.word	0x1000a755
10008d94:	1000a7b1 	.word	0x1000a7b1
10008d98:	100089f9 	.word	0x100089f9

10008d9c <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
10008d9c:	b530      	push	{r4, r5, lr}
10008d9e:	b083      	sub	sp, #12
10008da0:	0004      	movs	r4, r0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
10008da2:	4b2c      	ldr	r3, [pc, #176]	; (10008e54 <mpu_set_sample_rate+0xb8>)
10008da4:	7a9b      	ldrb	r3, [r3, #10]
10008da6:	2b00      	cmp	r3, #0
10008da8:	d048      	beq.n	10008e3c <mpu_set_sample_rate+0xa0>
        return -1;

    if (st.chip_cfg.dmp_on)
10008daa:	2324      	movs	r3, #36	; 0x24
10008dac:	4a29      	ldr	r2, [pc, #164]	; (10008e54 <mpu_set_sample_rate+0xb8>)
10008dae:	5cd3      	ldrb	r3, [r2, r3]
10008db0:	2b00      	cmp	r3, #0
10008db2:	d146      	bne.n	10008e42 <mpu_set_sample_rate+0xa6>
        return -1;
    else {
        if (st.chip_cfg.lp_accel_mode) {
10008db4:	7d13      	ldrb	r3, [r2, #20]
10008db6:	2b00      	cmp	r3, #0
10008db8:	d00a      	beq.n	10008dd0 <mpu_set_sample_rate+0x34>
            if (rate && (rate <= 40)) {
10008dba:	1e43      	subs	r3, r0, #1
10008dbc:	b29b      	uxth	r3, r3
10008dbe:	2b27      	cmp	r3, #39	; 0x27
10008dc0:	d803      	bhi.n	10008dca <mpu_set_sample_rate+0x2e>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
10008dc2:	4b25      	ldr	r3, [pc, #148]	; (10008e58 <mpu_set_sample_rate+0xbc>)
10008dc4:	4798      	blx	r3
                return 0;
10008dc6:	2400      	movs	r4, #0
10008dc8:	e040      	b.n	10008e4c <mpu_set_sample_rate+0xb0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
10008dca:	2000      	movs	r0, #0
10008dcc:	4b22      	ldr	r3, [pc, #136]	; (10008e58 <mpu_set_sample_rate+0xbc>)
10008dce:	4798      	blx	r3
        }
        if (rate < 4)
            rate = 4;
10008dd0:	2104      	movs	r1, #4
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
        }
        if (rate < 4)
10008dd2:	2c03      	cmp	r4, #3
10008dd4:	d907      	bls.n	10008de6 <mpu_set_sample_rate+0x4a>
10008dd6:	1c21      	adds	r1, r4, #0
10008dd8:	23fa      	movs	r3, #250	; 0xfa
10008dda:	009b      	lsls	r3, r3, #2
10008ddc:	429c      	cmp	r4, r3
10008dde:	d901      	bls.n	10008de4 <mpu_set_sample_rate+0x48>
10008de0:	4b1e      	ldr	r3, [pc, #120]	; (10008e5c <mpu_set_sample_rate+0xc0>)
10008de2:	8819      	ldrh	r1, [r3, #0]
10008de4:	b289      	uxth	r1, r1
            rate = 4;
        else if (rate > 1000)
            rate = 1000;

        data = 1000 / rate - 1;
10008de6:	466b      	mov	r3, sp
10008de8:	1ddc      	adds	r4, r3, #7
10008dea:	20fa      	movs	r0, #250	; 0xfa
10008dec:	0080      	lsls	r0, r0, #2
10008dee:	4b1c      	ldr	r3, [pc, #112]	; (10008e60 <mpu_set_sample_rate+0xc4>)
10008df0:	4798      	blx	r3
10008df2:	3801      	subs	r0, #1
10008df4:	7020      	strb	r0, [r4, #0]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
10008df6:	4b17      	ldr	r3, [pc, #92]	; (10008e54 <mpu_set_sample_rate+0xb8>)
10008df8:	681a      	ldr	r2, [r3, #0]
10008dfa:	7851      	ldrb	r1, [r2, #1]
10008dfc:	685b      	ldr	r3, [r3, #4]
10008dfe:	7818      	ldrb	r0, [r3, #0]
10008e00:	0023      	movs	r3, r4
10008e02:	2201      	movs	r2, #1
10008e04:	4c17      	ldr	r4, [pc, #92]	; (10008e64 <mpu_set_sample_rate+0xc8>)
10008e06:	47a0      	blx	r4
10008e08:	1e04      	subs	r4, r0, #0
10008e0a:	d11d      	bne.n	10008e48 <mpu_set_sample_rate+0xac>
            return -1;

        st.chip_cfg.sample_rate = 1000 / (1 + data);
10008e0c:	4d11      	ldr	r5, [pc, #68]	; (10008e54 <mpu_set_sample_rate+0xb8>)
10008e0e:	466b      	mov	r3, sp
10008e10:	79d9      	ldrb	r1, [r3, #7]
10008e12:	3101      	adds	r1, #1
10008e14:	20fa      	movs	r0, #250	; 0xfa
10008e16:	0080      	lsls	r0, r0, #2
10008e18:	4b11      	ldr	r3, [pc, #68]	; (10008e60 <mpu_set_sample_rate+0xc4>)
10008e1a:	4798      	blx	r3
10008e1c:	81e8      	strh	r0, [r5, #14]

#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
10008e1e:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
10008e20:	1c18      	adds	r0, r3, #0
10008e22:	b29b      	uxth	r3, r3
10008e24:	2b64      	cmp	r3, #100	; 0x64
10008e26:	d900      	bls.n	10008e2a <mpu_set_sample_rate+0x8e>
10008e28:	2064      	movs	r0, #100	; 0x64
10008e2a:	b280      	uxth	r0, r0
10008e2c:	4b0e      	ldr	r3, [pc, #56]	; (10008e68 <mpu_set_sample_rate+0xcc>)
10008e2e:	4798      	blx	r3
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
10008e30:	4b08      	ldr	r3, [pc, #32]	; (10008e54 <mpu_set_sample_rate+0xb8>)
10008e32:	89d8      	ldrh	r0, [r3, #14]
10008e34:	0840      	lsrs	r0, r0, #1
10008e36:	4b0d      	ldr	r3, [pc, #52]	; (10008e6c <mpu_set_sample_rate+0xd0>)
10008e38:	4798      	blx	r3
        return 0;
10008e3a:	e007      	b.n	10008e4c <mpu_set_sample_rate+0xb0>
int mpu_set_sample_rate(unsigned short rate)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
10008e3c:	2401      	movs	r4, #1
10008e3e:	4264      	negs	r4, r4
10008e40:	e004      	b.n	10008e4c <mpu_set_sample_rate+0xb0>

    if (st.chip_cfg.dmp_on)
        return -1;
10008e42:	2401      	movs	r4, #1
10008e44:	4264      	negs	r4, r4
10008e46:	e001      	b.n	10008e4c <mpu_set_sample_rate+0xb0>
        else if (rate > 1000)
            rate = 1000;

        data = 1000 / rate - 1;
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
            return -1;
10008e48:	2401      	movs	r4, #1
10008e4a:	4264      	negs	r4, r4

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
        return 0;
    }
}
10008e4c:	0020      	movs	r0, r4
10008e4e:	b003      	add	sp, #12
10008e50:	bd30      	pop	{r4, r5, pc}
10008e52:	46c0      	nop			; (mov r8, r8)
10008e54:	10017cbc 	.word	0x10017cbc
10008e58:	10008c65 	.word	0x10008c65
10008e5c:	10015b92 	.word	0x10015b92
10008e60:	10012d65 	.word	0x10012d65
10008e64:	1000a755 	.word	0x1000a755
10008e68:	10008981 	.word	0x10008981
10008e6c:	100088a9 	.word	0x100088a9

10008e70 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
10008e70:	b530      	push	{r4, r5, lr}
10008e72:	b083      	sub	sp, #12
10008e74:	0004      	movs	r4, r0
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
10008e76:	2370      	movs	r3, #112	; 0x70
10008e78:	4203      	tst	r3, r0
10008e7a:	d003      	beq.n	10008e84 <mpu_set_sensors+0x14>
        data = INV_CLK_PLL;
10008e7c:	2201      	movs	r2, #1
10008e7e:	466b      	mov	r3, sp
10008e80:	71da      	strb	r2, [r3, #7]
10008e82:	e015      	b.n	10008eb0 <mpu_set_sensors+0x40>
    else if (sensors)
10008e84:	2800      	cmp	r0, #0
10008e86:	d003      	beq.n	10008e90 <mpu_set_sensors+0x20>
        data = 0;
10008e88:	2200      	movs	r2, #0
10008e8a:	466b      	mov	r3, sp
10008e8c:	71da      	strb	r2, [r3, #7]
10008e8e:	e00f      	b.n	10008eb0 <mpu_set_sensors+0x40>
    else
        data = BIT_SLEEP;
10008e90:	466b      	mov	r3, sp
10008e92:	3307      	adds	r3, #7
10008e94:	2240      	movs	r2, #64	; 0x40
10008e96:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
10008e98:	4a6a      	ldr	r2, [pc, #424]	; (10009044 <mpu_set_sensors+0x1d4>)
10008e9a:	6811      	ldr	r1, [r2, #0]
10008e9c:	7d49      	ldrb	r1, [r1, #21]
10008e9e:	6852      	ldr	r2, [r2, #4]
10008ea0:	7810      	ldrb	r0, [r2, #0]
10008ea2:	2201      	movs	r2, #1
10008ea4:	4d68      	ldr	r5, [pc, #416]	; (10009048 <mpu_set_sensors+0x1d8>)
10008ea6:	47a8      	blx	r5
10008ea8:	2800      	cmp	r0, #0
10008eaa:	d100      	bne.n	10008eae <mpu_set_sensors+0x3e>
10008eac:	e0b2      	b.n	10009014 <mpu_set_sensors+0x1a4>
10008eae:	e00b      	b.n	10008ec8 <mpu_set_sensors+0x58>
10008eb0:	4b64      	ldr	r3, [pc, #400]	; (10009044 <mpu_set_sensors+0x1d4>)
10008eb2:	681a      	ldr	r2, [r3, #0]
10008eb4:	7d51      	ldrb	r1, [r2, #21]
10008eb6:	685b      	ldr	r3, [r3, #4]
10008eb8:	7818      	ldrb	r0, [r3, #0]
10008eba:	466b      	mov	r3, sp
10008ebc:	3307      	adds	r3, #7
10008ebe:	2201      	movs	r2, #1
10008ec0:	4d61      	ldr	r5, [pc, #388]	; (10009048 <mpu_set_sensors+0x1d8>)
10008ec2:	47a8      	blx	r5
10008ec4:	2800      	cmp	r0, #0
10008ec6:	d005      	beq.n	10008ed4 <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
10008ec8:	2200      	movs	r2, #0
10008eca:	4b5e      	ldr	r3, [pc, #376]	; (10009044 <mpu_set_sensors+0x1d4>)
10008ecc:	729a      	strb	r2, [r3, #10]
        return -1;
10008ece:	2501      	movs	r5, #1
10008ed0:	426d      	negs	r5, r5
10008ed2:	e0b4      	b.n	1000903e <mpu_set_sensors+0x1ce>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
10008ed4:	466b      	mov	r3, sp
10008ed6:	1dda      	adds	r2, r3, #7
10008ed8:	79db      	ldrb	r3, [r3, #7]
10008eda:	2140      	movs	r1, #64	; 0x40
10008edc:	438b      	bics	r3, r1
10008ede:	4959      	ldr	r1, [pc, #356]	; (10009044 <mpu_set_sensors+0x1d4>)
10008ee0:	730b      	strb	r3, [r1, #12]

    data = 0;
10008ee2:	2300      	movs	r3, #0
10008ee4:	7013      	strb	r3, [r2, #0]
    if (!(sensors & INV_X_GYRO))
10008ee6:	0663      	lsls	r3, r4, #25
10008ee8:	d402      	bmi.n	10008ef0 <mpu_set_sensors+0x80>
        data |= BIT_STBY_XG;
10008eea:	2204      	movs	r2, #4
10008eec:	466b      	mov	r3, sp
10008eee:	71da      	strb	r2, [r3, #7]
    if (!(sensors & INV_Y_GYRO))
10008ef0:	06a3      	lsls	r3, r4, #26
10008ef2:	d405      	bmi.n	10008f00 <mpu_set_sensors+0x90>
        data |= BIT_STBY_YG;
10008ef4:	466b      	mov	r3, sp
10008ef6:	1dda      	adds	r2, r3, #7
10008ef8:	79d9      	ldrb	r1, [r3, #7]
10008efa:	2302      	movs	r3, #2
10008efc:	430b      	orrs	r3, r1
10008efe:	7013      	strb	r3, [r2, #0]
    if (!(sensors & INV_Z_GYRO))
10008f00:	06e3      	lsls	r3, r4, #27
10008f02:	d405      	bmi.n	10008f10 <mpu_set_sensors+0xa0>
        data |= BIT_STBY_ZG;
10008f04:	466b      	mov	r3, sp
10008f06:	1dda      	adds	r2, r3, #7
10008f08:	79d9      	ldrb	r1, [r3, #7]
10008f0a:	2301      	movs	r3, #1
10008f0c:	430b      	orrs	r3, r1
10008f0e:	7013      	strb	r3, [r2, #0]
    if (!(sensors & INV_XYZ_ACCEL))
10008f10:	0723      	lsls	r3, r4, #28
10008f12:	d405      	bmi.n	10008f20 <mpu_set_sensors+0xb0>
        data |= BIT_STBY_XYZA;
10008f14:	466b      	mov	r3, sp
10008f16:	1dda      	adds	r2, r3, #7
10008f18:	79d9      	ldrb	r1, [r3, #7]
10008f1a:	2338      	movs	r3, #56	; 0x38
10008f1c:	430b      	orrs	r3, r1
10008f1e:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
10008f20:	4b48      	ldr	r3, [pc, #288]	; (10009044 <mpu_set_sensors+0x1d4>)
10008f22:	681a      	ldr	r2, [r3, #0]
10008f24:	7d91      	ldrb	r1, [r2, #22]
10008f26:	685b      	ldr	r3, [r3, #4]
10008f28:	7818      	ldrb	r0, [r3, #0]
10008f2a:	466b      	mov	r3, sp
10008f2c:	3307      	adds	r3, #7
10008f2e:	2201      	movs	r2, #1
10008f30:	4d45      	ldr	r5, [pc, #276]	; (10009048 <mpu_set_sensors+0x1d8>)
10008f32:	47a8      	blx	r5
10008f34:	2800      	cmp	r0, #0
10008f36:	d005      	beq.n	10008f44 <mpu_set_sensors+0xd4>
        st.chip_cfg.sensors = 0;
10008f38:	2200      	movs	r2, #0
10008f3a:	4b42      	ldr	r3, [pc, #264]	; (10009044 <mpu_set_sensors+0x1d4>)
10008f3c:	729a      	strb	r2, [r3, #10]
        return -1;
10008f3e:	2501      	movs	r5, #1
10008f40:	426d      	negs	r5, r5
10008f42:	e07c      	b.n	1000903e <mpu_set_sensors+0x1ce>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
10008f44:	2308      	movs	r3, #8
10008f46:	0022      	movs	r2, r4
10008f48:	439a      	bics	r2, r3
10008f4a:	d06b      	beq.n	10009024 <mpu_set_sensors+0x1b4>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
10008f4c:	2000      	movs	r0, #0
10008f4e:	4b3f      	ldr	r3, [pc, #252]	; (1000904c <mpu_set_sensors+0x1dc>)
10008f50:	4798      	blx	r3
    if (sensors & INV_XYZ_COMPASS)
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
10008f52:	4b3c      	ldr	r3, [pc, #240]	; (10009044 <mpu_set_sensors+0x1d4>)
10008f54:	681a      	ldr	r2, [r3, #0]
10008f56:	7911      	ldrb	r1, [r2, #4]
10008f58:	685b      	ldr	r3, [r3, #4]
10008f5a:	7818      	ldrb	r0, [r3, #0]
10008f5c:	466b      	mov	r3, sp
10008f5e:	3306      	adds	r3, #6
10008f60:	2201      	movs	r2, #1
10008f62:	4d3b      	ldr	r5, [pc, #236]	; (10009050 <mpu_set_sensors+0x1e0>)
10008f64:	47a8      	blx	r5
10008f66:	2800      	cmp	r0, #0
10008f68:	d148      	bne.n	10008ffc <mpu_set_sensors+0x18c>
        return -1;
    /* Handle AKM power management. */
    if (sensors & INV_XYZ_COMPASS) {
10008f6a:	07e3      	lsls	r3, r4, #31
10008f6c:	d509      	bpl.n	10008f82 <mpu_set_sensors+0x112>
        data = AKM_SINGLE_MEASUREMENT;
10008f6e:	2211      	movs	r2, #17
10008f70:	466b      	mov	r3, sp
10008f72:	71da      	strb	r2, [r3, #7]
        user_ctrl |= BIT_AUX_IF_EN;
10008f74:	466b      	mov	r3, sp
10008f76:	1d9a      	adds	r2, r3, #6
10008f78:	7999      	ldrb	r1, [r3, #6]
10008f7a:	2320      	movs	r3, #32
10008f7c:	430b      	orrs	r3, r1
10008f7e:	7013      	strb	r3, [r2, #0]
10008f80:	e008      	b.n	10008f94 <mpu_set_sensors+0x124>
    } else {
        data = AKM_POWER_DOWN;
10008f82:	2210      	movs	r2, #16
10008f84:	466b      	mov	r3, sp
10008f86:	71da      	strb	r2, [r3, #7]
        user_ctrl &= ~BIT_AUX_IF_EN;
10008f88:	466b      	mov	r3, sp
10008f8a:	1d9a      	adds	r2, r3, #6
10008f8c:	799b      	ldrb	r3, [r3, #6]
10008f8e:	2120      	movs	r1, #32
10008f90:	438b      	bics	r3, r1
10008f92:	7013      	strb	r3, [r2, #0]
    }
    if (st.chip_cfg.dmp_on)
10008f94:	2324      	movs	r3, #36	; 0x24
10008f96:	4a2b      	ldr	r2, [pc, #172]	; (10009044 <mpu_set_sensors+0x1d4>)
10008f98:	5cd3      	ldrb	r3, [r2, r3]
10008f9a:	2b00      	cmp	r3, #0
10008f9c:	d007      	beq.n	10008fae <mpu_set_sensors+0x13e>
        user_ctrl |= BIT_DMP_EN;
10008f9e:	466b      	mov	r3, sp
10008fa0:	1d9a      	adds	r2, r3, #6
10008fa2:	799b      	ldrb	r3, [r3, #6]
10008fa4:	2180      	movs	r1, #128	; 0x80
10008fa6:	4249      	negs	r1, r1
10008fa8:	430b      	orrs	r3, r1
10008faa:	7013      	strb	r3, [r2, #0]
10008fac:	e005      	b.n	10008fba <mpu_set_sensors+0x14a>
    else
        user_ctrl &= ~BIT_DMP_EN;
10008fae:	466b      	mov	r3, sp
10008fb0:	1d9a      	adds	r2, r3, #6
10008fb2:	799b      	ldrb	r3, [r3, #6]
10008fb4:	217f      	movs	r1, #127	; 0x7f
10008fb6:	400b      	ands	r3, r1
10008fb8:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, &data))
10008fba:	4b22      	ldr	r3, [pc, #136]	; (10009044 <mpu_set_sensors+0x1d4>)
10008fbc:	2226      	movs	r2, #38	; 0x26
10008fbe:	6819      	ldr	r1, [r3, #0]
10008fc0:	5c89      	ldrb	r1, [r1, r2]
10008fc2:	685b      	ldr	r3, [r3, #4]
10008fc4:	7818      	ldrb	r0, [r3, #0]
10008fc6:	466b      	mov	r3, sp
10008fc8:	3307      	adds	r3, #7
10008fca:	3a25      	subs	r2, #37	; 0x25
10008fcc:	4d1e      	ldr	r5, [pc, #120]	; (10009048 <mpu_set_sensors+0x1d8>)
10008fce:	47a8      	blx	r5
10008fd0:	2800      	cmp	r0, #0
10008fd2:	d116      	bne.n	10009002 <mpu_set_sensors+0x192>
        return -1;
    /* Enable/disable I2C master mode. */
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
10008fd4:	4b1b      	ldr	r3, [pc, #108]	; (10009044 <mpu_set_sensors+0x1d4>)
10008fd6:	681a      	ldr	r2, [r3, #0]
10008fd8:	7911      	ldrb	r1, [r2, #4]
10008fda:	685b      	ldr	r3, [r3, #4]
10008fdc:	7818      	ldrb	r0, [r3, #0]
10008fde:	466b      	mov	r3, sp
10008fe0:	3306      	adds	r3, #6
10008fe2:	2201      	movs	r2, #1
10008fe4:	4d18      	ldr	r5, [pc, #96]	; (10009048 <mpu_set_sensors+0x1d8>)
10008fe6:	47a8      	blx	r5
10008fe8:	1e05      	subs	r5, r0, #0
10008fea:	d10d      	bne.n	10009008 <mpu_set_sensors+0x198>
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
10008fec:	4b15      	ldr	r3, [pc, #84]	; (10009044 <mpu_set_sensors+0x1d4>)
10008fee:	729c      	strb	r4, [r3, #10]
    st.chip_cfg.lp_accel_mode = 0;
10008ff0:	2200      	movs	r2, #0
10008ff2:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
10008ff4:	2032      	movs	r0, #50	; 0x32
10008ff6:	4b17      	ldr	r3, [pc, #92]	; (10009054 <mpu_set_sensors+0x1e4>)
10008ff8:	4798      	blx	r3
    return 0;
10008ffa:	e020      	b.n	1000903e <mpu_set_sensors+0x1ce>
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
10008ffc:	2501      	movs	r5, #1
10008ffe:	426d      	negs	r5, r5
10009000:	e01d      	b.n	1000903e <mpu_set_sensors+0x1ce>
    if (st.chip_cfg.dmp_on)
        user_ctrl |= BIT_DMP_EN;
    else
        user_ctrl &= ~BIT_DMP_EN;
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, &data))
        return -1;
10009002:	2501      	movs	r5, #1
10009004:	426d      	negs	r5, r5
10009006:	e01a      	b.n	1000903e <mpu_set_sensors+0x1ce>
    /* Enable/disable I2C master mode. */
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
10009008:	2501      	movs	r5, #1
1000900a:	426d      	negs	r5, r5
1000900c:	e017      	b.n	1000903e <mpu_set_sensors+0x1ce>
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
1000900e:	2501      	movs	r5, #1
10009010:	426d      	negs	r5, r5
10009012:	e014      	b.n	1000903e <mpu_set_sensors+0x1ce>
        data = BIT_SLEEP;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
        st.chip_cfg.sensors = 0;
        return -1;
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
10009014:	466b      	mov	r3, sp
10009016:	3307      	adds	r3, #7
10009018:	781b      	ldrb	r3, [r3, #0]
1000901a:	2240      	movs	r2, #64	; 0x40
1000901c:	4393      	bics	r3, r2
1000901e:	4a09      	ldr	r2, [pc, #36]	; (10009044 <mpu_set_sensors+0x1d4>)
10009020:	7313      	strb	r3, [r2, #12]
10009022:	e762      	b.n	10008eea <mpu_set_sensors+0x7a>
    if (sensors & INV_XYZ_COMPASS)
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
10009024:	4b07      	ldr	r3, [pc, #28]	; (10009044 <mpu_set_sensors+0x1d4>)
10009026:	681a      	ldr	r2, [r3, #0]
10009028:	7911      	ldrb	r1, [r2, #4]
1000902a:	685b      	ldr	r3, [r3, #4]
1000902c:	7818      	ldrb	r0, [r3, #0]
1000902e:	466b      	mov	r3, sp
10009030:	3306      	adds	r3, #6
10009032:	2201      	movs	r2, #1
10009034:	4d06      	ldr	r5, [pc, #24]	; (10009050 <mpu_set_sensors+0x1e0>)
10009036:	47a8      	blx	r5
10009038:	2800      	cmp	r0, #0
1000903a:	d0a2      	beq.n	10008f82 <mpu_set_sensors+0x112>
1000903c:	e7e7      	b.n	1000900e <mpu_set_sensors+0x19e>

    st.chip_cfg.sensors = sensors;
    st.chip_cfg.lp_accel_mode = 0;
    delay_ms(50);
    return 0;
}
1000903e:	0028      	movs	r0, r5
10009040:	b003      	add	sp, #12
10009042:	bd30      	pop	{r4, r5, pc}
10009044:	10017cbc 	.word	0x10017cbc
10009048:	1000a755 	.word	0x1000a755
1000904c:	10008be1 	.word	0x10008be1
10009050:	1000a7b1 	.word	0x1000a7b1
10009054:	1000813d 	.word	0x1000813d

10009058 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
10009058:	b530      	push	{r4, r5, lr}
1000905a:	b085      	sub	sp, #20
    unsigned char data[6];

    /* Reset device. */
    data[0] = BIT_RESET;
1000905c:	ab02      	add	r3, sp, #8
1000905e:	2280      	movs	r2, #128	; 0x80
10009060:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
10009062:	4ab9      	ldr	r2, [pc, #740]	; (10009348 <mpu_init+0x2f0>)
10009064:	6811      	ldr	r1, [r2, #0]
10009066:	7d49      	ldrb	r1, [r1, #21]
10009068:	6852      	ldr	r2, [r2, #4]
1000906a:	7810      	ldrb	r0, [r2, #0]
1000906c:	2201      	movs	r2, #1
1000906e:	4cb7      	ldr	r4, [pc, #732]	; (1000934c <mpu_init+0x2f4>)
10009070:	47a0      	blx	r4
10009072:	2800      	cmp	r0, #0
10009074:	d000      	beq.n	10009078 <mpu_init+0x20>
10009076:	e149      	b.n	1000930c <mpu_init+0x2b4>
        return -1;
    delay_ms(100);
10009078:	3064      	adds	r0, #100	; 0x64
1000907a:	4bb5      	ldr	r3, [pc, #724]	; (10009350 <mpu_init+0x2f8>)
1000907c:	4798      	blx	r3

    /* Wake up chip. */
    data[0] = 0x00;
1000907e:	ab02      	add	r3, sp, #8
10009080:	2200      	movs	r2, #0
10009082:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
10009084:	4ab0      	ldr	r2, [pc, #704]	; (10009348 <mpu_init+0x2f0>)
10009086:	6811      	ldr	r1, [r2, #0]
10009088:	7d49      	ldrb	r1, [r1, #21]
1000908a:	6852      	ldr	r2, [r2, #4]
1000908c:	7810      	ldrb	r0, [r2, #0]
1000908e:	2201      	movs	r2, #1
10009090:	4cae      	ldr	r4, [pc, #696]	; (1000934c <mpu_init+0x2f4>)
10009092:	47a0      	blx	r4
10009094:	2800      	cmp	r0, #0
10009096:	d000      	beq.n	1000909a <mpu_init+0x42>
10009098:	e13b      	b.n	10009312 <mpu_init+0x2ba>
        return -1;

   st.chip_cfg.accel_half = 0;
1000909a:	4aab      	ldr	r2, [pc, #684]	; (10009348 <mpu_init+0x2f0>)
1000909c:	2300      	movs	r3, #0
1000909e:	74d3      	strb	r3, [r2, #19]

#ifdef MPU6500
    /* MPU6500 shares 4kB of memory between the DMP and the FIFO. Since the
     * first 3kB are needed by the DMP, we'll use the last 1kB for the FIFO.
     */
    data[0] = BIT_FIFO_SIZE_1024;
100090a0:	ab02      	add	r3, sp, #8
100090a2:	2140      	movs	r1, #64	; 0x40
100090a4:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
100090a6:	6811      	ldr	r1, [r2, #0]
100090a8:	7a09      	ldrb	r1, [r1, #8]
100090aa:	6852      	ldr	r2, [r2, #4]
100090ac:	7810      	ldrb	r0, [r2, #0]
100090ae:	2201      	movs	r2, #1
100090b0:	4ca6      	ldr	r4, [pc, #664]	; (1000934c <mpu_init+0x2f4>)
100090b2:	47a0      	blx	r4
100090b4:	2800      	cmp	r0, #0
100090b6:	d000      	beq.n	100090ba <mpu_init+0x62>
100090b8:	e12e      	b.n	10009318 <mpu_init+0x2c0>
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
100090ba:	4ca3      	ldr	r4, [pc, #652]	; (10009348 <mpu_init+0x2f0>)
100090bc:	23ff      	movs	r3, #255	; 0xff
100090be:	72a3      	strb	r3, [r4, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
100090c0:	7223      	strb	r3, [r4, #8]
    st.chip_cfg.accel_fsr = 0xFF;
100090c2:	7263      	strb	r3, [r4, #9]
    st.chip_cfg.lpf = 0xFF;
100090c4:	72e3      	strb	r3, [r4, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
100090c6:	2201      	movs	r2, #1
100090c8:	4252      	negs	r2, r2
100090ca:	81e2      	strh	r2, [r4, #14]
    st.chip_cfg.fifo_enable = 0xFF;
100090cc:	7423      	strb	r3, [r4, #16]
    st.chip_cfg.bypass_mode = 0xFF;
100090ce:	74a3      	strb	r3, [r4, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
100090d0:	8522      	strh	r2, [r4, #40]	; 0x28
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
100090d2:	3bfe      	subs	r3, #254	; 0xfe
100090d4:	7323      	strb	r3, [r4, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 0; // --> interrupt active high!!
100090d6:	2500      	movs	r5, #0
100090d8:	3321      	adds	r3, #33	; 0x21
100090da:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.latched_int = 0;
100090dc:	3301      	adds	r3, #1
100090de:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.int_motion_only = 0;
100090e0:	7565      	strb	r5, [r4, #21]
    st.chip_cfg.lp_accel_mode = 0;
100090e2:	7525      	strb	r5, [r4, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
100090e4:	0020      	movs	r0, r4
100090e6:	3016      	adds	r0, #22
100090e8:	320d      	adds	r2, #13
100090ea:	2100      	movs	r1, #0
100090ec:	4b99      	ldr	r3, [pc, #612]	; (10009354 <mpu_init+0x2fc>)
100090ee:	4798      	blx	r3
    st.chip_cfg.dmp_on = 0;
100090f0:	2324      	movs	r3, #36	; 0x24
100090f2:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.dmp_loaded = 0;
100090f4:	3301      	adds	r3, #1
100090f6:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.dmp_sample_rate = 0;
100090f8:	84e5      	strh	r5, [r4, #38]	; 0x26

    if (mpu_set_gyro_fsr(2000))
100090fa:	20fa      	movs	r0, #250	; 0xfa
100090fc:	00c0      	lsls	r0, r0, #3
100090fe:	4b96      	ldr	r3, [pc, #600]	; (10009358 <mpu_init+0x300>)
10009100:	4798      	blx	r3
10009102:	2800      	cmp	r0, #0
10009104:	d000      	beq.n	10009108 <mpu_init+0xb0>
10009106:	e10a      	b.n	1000931e <mpu_init+0x2c6>
        return -1;
    if (mpu_set_accel_fsr(2))
10009108:	3002      	adds	r0, #2
1000910a:	4b94      	ldr	r3, [pc, #592]	; (1000935c <mpu_init+0x304>)
1000910c:	4798      	blx	r3
1000910e:	2800      	cmp	r0, #0
10009110:	d000      	beq.n	10009114 <mpu_init+0xbc>
10009112:	e107      	b.n	10009324 <mpu_init+0x2cc>
        return -1;
    if (mpu_set_lpf(42))
10009114:	302a      	adds	r0, #42	; 0x2a
10009116:	4b92      	ldr	r3, [pc, #584]	; (10009360 <mpu_init+0x308>)
10009118:	4798      	blx	r3
1000911a:	2800      	cmp	r0, #0
1000911c:	d000      	beq.n	10009120 <mpu_init+0xc8>
1000911e:	e104      	b.n	1000932a <mpu_init+0x2d2>
        return -1;
    if (mpu_set_sample_rate(50))
10009120:	3032      	adds	r0, #50	; 0x32
10009122:	4b90      	ldr	r3, [pc, #576]	; (10009364 <mpu_init+0x30c>)
10009124:	4798      	blx	r3
10009126:	2800      	cmp	r0, #0
10009128:	d000      	beq.n	1000912c <mpu_init+0xd4>
1000912a:	e101      	b.n	10009330 <mpu_init+0x2d8>
        return -1;
    if (mpu_configure_fifo(0))
1000912c:	4b8e      	ldr	r3, [pc, #568]	; (10009368 <mpu_init+0x310>)
1000912e:	4798      	blx	r3
10009130:	2800      	cmp	r0, #0
10009132:	d000      	beq.n	10009136 <mpu_init+0xde>
10009134:	e0ff      	b.n	10009336 <mpu_init+0x2de>
/* This initialization is similar to the one in ak8975.c. */
static int setup_compass(void)
{
    unsigned char data[4], akm_addr;

    mpu_set_bypass(1);
10009136:	3001      	adds	r0, #1
10009138:	4b8c      	ldr	r3, [pc, #560]	; (1000936c <mpu_init+0x314>)
1000913a:	4798      	blx	r3

    /* Find compass. Possible addresses range from 0x0C to 0x0F. */
    for (akm_addr = 0x0C; akm_addr <= 0x0F; akm_addr++) {
1000913c:	240c      	movs	r4, #12
        int result;
        result = i2c_read(akm_addr, AKM_REG_WHOAMI, 1, data);
1000913e:	4d8c      	ldr	r5, [pc, #560]	; (10009370 <mpu_init+0x318>)
10009140:	ab01      	add	r3, sp, #4
10009142:	2201      	movs	r2, #1
10009144:	2100      	movs	r1, #0
10009146:	0020      	movs	r0, r4
10009148:	47a8      	blx	r5
        if (!result && (data[0] == AKM_WHOAMI))
1000914a:	2800      	cmp	r0, #0
1000914c:	d103      	bne.n	10009156 <mpu_init+0xfe>
1000914e:	466b      	mov	r3, sp
10009150:	791b      	ldrb	r3, [r3, #4]
10009152:	2b48      	cmp	r3, #72	; 0x48
10009154:	d004      	beq.n	10009160 <mpu_init+0x108>
    unsigned char data[4], akm_addr;

    mpu_set_bypass(1);

    /* Find compass. Possible addresses range from 0x0C to 0x0F. */
    for (akm_addr = 0x0C; akm_addr <= 0x0F; akm_addr++) {
10009156:	3401      	adds	r4, #1
10009158:	b2e4      	uxtb	r4, r4
1000915a:	2c10      	cmp	r4, #16
1000915c:	d1f0      	bne.n	10009140 <mpu_init+0xe8>
1000915e:	e001      	b.n	10009164 <mpu_init+0x10c>
        result = i2c_read(akm_addr, AKM_REG_WHOAMI, 1, data);
        if (!result && (data[0] == AKM_WHOAMI))
            break;
    }

    if (akm_addr > 0x0F) {
10009160:	2c0f      	cmp	r4, #15
10009162:	d905      	bls.n	10009170 <mpu_init+0x118>
        /* TODO: Handle this case in all compass-related functions. */
        log_e("Compass not found.\n");
10009164:	4883      	ldr	r0, [pc, #524]	; (10009374 <mpu_init+0x31c>)
10009166:	4c84      	ldr	r4, [pc, #528]	; (10009378 <mpu_init+0x320>)
10009168:	47a0      	blx	r4
1000916a:	4884      	ldr	r0, [pc, #528]	; (1000937c <mpu_init+0x324>)
1000916c:	47a0      	blx	r4
1000916e:	e0c4      	b.n	100092fa <mpu_init+0x2a2>
        return -1;
    }

    st.chip_cfg.compass_addr = akm_addr;
10009170:	232a      	movs	r3, #42	; 0x2a
10009172:	4a75      	ldr	r2, [pc, #468]	; (10009348 <mpu_init+0x2f0>)
10009174:	54d4      	strb	r4, [r2, r3]

    data[0] = AKM_POWER_DOWN;
10009176:	ab01      	add	r3, sp, #4
10009178:	2210      	movs	r2, #16
1000917a:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
1000917c:	3a0f      	subs	r2, #15
1000917e:	210a      	movs	r1, #10
10009180:	0020      	movs	r0, r4
10009182:	4c72      	ldr	r4, [pc, #456]	; (1000934c <mpu_init+0x2f4>)
10009184:	47a0      	blx	r4
10009186:	2800      	cmp	r0, #0
10009188:	d000      	beq.n	1000918c <mpu_init+0x134>
1000918a:	e0b6      	b.n	100092fa <mpu_init+0x2a2>
        return -1;
    delay_ms(1);
1000918c:	3001      	adds	r0, #1
1000918e:	4b70      	ldr	r3, [pc, #448]	; (10009350 <mpu_init+0x2f8>)
10009190:	4798      	blx	r3

    data[0] = AKM_FUSE_ROM_ACCESS;
10009192:	ab01      	add	r3, sp, #4
10009194:	221f      	movs	r2, #31
10009196:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
10009198:	320b      	adds	r2, #11
1000919a:	496b      	ldr	r1, [pc, #428]	; (10009348 <mpu_init+0x2f0>)
1000919c:	5c88      	ldrb	r0, [r1, r2]
1000919e:	3a29      	subs	r2, #41	; 0x29
100091a0:	210a      	movs	r1, #10
100091a2:	4c6a      	ldr	r4, [pc, #424]	; (1000934c <mpu_init+0x2f4>)
100091a4:	47a0      	blx	r4
100091a6:	2800      	cmp	r0, #0
100091a8:	d000      	beq.n	100091ac <mpu_init+0x154>
100091aa:	e0a6      	b.n	100092fa <mpu_init+0x2a2>
        return -1;
    delay_ms(1);
100091ac:	3001      	adds	r0, #1
100091ae:	4b68      	ldr	r3, [pc, #416]	; (10009350 <mpu_init+0x2f8>)
100091b0:	4798      	blx	r3

    /* Get sensitivity adjustment data from fuse ROM. */
    if (i2c_read(st.chip_cfg.compass_addr, AKM_REG_ASAX, 3, data))
100091b2:	232a      	movs	r3, #42	; 0x2a
100091b4:	4a64      	ldr	r2, [pc, #400]	; (10009348 <mpu_init+0x2f0>)
100091b6:	5cd0      	ldrb	r0, [r2, r3]
100091b8:	ab01      	add	r3, sp, #4
100091ba:	2203      	movs	r2, #3
100091bc:	2110      	movs	r1, #16
100091be:	4c6c      	ldr	r4, [pc, #432]	; (10009370 <mpu_init+0x318>)
100091c0:	47a0      	blx	r4
100091c2:	2800      	cmp	r0, #0
100091c4:	d000      	beq.n	100091c8 <mpu_init+0x170>
100091c6:	e098      	b.n	100092fa <mpu_init+0x2a2>
        return -1;
    st.chip_cfg.mag_sens_adj[0] = (long)data[0] + 128;
100091c8:	4a5f      	ldr	r2, [pc, #380]	; (10009348 <mpu_init+0x2f0>)
100091ca:	ab01      	add	r3, sp, #4
100091cc:	7819      	ldrb	r1, [r3, #0]
100091ce:	3180      	adds	r1, #128	; 0x80
100091d0:	8591      	strh	r1, [r2, #44]	; 0x2c
    st.chip_cfg.mag_sens_adj[1] = (long)data[1] + 128;
100091d2:	7859      	ldrb	r1, [r3, #1]
100091d4:	3180      	adds	r1, #128	; 0x80
100091d6:	85d1      	strh	r1, [r2, #46]	; 0x2e
    st.chip_cfg.mag_sens_adj[2] = (long)data[2] + 128;
100091d8:	7899      	ldrb	r1, [r3, #2]
100091da:	3180      	adds	r1, #128	; 0x80
100091dc:	8611      	strh	r1, [r2, #48]	; 0x30

    data[0] = AKM_POWER_DOWN;
100091de:	2110      	movs	r1, #16
100091e0:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
100091e2:	311a      	adds	r1, #26
100091e4:	5c50      	ldrb	r0, [r2, r1]
100091e6:	2201      	movs	r2, #1
100091e8:	3920      	subs	r1, #32
100091ea:	4c58      	ldr	r4, [pc, #352]	; (1000934c <mpu_init+0x2f4>)
100091ec:	47a0      	blx	r4
100091ee:	2800      	cmp	r0, #0
100091f0:	d000      	beq.n	100091f4 <mpu_init+0x19c>
100091f2:	e082      	b.n	100092fa <mpu_init+0x2a2>
        return -1;
    delay_ms(1);
100091f4:	3001      	adds	r0, #1
100091f6:	4b56      	ldr	r3, [pc, #344]	; (10009350 <mpu_init+0x2f8>)
100091f8:	4798      	blx	r3

    mpu_set_bypass(0);
100091fa:	2000      	movs	r0, #0
100091fc:	4b5b      	ldr	r3, [pc, #364]	; (1000936c <mpu_init+0x314>)
100091fe:	4798      	blx	r3

    /* Set up master mode, master clock, and ES bit. */
    data[0] = 0x40;
10009200:	ab01      	add	r3, sp, #4
10009202:	2240      	movs	r2, #64	; 0x40
10009204:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
10009206:	4a50      	ldr	r2, [pc, #320]	; (10009348 <mpu_init+0x2f0>)
10009208:	6811      	ldr	r1, [r2, #0]
1000920a:	7e89      	ldrb	r1, [r1, #26]
1000920c:	6852      	ldr	r2, [r2, #4]
1000920e:	7810      	ldrb	r0, [r2, #0]
10009210:	2201      	movs	r2, #1
10009212:	4c4e      	ldr	r4, [pc, #312]	; (1000934c <mpu_init+0x2f4>)
10009214:	47a0      	blx	r4
10009216:	2800      	cmp	r0, #0
10009218:	d16f      	bne.n	100092fa <mpu_init+0x2a2>
        return -1;

    /* Slave 0 reads from AKM data registers. */
    data[0] = BIT_I2C_READ | st.chip_cfg.compass_addr;
1000921a:	ab01      	add	r3, sp, #4
1000921c:	4a4a      	ldr	r2, [pc, #296]	; (10009348 <mpu_init+0x2f0>)
1000921e:	212a      	movs	r1, #42	; 0x2a
10009220:	5c51      	ldrb	r1, [r2, r1]
10009222:	3880      	subs	r0, #128	; 0x80
10009224:	4301      	orrs	r1, r0
10009226:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s0_addr, 1, data))
10009228:	6811      	ldr	r1, [r2, #0]
1000922a:	7f89      	ldrb	r1, [r1, #30]
1000922c:	6852      	ldr	r2, [r2, #4]
1000922e:	7810      	ldrb	r0, [r2, #0]
10009230:	2201      	movs	r2, #1
10009232:	4c46      	ldr	r4, [pc, #280]	; (1000934c <mpu_init+0x2f4>)
10009234:	47a0      	blx	r4
10009236:	2800      	cmp	r0, #0
10009238:	d15f      	bne.n	100092fa <mpu_init+0x2a2>
        return -1;

    /* Compass reads start at this register. */
    data[0] = AKM_REG_ST1;
1000923a:	ab01      	add	r3, sp, #4
1000923c:	2202      	movs	r2, #2
1000923e:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s0_reg, 1, data))
10009240:	4a41      	ldr	r2, [pc, #260]	; (10009348 <mpu_init+0x2f0>)
10009242:	6811      	ldr	r1, [r2, #0]
10009244:	7fc9      	ldrb	r1, [r1, #31]
10009246:	6852      	ldr	r2, [r2, #4]
10009248:	7810      	ldrb	r0, [r2, #0]
1000924a:	2201      	movs	r2, #1
1000924c:	4c3f      	ldr	r4, [pc, #252]	; (1000934c <mpu_init+0x2f4>)
1000924e:	47a0      	blx	r4
10009250:	2800      	cmp	r0, #0
10009252:	d152      	bne.n	100092fa <mpu_init+0x2a2>
        return -1;

    /* Enable slave 0, 8-byte reads. */
    data[0] = BIT_SLAVE_EN | 8;
10009254:	ab01      	add	r3, sp, #4
10009256:	2288      	movs	r2, #136	; 0x88
10009258:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s0_ctrl, 1, data))
1000925a:	4a3b      	ldr	r2, [pc, #236]	; (10009348 <mpu_init+0x2f0>)
1000925c:	2120      	movs	r1, #32
1000925e:	6810      	ldr	r0, [r2, #0]
10009260:	5c41      	ldrb	r1, [r0, r1]
10009262:	6852      	ldr	r2, [r2, #4]
10009264:	7810      	ldrb	r0, [r2, #0]
10009266:	2201      	movs	r2, #1
10009268:	4c38      	ldr	r4, [pc, #224]	; (1000934c <mpu_init+0x2f4>)
1000926a:	47a0      	blx	r4
1000926c:	2800      	cmp	r0, #0
1000926e:	d144      	bne.n	100092fa <mpu_init+0x2a2>
        return -1;

    /* Slave 1 changes AKM measurement mode. */
    data[0] = st.chip_cfg.compass_addr;
10009270:	ab01      	add	r3, sp, #4
10009272:	4a35      	ldr	r2, [pc, #212]	; (10009348 <mpu_init+0x2f0>)
10009274:	212a      	movs	r1, #42	; 0x2a
10009276:	5c51      	ldrb	r1, [r2, r1]
10009278:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_addr, 1, data))
1000927a:	2121      	movs	r1, #33	; 0x21
1000927c:	6810      	ldr	r0, [r2, #0]
1000927e:	5c41      	ldrb	r1, [r0, r1]
10009280:	6852      	ldr	r2, [r2, #4]
10009282:	7810      	ldrb	r0, [r2, #0]
10009284:	2201      	movs	r2, #1
10009286:	4c31      	ldr	r4, [pc, #196]	; (1000934c <mpu_init+0x2f4>)
10009288:	47a0      	blx	r4
1000928a:	2800      	cmp	r0, #0
1000928c:	d135      	bne.n	100092fa <mpu_init+0x2a2>
        return -1;

    /* AKM measurement mode register. */
    data[0] = AKM_REG_CNTL;
1000928e:	ab01      	add	r3, sp, #4
10009290:	220a      	movs	r2, #10
10009292:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_reg, 1, data))
10009294:	4a2c      	ldr	r2, [pc, #176]	; (10009348 <mpu_init+0x2f0>)
10009296:	2122      	movs	r1, #34	; 0x22
10009298:	6810      	ldr	r0, [r2, #0]
1000929a:	5c41      	ldrb	r1, [r0, r1]
1000929c:	6852      	ldr	r2, [r2, #4]
1000929e:	7810      	ldrb	r0, [r2, #0]
100092a0:	2201      	movs	r2, #1
100092a2:	4c2a      	ldr	r4, [pc, #168]	; (1000934c <mpu_init+0x2f4>)
100092a4:	47a0      	blx	r4
100092a6:	2800      	cmp	r0, #0
100092a8:	d127      	bne.n	100092fa <mpu_init+0x2a2>
        return -1;

    /* Enable slave 1, 1-byte writes. */
    data[0] = BIT_SLAVE_EN | 1;
100092aa:	ab01      	add	r3, sp, #4
100092ac:	2281      	movs	r2, #129	; 0x81
100092ae:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_ctrl, 1, data))
100092b0:	4a25      	ldr	r2, [pc, #148]	; (10009348 <mpu_init+0x2f0>)
100092b2:	2123      	movs	r1, #35	; 0x23
100092b4:	6810      	ldr	r0, [r2, #0]
100092b6:	5c41      	ldrb	r1, [r0, r1]
100092b8:	6852      	ldr	r2, [r2, #4]
100092ba:	7810      	ldrb	r0, [r2, #0]
100092bc:	2201      	movs	r2, #1
100092be:	4c23      	ldr	r4, [pc, #140]	; (1000934c <mpu_init+0x2f4>)
100092c0:	47a0      	blx	r4
100092c2:	2800      	cmp	r0, #0
100092c4:	d119      	bne.n	100092fa <mpu_init+0x2a2>
        return -1;

    /* Set slave 1 data. */
    data[0] = AKM_SINGLE_MEASUREMENT;
100092c6:	ab01      	add	r3, sp, #4
100092c8:	2211      	movs	r2, #17
100092ca:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, data))
100092cc:	4a1e      	ldr	r2, [pc, #120]	; (10009348 <mpu_init+0x2f0>)
100092ce:	2126      	movs	r1, #38	; 0x26
100092d0:	6810      	ldr	r0, [r2, #0]
100092d2:	5c41      	ldrb	r1, [r0, r1]
100092d4:	6852      	ldr	r2, [r2, #4]
100092d6:	7810      	ldrb	r0, [r2, #0]
100092d8:	2201      	movs	r2, #1
100092da:	4c1c      	ldr	r4, [pc, #112]	; (1000934c <mpu_init+0x2f4>)
100092dc:	47a0      	blx	r4
100092de:	2800      	cmp	r0, #0
100092e0:	d10b      	bne.n	100092fa <mpu_init+0x2a2>
        return -1;

    /* Trigger slave 0 and slave 1 actions at each sample. */
    data[0] = 0x03;
100092e2:	ab01      	add	r3, sp, #4
100092e4:	2203      	movs	r2, #3
100092e6:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->i2c_delay_ctrl, 1, data))
100092e8:	4a17      	ldr	r2, [pc, #92]	; (10009348 <mpu_init+0x2f0>)
100092ea:	2127      	movs	r1, #39	; 0x27
100092ec:	6810      	ldr	r0, [r2, #0]
100092ee:	5c41      	ldrb	r1, [r0, r1]
100092f0:	6852      	ldr	r2, [r2, #4]
100092f2:	7810      	ldrb	r0, [r2, #0]
100092f4:	2201      	movs	r2, #1
100092f6:	4c15      	ldr	r4, [pc, #84]	; (1000934c <mpu_init+0x2f4>)
100092f8:	47a0      	blx	r4
    //if (int_param)
        //reg_int_cb(int_param);

#ifdef AK89xx_SECONDARY
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
100092fa:	200a      	movs	r0, #10
100092fc:	4b20      	ldr	r3, [pc, #128]	; (10009380 <mpu_init+0x328>)
100092fe:	4798      	blx	r3
10009300:	1e04      	subs	r4, r0, #0
10009302:	d11b      	bne.n	1000933c <mpu_init+0x2e4>
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
        return -1;
#endif

    mpu_set_sensors(0);
10009304:	2000      	movs	r0, #0
10009306:	4b1f      	ldr	r3, [pc, #124]	; (10009384 <mpu_init+0x32c>)
10009308:	4798      	blx	r3
    return 0;
1000930a:	e019      	b.n	10009340 <mpu_init+0x2e8>
    unsigned char data[6];

    /* Reset device. */
    data[0] = BIT_RESET;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
        return -1;
1000930c:	2401      	movs	r4, #1
1000930e:	4264      	negs	r4, r4
10009310:	e016      	b.n	10009340 <mpu_init+0x2e8>
    delay_ms(100);

    /* Wake up chip. */
    data[0] = 0x00;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
        return -1;
10009312:	2401      	movs	r4, #1
10009314:	4264      	negs	r4, r4
10009316:	e013      	b.n	10009340 <mpu_init+0x2e8>
    /* MPU6500 shares 4kB of memory between the DMP and the FIFO. Since the
     * first 3kB are needed by the DMP, we'll use the last 1kB for the FIFO.
     */
    data[0] = BIT_FIFO_SIZE_1024;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
10009318:	2401      	movs	r4, #1
1000931a:	4264      	negs	r4, r4
1000931c:	e010      	b.n	10009340 <mpu_init+0x2e8>
    st.chip_cfg.dmp_on = 0;
    st.chip_cfg.dmp_loaded = 0;
    st.chip_cfg.dmp_sample_rate = 0;

    if (mpu_set_gyro_fsr(2000))
        return -1;
1000931e:	2401      	movs	r4, #1
10009320:	4264      	negs	r4, r4
10009322:	e00d      	b.n	10009340 <mpu_init+0x2e8>
    if (mpu_set_accel_fsr(2))
        return -1;
10009324:	2401      	movs	r4, #1
10009326:	4264      	negs	r4, r4
10009328:	e00a      	b.n	10009340 <mpu_init+0x2e8>
    if (mpu_set_lpf(42))
        return -1;
1000932a:	2401      	movs	r4, #1
1000932c:	4264      	negs	r4, r4
1000932e:	e007      	b.n	10009340 <mpu_init+0x2e8>
    if (mpu_set_sample_rate(50))
        return -1;
10009330:	2401      	movs	r4, #1
10009332:	4264      	negs	r4, r4
10009334:	e004      	b.n	10009340 <mpu_init+0x2e8>
    if (mpu_configure_fifo(0))
        return -1;
10009336:	2401      	movs	r4, #1
10009338:	4264      	negs	r4, r4
1000933a:	e001      	b.n	10009340 <mpu_init+0x2e8>
        //reg_int_cb(int_param);

#ifdef AK89xx_SECONDARY
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
1000933c:	2401      	movs	r4, #1
1000933e:	4264      	negs	r4, r4
        return -1;
#endif

    mpu_set_sensors(0);
    return 0;
}
10009340:	0020      	movs	r0, r4
10009342:	b005      	add	sp, #20
10009344:	bd30      	pop	{r4, r5, pc}
10009346:	46c0      	nop			; (mov r8, r8)
10009348:	10017cbc 	.word	0x10017cbc
1000934c:	1000a755 	.word	0x1000a755
10009350:	1000813d 	.word	0x1000813d
10009354:	100149d9 	.word	0x100149d9
10009358:	10008729 	.word	0x10008729
1000935c:	10008815 	.word	0x10008815
10009360:	100088a9 	.word	0x100088a9
10009364:	10008d9d 	.word	0x10008d9d
10009368:	100089f9 	.word	0x100089f9
1000936c:	10008a65 	.word	0x10008a65
10009370:	1000a7b1 	.word	0x1000a7b1
10009374:	10015df8 	.word	0x10015df8
10009378:	10014c41 	.word	0x10014c41
1000937c:	10015c68 	.word	0x10015c68
10009380:	10008981 	.word	0x10008981
10009384:	10008e71 	.word	0x10008e71

10009388 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
10009388:	b570      	push	{r4, r5, r6, lr}
1000938a:	b082      	sub	sp, #8
1000938c:	000c      	movs	r4, r1
1000938e:	1e15      	subs	r5, r2, #0
    unsigned char tmp[2];

    if (!data)
10009390:	d025      	beq.n	100093de <mpu_write_mem+0x56>
        return -1;
    if (!st.chip_cfg.sensors)
10009392:	4b19      	ldr	r3, [pc, #100]	; (100093f8 <mpu_write_mem+0x70>)
10009394:	7a9b      	ldrb	r3, [r3, #10]
10009396:	2b00      	cmp	r3, #0
10009398:	d024      	beq.n	100093e4 <mpu_write_mem+0x5c>
        return -1;

    tmp[0] = (unsigned char)(mem_addr >> 8);
1000939a:	ab01      	add	r3, sp, #4
1000939c:	0a02      	lsrs	r2, r0, #8
1000939e:	701a      	strb	r2, [r3, #0]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
100093a0:	b2c0      	uxtb	r0, r0
100093a2:	7058      	strb	r0, [r3, #1]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
100093a4:	4b14      	ldr	r3, [pc, #80]	; (100093f8 <mpu_write_mem+0x70>)
100093a6:	685b      	ldr	r3, [r3, #4]
100093a8:	1840      	adds	r0, r0, r1
100093aa:	895a      	ldrh	r2, [r3, #10]
100093ac:	4290      	cmp	r0, r2
100093ae:	dc1c      	bgt.n	100093ea <mpu_write_mem+0x62>
        return -1;

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
100093b0:	4a11      	ldr	r2, [pc, #68]	; (100093f8 <mpu_write_mem+0x70>)
100093b2:	6812      	ldr	r2, [r2, #0]
100093b4:	7ed1      	ldrb	r1, [r2, #27]
100093b6:	7818      	ldrb	r0, [r3, #0]
100093b8:	ab01      	add	r3, sp, #4
100093ba:	2202      	movs	r2, #2
100093bc:	4e0f      	ldr	r6, [pc, #60]	; (100093fc <mpu_write_mem+0x74>)
100093be:	47b0      	blx	r6
100093c0:	2800      	cmp	r0, #0
100093c2:	d115      	bne.n	100093f0 <mpu_write_mem+0x68>
        return -1;
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
100093c4:	b2e2      	uxtb	r2, r4
100093c6:	4b0c      	ldr	r3, [pc, #48]	; (100093f8 <mpu_write_mem+0x70>)
100093c8:	6819      	ldr	r1, [r3, #0]
100093ca:	7e09      	ldrb	r1, [r1, #24]
100093cc:	685b      	ldr	r3, [r3, #4]
100093ce:	7818      	ldrb	r0, [r3, #0]
100093d0:	002b      	movs	r3, r5
100093d2:	4c0a      	ldr	r4, [pc, #40]	; (100093fc <mpu_write_mem+0x74>)
100093d4:	47a0      	blx	r4
100093d6:	1e43      	subs	r3, r0, #1
100093d8:	4198      	sbcs	r0, r3
100093da:	4240      	negs	r0, r0
100093dc:	e00a      	b.n	100093f4 <mpu_write_mem+0x6c>
        unsigned char *data)
{
    unsigned char tmp[2];

    if (!data)
        return -1;
100093de:	2001      	movs	r0, #1
100093e0:	4240      	negs	r0, r0
100093e2:	e007      	b.n	100093f4 <mpu_write_mem+0x6c>
    if (!st.chip_cfg.sensors)
        return -1;
100093e4:	2001      	movs	r0, #1
100093e6:	4240      	negs	r0, r0
100093e8:	e004      	b.n	100093f4 <mpu_write_mem+0x6c>
    tmp[0] = (unsigned char)(mem_addr >> 8);
    tmp[1] = (unsigned char)(mem_addr & 0xFF);

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
        return -1;
100093ea:	2001      	movs	r0, #1
100093ec:	4240      	negs	r0, r0
100093ee:	e001      	b.n	100093f4 <mpu_write_mem+0x6c>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
        return -1;
100093f0:	2001      	movs	r0, #1
100093f2:	4240      	negs	r0, r0
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
        return -1;
    return 0;
}
100093f4:	b002      	add	sp, #8
100093f6:	bd70      	pop	{r4, r5, r6, pc}
100093f8:	10017cbc 	.word	0x10017cbc
100093fc:	1000a755 	.word	0x1000a755

10009400 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
10009400:	b570      	push	{r4, r5, r6, lr}
10009402:	b082      	sub	sp, #8
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
10009404:	2324      	movs	r3, #36	; 0x24
10009406:	4a21      	ldr	r2, [pc, #132]	; (1000948c <mpu_set_dmp_state+0x8c>)
10009408:	5cd3      	ldrb	r3, [r2, r3]
1000940a:	4283      	cmp	r3, r0
1000940c:	d037      	beq.n	1000947e <mpu_set_dmp_state+0x7e>
        return 0;

    if (enable) {
1000940e:	2800      	cmp	r0, #0
10009410:	d020      	beq.n	10009454 <mpu_set_dmp_state+0x54>
        if (!st.chip_cfg.dmp_loaded)
10009412:	2325      	movs	r3, #37	; 0x25
10009414:	5cd3      	ldrb	r3, [r2, r3]
10009416:	2b00      	cmp	r3, #0
10009418:	d033      	beq.n	10009482 <mpu_set_dmp_state+0x82>
            return -1;
        /* Disable data ready interrupt. */
        set_int_enable(0);
1000941a:	2000      	movs	r0, #0
1000941c:	4d1c      	ldr	r5, [pc, #112]	; (10009490 <mpu_set_dmp_state+0x90>)
1000941e:	47a8      	blx	r5
        /* Disable bypass mode. */
        mpu_set_bypass(0);
10009420:	2000      	movs	r0, #0
10009422:	4b1c      	ldr	r3, [pc, #112]	; (10009494 <mpu_set_dmp_state+0x94>)
10009424:	4798      	blx	r3
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
10009426:	4c19      	ldr	r4, [pc, #100]	; (1000948c <mpu_set_dmp_state+0x8c>)
10009428:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
1000942a:	4b1b      	ldr	r3, [pc, #108]	; (10009498 <mpu_set_dmp_state+0x98>)
1000942c:	4798      	blx	r3
        /* Remove FIFO elements. */
        tmp = 0;
1000942e:	466b      	mov	r3, sp
10009430:	3307      	adds	r3, #7
10009432:	2200      	movs	r2, #0
10009434:	701a      	strb	r2, [r3, #0]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
10009436:	6862      	ldr	r2, [r4, #4]
10009438:	7810      	ldrb	r0, [r2, #0]
1000943a:	2201      	movs	r2, #1
1000943c:	2123      	movs	r1, #35	; 0x23
1000943e:	4e17      	ldr	r6, [pc, #92]	; (1000949c <mpu_set_dmp_state+0x9c>)
10009440:	47b0      	blx	r6
        st.chip_cfg.dmp_on = 1;
10009442:	2201      	movs	r2, #1
10009444:	2324      	movs	r3, #36	; 0x24
10009446:	54e2      	strb	r2, [r4, r3]
        /* Enable DMP interrupt. */
        set_int_enable(1);
10009448:	2001      	movs	r0, #1
1000944a:	47a8      	blx	r5
        mpu_reset_fifo();
1000944c:	4b14      	ldr	r3, [pc, #80]	; (100094a0 <mpu_set_dmp_state+0xa0>)
1000944e:	4798      	blx	r3
        tmp = st.chip_cfg.fifo_enable;
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
        st.chip_cfg.dmp_on = 0;
        mpu_reset_fifo();
    }
    return 0;
10009450:	2000      	movs	r0, #0
10009452:	e018      	b.n	10009486 <mpu_set_dmp_state+0x86>
        /* Enable DMP interrupt. */
        set_int_enable(1);
        mpu_reset_fifo();
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
10009454:	2000      	movs	r0, #0
10009456:	4b0e      	ldr	r3, [pc, #56]	; (10009490 <mpu_set_dmp_state+0x90>)
10009458:	4798      	blx	r3
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
1000945a:	466b      	mov	r3, sp
1000945c:	3307      	adds	r3, #7
1000945e:	4c0b      	ldr	r4, [pc, #44]	; (1000948c <mpu_set_dmp_state+0x8c>)
10009460:	7c22      	ldrb	r2, [r4, #16]
10009462:	701a      	strb	r2, [r3, #0]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
10009464:	6862      	ldr	r2, [r4, #4]
10009466:	7810      	ldrb	r0, [r2, #0]
10009468:	2201      	movs	r2, #1
1000946a:	2123      	movs	r1, #35	; 0x23
1000946c:	4d0b      	ldr	r5, [pc, #44]	; (1000949c <mpu_set_dmp_state+0x9c>)
1000946e:	47a8      	blx	r5
        st.chip_cfg.dmp_on = 0;
10009470:	2200      	movs	r2, #0
10009472:	2324      	movs	r3, #36	; 0x24
10009474:	54e2      	strb	r2, [r4, r3]
        mpu_reset_fifo();
10009476:	4b0a      	ldr	r3, [pc, #40]	; (100094a0 <mpu_set_dmp_state+0xa0>)
10009478:	4798      	blx	r3
    }
    return 0;
1000947a:	2000      	movs	r0, #0
1000947c:	e003      	b.n	10009486 <mpu_set_dmp_state+0x86>
 */
int mpu_set_dmp_state(unsigned char enable)
{
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
        return 0;
1000947e:	2000      	movs	r0, #0
10009480:	e001      	b.n	10009486 <mpu_set_dmp_state+0x86>

    if (enable) {
        if (!st.chip_cfg.dmp_loaded)
            return -1;
10009482:	2001      	movs	r0, #1
10009484:	4240      	negs	r0, r0
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
        st.chip_cfg.dmp_on = 0;
        mpu_reset_fifo();
    }
    return 0;
}
10009486:	b002      	add	sp, #8
10009488:	bd70      	pop	{r4, r5, r6, pc}
1000948a:	46c0      	nop			; (mov r8, r8)
1000948c:	10017cbc 	.word	0x10017cbc
10009490:	1000848d 	.word	0x1000848d
10009494:	10008a65 	.word	0x10008a65
10009498:	10008d9d 	.word	0x10008d9d
1000949c:	1000a755 	.word	0x1000a755
100094a0:	10008531 	.word	0x10008531

100094a4 <mpu_get_compass_fsr>:
 *  @return     0 if successful.
 */
int mpu_get_compass_fsr(unsigned short *fsr)
{
#ifdef AK89xx_SECONDARY
    fsr[0] = st.hw->compass_fsr;
100094a4:	4b02      	ldr	r3, [pc, #8]	; (100094b0 <mpu_get_compass_fsr+0xc>)
100094a6:	685b      	ldr	r3, [r3, #4]
100094a8:	899b      	ldrh	r3, [r3, #12]
100094aa:	8003      	strh	r3, [r0, #0]
    return 0;
#else
    return -1;
#endif
}
100094ac:	2000      	movs	r0, #0
100094ae:	4770      	bx	lr
100094b0:	10017cbc 	.word	0x10017cbc

100094b4 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
100094b4:	b510      	push	{r4, lr}
100094b6:	b086      	sub	sp, #24
100094b8:	0004      	movs	r4, r0
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
100094ba:	220c      	movs	r2, #12
100094bc:	4915      	ldr	r1, [pc, #84]	; (10009514 <dmp_set_fifo_rate+0x60>)
100094be:	3110      	adds	r1, #16
100094c0:	a803      	add	r0, sp, #12
100094c2:	4b15      	ldr	r3, [pc, #84]	; (10009518 <dmp_set_fifo_rate+0x64>)
100094c4:	4798      	blx	r3
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
100094c6:	2cc8      	cmp	r4, #200	; 0xc8
100094c8:	d819      	bhi.n	100094fe <dmp_set_fifo_rate+0x4a>
        return -1;
    div = DMP_SAMPLE_RATE / rate - 1;
100094ca:	0021      	movs	r1, r4
100094cc:	20c8      	movs	r0, #200	; 0xc8
100094ce:	4b13      	ldr	r3, [pc, #76]	; (1000951c <dmp_set_fifo_rate+0x68>)
100094d0:	4798      	blx	r3
100094d2:	3801      	subs	r0, #1
100094d4:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
100094d6:	aa01      	add	r2, sp, #4
100094d8:	0a03      	lsrs	r3, r0, #8
100094da:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(div & 0xFF);
100094dc:	7050      	strb	r0, [r2, #1]
    if (mpu_write_mem(D_0_22, 2, tmp))
100094de:	2102      	movs	r1, #2
100094e0:	480f      	ldr	r0, [pc, #60]	; (10009520 <dmp_set_fifo_rate+0x6c>)
100094e2:	4b10      	ldr	r3, [pc, #64]	; (10009524 <dmp_set_fifo_rate+0x70>)
100094e4:	4798      	blx	r3
100094e6:	2800      	cmp	r0, #0
100094e8:	d10c      	bne.n	10009504 <dmp_set_fifo_rate+0x50>
        return -1;
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
100094ea:	aa03      	add	r2, sp, #12
100094ec:	210c      	movs	r1, #12
100094ee:	480e      	ldr	r0, [pc, #56]	; (10009528 <dmp_set_fifo_rate+0x74>)
100094f0:	4b0c      	ldr	r3, [pc, #48]	; (10009524 <dmp_set_fifo_rate+0x70>)
100094f2:	4798      	blx	r3
100094f4:	2800      	cmp	r0, #0
100094f6:	d108      	bne.n	1000950a <dmp_set_fifo_rate+0x56>
        return -1;

    dmp.fifo_rate = rate;
100094f8:	4b0c      	ldr	r3, [pc, #48]	; (1000952c <dmp_set_fifo_rate+0x78>)
100094fa:	819c      	strh	r4, [r3, #12]
    return 0;
100094fc:	e007      	b.n	1000950e <dmp_set_fifo_rate+0x5a>
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
        return -1;
100094fe:	2001      	movs	r0, #1
10009500:	4240      	negs	r0, r0
10009502:	e004      	b.n	1000950e <dmp_set_fifo_rate+0x5a>
    div = DMP_SAMPLE_RATE / rate - 1;
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
    tmp[1] = (unsigned char)(div & 0xFF);
    if (mpu_write_mem(D_0_22, 2, tmp))
        return -1;
10009504:	2001      	movs	r0, #1
10009506:	4240      	negs	r0, r0
10009508:	e001      	b.n	1000950e <dmp_set_fifo_rate+0x5a>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
        return -1;
1000950a:	2001      	movs	r0, #1
1000950c:	4240      	negs	r0, r0

    dmp.fifo_rate = rate;
    return 0;
}
1000950e:	b006      	add	sp, #24
10009510:	bd10      	pop	{r4, pc}
10009512:	46c0      	nop			; (mov r8, r8)
10009514:	10016044 	.word	0x10016044
10009518:	100149c7 	.word	0x100149c7
1000951c:	10012d65 	.word	0x10012d65
10009520:	00000216 	.word	0x00000216
10009524:	10009389 	.word	0x10009389
10009528:	00000ac1 	.word	0x00000ac1
1000952c:	10017d80 	.word	0x10017d80

10009530 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
10009530:	b5f0      	push	{r4, r5, r6, r7, lr}
10009532:	4647      	mov	r7, r8
10009534:	b480      	push	{r7}
10009536:	b082      	sub	sp, #8
10009538:	0004      	movs	r4, r0
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
1000953a:	0743      	lsls	r3, r0, #29
1000953c:	d100      	bne.n	10009540 <dmp_set_tap_thresh+0x10>
1000953e:	e09c      	b.n	1000967a <dmp_set_tap_thresh+0x14a>
10009540:	23c8      	movs	r3, #200	; 0xc8
10009542:	00db      	lsls	r3, r3, #3
10009544:	4299      	cmp	r1, r3
10009546:	d900      	bls.n	1000954a <dmp_set_tap_thresh+0x1a>
10009548:	e09a      	b.n	10009680 <dmp_set_tap_thresh+0x150>
        return -1;

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
1000954a:	0008      	movs	r0, r1
1000954c:	4b58      	ldr	r3, [pc, #352]	; (100096b0 <dmp_set_tap_thresh+0x180>)
1000954e:	4798      	blx	r3
10009550:	4958      	ldr	r1, [pc, #352]	; (100096b4 <dmp_set_tap_thresh+0x184>)
10009552:	4b59      	ldr	r3, [pc, #356]	; (100096b8 <dmp_set_tap_thresh+0x188>)
10009554:	4798      	blx	r3
10009556:	1c06      	adds	r6, r0, #0

    mpu_get_accel_fsr(&accel_fsr);
10009558:	466b      	mov	r3, sp
1000955a:	1cdd      	adds	r5, r3, #3
1000955c:	0028      	movs	r0, r5
1000955e:	4b57      	ldr	r3, [pc, #348]	; (100096bc <dmp_set_tap_thresh+0x18c>)
10009560:	4798      	blx	r3
    switch (accel_fsr) {
10009562:	782b      	ldrb	r3, [r5, #0]
10009564:	2b04      	cmp	r3, #4
10009566:	d019      	beq.n	1000959c <dmp_set_tap_thresh+0x6c>
10009568:	b2da      	uxtb	r2, r3
1000956a:	2a04      	cmp	r2, #4
1000956c:	d802      	bhi.n	10009574 <dmp_set_tap_thresh+0x44>
1000956e:	2b02      	cmp	r3, #2
10009570:	d005      	beq.n	1000957e <dmp_set_tap_thresh+0x4e>
10009572:	e088      	b.n	10009686 <dmp_set_tap_thresh+0x156>
10009574:	2b08      	cmp	r3, #8
10009576:	d020      	beq.n	100095ba <dmp_set_tap_thresh+0x8a>
10009578:	2b10      	cmp	r3, #16
1000957a:	d02d      	beq.n	100095d8 <dmp_set_tap_thresh+0xa8>
1000957c:	e083      	b.n	10009686 <dmp_set_tap_thresh+0x156>
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
1000957e:	4b50      	ldr	r3, [pc, #320]	; (100096c0 <dmp_set_tap_thresh+0x190>)
10009580:	4698      	mov	r8, r3
10009582:	218d      	movs	r1, #141	; 0x8d
10009584:	05c9      	lsls	r1, r1, #23
10009586:	1c30      	adds	r0, r6, #0
10009588:	4798      	blx	r3
1000958a:	4f4e      	ldr	r7, [pc, #312]	; (100096c4 <dmp_set_tap_thresh+0x194>)
1000958c:	47b8      	blx	r7
1000958e:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
10009590:	494d      	ldr	r1, [pc, #308]	; (100096c8 <dmp_set_tap_thresh+0x198>)
10009592:	1c30      	adds	r0, r6, #0
10009594:	47c0      	blx	r8
10009596:	47b8      	blx	r7
10009598:	b280      	uxth	r0, r0
        break;
1000959a:	e02b      	b.n	100095f4 <dmp_set_tap_thresh+0xc4>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
1000959c:	4b48      	ldr	r3, [pc, #288]	; (100096c0 <dmp_set_tap_thresh+0x190>)
1000959e:	4698      	mov	r8, r3
100095a0:	218c      	movs	r1, #140	; 0x8c
100095a2:	05c9      	lsls	r1, r1, #23
100095a4:	1c30      	adds	r0, r6, #0
100095a6:	4798      	blx	r3
100095a8:	4f46      	ldr	r7, [pc, #280]	; (100096c4 <dmp_set_tap_thresh+0x194>)
100095aa:	47b8      	blx	r7
100095ac:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
100095ae:	4947      	ldr	r1, [pc, #284]	; (100096cc <dmp_set_tap_thresh+0x19c>)
100095b0:	1c30      	adds	r0, r6, #0
100095b2:	47c0      	blx	r8
100095b4:	47b8      	blx	r7
100095b6:	b280      	uxth	r0, r0
        break;
100095b8:	e01c      	b.n	100095f4 <dmp_set_tap_thresh+0xc4>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
100095ba:	4b41      	ldr	r3, [pc, #260]	; (100096c0 <dmp_set_tap_thresh+0x190>)
100095bc:	4698      	mov	r8, r3
100095be:	218b      	movs	r1, #139	; 0x8b
100095c0:	05c9      	lsls	r1, r1, #23
100095c2:	1c30      	adds	r0, r6, #0
100095c4:	4798      	blx	r3
100095c6:	4f3f      	ldr	r7, [pc, #252]	; (100096c4 <dmp_set_tap_thresh+0x194>)
100095c8:	47b8      	blx	r7
100095ca:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
100095cc:	4940      	ldr	r1, [pc, #256]	; (100096d0 <dmp_set_tap_thresh+0x1a0>)
100095ce:	1c30      	adds	r0, r6, #0
100095d0:	47c0      	blx	r8
100095d2:	47b8      	blx	r7
100095d4:	b280      	uxth	r0, r0
        break;
100095d6:	e00d      	b.n	100095f4 <dmp_set_tap_thresh+0xc4>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
100095d8:	4b39      	ldr	r3, [pc, #228]	; (100096c0 <dmp_set_tap_thresh+0x190>)
100095da:	4698      	mov	r8, r3
100095dc:	218a      	movs	r1, #138	; 0x8a
100095de:	05c9      	lsls	r1, r1, #23
100095e0:	1c30      	adds	r0, r6, #0
100095e2:	4798      	blx	r3
100095e4:	4f37      	ldr	r7, [pc, #220]	; (100096c4 <dmp_set_tap_thresh+0x194>)
100095e6:	47b8      	blx	r7
100095e8:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
100095ea:	493a      	ldr	r1, [pc, #232]	; (100096d4 <dmp_set_tap_thresh+0x1a4>)
100095ec:	1c30      	adds	r0, r6, #0
100095ee:	47c0      	blx	r8
100095f0:	47b8      	blx	r7
100095f2:	b280      	uxth	r0, r0
        break;
    default:
        return -1;
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
100095f4:	ab01      	add	r3, sp, #4
100095f6:	0a2a      	lsrs	r2, r5, #8
100095f8:	701a      	strb	r2, [r3, #0]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
100095fa:	705d      	strb	r5, [r3, #1]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
100095fc:	0a02      	lsrs	r2, r0, #8
100095fe:	709a      	strb	r2, [r3, #2]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
10009600:	70d8      	strb	r0, [r3, #3]

    if (axis & TAP_X) {
10009602:	07e3      	lsls	r3, r4, #31
10009604:	d510      	bpl.n	10009628 <dmp_set_tap_thresh+0xf8>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
10009606:	aa01      	add	r2, sp, #4
10009608:	2102      	movs	r1, #2
1000960a:	20ea      	movs	r0, #234	; 0xea
1000960c:	0040      	lsls	r0, r0, #1
1000960e:	4b32      	ldr	r3, [pc, #200]	; (100096d8 <dmp_set_tap_thresh+0x1a8>)
10009610:	4798      	blx	r3
10009612:	2800      	cmp	r0, #0
10009614:	d13a      	bne.n	1000968c <dmp_set_tap_thresh+0x15c>
            return -1;
        if (mpu_write_mem(D_1_36, 2, tmp+2))
10009616:	466b      	mov	r3, sp
10009618:	1d9a      	adds	r2, r3, #6
1000961a:	2102      	movs	r1, #2
1000961c:	3025      	adds	r0, #37	; 0x25
1000961e:	30ff      	adds	r0, #255	; 0xff
10009620:	4b2d      	ldr	r3, [pc, #180]	; (100096d8 <dmp_set_tap_thresh+0x1a8>)
10009622:	4798      	blx	r3
10009624:	2800      	cmp	r0, #0
10009626:	d134      	bne.n	10009692 <dmp_set_tap_thresh+0x162>
            return -1;
    }
    if (axis & TAP_Y) {
10009628:	07a3      	lsls	r3, r4, #30
1000962a:	d510      	bpl.n	1000964e <dmp_set_tap_thresh+0x11e>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
1000962c:	aa01      	add	r2, sp, #4
1000962e:	2102      	movs	r1, #2
10009630:	20ec      	movs	r0, #236	; 0xec
10009632:	0040      	lsls	r0, r0, #1
10009634:	4b28      	ldr	r3, [pc, #160]	; (100096d8 <dmp_set_tap_thresh+0x1a8>)
10009636:	4798      	blx	r3
10009638:	2800      	cmp	r0, #0
1000963a:	d12d      	bne.n	10009698 <dmp_set_tap_thresh+0x168>
            return -1;
        if (mpu_write_mem(D_1_40, 2, tmp+2))
1000963c:	466b      	mov	r3, sp
1000963e:	1d9a      	adds	r2, r3, #6
10009640:	2102      	movs	r1, #2
10009642:	3029      	adds	r0, #41	; 0x29
10009644:	30ff      	adds	r0, #255	; 0xff
10009646:	4b24      	ldr	r3, [pc, #144]	; (100096d8 <dmp_set_tap_thresh+0x1a8>)
10009648:	4798      	blx	r3
1000964a:	2800      	cmp	r0, #0
1000964c:	d127      	bne.n	1000969e <dmp_set_tap_thresh+0x16e>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
            return -1;
        if (mpu_write_mem(D_1_44, 2, tmp+2))
            return -1;
    }
    return 0;
1000964e:	2000      	movs	r0, #0
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
            return -1;
        if (mpu_write_mem(D_1_40, 2, tmp+2))
            return -1;
    }
    if (axis & TAP_Z) {
10009650:	0763      	lsls	r3, r4, #29
10009652:	d529      	bpl.n	100096a8 <dmp_set_tap_thresh+0x178>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
10009654:	aa01      	add	r2, sp, #4
10009656:	2102      	movs	r1, #2
10009658:	30dd      	adds	r0, #221	; 0xdd
1000965a:	30ff      	adds	r0, #255	; 0xff
1000965c:	4b1e      	ldr	r3, [pc, #120]	; (100096d8 <dmp_set_tap_thresh+0x1a8>)
1000965e:	4798      	blx	r3
10009660:	2800      	cmp	r0, #0
10009662:	d11f      	bne.n	100096a4 <dmp_set_tap_thresh+0x174>
            return -1;
        if (mpu_write_mem(D_1_44, 2, tmp+2))
10009664:	466b      	mov	r3, sp
10009666:	1d9a      	adds	r2, r3, #6
10009668:	2102      	movs	r1, #2
1000966a:	302d      	adds	r0, #45	; 0x2d
1000966c:	30ff      	adds	r0, #255	; 0xff
1000966e:	4b1a      	ldr	r3, [pc, #104]	; (100096d8 <dmp_set_tap_thresh+0x1a8>)
10009670:	4798      	blx	r3
10009672:	1e43      	subs	r3, r0, #1
10009674:	4198      	sbcs	r0, r3
10009676:	4240      	negs	r0, r0
10009678:	e016      	b.n	100096a8 <dmp_set_tap_thresh+0x178>
{
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
        return -1;
1000967a:	2001      	movs	r0, #1
1000967c:	4240      	negs	r0, r0
1000967e:	e013      	b.n	100096a8 <dmp_set_tap_thresh+0x178>
10009680:	2001      	movs	r0, #1
10009682:	4240      	negs	r0, r0
10009684:	e010      	b.n	100096a8 <dmp_set_tap_thresh+0x178>
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
        break;
    default:
        return -1;
10009686:	2001      	movs	r0, #1
10009688:	4240      	negs	r0, r0
1000968a:	e00d      	b.n	100096a8 <dmp_set_tap_thresh+0x178>
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);

    if (axis & TAP_X) {
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
            return -1;
1000968c:	2001      	movs	r0, #1
1000968e:	4240      	negs	r0, r0
10009690:	e00a      	b.n	100096a8 <dmp_set_tap_thresh+0x178>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
            return -1;
10009692:	2001      	movs	r0, #1
10009694:	4240      	negs	r0, r0
10009696:	e007      	b.n	100096a8 <dmp_set_tap_thresh+0x178>
    }
    if (axis & TAP_Y) {
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
            return -1;
10009698:	2001      	movs	r0, #1
1000969a:	4240      	negs	r0, r0
1000969c:	e004      	b.n	100096a8 <dmp_set_tap_thresh+0x178>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
            return -1;
1000969e:	2001      	movs	r0, #1
100096a0:	4240      	negs	r0, r0
100096a2:	e001      	b.n	100096a8 <dmp_set_tap_thresh+0x178>
    }
    if (axis & TAP_Z) {
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
            return -1;
100096a4:	2001      	movs	r0, #1
100096a6:	4240      	negs	r0, r0
        if (mpu_write_mem(D_1_44, 2, tmp+2))
            return -1;
    }
    return 0;
}
100096a8:	b002      	add	sp, #8
100096aa:	bc04      	pop	{r2}
100096ac:	4690      	mov	r8, r2
100096ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
100096b0:	100139fd 	.word	0x100139fd
100096b4:	43480000 	.word	0x43480000
100096b8:	100130f1 	.word	0x100130f1
100096bc:	100087c9 	.word	0x100087c9
100096c0:	10013485 	.word	0x10013485
100096c4:	10013085 	.word	0x10013085
100096c8:	46400000 	.word	0x46400000
100096cc:	45c00000 	.word	0x45c00000
100096d0:	45400000 	.word	0x45400000
100096d4:	44c00000 	.word	0x44c00000
100096d8:	10009389 	.word	0x10009389

100096dc <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
100096dc:	b500      	push	{lr}
100096de:	b083      	sub	sp, #12
    unsigned char tmp = 0;

    if (axis & TAP_X)
100096e0:	07c3      	lsls	r3, r0, #31
100096e2:	d403      	bmi.n	100096ec <dmp_set_tap_axes+0x10>
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
    unsigned char tmp = 0;
100096e4:	2200      	movs	r2, #0
100096e6:	466b      	mov	r3, sp
100096e8:	71da      	strb	r2, [r3, #7]
100096ea:	e002      	b.n	100096f2 <dmp_set_tap_axes+0x16>

    if (axis & TAP_X)
        tmp |= 0x30;
100096ec:	2230      	movs	r2, #48	; 0x30
100096ee:	466b      	mov	r3, sp
100096f0:	71da      	strb	r2, [r3, #7]
    if (axis & TAP_Y)
100096f2:	0783      	lsls	r3, r0, #30
100096f4:	d505      	bpl.n	10009702 <dmp_set_tap_axes+0x26>
        tmp |= 0x0C;
100096f6:	466b      	mov	r3, sp
100096f8:	1dda      	adds	r2, r3, #7
100096fa:	79d9      	ldrb	r1, [r3, #7]
100096fc:	230c      	movs	r3, #12
100096fe:	430b      	orrs	r3, r1
10009700:	7013      	strb	r3, [r2, #0]
    if (axis & TAP_Z)
10009702:	0743      	lsls	r3, r0, #29
10009704:	d505      	bpl.n	10009712 <dmp_set_tap_axes+0x36>
        tmp |= 0x03;
10009706:	466b      	mov	r3, sp
10009708:	1dda      	adds	r2, r3, #7
1000970a:	79d9      	ldrb	r1, [r3, #7]
1000970c:	2303      	movs	r3, #3
1000970e:	430b      	orrs	r3, r1
10009710:	7013      	strb	r3, [r2, #0]
    return mpu_write_mem(D_1_72, 1, &tmp);
10009712:	466b      	mov	r3, sp
10009714:	1dda      	adds	r2, r3, #7
10009716:	2101      	movs	r1, #1
10009718:	20a4      	movs	r0, #164	; 0xa4
1000971a:	0040      	lsls	r0, r0, #1
1000971c:	4b01      	ldr	r3, [pc, #4]	; (10009724 <dmp_set_tap_axes+0x48>)
1000971e:	4798      	blx	r3
}
10009720:	b003      	add	sp, #12
10009722:	bd00      	pop	{pc}
10009724:	10009389 	.word	0x10009389

10009728 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
10009728:	b500      	push	{lr}
1000972a:	b083      	sub	sp, #12
    unsigned char tmp;

    if (min_taps < 1)
        min_taps = 1;
1000972c:	2301      	movs	r3, #1
 */
int dmp_set_tap_count(unsigned char min_taps)
{
    unsigned char tmp;

    if (min_taps < 1)
1000972e:	2800      	cmp	r0, #0
10009730:	d004      	beq.n	1000973c <dmp_set_tap_count+0x14>
10009732:	1c03      	adds	r3, r0, #0
10009734:	2804      	cmp	r0, #4
10009736:	d900      	bls.n	1000973a <dmp_set_tap_count+0x12>
10009738:	2304      	movs	r3, #4
1000973a:	b2db      	uxtb	r3, r3
        min_taps = 1;
    else if (min_taps > 4)
        min_taps = 4;

    tmp = min_taps - 1;
1000973c:	466a      	mov	r2, sp
1000973e:	3207      	adds	r2, #7
10009740:	3b01      	subs	r3, #1
10009742:	7013      	strb	r3, [r2, #0]
    return mpu_write_mem(D_1_79, 1, &tmp);
10009744:	2101      	movs	r1, #1
10009746:	2050      	movs	r0, #80	; 0x50
10009748:	30ff      	adds	r0, #255	; 0xff
1000974a:	4b02      	ldr	r3, [pc, #8]	; (10009754 <dmp_set_tap_count+0x2c>)
1000974c:	4798      	blx	r3
}
1000974e:	b003      	add	sp, #12
10009750:	bd00      	pop	{pc}
10009752:	46c0      	nop			; (mov r8, r8)
10009754:	10009389 	.word	0x10009389

10009758 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
10009758:	b500      	push	{lr}
1000975a:	b083      	sub	sp, #12
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
1000975c:	2105      	movs	r1, #5
1000975e:	4b07      	ldr	r3, [pc, #28]	; (1000977c <dmp_set_tap_time+0x24>)
10009760:	4798      	blx	r3
10009762:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)(dmp_time >> 8);
10009764:	aa01      	add	r2, sp, #4
10009766:	0a03      	lsrs	r3, r0, #8
10009768:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
1000976a:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
1000976c:	2102      	movs	r1, #2
1000976e:	20ef      	movs	r0, #239	; 0xef
10009770:	0040      	lsls	r0, r0, #1
10009772:	4b03      	ldr	r3, [pc, #12]	; (10009780 <dmp_set_tap_time+0x28>)
10009774:	4798      	blx	r3
}
10009776:	b003      	add	sp, #12
10009778:	bd00      	pop	{pc}
1000977a:	46c0      	nop			; (mov r8, r8)
1000977c:	10012c51 	.word	0x10012c51
10009780:	10009389 	.word	0x10009389

10009784 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
10009784:	b500      	push	{lr}
10009786:	b083      	sub	sp, #12
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
10009788:	2105      	movs	r1, #5
1000978a:	4b07      	ldr	r3, [pc, #28]	; (100097a8 <dmp_set_tap_time_multi+0x24>)
1000978c:	4798      	blx	r3
1000978e:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)(dmp_time >> 8);
10009790:	aa01      	add	r2, sp, #4
10009792:	0a03      	lsrs	r3, r0, #8
10009794:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
10009796:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(D_1_218, 2, tmp);
10009798:	2102      	movs	r1, #2
1000979a:	20ed      	movs	r0, #237	; 0xed
1000979c:	0040      	lsls	r0, r0, #1
1000979e:	4b03      	ldr	r3, [pc, #12]	; (100097ac <dmp_set_tap_time_multi+0x28>)
100097a0:	4798      	blx	r3
}
100097a2:	b003      	add	sp, #12
100097a4:	bd00      	pop	{pc}
100097a6:	46c0      	nop			; (mov r8, r8)
100097a8:	10012c51 	.word	0x10012c51
100097ac:	10009389 	.word	0x10009389

100097b0 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
100097b0:	b510      	push	{r4, lr}
100097b2:	b082      	sub	sp, #8
100097b4:	000c      	movs	r4, r1
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
100097b6:	21fa      	movs	r1, #250	; 0xfa
100097b8:	0089      	lsls	r1, r1, #2
100097ba:	4b09      	ldr	r3, [pc, #36]	; (100097e0 <dmp_set_shake_reject_thresh+0x30>)
100097bc:	4798      	blx	r3
100097be:	4360      	muls	r0, r4
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
100097c0:	aa01      	add	r2, sp, #4
100097c2:	1603      	asrs	r3, r0, #24
100097c4:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
100097c6:	1403      	asrs	r3, r0, #16
100097c8:	7053      	strb	r3, [r2, #1]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
100097ca:	1203      	asrs	r3, r0, #8
100097cc:	7093      	strb	r3, [r2, #2]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
100097ce:	70d0      	strb	r0, [r2, #3]
    return mpu_write_mem(D_1_92, 4, tmp);
100097d0:	2104      	movs	r1, #4
100097d2:	20ae      	movs	r0, #174	; 0xae
100097d4:	0040      	lsls	r0, r0, #1
100097d6:	4b03      	ldr	r3, [pc, #12]	; (100097e4 <dmp_set_shake_reject_thresh+0x34>)
100097d8:	4798      	blx	r3
}
100097da:	b002      	add	sp, #8
100097dc:	bd10      	pop	{r4, pc}
100097de:	46c0      	nop			; (mov r8, r8)
100097e0:	10012d65 	.word	0x10012d65
100097e4:	10009389 	.word	0x10009389

100097e8 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
100097e8:	b500      	push	{lr}
100097ea:	b083      	sub	sp, #12
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
100097ec:	2105      	movs	r1, #5
100097ee:	4b07      	ldr	r3, [pc, #28]	; (1000980c <dmp_set_shake_reject_time+0x24>)
100097f0:	4798      	blx	r3
100097f2:	b280      	uxth	r0, r0
    tmp[0] = time >> 8;
100097f4:	aa01      	add	r2, sp, #4
100097f6:	0a03      	lsrs	r3, r0, #8
100097f8:	7013      	strb	r3, [r2, #0]
    tmp[1] = time & 0xFF;
100097fa:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(D_1_90,2,tmp);
100097fc:	2102      	movs	r1, #2
100097fe:	20ad      	movs	r0, #173	; 0xad
10009800:	0040      	lsls	r0, r0, #1
10009802:	4b03      	ldr	r3, [pc, #12]	; (10009810 <dmp_set_shake_reject_time+0x28>)
10009804:	4798      	blx	r3
}
10009806:	b003      	add	sp, #12
10009808:	bd00      	pop	{pc}
1000980a:	46c0      	nop			; (mov r8, r8)
1000980c:	10012c51 	.word	0x10012c51
10009810:	10009389 	.word	0x10009389

10009814 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
10009814:	b500      	push	{lr}
10009816:	b083      	sub	sp, #12
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
10009818:	2105      	movs	r1, #5
1000981a:	4b07      	ldr	r3, [pc, #28]	; (10009838 <dmp_set_shake_reject_timeout+0x24>)
1000981c:	4798      	blx	r3
1000981e:	b280      	uxth	r0, r0
    tmp[0] = time >> 8;
10009820:	aa01      	add	r2, sp, #4
10009822:	0a03      	lsrs	r3, r0, #8
10009824:	7013      	strb	r3, [r2, #0]
    tmp[1] = time & 0xFF;
10009826:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(D_1_88,2,tmp);
10009828:	2102      	movs	r1, #2
1000982a:	20ac      	movs	r0, #172	; 0xac
1000982c:	0040      	lsls	r0, r0, #1
1000982e:	4b03      	ldr	r3, [pc, #12]	; (1000983c <dmp_set_shake_reject_timeout+0x28>)
10009830:	4798      	blx	r3
}
10009832:	b003      	add	sp, #12
10009834:	bd00      	pop	{pc}
10009836:	46c0      	nop			; (mov r8, r8)
10009838:	10012c51 	.word	0x10012c51
1000983c:	10009389 	.word	0x10009389

10009840 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
10009840:	b500      	push	{lr}
10009842:	b085      	sub	sp, #20
    if (enable) {
10009844:	2800      	cmp	r0, #0
10009846:	d00c      	beq.n	10009862 <dmp_enable_gyro_cal+0x22>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
10009848:	2209      	movs	r2, #9
1000984a:	490d      	ldr	r1, [pc, #52]	; (10009880 <dmp_enable_gyro_cal+0x40>)
1000984c:	311c      	adds	r1, #28
1000984e:	a801      	add	r0, sp, #4
10009850:	4b0c      	ldr	r3, [pc, #48]	; (10009884 <dmp_enable_gyro_cal+0x44>)
10009852:	4798      	blx	r3
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
10009854:	aa01      	add	r2, sp, #4
10009856:	2109      	movs	r1, #9
10009858:	2097      	movs	r0, #151	; 0x97
1000985a:	00c0      	lsls	r0, r0, #3
1000985c:	4b0a      	ldr	r3, [pc, #40]	; (10009888 <dmp_enable_gyro_cal+0x48>)
1000985e:	4798      	blx	r3
10009860:	e00b      	b.n	1000987a <dmp_enable_gyro_cal+0x3a>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
10009862:	2209      	movs	r2, #9
10009864:	4906      	ldr	r1, [pc, #24]	; (10009880 <dmp_enable_gyro_cal+0x40>)
10009866:	3128      	adds	r1, #40	; 0x28
10009868:	a801      	add	r0, sp, #4
1000986a:	4b06      	ldr	r3, [pc, #24]	; (10009884 <dmp_enable_gyro_cal+0x44>)
1000986c:	4798      	blx	r3
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
1000986e:	aa01      	add	r2, sp, #4
10009870:	2109      	movs	r1, #9
10009872:	2097      	movs	r0, #151	; 0x97
10009874:	00c0      	lsls	r0, r0, #3
10009876:	4b04      	ldr	r3, [pc, #16]	; (10009888 <dmp_enable_gyro_cal+0x48>)
10009878:	4798      	blx	r3
    }
}
1000987a:	b005      	add	sp, #20
1000987c:	bd00      	pop	{pc}
1000987e:	46c0      	nop			; (mov r8, r8)
10009880:	10016044 	.word	0x10016044
10009884:	100149c7 	.word	0x100149c7
10009888:	10009389 	.word	0x10009389

1000988c <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
1000988c:	b500      	push	{lr}
1000988e:	b083      	sub	sp, #12
    unsigned char regs[4];
    if (enable) {
10009890:	2800      	cmp	r0, #0
10009892:	d009      	beq.n	100098a8 <dmp_enable_lp_quat+0x1c>
        regs[0] = DINBC0;
10009894:	ab01      	add	r3, sp, #4
10009896:	22c0      	movs	r2, #192	; 0xc0
10009898:	701a      	strb	r2, [r3, #0]
        regs[1] = DINBC2;
1000989a:	3202      	adds	r2, #2
1000989c:	705a      	strb	r2, [r3, #1]
        regs[2] = DINBC4;
1000989e:	3202      	adds	r2, #2
100098a0:	709a      	strb	r2, [r3, #2]
        regs[3] = DINBC6;
100098a2:	3202      	adds	r2, #2
100098a4:	70da      	strb	r2, [r3, #3]
100098a6:	e001      	b.n	100098ac <dmp_enable_lp_quat+0x20>
    }
    else
        memset(regs, 0x8B, 4);
100098a8:	4b05      	ldr	r3, [pc, #20]	; (100098c0 <dmp_enable_lp_quat+0x34>)
100098aa:	9301      	str	r3, [sp, #4]

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
100098ac:	aa01      	add	r2, sp, #4
100098ae:	2104      	movs	r1, #4
100098b0:	4804      	ldr	r0, [pc, #16]	; (100098c4 <dmp_enable_lp_quat+0x38>)
100098b2:	4b05      	ldr	r3, [pc, #20]	; (100098c8 <dmp_enable_lp_quat+0x3c>)
100098b4:	4798      	blx	r3

    return mpu_reset_fifo();
100098b6:	4b05      	ldr	r3, [pc, #20]	; (100098cc <dmp_enable_lp_quat+0x40>)
100098b8:	4798      	blx	r3
}
100098ba:	b003      	add	sp, #12
100098bc:	bd00      	pop	{pc}
100098be:	46c0      	nop			; (mov r8, r8)
100098c0:	8b8b8b8b 	.word	0x8b8b8b8b
100098c4:	00000a98 	.word	0x00000a98
100098c8:	10009389 	.word	0x10009389
100098cc:	10008531 	.word	0x10008531

100098d0 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
100098d0:	b500      	push	{lr}
100098d2:	b083      	sub	sp, #12
    unsigned char regs[4];
    if (enable) {
100098d4:	2800      	cmp	r0, #0
100098d6:	d009      	beq.n	100098ec <dmp_enable_6x_lp_quat+0x1c>
        regs[0] = DINA20;
100098d8:	ab01      	add	r3, sp, #4
100098da:	2220      	movs	r2, #32
100098dc:	701a      	strb	r2, [r3, #0]
        regs[1] = DINA28;
100098de:	3208      	adds	r2, #8
100098e0:	705a      	strb	r2, [r3, #1]
        regs[2] = DINA30;
100098e2:	3208      	adds	r2, #8
100098e4:	709a      	strb	r2, [r3, #2]
        regs[3] = DINA38;
100098e6:	3208      	adds	r2, #8
100098e8:	70da      	strb	r2, [r3, #3]
100098ea:	e001      	b.n	100098f0 <dmp_enable_6x_lp_quat+0x20>
    } else
        memset(regs, 0xA3, 4);
100098ec:	4b05      	ldr	r3, [pc, #20]	; (10009904 <dmp_enable_6x_lp_quat+0x34>)
100098ee:	9301      	str	r3, [sp, #4]

    mpu_write_mem(CFG_8, 4, regs);
100098f0:	aa01      	add	r2, sp, #4
100098f2:	2104      	movs	r1, #4
100098f4:	4804      	ldr	r0, [pc, #16]	; (10009908 <dmp_enable_6x_lp_quat+0x38>)
100098f6:	4b05      	ldr	r3, [pc, #20]	; (1000990c <dmp_enable_6x_lp_quat+0x3c>)
100098f8:	4798      	blx	r3

    return mpu_reset_fifo();
100098fa:	4b05      	ldr	r3, [pc, #20]	; (10009910 <dmp_enable_6x_lp_quat+0x40>)
100098fc:	4798      	blx	r3
}
100098fe:	b003      	add	sp, #12
10009900:	bd00      	pop	{pc}
10009902:	46c0      	nop			; (mov r8, r8)
10009904:	a3a3a3a3 	.word	0xa3a3a3a3
10009908:	00000a9e 	.word	0x00000a9e
1000990c:	10009389 	.word	0x10009389
10009910:	10008531 	.word	0x10008531

10009914 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
10009914:	b5f0      	push	{r4, r5, r6, r7, lr}
10009916:	b085      	sub	sp, #20
10009918:	0004      	movs	r4, r0

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
1000991a:	ad01      	add	r5, sp, #4
1000991c:	2302      	movs	r3, #2
1000991e:	702b      	strb	r3, [r5, #0]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
10009920:	33c8      	adds	r3, #200	; 0xc8
10009922:	706b      	strb	r3, [r5, #1]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
10009924:	3319      	adds	r3, #25
10009926:	70ab      	strb	r3, [r5, #2]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
10009928:	3bda      	subs	r3, #218	; 0xda
1000992a:	70eb      	strb	r3, [r5, #3]
    mpu_write_mem(D_0_104, 4, tmp);
1000992c:	002a      	movs	r2, r5
1000992e:	2104      	movs	r1, #4
10009930:	2068      	movs	r0, #104	; 0x68
10009932:	4b6a      	ldr	r3, [pc, #424]	; (10009adc <dmp_enable_feature+0x1c8>)
10009934:	4798      	blx	r3

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
10009936:	23a3      	movs	r3, #163	; 0xa3
10009938:	702b      	strb	r3, [r5, #0]
1000993a:	2740      	movs	r7, #64	; 0x40
1000993c:	4027      	ands	r7, r4
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
1000993e:	d007      	beq.n	10009950 <dmp_enable_feature+0x3c>
        tmp[1] = 0xC0;
10009940:	ab01      	add	r3, sp, #4
10009942:	22c0      	movs	r2, #192	; 0xc0
10009944:	705a      	strb	r2, [r3, #1]
        tmp[2] = 0xC8;
10009946:	3208      	adds	r2, #8
10009948:	709a      	strb	r2, [r3, #2]
        tmp[3] = 0xC2;
1000994a:	3a06      	subs	r2, #6
1000994c:	70da      	strb	r2, [r3, #3]
1000994e:	e004      	b.n	1000995a <dmp_enable_feature+0x46>
    } else {
        tmp[1] = 0xA3;
10009950:	ab01      	add	r3, sp, #4
10009952:	22a3      	movs	r2, #163	; 0xa3
10009954:	705a      	strb	r2, [r3, #1]
        tmp[2] = 0xA3;
10009956:	709a      	strb	r2, [r3, #2]
        tmp[3] = 0xA3;
10009958:	70da      	strb	r2, [r3, #3]
1000995a:	25c0      	movs	r5, #192	; 0xc0
1000995c:	006d      	lsls	r5, r5, #1
1000995e:	4025      	ands	r5, r4
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
10009960:	d007      	beq.n	10009972 <dmp_enable_feature+0x5e>
        tmp[4] = 0xC4;
10009962:	ab01      	add	r3, sp, #4
10009964:	22c4      	movs	r2, #196	; 0xc4
10009966:	711a      	strb	r2, [r3, #4]
        tmp[5] = 0xCC;
10009968:	3208      	adds	r2, #8
1000996a:	715a      	strb	r2, [r3, #5]
        tmp[6] = 0xC6;
1000996c:	3a06      	subs	r2, #6
1000996e:	719a      	strb	r2, [r3, #6]
10009970:	e004      	b.n	1000997c <dmp_enable_feature+0x68>
    } else {
        tmp[4] = 0xA3;
10009972:	ab01      	add	r3, sp, #4
10009974:	22a3      	movs	r2, #163	; 0xa3
10009976:	711a      	strb	r2, [r3, #4]
        tmp[5] = 0xA3;
10009978:	715a      	strb	r2, [r3, #5]
        tmp[6] = 0xA3;
1000997a:	719a      	strb	r2, [r3, #6]
    }
    tmp[7] = 0xA3;
1000997c:	aa01      	add	r2, sp, #4
1000997e:	23a3      	movs	r3, #163	; 0xa3
10009980:	71d3      	strb	r3, [r2, #7]
    tmp[8] = 0xA3;
10009982:	7213      	strb	r3, [r2, #8]
    tmp[9] = 0xA3;
10009984:	7253      	strb	r3, [r2, #9]
    mpu_write_mem(CFG_15,10,tmp);
10009986:	210a      	movs	r1, #10
10009988:	4855      	ldr	r0, [pc, #340]	; (10009ae0 <dmp_enable_feature+0x1cc>)
1000998a:	4b54      	ldr	r3, [pc, #336]	; (10009adc <dmp_enable_feature+0x1c8>)
1000998c:	4798      	blx	r3
1000998e:	2603      	movs	r6, #3
10009990:	4026      	ands	r6, r4

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
10009992:	d003      	beq.n	1000999c <dmp_enable_feature+0x88>
        tmp[0] = DINA20;
10009994:	2220      	movs	r2, #32
10009996:	ab01      	add	r3, sp, #4
10009998:	701a      	strb	r2, [r3, #0]
1000999a:	e002      	b.n	100099a2 <dmp_enable_feature+0x8e>
    else
        tmp[0] = 0xD8;
1000999c:	22d8      	movs	r2, #216	; 0xd8
1000999e:	ab01      	add	r3, sp, #4
100099a0:	701a      	strb	r2, [r3, #0]
    mpu_write_mem(CFG_27,1,tmp);
100099a2:	aa01      	add	r2, sp, #4
100099a4:	2101      	movs	r1, #1
100099a6:	484f      	ldr	r0, [pc, #316]	; (10009ae4 <dmp_enable_feature+0x1d0>)
100099a8:	4b4c      	ldr	r3, [pc, #304]	; (10009adc <dmp_enable_feature+0x1c8>)
100099aa:	4798      	blx	r3

    if (mask & DMP_FEATURE_GYRO_CAL)
100099ac:	06a3      	lsls	r3, r4, #26
100099ae:	d503      	bpl.n	100099b8 <dmp_enable_feature+0xa4>
        dmp_enable_gyro_cal(1);
100099b0:	2001      	movs	r0, #1
100099b2:	4b4d      	ldr	r3, [pc, #308]	; (10009ae8 <dmp_enable_feature+0x1d4>)
100099b4:	4798      	blx	r3
100099b6:	e002      	b.n	100099be <dmp_enable_feature+0xaa>
    else
        dmp_enable_gyro_cal(0);
100099b8:	2000      	movs	r0, #0
100099ba:	4b4b      	ldr	r3, [pc, #300]	; (10009ae8 <dmp_enable_feature+0x1d4>)
100099bc:	4798      	blx	r3

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
100099be:	2d00      	cmp	r5, #0
100099c0:	d019      	beq.n	100099f6 <dmp_enable_feature+0xe2>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
100099c2:	05e3      	lsls	r3, r4, #23
100099c4:	d509      	bpl.n	100099da <dmp_enable_feature+0xc6>
            tmp[0] = 0xB2;
100099c6:	ab01      	add	r3, sp, #4
100099c8:	22b2      	movs	r2, #178	; 0xb2
100099ca:	701a      	strb	r2, [r3, #0]
            tmp[1] = 0x8B;
100099cc:	3a27      	subs	r2, #39	; 0x27
100099ce:	705a      	strb	r2, [r3, #1]
            tmp[2] = 0xB6;
100099d0:	322b      	adds	r2, #43	; 0x2b
100099d2:	709a      	strb	r2, [r3, #2]
            tmp[3] = 0x9B;
100099d4:	3a1b      	subs	r2, #27
100099d6:	70da      	strb	r2, [r3, #3]
100099d8:	e008      	b.n	100099ec <dmp_enable_feature+0xd8>
        } else {
            tmp[0] = DINAC0;
100099da:	ab01      	add	r3, sp, #4
100099dc:	22b0      	movs	r2, #176	; 0xb0
100099de:	701a      	strb	r2, [r3, #0]
            tmp[1] = DINA80;
100099e0:	3a30      	subs	r2, #48	; 0x30
100099e2:	705a      	strb	r2, [r3, #1]
            tmp[2] = DINAC2;
100099e4:	3234      	adds	r2, #52	; 0x34
100099e6:	709a      	strb	r2, [r3, #2]
            tmp[3] = DINA90;
100099e8:	3a24      	subs	r2, #36	; 0x24
100099ea:	70da      	strb	r2, [r3, #3]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
100099ec:	aa01      	add	r2, sp, #4
100099ee:	2104      	movs	r1, #4
100099f0:	483e      	ldr	r0, [pc, #248]	; (10009aec <dmp_enable_feature+0x1d8>)
100099f2:	4b3a      	ldr	r3, [pc, #232]	; (10009adc <dmp_enable_feature+0x1c8>)
100099f4:	4798      	blx	r3
    }

    if (mask & DMP_FEATURE_TAP) {
100099f6:	07e3      	lsls	r3, r4, #31
100099f8:	d523      	bpl.n	10009a42 <dmp_enable_feature+0x12e>
        /* Enable tap. */
        tmp[0] = 0xF8;
100099fa:	aa01      	add	r2, sp, #4
100099fc:	23f8      	movs	r3, #248	; 0xf8
100099fe:	7013      	strb	r3, [r2, #0]
        mpu_write_mem(CFG_20, 1, tmp);
10009a00:	2101      	movs	r1, #1
10009a02:	208b      	movs	r0, #139	; 0x8b
10009a04:	0100      	lsls	r0, r0, #4
10009a06:	4b35      	ldr	r3, [pc, #212]	; (10009adc <dmp_enable_feature+0x1c8>)
10009a08:	4798      	blx	r3
        dmp_set_tap_thresh(TAP_XYZ, 250);
10009a0a:	21fa      	movs	r1, #250	; 0xfa
10009a0c:	2007      	movs	r0, #7
10009a0e:	4b38      	ldr	r3, [pc, #224]	; (10009af0 <dmp_enable_feature+0x1dc>)
10009a10:	4798      	blx	r3
        dmp_set_tap_axes(TAP_XYZ);
10009a12:	2007      	movs	r0, #7
10009a14:	4b37      	ldr	r3, [pc, #220]	; (10009af4 <dmp_enable_feature+0x1e0>)
10009a16:	4798      	blx	r3
        dmp_set_tap_count(1);
10009a18:	2001      	movs	r0, #1
10009a1a:	4b37      	ldr	r3, [pc, #220]	; (10009af8 <dmp_enable_feature+0x1e4>)
10009a1c:	4798      	blx	r3
        dmp_set_tap_time(100);
10009a1e:	2064      	movs	r0, #100	; 0x64
10009a20:	4b36      	ldr	r3, [pc, #216]	; (10009afc <dmp_enable_feature+0x1e8>)
10009a22:	4798      	blx	r3
        dmp_set_tap_time_multi(500);
10009a24:	20fa      	movs	r0, #250	; 0xfa
10009a26:	0040      	lsls	r0, r0, #1
10009a28:	4b35      	ldr	r3, [pc, #212]	; (10009b00 <dmp_enable_feature+0x1ec>)
10009a2a:	4798      	blx	r3

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
10009a2c:	21c8      	movs	r1, #200	; 0xc8
10009a2e:	4835      	ldr	r0, [pc, #212]	; (10009b04 <dmp_enable_feature+0x1f0>)
10009a30:	4b35      	ldr	r3, [pc, #212]	; (10009b08 <dmp_enable_feature+0x1f4>)
10009a32:	4798      	blx	r3
        dmp_set_shake_reject_time(40);
10009a34:	2028      	movs	r0, #40	; 0x28
10009a36:	4b35      	ldr	r3, [pc, #212]	; (10009b0c <dmp_enable_feature+0x1f8>)
10009a38:	4798      	blx	r3
        dmp_set_shake_reject_timeout(10);
10009a3a:	200a      	movs	r0, #10
10009a3c:	4b34      	ldr	r3, [pc, #208]	; (10009b10 <dmp_enable_feature+0x1fc>)
10009a3e:	4798      	blx	r3
10009a40:	e007      	b.n	10009a52 <dmp_enable_feature+0x13e>
    } else {
        tmp[0] = 0xD8;
10009a42:	aa01      	add	r2, sp, #4
10009a44:	23d8      	movs	r3, #216	; 0xd8
10009a46:	7013      	strb	r3, [r2, #0]
        mpu_write_mem(CFG_20, 1, tmp);
10009a48:	2101      	movs	r1, #1
10009a4a:	208b      	movs	r0, #139	; 0x8b
10009a4c:	0100      	lsls	r0, r0, #4
10009a4e:	4b23      	ldr	r3, [pc, #140]	; (10009adc <dmp_enable_feature+0x1c8>)
10009a50:	4798      	blx	r3
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
10009a52:	07a3      	lsls	r3, r4, #30
10009a54:	d503      	bpl.n	10009a5e <dmp_enable_feature+0x14a>
        tmp[0] = 0xD9;
10009a56:	22d9      	movs	r2, #217	; 0xd9
10009a58:	ab01      	add	r3, sp, #4
10009a5a:	701a      	strb	r2, [r3, #0]
10009a5c:	e002      	b.n	10009a64 <dmp_enable_feature+0x150>
    } else
        tmp[0] = 0xD8;
10009a5e:	22d8      	movs	r2, #216	; 0xd8
10009a60:	ab01      	add	r3, sp, #4
10009a62:	701a      	strb	r2, [r3, #0]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
10009a64:	aa01      	add	r2, sp, #4
10009a66:	2101      	movs	r1, #1
10009a68:	482a      	ldr	r0, [pc, #168]	; (10009b14 <dmp_enable_feature+0x200>)
10009a6a:	4b1c      	ldr	r3, [pc, #112]	; (10009adc <dmp_enable_feature+0x1c8>)
10009a6c:	4798      	blx	r3

    if (mask & DMP_FEATURE_LP_QUAT)
10009a6e:	0763      	lsls	r3, r4, #29
10009a70:	d503      	bpl.n	10009a7a <dmp_enable_feature+0x166>
        dmp_enable_lp_quat(1);
10009a72:	2001      	movs	r0, #1
10009a74:	4b28      	ldr	r3, [pc, #160]	; (10009b18 <dmp_enable_feature+0x204>)
10009a76:	4798      	blx	r3
10009a78:	e002      	b.n	10009a80 <dmp_enable_feature+0x16c>
    else
        dmp_enable_lp_quat(0);
10009a7a:	2000      	movs	r0, #0
10009a7c:	4b26      	ldr	r3, [pc, #152]	; (10009b18 <dmp_enable_feature+0x204>)
10009a7e:	4798      	blx	r3

    if (mask & DMP_FEATURE_6X_LP_QUAT)
10009a80:	06e3      	lsls	r3, r4, #27
10009a82:	d503      	bpl.n	10009a8c <dmp_enable_feature+0x178>
        dmp_enable_6x_lp_quat(1);
10009a84:	2001      	movs	r0, #1
10009a86:	4b25      	ldr	r3, [pc, #148]	; (10009b1c <dmp_enable_feature+0x208>)
10009a88:	4798      	blx	r3
10009a8a:	e002      	b.n	10009a92 <dmp_enable_feature+0x17e>
    else
        dmp_enable_6x_lp_quat(0);
10009a8c:	2000      	movs	r0, #0
10009a8e:	4b23      	ldr	r3, [pc, #140]	; (10009b1c <dmp_enable_feature+0x208>)
10009a90:	4798      	blx	r3

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
10009a92:	2308      	movs	r3, #8
10009a94:	4323      	orrs	r3, r4
10009a96:	4a22      	ldr	r2, [pc, #136]	; (10009b20 <dmp_enable_feature+0x20c>)
10009a98:	8153      	strh	r3, [r2, #10]
    mpu_reset_fifo();
10009a9a:	4b22      	ldr	r3, [pc, #136]	; (10009b24 <dmp_enable_feature+0x210>)
10009a9c:	4798      	blx	r3

    dmp.packet_length = 0;
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
10009a9e:	2f00      	cmp	r7, #0
10009aa0:	d103      	bne.n	10009aaa <dmp_enable_feature+0x196>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
    mpu_reset_fifo();

    dmp.packet_length = 0;
10009aa2:	2200      	movs	r2, #0
10009aa4:	4b1e      	ldr	r3, [pc, #120]	; (10009b20 <dmp_enable_feature+0x20c>)
10009aa6:	739a      	strb	r2, [r3, #14]
10009aa8:	e002      	b.n	10009ab0 <dmp_enable_feature+0x19c>
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
        dmp.packet_length += 6;
10009aaa:	2206      	movs	r2, #6
10009aac:	4b1c      	ldr	r3, [pc, #112]	; (10009b20 <dmp_enable_feature+0x20c>)
10009aae:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
10009ab0:	2d00      	cmp	r5, #0
10009ab2:	d003      	beq.n	10009abc <dmp_enable_feature+0x1a8>
        dmp.packet_length += 6;
10009ab4:	4a1a      	ldr	r2, [pc, #104]	; (10009b20 <dmp_enable_feature+0x20c>)
10009ab6:	7b93      	ldrb	r3, [r2, #14]
10009ab8:	3306      	adds	r3, #6
10009aba:	7393      	strb	r3, [r2, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
10009abc:	2314      	movs	r3, #20
10009abe:	4223      	tst	r3, r4
10009ac0:	d003      	beq.n	10009aca <dmp_enable_feature+0x1b6>
        dmp.packet_length += 16;
10009ac2:	4a17      	ldr	r2, [pc, #92]	; (10009b20 <dmp_enable_feature+0x20c>)
10009ac4:	7b93      	ldrb	r3, [r2, #14]
10009ac6:	3310      	adds	r3, #16
10009ac8:	7393      	strb	r3, [r2, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
10009aca:	2e00      	cmp	r6, #0
10009acc:	d003      	beq.n	10009ad6 <dmp_enable_feature+0x1c2>
        dmp.packet_length += 4;
10009ace:	4a14      	ldr	r2, [pc, #80]	; (10009b20 <dmp_enable_feature+0x20c>)
10009ad0:	7b93      	ldrb	r3, [r2, #14]
10009ad2:	3304      	adds	r3, #4
10009ad4:	7393      	strb	r3, [r2, #14]

    return 0;
}
10009ad6:	2000      	movs	r0, #0
10009ad8:	b005      	add	sp, #20
10009ada:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009adc:	10009389 	.word	0x10009389
10009ae0:	00000aa7 	.word	0x00000aa7
10009ae4:	00000ab6 	.word	0x00000ab6
10009ae8:	10009841 	.word	0x10009841
10009aec:	00000aa2 	.word	0x00000aa2
10009af0:	10009531 	.word	0x10009531
10009af4:	100096dd 	.word	0x100096dd
10009af8:	10009729 	.word	0x10009729
10009afc:	10009759 	.word	0x10009759
10009b00:	10009785 	.word	0x10009785
10009b04:	02cae309 	.word	0x02cae309
10009b08:	100097b1 	.word	0x100097b1
10009b0c:	100097e9 	.word	0x100097e9
10009b10:	10009815 	.word	0x10009815
10009b14:	0000073d 	.word	0x0000073d
10009b18:	1000988d 	.word	0x1000988d
10009b1c:	100098d1 	.word	0x100098d1
10009b20:	10017d80 	.word	0x10017d80
10009b24:	10008531 	.word	0x10008531

10009b28 <sms_ble_pair_request_fn>:
    return AT_BLE_SUCCESS;
}

/* AT_BLE_PAIR_REQUEST (#10) */
at_ble_status_t sms_ble_pair_request_fn(void *params)
{
10009b28:	b510      	push	{r4, lr}
10009b2a:	b082      	sub	sp, #8
    at_ble_pair_request_t *request = (at_ble_pair_request_t *)params;
    DBG_LOG_DEV("[sms_ble_pair_request_fn]\tPairing request... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
10009b2c:	4809      	ldr	r0, [pc, #36]	; (10009b54 <sms_ble_pair_request_fn+0x2c>)
10009b2e:	4b0a      	ldr	r3, [pc, #40]	; (10009b58 <sms_ble_pair_request_fn+0x30>)
10009b30:	4798      	blx	r3
10009b32:	4b0a      	ldr	r3, [pc, #40]	; (10009b5c <sms_ble_pair_request_fn+0x34>)
10009b34:	781a      	ldrb	r2, [r3, #0]
10009b36:	b2d2      	uxtb	r2, r2
10009b38:	4b09      	ldr	r3, [pc, #36]	; (10009b60 <sms_ble_pair_request_fn+0x38>)
10009b3a:	781b      	ldrb	r3, [r3, #0]
10009b3c:	b2db      	uxtb	r3, r3
10009b3e:	4909      	ldr	r1, [pc, #36]	; (10009b64 <sms_ble_pair_request_fn+0x3c>)
10009b40:	7808      	ldrb	r0, [r1, #0]
10009b42:	4909      	ldr	r1, [pc, #36]	; (10009b68 <sms_ble_pair_request_fn+0x40>)
10009b44:	7849      	ldrb	r1, [r1, #1]
10009b46:	9000      	str	r0, [sp, #0]
10009b48:	4808      	ldr	r0, [pc, #32]	; (10009b6c <sms_ble_pair_request_fn+0x44>)
10009b4a:	4c09      	ldr	r4, [pc, #36]	; (10009b70 <sms_ble_pair_request_fn+0x48>)
10009b4c:	47a0      	blx	r4
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- peer features: 0x%02x", request->handle, request->peer_features);
    return AT_BLE_SUCCESS;
}
10009b4e:	2000      	movs	r0, #0
10009b50:	b002      	add	sp, #8
10009b52:	bd10      	pop	{r4, pc}
10009b54:	10015df8 	.word	0x10015df8
10009b58:	10014c41 	.word	0x10014c41
10009b5c:	100199e4 	.word	0x100199e4
10009b60:	10019838 	.word	0x10019838
10009b64:	100199e5 	.word	0x100199e5
10009b68:	100198d4 	.word	0x100198d4
10009b6c:	10016090 	.word	0x10016090
10009b70:	10014b21 	.word	0x10014b21

10009b74 <sms_ble_notification_confirmed_fn>:

/* AT_BLE_NOTIFICATION_CONFIRMED (#29) */
at_ble_status_t sms_ble_notification_confirmed_fn(void *params)
{
10009b74:	b510      	push	{r4, lr}
    
    at_ble_cmd_complete_event_t *notification_status = (at_ble_cmd_complete_event_t *)params;
    //button_instance.current_state = sms_button_get_state();
    //DBG_LOG_DEV("[sms_ble_notification_confirmed_fn]\tNotification sent... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- operation: 0x%02x\r\n- status: 0x%02x", notification_status->conn_handle, notification_status->operation, notification_status->status);
    sms_dualtimer_stop(DUALTIMER_TIMER2);
10009b76:	2001      	movs	r0, #1
10009b78:	4b08      	ldr	r3, [pc, #32]	; (10009b9c <sms_ble_notification_confirmed_fn+0x28>)
10009b7a:	4798      	blx	r3
    timer2_current_mode = TIMER2_MODE_NONE;
10009b7c:	2200      	movs	r2, #0
10009b7e:	4b08      	ldr	r3, [pc, #32]	; (10009ba0 <sms_ble_notification_confirmed_fn+0x2c>)
10009b80:	701a      	strb	r2, [r3, #0]
    ble_current_state = BLE_STATE_PAIRED;
10009b82:	3222      	adds	r2, #34	; 0x22
10009b84:	4b07      	ldr	r3, [pc, #28]	; (10009ba4 <sms_ble_notification_confirmed_fn+0x30>)
10009b86:	701a      	strb	r2, [r3, #0]
    //DBG_LOG_CONT_DEV(" done!");

    //gpio_pin_set_output_level(dbg_pin, DBG_PIN_LOW);
    
    //DBG_LOG_DEV("Timer1 current mode: %d", timer1_current_mode);
    if(timer1_current_mode == TIMER1_MODE_NONE) {
10009b88:	4b07      	ldr	r3, [pc, #28]	; (10009ba8 <sms_ble_notification_confirmed_fn+0x34>)
10009b8a:	781b      	ldrb	r3, [r3, #0]
10009b8c:	2b00      	cmp	r3, #0
10009b8e:	d102      	bne.n	10009b96 <sms_ble_notification_confirmed_fn+0x22>
        ulp_ready = true;
10009b90:	3a21      	subs	r2, #33	; 0x21
10009b92:	4b06      	ldr	r3, [pc, #24]	; (10009bac <sms_ble_notification_confirmed_fn+0x38>)
10009b94:	701a      	strb	r2, [r3, #0]
    }
    return AT_BLE_SUCCESS;
}
10009b96:	2000      	movs	r0, #0
10009b98:	bd10      	pop	{r4, pc}
10009b9a:	46c0      	nop			; (mov r8, r8)
10009b9c:	1000b255 	.word	0x1000b255
10009ba0:	100199e5 	.word	0x100199e5
10009ba4:	100199e4 	.word	0x100199e4
10009ba8:	10019838 	.word	0x10019838
10009bac:	100198cd 	.word	0x100198cd

10009bb0 <sms_ble_indication_confirmed_fn>:

/* AT_BLE_INDICATION_CONFIRMED (#30) */
at_ble_status_t sms_ble_indication_confirmed_fn(void *params)
{
10009bb0:	b510      	push	{r4, lr}
    
    at_ble_indication_confirmed_t *indication_status = (at_ble_indication_confirmed_t *)params;
    //button_instance.current_state = sms_button_get_state();
    //DBG_LOG_DEV("[sms_ble_indication_confirmed]\tIndication confirmed... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- char handle: 0x%04x\r\n- status: 0x%02x", indication_status->conn_handle, indication_status->char_handle, indication_status->status);
    sms_dualtimer_stop(DUALTIMER_TIMER2);
10009bb2:	2001      	movs	r0, #1
10009bb4:	4b08      	ldr	r3, [pc, #32]	; (10009bd8 <sms_ble_indication_confirmed_fn+0x28>)
10009bb6:	4798      	blx	r3
    timer2_current_mode = TIMER2_MODE_NONE;
10009bb8:	2200      	movs	r2, #0
10009bba:	4b08      	ldr	r3, [pc, #32]	; (10009bdc <sms_ble_indication_confirmed_fn+0x2c>)
10009bbc:	701a      	strb	r2, [r3, #0]
    ble_current_state = BLE_STATE_PAIRED;
10009bbe:	3222      	adds	r2, #34	; 0x22
10009bc0:	4b07      	ldr	r3, [pc, #28]	; (10009be0 <sms_ble_indication_confirmed_fn+0x30>)
10009bc2:	701a      	strb	r2, [r3, #0]
    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
    //sms_sensors_toggle_interrupt(SMS_EXTINT_ENABLE);
    
    //gpio_pin_set_output_level(dbg_pin, DBG_PIN_LOW);
    
    if(timer1_current_mode == TIMER1_MODE_NONE) {
10009bc4:	4b07      	ldr	r3, [pc, #28]	; (10009be4 <sms_ble_indication_confirmed_fn+0x34>)
10009bc6:	781b      	ldrb	r3, [r3, #0]
10009bc8:	2b00      	cmp	r3, #0
10009bca:	d102      	bne.n	10009bd2 <sms_ble_indication_confirmed_fn+0x22>
        ulp_ready = true;
10009bcc:	3a21      	subs	r2, #33	; 0x21
10009bce:	4b06      	ldr	r3, [pc, #24]	; (10009be8 <sms_ble_indication_confirmed_fn+0x38>)
10009bd0:	701a      	strb	r2, [r3, #0]
    }        
    return AT_BLE_SUCCESS;
}
10009bd2:	2000      	movs	r0, #0
10009bd4:	bd10      	pop	{r4, pc}
10009bd6:	46c0      	nop			; (mov r8, r8)
10009bd8:	1000b255 	.word	0x1000b255
10009bdc:	100199e5 	.word	0x100199e5
10009be0:	100199e4 	.word	0x100199e4
10009be4:	10019838 	.word	0x10019838
10009be8:	100198cd 	.word	0x100198cd

10009bec <sms_ble_startup>:
#include <stdio.h>
//#include <stdlib.h>
#include "sms_peripheral1.h"

void sms_ble_startup(void)
{
10009bec:	b510      	push	{r4, lr}
    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
    timer2_current_mode = TIMER2_MODE_LED_STARTUP;
10009bee:	2202      	movs	r2, #2
10009bf0:	4b02      	ldr	r3, [pc, #8]	; (10009bfc <sms_ble_startup+0x10>)
10009bf2:	701a      	strb	r2, [r3, #0]
    sms_led_blink_start(SMS_LED_0_PIN);
10009bf4:	2016      	movs	r0, #22
10009bf6:	4b02      	ldr	r3, [pc, #8]	; (10009c00 <sms_ble_startup+0x14>)
10009bf8:	4798      	blx	r3
}
10009bfa:	bd10      	pop	{r4, pc}
10009bfc:	100199e5 	.word	0x100199e5
10009c00:	1000aab1 	.word	0x1000aab1

10009c04 <sms_ble_power_down>:

void sms_ble_power_down(void)
{
10009c04:	b510      	push	{r4, lr}
    sms_monitor_get_states("[sms_ble_power_down]");
10009c06:	482c      	ldr	r0, [pc, #176]	; (10009cb8 <sms_ble_power_down+0xb4>)
10009c08:	4b2c      	ldr	r3, [pc, #176]	; (10009cbc <sms_ble_power_down+0xb8>)
10009c0a:	4798      	blx	r3
    if(ble_current_state == BLE_STATE_POWEROFF) {
10009c0c:	4b2c      	ldr	r3, [pc, #176]	; (10009cc0 <sms_ble_power_down+0xbc>)
10009c0e:	781b      	ldrb	r3, [r3, #0]
10009c10:	2b00      	cmp	r3, #0
10009c12:	d105      	bne.n	10009c20 <sms_ble_power_down+0x1c>
        /* If already power off state, then go back sleeping */
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        ulp_ready = true;
10009c14:	2201      	movs	r2, #1
10009c16:	4b2b      	ldr	r3, [pc, #172]	; (10009cc4 <sms_ble_power_down+0xc0>)
10009c18:	701a      	strb	r2, [r3, #0]
        release_sleep_lock();
10009c1a:	4b2b      	ldr	r3, [pc, #172]	; (10009cc8 <sms_ble_power_down+0xc4>)
10009c1c:	4798      	blx	r3
10009c1e:	e049      	b.n	10009cb4 <sms_ble_power_down+0xb0>
    }
    else {
        /* Disable button interrupts */
        //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);        
        /* Disconnect if necessary from BLE network */
        switch(ble_current_state) {
10009c20:	4b27      	ldr	r3, [pc, #156]	; (10009cc0 <sms_ble_power_down+0xbc>)
10009c22:	781b      	ldrb	r3, [r3, #0]
10009c24:	b2db      	uxtb	r3, r3
10009c26:	2b21      	cmp	r3, #33	; 0x21
10009c28:	d030      	beq.n	10009c8c <sms_ble_power_down+0x88>
10009c2a:	d802      	bhi.n	10009c32 <sms_ble_power_down+0x2e>
10009c2c:	2b20      	cmp	r3, #32
10009c2e:	d005      	beq.n	10009c3c <sms_ble_power_down+0x38>
10009c30:	e037      	b.n	10009ca2 <sms_ble_power_down+0x9e>
10009c32:	2b22      	cmp	r3, #34	; 0x22
10009c34:	d017      	beq.n	10009c66 <sms_ble_power_down+0x62>
10009c36:	2b23      	cmp	r3, #35	; 0x23
10009c38:	d01b      	beq.n	10009c72 <sms_ble_power_down+0x6e>
10009c3a:	e032      	b.n	10009ca2 <sms_ble_power_down+0x9e>
            case BLE_STATE_ADVERTISING:
            DBG_LOG_DEV("[sms_ble_power_down]\tStopping command received during advertisement. Stopping... ");
10009c3c:	4823      	ldr	r0, [pc, #140]	; (10009ccc <sms_ble_power_down+0xc8>)
10009c3e:	4b24      	ldr	r3, [pc, #144]	; (10009cd0 <sms_ble_power_down+0xcc>)
10009c40:	4798      	blx	r3
10009c42:	4824      	ldr	r0, [pc, #144]	; (10009cd4 <sms_ble_power_down+0xd0>)
10009c44:	4b24      	ldr	r3, [pc, #144]	; (10009cd8 <sms_ble_power_down+0xd4>)
10009c46:	4798      	blx	r3
            if(at_ble_adv_stop() != AT_BLE_SUCCESS) {
10009c48:	4b24      	ldr	r3, [pc, #144]	; (10009cdc <sms_ble_power_down+0xd8>)
10009c4a:	4798      	blx	r3
10009c4c:	2800      	cmp	r0, #0
10009c4e:	d003      	beq.n	10009c58 <sms_ble_power_down+0x54>
                DBG_LOG_CONT_DEV("failed!!!");
10009c50:	4823      	ldr	r0, [pc, #140]	; (10009ce0 <sms_ble_power_down+0xdc>)
10009c52:	4b21      	ldr	r3, [pc, #132]	; (10009cd8 <sms_ble_power_down+0xd4>)
10009c54:	4798      	blx	r3
10009c56:	e024      	b.n	10009ca2 <sms_ble_power_down+0x9e>
                //#pragma TBD: manage adv_stop failure
            }
            else {
                DBG_LOG_CONT_DEV("done!");
10009c58:	4822      	ldr	r0, [pc, #136]	; (10009ce4 <sms_ble_power_down+0xe0>)
10009c5a:	4b1f      	ldr	r3, [pc, #124]	; (10009cd8 <sms_ble_power_down+0xd4>)
10009c5c:	4798      	blx	r3
                ble_current_state = BLE_STATE_DISCONNECTED;
10009c5e:	2211      	movs	r2, #17
10009c60:	4b17      	ldr	r3, [pc, #92]	; (10009cc0 <sms_ble_power_down+0xbc>)
10009c62:	701a      	strb	r2, [r3, #0]
10009c64:	e01d      	b.n	10009ca2 <sms_ble_power_down+0x9e>
            }
            break;
            
            case BLE_STATE_PAIRED:
            DBG_LOG_DEV("[sms_ble_power_down]\t\tDevice paired... disabling interrupts & switching down sensors");
10009c66:	4819      	ldr	r0, [pc, #100]	; (10009ccc <sms_ble_power_down+0xc8>)
10009c68:	4b19      	ldr	r3, [pc, #100]	; (10009cd0 <sms_ble_power_down+0xcc>)
10009c6a:	4798      	blx	r3
10009c6c:	481e      	ldr	r0, [pc, #120]	; (10009ce8 <sms_ble_power_down+0xe4>)
10009c6e:	4b1a      	ldr	r3, [pc, #104]	; (10009cd8 <sms_ble_power_down+0xd4>)
10009c70:	4798      	blx	r3
            
            case BLE_STATE_INDICATING:
            DBG_LOG_DEV("[sms_ble_power_down]\t\tCurrently indicating");
10009c72:	4816      	ldr	r0, [pc, #88]	; (10009ccc <sms_ble_power_down+0xc8>)
10009c74:	4b16      	ldr	r3, [pc, #88]	; (10009cd0 <sms_ble_power_down+0xcc>)
10009c76:	4798      	blx	r3
10009c78:	481c      	ldr	r0, [pc, #112]	; (10009cec <sms_ble_power_down+0xe8>)
10009c7a:	4b17      	ldr	r3, [pc, #92]	; (10009cd8 <sms_ble_power_down+0xd4>)
10009c7c:	4798      	blx	r3
            pressure_device.state = PRESSURE_STATE_OFF;
10009c7e:	2100      	movs	r1, #0
10009c80:	2328      	movs	r3, #40	; 0x28
10009c82:	4a1b      	ldr	r2, [pc, #108]	; (10009cf0 <sms_ble_power_down+0xec>)
10009c84:	54d1      	strb	r1, [r2, r3]
            sms_sensors_interrupt_toggle(false, false);
10009c86:	2000      	movs	r0, #0
10009c88:	4b1a      	ldr	r3, [pc, #104]	; (10009cf4 <sms_ble_power_down+0xf0>)
10009c8a:	4798      	blx	r3
            //#pragma TBD: switch-off sensors to save current
            //sms_sensors_switch(false);
            
            case BLE_STATE_CONNECTED:
            DBG_LOG_DEV("[sms_ble_power_down]\t\tDevice connected... disconnecting");
10009c8c:	480f      	ldr	r0, [pc, #60]	; (10009ccc <sms_ble_power_down+0xc8>)
10009c8e:	4b10      	ldr	r3, [pc, #64]	; (10009cd0 <sms_ble_power_down+0xcc>)
10009c90:	4798      	blx	r3
10009c92:	4819      	ldr	r0, [pc, #100]	; (10009cf8 <sms_ble_power_down+0xf4>)
10009c94:	4b10      	ldr	r3, [pc, #64]	; (10009cd8 <sms_ble_power_down+0xd4>)
10009c96:	4798      	blx	r3
            at_ble_disconnect(sms_connection_handle, AT_BLE_TERMINATED_BY_USER);
10009c98:	4b18      	ldr	r3, [pc, #96]	; (10009cfc <sms_ble_power_down+0xf8>)
10009c9a:	8818      	ldrh	r0, [r3, #0]
10009c9c:	2113      	movs	r1, #19
10009c9e:	4b18      	ldr	r3, [pc, #96]	; (10009d00 <sms_ble_power_down+0xfc>)
10009ca0:	4798      	blx	r3
            
            default:
            break;
        }
        
        ble_current_state = BLE_STATE_DISCONNECTED;
10009ca2:	2211      	movs	r2, #17
10009ca4:	4b06      	ldr	r3, [pc, #24]	; (10009cc0 <sms_ble_power_down+0xbc>)
10009ca6:	701a      	strb	r2, [r3, #0]
        timer2_current_mode = TIMER2_MODE_LED_SHUTDOWN;
10009ca8:	3a0e      	subs	r2, #14
10009caa:	4b16      	ldr	r3, [pc, #88]	; (10009d04 <sms_ble_power_down+0x100>)
10009cac:	701a      	strb	r2, [r3, #0]
        sms_led_blink_start(SMS_LED_0_PIN);
10009cae:	2016      	movs	r0, #22
10009cb0:	4b15      	ldr	r3, [pc, #84]	; (10009d08 <sms_ble_power_down+0x104>)
10009cb2:	4798      	blx	r3
    }
}
10009cb4:	bd10      	pop	{r4, pc}
10009cb6:	46c0      	nop			; (mov r8, r8)
10009cb8:	100160e0 	.word	0x100160e0
10009cbc:	1000a685 	.word	0x1000a685
10009cc0:	100199e4 	.word	0x100199e4
10009cc4:	100198cd 	.word	0x100198cd
10009cc8:	1000f23d 	.word	0x1000f23d
10009ccc:	10015df8 	.word	0x10015df8
10009cd0:	10014c41 	.word	0x10014c41
10009cd4:	100160f8 	.word	0x100160f8
10009cd8:	10014b21 	.word	0x10014b21
10009cdc:	10010559 	.word	0x10010559
10009ce0:	1001614c 	.word	0x1001614c
10009ce4:	10016158 	.word	0x10016158
10009ce8:	10016160 	.word	0x10016160
10009cec:	100161b8 	.word	0x100161b8
10009cf0:	10019948 	.word	0x10019948
10009cf4:	1000af49 	.word	0x1000af49
10009cf8:	100161e4 	.word	0x100161e4
10009cfc:	100198ce 	.word	0x100198ce
10009d00:	10010585 	.word	0x10010585
10009d04:	100199e5 	.word	0x100199e5
10009d08:	1000aab1 	.word	0x1000aab1

10009d0c <sms_ble_adv_report_fn>:
    return AT_BLE_FAILURE;
}

/* AT_BLE_ADV_REPORT (#3) */
at_ble_status_t sms_ble_adv_report_fn(void *params)
{
10009d0c:	b510      	push	{r4, lr}
    at_ble_adv_report_t *adv_report = (at_ble_adv_report_t *)params;
    ble_current_state = BLE_STATE_DISCONNECTED;
10009d0e:	2211      	movs	r2, #17
10009d10:	4b05      	ldr	r3, [pc, #20]	; (10009d28 <sms_ble_adv_report_fn+0x1c>)
10009d12:	701a      	strb	r2, [r3, #0]
    DBG_LOG_DEV("[sms_ble_adv_report_fn]\tAdvertisement timeout...");
10009d14:	4805      	ldr	r0, [pc, #20]	; (10009d2c <sms_ble_adv_report_fn+0x20>)
10009d16:	4b06      	ldr	r3, [pc, #24]	; (10009d30 <sms_ble_adv_report_fn+0x24>)
10009d18:	4798      	blx	r3
10009d1a:	4806      	ldr	r0, [pc, #24]	; (10009d34 <sms_ble_adv_report_fn+0x28>)
10009d1c:	4b06      	ldr	r3, [pc, #24]	; (10009d38 <sms_ble_adv_report_fn+0x2c>)
10009d1e:	4798      	blx	r3
    //DBG_LOG_DEV("- status: 0x%02x", adv_report->status);
    sms_ble_power_down();
10009d20:	4b06      	ldr	r3, [pc, #24]	; (10009d3c <sms_ble_adv_report_fn+0x30>)
10009d22:	4798      	blx	r3
    return AT_BLE_SUCCESS;
}
10009d24:	2000      	movs	r0, #0
10009d26:	bd10      	pop	{r4, pc}
10009d28:	100199e4 	.word	0x100199e4
10009d2c:	10015df8 	.word	0x10015df8
10009d30:	10014c41 	.word	0x10014c41
10009d34:	1001621c 	.word	0x1001621c
10009d38:	10014b21 	.word	0x10014b21
10009d3c:	10009c05 	.word	0x10009c05

10009d40 <sms_ble_connected_fn>:

/* AT_BLE_CONNECTED (#5) */
at_ble_status_t sms_ble_connected_fn(void *params)
{
10009d40:	b510      	push	{r4, lr}
    if(ble_current_state == BLE_STATE_ADVERTISING) {
10009d42:	4b0a      	ldr	r3, [pc, #40]	; (10009d6c <sms_ble_connected_fn+0x2c>)
10009d44:	781b      	ldrb	r3, [r3, #0]
10009d46:	2b20      	cmp	r3, #32
10009d48:	d10c      	bne.n	10009d64 <sms_ble_connected_fn+0x24>
        at_ble_connected_t *connected = (at_ble_connected_t *)params;
        sms_ble_conn_handle = connected->handle;
10009d4a:	8902      	ldrh	r2, [r0, #8]
10009d4c:	4b08      	ldr	r3, [pc, #32]	; (10009d70 <sms_ble_connected_fn+0x30>)
10009d4e:	801a      	strh	r2, [r3, #0]
        ble_current_state = BLE_STATE_CONNECTED;
10009d50:	2221      	movs	r2, #33	; 0x21
10009d52:	4b06      	ldr	r3, [pc, #24]	; (10009d6c <sms_ble_connected_fn+0x2c>)
10009d54:	701a      	strb	r2, [r3, #0]
        DBG_LOG_DEV("[sms_ble_connected_fn]\t\tDevices connected...");
10009d56:	4807      	ldr	r0, [pc, #28]	; (10009d74 <sms_ble_connected_fn+0x34>)
10009d58:	4b07      	ldr	r3, [pc, #28]	; (10009d78 <sms_ble_connected_fn+0x38>)
10009d5a:	4798      	blx	r3
10009d5c:	4807      	ldr	r0, [pc, #28]	; (10009d7c <sms_ble_connected_fn+0x3c>)
10009d5e:	4b08      	ldr	r3, [pc, #32]	; (10009d80 <sms_ble_connected_fn+0x40>)
10009d60:	4798      	blx	r3
10009d62:	e001      	b.n	10009d68 <sms_ble_connected_fn+0x28>
        //for(uint8_t i = 0; i < AT_BLE_ADDR_LEN; i++) {
            //DBG_LOG_CONT_DEV("%02x",connected->peer_addr.addr[AT_BLE_ADDR_LEN - (i+1)]);
        //}            
    }
    else {
        sms_ble_power_down();
10009d64:	4b07      	ldr	r3, [pc, #28]	; (10009d84 <sms_ble_connected_fn+0x44>)
10009d66:	4798      	blx	r3
    }    
    return AT_BLE_SUCCESS;
}
10009d68:	2000      	movs	r0, #0
10009d6a:	bd10      	pop	{r4, pc}
10009d6c:	100199e4 	.word	0x100199e4
10009d70:	100199da 	.word	0x100199da
10009d74:	10015df8 	.word	0x10015df8
10009d78:	10014c41 	.word	0x10014c41
10009d7c:	10016250 	.word	0x10016250
10009d80:	10014b21 	.word	0x10014b21
10009d84:	10009c05 	.word	0x10009c05

10009d88 <sms_ble_paired_fn>:
    return AT_BLE_SUCCESS;
}

/* AT_BLE_PAIR_DONE (#9) */
at_ble_status_t sms_ble_paired_fn(void *params)
{
10009d88:	b510      	push	{r4, lr}
    if(ble_current_state == BLE_STATE_CONNECTED) {
10009d8a:	4b09      	ldr	r3, [pc, #36]	; (10009db0 <sms_ble_paired_fn+0x28>)
10009d8c:	781b      	ldrb	r3, [r3, #0]
10009d8e:	2b21      	cmp	r3, #33	; 0x21
10009d90:	d10a      	bne.n	10009da8 <sms_ble_paired_fn+0x20>
        ble_current_state = BLE_STATE_PAIRED;
10009d92:	2222      	movs	r2, #34	; 0x22
10009d94:	4b06      	ldr	r3, [pc, #24]	; (10009db0 <sms_ble_paired_fn+0x28>)
10009d96:	701a      	strb	r2, [r3, #0]
        at_ble_pair_done_t *pair_status = (at_ble_pair_done_t *)params;
        sms_monitor_get_states("[sms_ble_paired_fn]");
10009d98:	4806      	ldr	r0, [pc, #24]	; (10009db4 <sms_ble_paired_fn+0x2c>)
10009d9a:	4b07      	ldr	r3, [pc, #28]	; (10009db8 <sms_ble_paired_fn+0x30>)
10009d9c:	4798      	blx	r3
        //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- authorization: 0x%02x\r\n- status: 0x%02x", pair_status->handle, pair_status->auth, pair_status->status);
        sms_sensors_switch(true, true); // ! Release sleep lock & enable buttons interrupt after reset done!
10009d9e:	2101      	movs	r1, #1
10009da0:	2001      	movs	r0, #1
10009da2:	4b06      	ldr	r3, [pc, #24]	; (10009dbc <sms_ble_paired_fn+0x34>)
10009da4:	4798      	blx	r3
10009da6:	e001      	b.n	10009dac <sms_ble_paired_fn+0x24>
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
    }
    else {
        sms_ble_power_down();
10009da8:	4b05      	ldr	r3, [pc, #20]	; (10009dc0 <sms_ble_paired_fn+0x38>)
10009daa:	4798      	blx	r3
    }        
    return AT_BLE_SUCCESS;
}
10009dac:	2000      	movs	r0, #0
10009dae:	bd10      	pop	{r4, pc}
10009db0:	100199e4 	.word	0x100199e4
10009db4:	10016280 	.word	0x10016280
10009db8:	1000a685 	.word	0x1000a685
10009dbc:	1000afd5 	.word	0x1000afd5
10009dc0:	10009c05 	.word	0x10009c05

10009dc4 <sms_ble_advertise>:
        sms_led_blink_start(SMS_LED_0_PIN);
    }
}

at_ble_status_t sms_ble_advertise(void)
{
10009dc4:	b510      	push	{r4, lr}
10009dc6:	b084      	sub	sp, #16
    at_ble_status_t status = AT_BLE_FAILURE;
    ble_current_state = BLE_STATE_ADVERTISING;
10009dc8:	2220      	movs	r2, #32
10009dca:	4b17      	ldr	r3, [pc, #92]	; (10009e28 <sms_ble_advertise+0x64>)
10009dcc:	701a      	strb	r2, [r3, #0]

    /* Set the advertisement data */
    if((status = ble_advertisement_data_set()) != AT_BLE_SUCCESS) {
10009dce:	4b17      	ldr	r3, [pc, #92]	; (10009e2c <sms_ble_advertise+0x68>)
10009dd0:	4798      	blx	r3
10009dd2:	1e04      	subs	r4, r0, #0
10009dd4:	d007      	beq.n	10009de6 <sms_ble_advertise+0x22>
        DBG_LOG("[sms_ble_advertise]\tAdvertisement data set failed!");
10009dd6:	4816      	ldr	r0, [pc, #88]	; (10009e30 <sms_ble_advertise+0x6c>)
10009dd8:	4b16      	ldr	r3, [pc, #88]	; (10009e34 <sms_ble_advertise+0x70>)
10009dda:	4798      	blx	r3
10009ddc:	4816      	ldr	r0, [pc, #88]	; (10009e38 <sms_ble_advertise+0x74>)
10009dde:	4b17      	ldr	r3, [pc, #92]	; (10009e3c <sms_ble_advertise+0x78>)
10009de0:	4798      	blx	r3
        return status;
10009de2:	0020      	movs	r0, r4
10009de4:	e01e      	b.n	10009e24 <sms_ble_advertise+0x60>
    }

    /* Start of advertisement */
    if((status = at_ble_adv_start(AT_BLE_ADV_TYPE_UNDIRECTED, AT_BLE_ADV_GEN_DISCOVERABLE, NULL, AT_BLE_ADV_FP_ANY, APP_FAST_ADV, APP_ADV_TIMEOUT, 0)) == AT_BLE_SUCCESS)
10009de6:	2300      	movs	r3, #0
10009de8:	9302      	str	r3, [sp, #8]
10009dea:	4b15      	ldr	r3, [pc, #84]	; (10009e40 <sms_ble_advertise+0x7c>)
10009dec:	9301      	str	r3, [sp, #4]
10009dee:	23c8      	movs	r3, #200	; 0xc8
10009df0:	00db      	lsls	r3, r3, #3
10009df2:	9300      	str	r3, [sp, #0]
10009df4:	2300      	movs	r3, #0
10009df6:	2200      	movs	r2, #0
10009df8:	2101      	movs	r1, #1
10009dfa:	2000      	movs	r0, #0
10009dfc:	4c11      	ldr	r4, [pc, #68]	; (10009e44 <sms_ble_advertise+0x80>)
10009dfe:	47a0      	blx	r4
10009e00:	1e04      	subs	r4, r0, #0
10009e02:	d107      	bne.n	10009e14 <sms_ble_advertise+0x50>
    {
        DBG_LOG_DEV("[sms_ble_advertise]\t\tBLE Started Advertisement");
10009e04:	480a      	ldr	r0, [pc, #40]	; (10009e30 <sms_ble_advertise+0x6c>)
10009e06:	4b0b      	ldr	r3, [pc, #44]	; (10009e34 <sms_ble_advertise+0x70>)
10009e08:	4798      	blx	r3
10009e0a:	480f      	ldr	r0, [pc, #60]	; (10009e48 <sms_ble_advertise+0x84>)
10009e0c:	4b0b      	ldr	r3, [pc, #44]	; (10009e3c <sms_ble_advertise+0x78>)
10009e0e:	4798      	blx	r3
        return AT_BLE_SUCCESS;
10009e10:	2000      	movs	r0, #0
10009e12:	e007      	b.n	10009e24 <sms_ble_advertise+0x60>
    } 
    else {
        DBG_LOG("[sms_service_advertise]\tBLE Advertisement start failed: reason 0x%x", status);
10009e14:	4806      	ldr	r0, [pc, #24]	; (10009e30 <sms_ble_advertise+0x6c>)
10009e16:	4b07      	ldr	r3, [pc, #28]	; (10009e34 <sms_ble_advertise+0x70>)
10009e18:	4798      	blx	r3
10009e1a:	0021      	movs	r1, r4
10009e1c:	480b      	ldr	r0, [pc, #44]	; (10009e4c <sms_ble_advertise+0x88>)
10009e1e:	4b07      	ldr	r3, [pc, #28]	; (10009e3c <sms_ble_advertise+0x78>)
10009e20:	4798      	blx	r3
    }
    return AT_BLE_FAILURE;
10009e22:	20e2      	movs	r0, #226	; 0xe2
}
10009e24:	b004      	add	sp, #16
10009e26:	bd10      	pop	{r4, pc}
10009e28:	100199e4 	.word	0x100199e4
10009e2c:	1000e885 	.word	0x1000e885
10009e30:	10015df8 	.word	0x10015df8
10009e34:	10014c41 	.word	0x10014c41
10009e38:	10016294 	.word	0x10016294
10009e3c:	10014b21 	.word	0x10014b21
10009e40:	0000028f 	.word	0x0000028f
10009e44:	1001041d 	.word	0x1001041d
10009e48:	100162c8 	.word	0x100162c8
10009e4c:	100162f8 	.word	0x100162f8

10009e50 <sms_ble_disconnected_fn>:
    return AT_BLE_SUCCESS;
}

/* AT_BLE_DISCONNECTED (#6) */
at_ble_status_t sms_ble_disconnected_fn(void *params)
{
10009e50:	b530      	push	{r4, r5, lr}
10009e52:	b083      	sub	sp, #12
10009e54:	0005      	movs	r5, r0
    at_ble_disconnected_t *disconnect = (at_ble_disconnected_t *)params;
    if(ble_current_state == BLE_STATE_PAIRED) {
10009e56:	4b1c      	ldr	r3, [pc, #112]	; (10009ec8 <sms_ble_disconnected_fn+0x78>)
10009e58:	781b      	ldrb	r3, [r3, #0]
10009e5a:	2b22      	cmp	r3, #34	; 0x22
10009e5c:	d10a      	bne.n	10009e74 <sms_ble_disconnected_fn+0x24>
        pressure_device.state = PRESSURE_STATE_OFF;
10009e5e:	2100      	movs	r1, #0
10009e60:	3306      	adds	r3, #6
10009e62:	4a1a      	ldr	r2, [pc, #104]	; (10009ecc <sms_ble_disconnected_fn+0x7c>)
10009e64:	54d1      	strb	r1, [r2, r3]
        sms_sensors_interrupt_toggle(false, false);
10009e66:	2000      	movs	r0, #0
10009e68:	4b19      	ldr	r3, [pc, #100]	; (10009ed0 <sms_ble_disconnected_fn+0x80>)
10009e6a:	4798      	blx	r3
        sms_sensors_switch(false, false);
10009e6c:	2100      	movs	r1, #0
10009e6e:	2000      	movs	r0, #0
10009e70:	4b18      	ldr	r3, [pc, #96]	; (10009ed4 <sms_ble_disconnected_fn+0x84>)
10009e72:	4798      	blx	r3
    }
    ble_current_state = BLE_STATE_DISCONNECTED;
10009e74:	4c14      	ldr	r4, [pc, #80]	; (10009ec8 <sms_ble_disconnected_fn+0x78>)
10009e76:	2311      	movs	r3, #17
10009e78:	7023      	strb	r3, [r4, #0]
    DBG_LOG_DEV("[sms_ble_disconnected_fn]\tPeer disconnected... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
10009e7a:	4817      	ldr	r0, [pc, #92]	; (10009ed8 <sms_ble_disconnected_fn+0x88>)
10009e7c:	4b17      	ldr	r3, [pc, #92]	; (10009edc <sms_ble_disconnected_fn+0x8c>)
10009e7e:	4798      	blx	r3
10009e80:	7822      	ldrb	r2, [r4, #0]
10009e82:	b2d2      	uxtb	r2, r2
10009e84:	4b16      	ldr	r3, [pc, #88]	; (10009ee0 <sms_ble_disconnected_fn+0x90>)
10009e86:	781b      	ldrb	r3, [r3, #0]
10009e88:	b2db      	uxtb	r3, r3
10009e8a:	4916      	ldr	r1, [pc, #88]	; (10009ee4 <sms_ble_disconnected_fn+0x94>)
10009e8c:	7808      	ldrb	r0, [r1, #0]
10009e8e:	4916      	ldr	r1, [pc, #88]	; (10009ee8 <sms_ble_disconnected_fn+0x98>)
10009e90:	7849      	ldrb	r1, [r1, #1]
10009e92:	9000      	str	r0, [sp, #0]
10009e94:	4815      	ldr	r0, [pc, #84]	; (10009eec <sms_ble_disconnected_fn+0x9c>)
10009e96:	4c16      	ldr	r4, [pc, #88]	; (10009ef0 <sms_ble_disconnected_fn+0xa0>)
10009e98:	47a0      	blx	r4
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- reason: 0x%02x", disconnect->handle, disconnect->reason);
    switch(disconnect->reason) {
10009e9a:	78ab      	ldrb	r3, [r5, #2]
10009e9c:	2b1a      	cmp	r3, #26
10009e9e:	d00b      	beq.n	10009eb8 <sms_ble_disconnected_fn+0x68>
10009ea0:	b2da      	uxtb	r2, r3
10009ea2:	2a1a      	cmp	r2, #26
10009ea4:	d804      	bhi.n	10009eb0 <sms_ble_disconnected_fn+0x60>
10009ea6:	2b05      	cmp	r3, #5
10009ea8:	d006      	beq.n	10009eb8 <sms_ble_disconnected_fn+0x68>
10009eaa:	2b08      	cmp	r3, #8
10009eac:	d107      	bne.n	10009ebe <sms_ble_disconnected_fn+0x6e>
10009eae:	e003      	b.n	10009eb8 <sms_ble_disconnected_fn+0x68>
10009eb0:	2b29      	cmp	r3, #41	; 0x29
10009eb2:	d001      	beq.n	10009eb8 <sms_ble_disconnected_fn+0x68>
10009eb4:	2b3b      	cmp	r3, #59	; 0x3b
10009eb6:	d102      	bne.n	10009ebe <sms_ble_disconnected_fn+0x6e>
        case AT_BLE_AUTH_FAILURE: //0x05
        case AT_BLE_SUPERVISION_TIMEOUT: //0x08
        case AT_BLE_UNSUPPORTED_REMOTE_FEATURE: // 0x1A
        case AT_BLE_PAIRING_WITH_UNIT_KEY_NOT_SUP: // 0x29
        case AT_BLE_UNACCEPTABLE_INTERVAL: // 0x3B
        sms_ble_advertise();
10009eb8:	4b0e      	ldr	r3, [pc, #56]	; (10009ef4 <sms_ble_disconnected_fn+0xa4>)
10009eba:	4798      	blx	r3
        break;
10009ebc:	e001      	b.n	10009ec2 <sms_ble_disconnected_fn+0x72>
        case AT_BLE_TERMINATED_BY_USER: // 0x13
        case AT_BLE_REMOTE_DEV_TERM_LOW_RESOURCES: //0x14
        case AT_BLE_REMOTE_DEV_POWER_OFF: //0x15
        case AT_BLE_CON_TERM_BY_LOCAL_HOST: //0x16
        default:
        sms_ble_power_down();
10009ebe:	4b0e      	ldr	r3, [pc, #56]	; (10009ef8 <sms_ble_disconnected_fn+0xa8>)
10009ec0:	4798      	blx	r3
        break;
    }
    
    return AT_BLE_SUCCESS;
}
10009ec2:	2000      	movs	r0, #0
10009ec4:	b003      	add	sp, #12
10009ec6:	bd30      	pop	{r4, r5, pc}
10009ec8:	100199e4 	.word	0x100199e4
10009ecc:	10019948 	.word	0x10019948
10009ed0:	1000af49 	.word	0x1000af49
10009ed4:	1000afd5 	.word	0x1000afd5
10009ed8:	10015df8 	.word	0x10015df8
10009edc:	10014c41 	.word	0x10014c41
10009ee0:	10019838 	.word	0x10019838
10009ee4:	100199e5 	.word	0x100199e5
10009ee8:	100198d4 	.word	0x100198d4
10009eec:	1001633c 	.word	0x1001633c
10009ef0:	10014b21 	.word	0x10014b21
10009ef4:	10009dc5 	.word	0x10009dc5
10009ef8:	10009c05 	.word	0x10009c05

10009efc <sms_ble_send_characteristic>:
    NULL, //ble_characteristic_write_cmd_cmp
    NULL //ble_read_authorize_request_handler
};

at_ble_status_t sms_ble_send_characteristic(enum sms_ble_char_type ch)
{
10009efc:	b570      	push	{r4, r5, r6, lr}
10009efe:	b086      	sub	sp, #24
    at_ble_status_t status = AT_BLE_SUCCESS;
    at_ble_handle_t val_handle = 0;
    uint8_t length = 0;
    uint8_t char_size = 0;
    uint8_t send_val[BLE_CHAR_SIZE_MAX];
    ble_current_state = BLE_STATE_INDICATING;
10009f00:	2223      	movs	r2, #35	; 0x23
10009f02:	4b5e      	ldr	r3, [pc, #376]	; (1000a07c <sms_ble_send_characteristic+0x180>)
10009f04:	701a      	strb	r2, [r3, #0]

    
    sms_ble_send_cnt++;
10009f06:	4a5e      	ldr	r2, [pc, #376]	; (1000a080 <sms_ble_send_characteristic+0x184>)
10009f08:	8813      	ldrh	r3, [r2, #0]
10009f0a:	3301      	adds	r3, #1
10009f0c:	8013      	strh	r3, [r2, #0]
    
    switch(ch) {
10009f0e:	2801      	cmp	r0, #1
10009f10:	d015      	beq.n	10009f3e <sms_ble_send_characteristic+0x42>
10009f12:	2800      	cmp	r0, #0
10009f14:	d004      	beq.n	10009f20 <sms_ble_send_characteristic+0x24>
10009f16:	2802      	cmp	r0, #2
10009f18:	d022      	beq.n	10009f60 <sms_ble_send_characteristic+0x64>
10009f1a:	2803      	cmp	r0, #3
10009f1c:	d036      	beq.n	10009f8c <sms_ble_send_characteristic+0x90>
10009f1e:	e08e      	b.n	1000a03e <sms_ble_send_characteristic+0x142>
        case BLE_CHAR_BTN0:
        btn0_instance.char_value = ((btn0_instance.char_value >= 0x7f) ? 0 : (btn0_instance.char_value + 1));
10009f20:	4b58      	ldr	r3, [pc, #352]	; (1000a084 <sms_ble_send_characteristic+0x188>)
10009f22:	78da      	ldrb	r2, [r3, #3]
10009f24:	2300      	movs	r3, #0
10009f26:	2a7e      	cmp	r2, #126	; 0x7e
10009f28:	d801      	bhi.n	10009f2e <sms_ble_send_characteristic+0x32>
10009f2a:	3201      	adds	r2, #1
10009f2c:	b2d3      	uxtb	r3, r2
10009f2e:	4a55      	ldr	r2, [pc, #340]	; (1000a084 <sms_ble_send_characteristic+0x188>)
10009f30:	70d3      	strb	r3, [r2, #3]
        send_val[0] = btn0_instance.char_value;
10009f32:	aa01      	add	r2, sp, #4
10009f34:	7013      	strb	r3, [r2, #0]
        val_handle = button_instance.service_handler.serv_chars.char_val_handle;
10009f36:	4b54      	ldr	r3, [pc, #336]	; (1000a088 <sms_ble_send_characteristic+0x18c>)
10009f38:	8b1d      	ldrh	r5, [r3, #24]
        length = BLE_CHAR_SIZE_BUTTON;
10009f3a:	2201      	movs	r2, #1
        break;
10009f3c:	e081      	b.n	1000a042 <sms_ble_send_characteristic+0x146>
        
        case BLE_CHAR_BTN1:
        btn1_instance.char_value = ((btn1_instance.char_value >= 0xff) ? 0 : (btn1_instance.char_value + 1));
10009f3e:	4b53      	ldr	r3, [pc, #332]	; (1000a08c <sms_ble_send_characteristic+0x190>)
10009f40:	78db      	ldrb	r3, [r3, #3]
10009f42:	2bff      	cmp	r3, #255	; 0xff
10009f44:	d002      	beq.n	10009f4c <sms_ble_send_characteristic+0x50>
10009f46:	3301      	adds	r3, #1
10009f48:	b2db      	uxtb	r3, r3
10009f4a:	e000      	b.n	10009f4e <sms_ble_send_characteristic+0x52>
10009f4c:	2300      	movs	r3, #0
10009f4e:	4a4f      	ldr	r2, [pc, #316]	; (1000a08c <sms_ble_send_characteristic+0x190>)
10009f50:	70d3      	strb	r3, [r2, #3]
        send_val[0] = btn1_instance.char_value + 0x80;
10009f52:	3b80      	subs	r3, #128	; 0x80
10009f54:	aa01      	add	r2, sp, #4
10009f56:	7013      	strb	r3, [r2, #0]
        val_handle = button_instance.service_handler.serv_chars.char_val_handle;
10009f58:	4b4b      	ldr	r3, [pc, #300]	; (1000a088 <sms_ble_send_characteristic+0x18c>)
10009f5a:	8b1d      	ldrh	r5, [r3, #24]
        length = BLE_CHAR_SIZE_BUTTON;
10009f5c:	2201      	movs	r2, #1
        break;
10009f5e:	e070      	b.n	1000a042 <sms_ble_send_characteristic+0x146>
        
        case BLE_CHAR_PRESS:
        send_val[0] = (uint8_t)((pressure_device.hal.temperature >>24) & 0xff);
10009f60:	494b      	ldr	r1, [pc, #300]	; (1000a090 <sms_ble_send_characteristic+0x194>)
10009f62:	6a0a      	ldr	r2, [r1, #32]
10009f64:	ab01      	add	r3, sp, #4
10009f66:	1610      	asrs	r0, r2, #24
10009f68:	7018      	strb	r0, [r3, #0]
        send_val[1] = (uint8_t)((pressure_device.hal.temperature >> 16) & 0xff);
10009f6a:	1410      	asrs	r0, r2, #16
10009f6c:	7058      	strb	r0, [r3, #1]
        send_val[2] = (uint8_t)((pressure_device.hal.temperature >> 8) & 0xff);
10009f6e:	1210      	asrs	r0, r2, #8
10009f70:	7098      	strb	r0, [r3, #2]
        send_val[3] = (uint8_t)((pressure_device.hal.temperature) & 0xff);
10009f72:	70da      	strb	r2, [r3, #3]
        send_val[4] = (uint8_t)((pressure_device.hal.pressure >> 24) & 0xff);
10009f74:	69ca      	ldr	r2, [r1, #28]
10009f76:	1610      	asrs	r0, r2, #24
10009f78:	7118      	strb	r0, [r3, #4]
        send_val[5] = (uint8_t)((pressure_device.hal.pressure >> 16) & 0xff);
10009f7a:	1410      	asrs	r0, r2, #16
10009f7c:	7158      	strb	r0, [r3, #5]
        send_val[6] = (uint8_t)((pressure_device.hal.pressure >> 8) & 0xff);
10009f7e:	1210      	asrs	r0, r2, #8
10009f80:	7198      	strb	r0, [r3, #6]
        send_val[7] = (uint8_t)((pressure_device.hal.pressure) & 0xff);
10009f82:	71da      	strb	r2, [r3, #7]
        val_handle = pressure_device.service_handler.serv_chars.char_val_handle;
10009f84:	2340      	movs	r3, #64	; 0x40
10009f86:	5acd      	ldrh	r5, [r1, r3]
        length = BLE_CHAR_SIZE_PRESSURE;
10009f88:	2208      	movs	r2, #8
        break;
10009f8a:	e05a      	b.n	1000a042 <sms_ble_send_characteristic+0x146>
        
        case BLE_CHAR_MPU:
        send_val[0] = (uint8_t)(mpu_device.hal.accel[0] & 0xff);
10009f8c:	4a41      	ldr	r2, [pc, #260]	; (1000a094 <sms_ble_send_characteristic+0x198>)
10009f8e:	2312      	movs	r3, #18
10009f90:	5ed1      	ldrsh	r1, [r2, r3]
10009f92:	ab01      	add	r3, sp, #4
10009f94:	7019      	strb	r1, [r3, #0]
        send_val[1] = (uint8_t)((mpu_device.hal.accel[0] >> 8) & 0xff);
10009f96:	1209      	asrs	r1, r1, #8
10009f98:	7059      	strb	r1, [r3, #1]
        send_val[2] = (uint8_t)(mpu_device.hal.accel[1] & 0xff);
10009f9a:	2014      	movs	r0, #20
10009f9c:	5e11      	ldrsh	r1, [r2, r0]
10009f9e:	7099      	strb	r1, [r3, #2]
        send_val[3] = (uint8_t)((mpu_device.hal.accel[1] >> 8) & 0xff);
10009fa0:	1209      	asrs	r1, r1, #8
10009fa2:	70d9      	strb	r1, [r3, #3]
        send_val[4] = (uint8_t)(mpu_device.hal.accel[2] & 0xff);
10009fa4:	2016      	movs	r0, #22
10009fa6:	5e11      	ldrsh	r1, [r2, r0]
10009fa8:	7119      	strb	r1, [r3, #4]
        send_val[5] = (uint8_t)((mpu_device.hal.accel[2] >> 8) & 0xff);
10009faa:	1209      	asrs	r1, r1, #8
10009fac:	7159      	strb	r1, [r3, #5]
        send_val[6] = (uint8_t)(mpu_device.hal.gyro[0] & 0xff);
10009fae:	200c      	movs	r0, #12
10009fb0:	5e11      	ldrsh	r1, [r2, r0]
10009fb2:	7199      	strb	r1, [r3, #6]
        send_val[7] = (uint8_t)((mpu_device.hal.gyro[0] >> 8) & 0xff);
10009fb4:	1209      	asrs	r1, r1, #8
10009fb6:	71d9      	strb	r1, [r3, #7]
        send_val[8] = (uint8_t)(mpu_device.hal.gyro[1] & 0xff);
10009fb8:	200e      	movs	r0, #14
10009fba:	5e11      	ldrsh	r1, [r2, r0]
10009fbc:	7219      	strb	r1, [r3, #8]
        send_val[9] = (uint8_t)((mpu_device.hal.gyro[1] >> 8) & 0xff);
10009fbe:	1209      	asrs	r1, r1, #8
10009fc0:	7259      	strb	r1, [r3, #9]
        send_val[10] = (uint8_t)(mpu_device.hal.gyro[2] & 0xff);
10009fc2:	2010      	movs	r0, #16
10009fc4:	5e11      	ldrsh	r1, [r2, r0]
10009fc6:	7299      	strb	r1, [r3, #10]
        send_val[11] = (uint8_t)((mpu_device.hal.gyro[2] >> 8) & 0xff);
10009fc8:	1209      	asrs	r1, r1, #8
10009fca:	72d9      	strb	r1, [r3, #11]
        val_handle = mpu_device.service_handler.serv_chars.char_val_handle;
10009fcc:	2348      	movs	r3, #72	; 0x48
10009fce:	5ad5      	ldrh	r5, [r2, r3]
        length = BLE_CHAR_SIZE_MPU_G_A;
        
        if(mpu_device.new_compass) {
10009fd0:	3b1a      	subs	r3, #26
10009fd2:	5cd3      	ldrb	r3, [r2, r3]
10009fd4:	2b00      	cmp	r3, #0
10009fd6:	d014      	beq.n	1000a002 <sms_ble_send_characteristic+0x106>
            send_val[12] = (uint8_t)(mpu_device.hal.compass[0] & 0xff);
10009fd8:	2318      	movs	r3, #24
10009fda:	5ed1      	ldrsh	r1, [r2, r3]
10009fdc:	ab01      	add	r3, sp, #4
10009fde:	7319      	strb	r1, [r3, #12]
            send_val[13] = (uint8_t)((mpu_device.hal.compass[0] >> 8) & 0xff);
10009fe0:	1209      	asrs	r1, r1, #8
10009fe2:	7359      	strb	r1, [r3, #13]
            send_val[14] = (uint8_t)(mpu_device.hal.compass[1] & 0xff);
10009fe4:	201a      	movs	r0, #26
10009fe6:	5e11      	ldrsh	r1, [r2, r0]
10009fe8:	7399      	strb	r1, [r3, #14]
            send_val[15] = (uint8_t)((mpu_device.hal.compass[1] >> 8) & 0xff);
10009fea:	1209      	asrs	r1, r1, #8
10009fec:	73d9      	strb	r1, [r3, #15]
            send_val[16] = (uint8_t)(mpu_device.hal.compass[2] & 0xff);
10009fee:	201c      	movs	r0, #28
10009ff0:	5e11      	ldrsh	r1, [r2, r0]
10009ff2:	7419      	strb	r1, [r3, #16]
            send_val[17] = (uint8_t)((mpu_device.hal.compass[2] >> 8) & 0xff);
10009ff4:	1209      	asrs	r1, r1, #8
10009ff6:	7459      	strb	r1, [r3, #17]
            length = BLE_CHAR_SIZE_MPU_G_A_C;
            mpu_device.new_compass = false;
10009ff8:	2100      	movs	r1, #0
10009ffa:	232e      	movs	r3, #46	; 0x2e
10009ffc:	54d1      	strb	r1, [r2, r3]
            send_val[13] = (uint8_t)((mpu_device.hal.compass[0] >> 8) & 0xff);
            send_val[14] = (uint8_t)(mpu_device.hal.compass[1] & 0xff);
            send_val[15] = (uint8_t)((mpu_device.hal.compass[1] >> 8) & 0xff);
            send_val[16] = (uint8_t)(mpu_device.hal.compass[2] & 0xff);
            send_val[17] = (uint8_t)((mpu_device.hal.compass[2] >> 8) & 0xff);
            length = BLE_CHAR_SIZE_MPU_G_A_C;
10009ffe:	2212      	movs	r2, #18
1000a000:	e008      	b.n	1000a014 <sms_ble_send_characteristic+0x118>
            mpu_device.new_compass = false;
        }
        else {
            for(uint8_t i = 0; i < 6; i++) {
                send_val[12+i] = 0;
1000a002:	ab01      	add	r3, sp, #4
1000a004:	2200      	movs	r2, #0
1000a006:	731a      	strb	r2, [r3, #12]
1000a008:	735a      	strb	r2, [r3, #13]
1000a00a:	739a      	strb	r2, [r3, #14]
1000a00c:	73da      	strb	r2, [r3, #15]
1000a00e:	741a      	strb	r2, [r3, #16]
1000a010:	745a      	strb	r2, [r3, #17]
        send_val[8] = (uint8_t)(mpu_device.hal.gyro[1] & 0xff);
        send_val[9] = (uint8_t)((mpu_device.hal.gyro[1] >> 8) & 0xff);
        send_val[10] = (uint8_t)(mpu_device.hal.gyro[2] & 0xff);
        send_val[11] = (uint8_t)((mpu_device.hal.gyro[2] >> 8) & 0xff);
        val_handle = mpu_device.service_handler.serv_chars.char_val_handle;
        length = BLE_CHAR_SIZE_MPU_G_A;
1000a012:	320c      	adds	r2, #12
            for(uint8_t i = 0; i < 6; i++) {
                send_val[12+i] = 0;
            }
        }
        
        if(mpu_device.new_temp) {
1000a014:	232f      	movs	r3, #47	; 0x2f
1000a016:	491f      	ldr	r1, [pc, #124]	; (1000a094 <sms_ble_send_characteristic+0x198>)
1000a018:	5ccb      	ldrb	r3, [r1, r3]
1000a01a:	2b00      	cmp	r3, #0
1000a01c:	d00a      	beq.n	1000a034 <sms_ble_send_characteristic+0x138>
            send_val[18] = (uint8_t)(mpu_device.hal.temperature & 0xff);
1000a01e:	000a      	movs	r2, r1
1000a020:	6a0b      	ldr	r3, [r1, #32]
1000a022:	a901      	add	r1, sp, #4
1000a024:	748b      	strb	r3, [r1, #18]
            send_val[19] = (uint8_t)((mpu_device.hal.temperature >> 8) & 0xff);
1000a026:	121b      	asrs	r3, r3, #8
1000a028:	74cb      	strb	r3, [r1, #19]
            length = BLE_CHAR_SIZE_MPU_G_A_C_T;
            mpu_device.new_temp = false;
1000a02a:	2100      	movs	r1, #0
1000a02c:	232f      	movs	r3, #47	; 0x2f
1000a02e:	54d1      	strb	r1, [r2, r3]
        }
        
        if(mpu_device.new_temp) {
            send_val[18] = (uint8_t)(mpu_device.hal.temperature & 0xff);
            send_val[19] = (uint8_t)((mpu_device.hal.temperature >> 8) & 0xff);
            length = BLE_CHAR_SIZE_MPU_G_A_C_T;
1000a030:	2214      	movs	r2, #20
1000a032:	e006      	b.n	1000a042 <sms_ble_send_characteristic+0x146>
            mpu_device.new_temp = false;
        }
        else {
            for(uint8_t i = 0; i < 2; i++) {
                send_val[18+i] = 0;
1000a034:	ab01      	add	r3, sp, #4
1000a036:	2100      	movs	r1, #0
1000a038:	7499      	strb	r1, [r3, #18]
1000a03a:	74d9      	strb	r1, [r3, #19]
1000a03c:	e001      	b.n	1000a042 <sms_ble_send_characteristic+0x146>

at_ble_status_t sms_ble_send_characteristic(enum sms_ble_char_type ch)
{
    at_ble_status_t status = AT_BLE_SUCCESS;
    at_ble_handle_t val_handle = 0;
    uint8_t length = 0;
1000a03e:	2200      	movs	r2, #0
};

at_ble_status_t sms_ble_send_characteristic(enum sms_ble_char_type ch)
{
    at_ble_status_t status = AT_BLE_SUCCESS;
    at_ble_handle_t val_handle = 0;
1000a040:	2500      	movs	r5, #0
    
    //DBG_LOG_DEV("Sending: ");
    //for(int i = 0; i < 20; i += 2) {
        //DBG_LOG_CONT_DEV("0x%02x%02x ", send_val[i], send_val[i+1]);
    //}
    status = at_ble_characteristic_value_set(val_handle, send_val, (length * sizeof(uint8_t)));
1000a042:	b292      	uxth	r2, r2
1000a044:	a901      	add	r1, sp, #4
1000a046:	0028      	movs	r0, r5
1000a048:	4b13      	ldr	r3, [pc, #76]	; (1000a098 <sms_ble_send_characteristic+0x19c>)
1000a04a:	4798      	blx	r3
1000a04c:	1e04      	subs	r4, r0, #0
    if(status == AT_BLE_SUCCESS) {
1000a04e:	d111      	bne.n	1000a074 <sms_ble_send_characteristic+0x178>
        //for(uint8_t i = 0; i < AT_BLE_UUID_128_LEN; i++) {
        //DBG_LOG_CONT_DEV("%02x", sms_button_service_handler.serv_uuid.uuid[(i)]);
        //}
        //DBG_LOG_DEV("- char value handle: 0x%04x\r\n- char value: 0x%02x", sms_button_service_handler.serv_chars.char_val_handle, send_val);
        
        printf("\r\ncnt: %d", sms_ble_send_cnt);
1000a050:	4b0b      	ldr	r3, [pc, #44]	; (1000a080 <sms_ble_send_characteristic+0x184>)
1000a052:	8819      	ldrh	r1, [r3, #0]
1000a054:	4811      	ldr	r0, [pc, #68]	; (1000a09c <sms_ble_send_characteristic+0x1a0>)
1000a056:	4b12      	ldr	r3, [pc, #72]	; (1000a0a0 <sms_ble_send_characteristic+0x1a4>)
1000a058:	4798      	blx	r3
        gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_HIGH);
1000a05a:	2101      	movs	r1, #1
1000a05c:	2002      	movs	r0, #2
1000a05e:	4e11      	ldr	r6, [pc, #68]	; (1000a0a4 <sms_ble_send_characteristic+0x1a8>)
1000a060:	47b0      	blx	r6
#   if SMS_SENDING_WITH_ACK == true
        sms_ble_ind_retry = 0;
        status = at_ble_indication_send(sms_connection_handle, val_handle);
#   else
        status = at_ble_notification_send(sms_connection_handle, val_handle);
1000a062:	4b11      	ldr	r3, [pc, #68]	; (1000a0a8 <sms_ble_send_characteristic+0x1ac>)
1000a064:	8818      	ldrh	r0, [r3, #0]
1000a066:	0029      	movs	r1, r5
1000a068:	4b10      	ldr	r3, [pc, #64]	; (1000a0ac <sms_ble_send_characteristic+0x1b0>)
1000a06a:	4798      	blx	r3
1000a06c:	0004      	movs	r4, r0
#   endif
        gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_LOW);
1000a06e:	2100      	movs	r1, #0
1000a070:	2002      	movs	r0, #2
1000a072:	47b0      	blx	r6
        else {
            //#pragma TBD: handle sending error...
        }
    }
    return status;
}
1000a074:	0020      	movs	r0, r4
1000a076:	b006      	add	sp, #24
1000a078:	bd70      	pop	{r4, r5, r6, pc}
1000a07a:	46c0      	nop			; (mov r8, r8)
1000a07c:	100199e4 	.word	0x100199e4
1000a080:	10019a04 	.word	0x10019a04
1000a084:	10019834 	.word	0x10019834
1000a088:	100198d4 	.word	0x100198d4
1000a08c:	100198d0 	.word	0x100198d0
1000a090:	10019948 	.word	0x10019948
1000a094:	1001983c 	.word	0x1001983c
1000a098:	10010d01 	.word	0x10010d01
1000a09c:	10016390 	.word	0x10016390
1000a0a0:	10014b21 	.word	0x10014b21
1000a0a4:	1000bf15 	.word	0x1000bf15
1000a0a8:	100198ce 	.word	0x100198ce
1000a0ac:	10010ea1 	.word	0x10010ea1

1000a0b0 <sms_ble_primary_service_define>:


at_ble_status_t sms_ble_primary_service_define(gatt_service_handler_t *service)
{
1000a0b0:	b510      	push	{r4, lr}
1000a0b2:	b082      	sub	sp, #8
    //DBG_LOG_DEV("[sms_ble_primary_service_define]\n\r  defining primary service\r\n- uuid: 0x%02x\r\n- handle: 0x%02x\r\n- char uuid: 0x%02x%02x\r\n- char init value: %d", (unsigned int)service->serv_uuid.uuid, service->serv_handle, service->serv_chars.uuid.uuid[1], service->serv_chars.uuid.uuid[0], service->serv_chars.value_init_len);
    return(at_ble_primary_service_define(&service->serv_uuid, &service->serv_handle, NULL, 0, &service->serv_chars, 1));
1000a0b4:	0001      	movs	r1, r0
1000a0b6:	3112      	adds	r1, #18
1000a0b8:	2301      	movs	r3, #1
1000a0ba:	9301      	str	r3, [sp, #4]
1000a0bc:	0003      	movs	r3, r0
1000a0be:	3314      	adds	r3, #20
1000a0c0:	9300      	str	r3, [sp, #0]
1000a0c2:	2300      	movs	r3, #0
1000a0c4:	2200      	movs	r2, #0
1000a0c6:	4c02      	ldr	r4, [pc, #8]	; (1000a0d0 <sms_ble_primary_service_define+0x20>)
1000a0c8:	47a0      	blx	r4
}
1000a0ca:	b002      	add	sp, #8
1000a0cc:	bd10      	pop	{r4, pc}
1000a0ce:	46c0      	nop			; (mov r8, r8)
1000a0d0:	10010ce1 	.word	0x10010ce1

1000a0d4 <sms_ble_service_init>:


void sms_ble_service_init(enum sms_ble_serv_type type, gatt_service_handler_t *service, uint8_t *value)
{
1000a0d4:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a0d6:	464f      	mov	r7, r9
1000a0d8:	4646      	mov	r6, r8
1000a0da:	b4c0      	push	{r6, r7}
1000a0dc:	b083      	sub	sp, #12
1000a0de:	4694      	mov	ip, r2
    at_ble_handle_t handle = 0;
    uint8_t uuid[16] = {0};
    uint8_t char_size = 0;
    switch(type) {
1000a0e0:	2801      	cmp	r0, #1
1000a0e2:	d010      	beq.n	1000a106 <sms_ble_service_init+0x32>
1000a0e4:	2800      	cmp	r0, #0
1000a0e6:	d002      	beq.n	1000a0ee <sms_ble_service_init+0x1a>
1000a0e8:	2802      	cmp	r0, #2
1000a0ea:	d019      	beq.n	1000a120 <sms_ble_service_init+0x4c>
1000a0ec:	e025      	b.n	1000a13a <sms_ble_service_init+0x66>
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 8) & 0xFF);
1000a0ee:	23bb      	movs	r3, #187	; 0xbb
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 16) & 0xFF);
1000a0f0:	2450      	movs	r4, #80	; 0x50
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 24) & 0xFF);
1000a0f2:	2553      	movs	r5, #83	; 0x53
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
1000a0f4:	26be      	movs	r6, #190	; 0xbe
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
1000a0f6:	275a      	movs	r7, #90	; 0x5a
    uint8_t char_size = 0;
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
1000a0f8:	2057      	movs	r0, #87	; 0x57
    uint8_t uuid[16] = {0};
    uint8_t char_size = 0;
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
1000a0fa:	221c      	movs	r2, #28
1000a0fc:	4690      	mov	r8, r2
        uuid[11] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4) & 0xFF);
        char_size = 1;
1000a0fe:	3a1b      	subs	r2, #27
1000a100:	9201      	str	r2, [sp, #4]
    at_ble_handle_t handle = 0;
    uint8_t uuid[16] = {0};
    uint8_t char_size = 0;
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
1000a102:	4691      	mov	r9, r2
1000a104:	e023      	b.n	1000a14e <sms_ble_service_init+0x7a>
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 8) & 0xFF);
1000a106:	23ee      	movs	r3, #238	; 0xee
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 16) & 0xFF);
1000a108:	2450      	movs	r4, #80	; 0x50
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 24) & 0xFF);
1000a10a:	2553      	movs	r5, #83	; 0x53
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
1000a10c:	26be      	movs	r6, #190	; 0xbe
        
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
1000a10e:	275a      	movs	r7, #90	; 0x5a
        break;
        
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
1000a110:	2057      	movs	r0, #87	; 0x57
        char_size = 1;
        break;
        
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
1000a112:	221c      	movs	r2, #28
1000a114:	4690      	mov	r8, r2
        uuid[11] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4) & 0xFF);
        char_size = 8;
1000a116:	3a14      	subs	r2, #20
1000a118:	9201      	str	r2, [sp, #4]
        uuid[15] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4) & 0xFF);
        char_size = 1;
        break;
        
        case BLE_SERV_PRESSURE:
        handle = 2;
1000a11a:	3a06      	subs	r2, #6
1000a11c:	4691      	mov	r9, r2
        uuid[12] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4) & 0xFF);
        char_size = 8;
        break;
1000a11e:	e016      	b.n	1000a14e <sms_ble_service_init+0x7a>
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 8) & 0xFF);
1000a120:	2311      	movs	r3, #17
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 16) & 0xFF);
1000a122:	2450      	movs	r4, #80	; 0x50
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 24) & 0xFF);
1000a124:	2553      	movs	r5, #83	; 0x53
        case BLE_SERV_MPU:
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1) & 0xFF);
1000a126:	26be      	movs	r6, #190	; 0xbe
        
        case BLE_SERV_MPU:
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
1000a128:	275a      	movs	r7, #90	; 0x5a
        break;
        
        case BLE_SERV_MPU:
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
1000a12a:	2057      	movs	r0, #87	; 0x57
        char_size = 8;
        break;
        
        case BLE_SERV_MPU:
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
1000a12c:	221c      	movs	r2, #28
1000a12e:	4690      	mov	r8, r2
        uuid[11] = (uint8_t) ((SMS_MPU_SERVICE_UUID_3) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4) & 0xFF);
        char_size = 20;
1000a130:	3a08      	subs	r2, #8
1000a132:	9201      	str	r2, [sp, #4]
        uuid[15] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4) & 0xFF);
        char_size = 8;
        break;
        
        case BLE_SERV_MPU:
        handle = 3;
1000a134:	3a11      	subs	r2, #17
1000a136:	4691      	mov	r9, r2
        uuid[12] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4) & 0xFF);
        char_size = 20;
        break;
1000a138:	e009      	b.n	1000a14e <sms_ble_service_init+0x7a>


void sms_ble_service_init(enum sms_ble_serv_type type, gatt_service_handler_t *service, uint8_t *value)
{
    at_ble_handle_t handle = 0;
    uint8_t uuid[16] = {0};
1000a13a:	2300      	movs	r3, #0
1000a13c:	2400      	movs	r4, #0
1000a13e:	2500      	movs	r5, #0
1000a140:	2600      	movs	r6, #0
1000a142:	2700      	movs	r7, #0
1000a144:	2000      	movs	r0, #0
1000a146:	2200      	movs	r2, #0
1000a148:	4690      	mov	r8, r2
    uint8_t char_size = 0;
1000a14a:	9201      	str	r2, [sp, #4]
}


void sms_ble_service_init(enum sms_ble_serv_type type, gatt_service_handler_t *service, uint8_t *value)
{
    at_ble_handle_t handle = 0;
1000a14c:	4691      	mov	r9, r2
        
        default:
        break;
    }
    //SMS button service characteristic
    service->serv_handle = handle;
1000a14e:	464a      	mov	r2, r9
1000a150:	824a      	strh	r2, [r1, #18]
    service->serv_uuid.type = AT_BLE_UUID_128;
1000a152:	2202      	movs	r2, #2
1000a154:	700a      	strb	r2, [r1, #0]
    service->serv_uuid.uuid[0] = uuid[0];
1000a156:	4642      	mov	r2, r8
1000a158:	704a      	strb	r2, [r1, #1]
    service->serv_uuid.uuid[1] = uuid[1];
1000a15a:	7088      	strb	r0, [r1, #2]
    service->serv_uuid.uuid[2] = uuid[2];
1000a15c:	70cf      	strb	r7, [r1, #3]
    service->serv_uuid.uuid[3] = uuid[3];
1000a15e:	710e      	strb	r6, [r1, #4]
    service->serv_uuid.uuid[4] = uuid[4];
1000a160:	714d      	strb	r5, [r1, #5]
    service->serv_uuid.uuid[5] = uuid[5];
1000a162:	718c      	strb	r4, [r1, #6]
    service->serv_uuid.uuid[6] = uuid[6];
1000a164:	71cb      	strb	r3, [r1, #7]
    service->serv_uuid.uuid[7] = uuid[7];
1000a166:	720b      	strb	r3, [r1, #8]
    service->serv_uuid.uuid[8] = uuid[8];
1000a168:	2300      	movs	r3, #0
1000a16a:	724b      	strb	r3, [r1, #9]
    service->serv_uuid.uuid[9] = uuid[9];
1000a16c:	728b      	strb	r3, [r1, #10]
    service->serv_uuid.uuid[10] = uuid[10];
1000a16e:	72cb      	strb	r3, [r1, #11]
    service->serv_uuid.uuid[11] = uuid[11];
1000a170:	730b      	strb	r3, [r1, #12]
    service->serv_uuid.uuid[12] = uuid[12];
1000a172:	734b      	strb	r3, [r1, #13]
    service->serv_uuid.uuid[13] = uuid[13];
1000a174:	738b      	strb	r3, [r1, #14]
    service->serv_uuid.uuid[14] = uuid[14];
1000a176:	73cb      	strb	r3, [r1, #15]
    service->serv_uuid.uuid[15] = uuid[15];
1000a178:	740b      	strb	r3, [r1, #16]
    
    #   if SMS_SENDING_WITH_ACK == true
    service->serv_chars.properties = (AT_BLE_CHAR_READ | AT_BLE_CHAR_INDICATE); // properties
    #   else
    service->serv_chars.properties = (AT_BLE_CHAR_READ | AT_BLE_CHAR_NOTIFY); // properties
1000a17a:	2412      	movs	r4, #18
1000a17c:	850c      	strh	r4, [r1, #40]	; 0x28
    #   endif
    service->serv_chars.init_value = value; // value
1000a17e:	4662      	mov	r2, ip
1000a180:	62ca      	str	r2, [r1, #44]	; 0x2c
    service->serv_chars.value_init_len = char_size * sizeof(uint8_t);
1000a182:	466a      	mov	r2, sp
1000a184:	8892      	ldrh	r2, [r2, #4]
1000a186:	860a      	strh	r2, [r1, #48]	; 0x30
    service->serv_chars.value_max_len = char_size * sizeof(uint8_t);
1000a188:	864a      	strh	r2, [r1, #50]	; 0x32
    service->serv_chars.value_permissions = (AT_BLE_ATTR_READABLE_NO_AUTHN_NO_AUTHR | AT_BLE_ATTR_WRITABLE_NO_AUTHN_NO_AUTHR); // permissions
1000a18a:	2011      	movs	r0, #17
1000a18c:	2234      	movs	r2, #52	; 0x34
1000a18e:	5488      	strb	r0, [r1, r2]
    service->serv_chars.user_desc = NULL; //user defined name
1000a190:	638b      	str	r3, [r1, #56]	; 0x38
    service->serv_chars.user_desc_len = 0;
1000a192:	2200      	movs	r2, #0
1000a194:	878b      	strh	r3, [r1, #60]	; 0x3c
    service->serv_chars.user_desc_max_len = 0;
1000a196:	87cb      	strh	r3, [r1, #62]	; 0x3e
    service->serv_chars.user_desc_permissions = AT_BLE_ATTR_NO_PERMISSIONS; // user description permissions
1000a198:	3033      	adds	r0, #51	; 0x33
1000a19a:	540a      	strb	r2, [r1, r0]
    service->serv_chars.client_config_permissions = AT_BLE_ATTR_NO_PERMISSIONS; // client config permissions
1000a19c:	3001      	adds	r0, #1
1000a19e:	540a      	strb	r2, [r1, r0]
    service->serv_chars.server_config_permissions = AT_BLE_ATTR_NO_PERMISSIONS; // server config permissions
1000a1a0:	3001      	adds	r0, #1
1000a1a2:	540a      	strb	r2, [r1, r0]
    service->serv_chars.user_desc_handle = 0; // user description handles
1000a1a4:	2248      	movs	r2, #72	; 0x48
1000a1a6:	528b      	strh	r3, [r1, r2]
    service->serv_chars.client_config_handle = 0; // client config handles
1000a1a8:	3202      	adds	r2, #2
1000a1aa:	528b      	strh	r3, [r1, r2]
    service->serv_chars.server_config_handle = 0; // server config handles
1000a1ac:	3202      	adds	r2, #2
1000a1ae:	528b      	strh	r3, [r1, r2]
    
    service->serv_chars.presentation_format = NULL; //presentation format
1000a1b0:	640b      	str	r3, [r1, #64]	; 0x40
1000a1b2:	b003      	add	sp, #12
1000a1b4:	bc0c      	pop	{r2, r3}
1000a1b6:	4690      	mov	r8, r2
1000a1b8:	4699      	mov	r9, r3
1000a1ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

1000a1bc <sms_button_bt0_callback>:
        gpio_disable_callback(btn1_instance.gpio_pin);
    }
}
/* Callbacks --> sending interrupt message to platform */
void sms_button_bt0_callback(void)
{
1000a1bc:	b510      	push	{r4, lr}
    //gpio_disable_callback(SMS_BTN_0_PIN);
    sms_current_interrupt.int_on = true;
1000a1be:	4b06      	ldr	r3, [pc, #24]	; (1000a1d8 <sms_button_bt0_callback+0x1c>)
1000a1c0:	2201      	movs	r2, #1
1000a1c2:	705a      	strb	r2, [r3, #1]
    sms_current_interrupt.source = INT_BTN0;
1000a1c4:	701a      	strb	r2, [r3, #0]
    send_plf_int_msg_ind(btn0_instance.gpio_pin, GPIO_CALLBACK_RISING, NULL, 0);
1000a1c6:	4b05      	ldr	r3, [pc, #20]	; (1000a1dc <sms_button_bt0_callback+0x20>)
1000a1c8:	7858      	ldrb	r0, [r3, #1]
1000a1ca:	2300      	movs	r3, #0
1000a1cc:	2200      	movs	r2, #0
1000a1ce:	2102      	movs	r1, #2
1000a1d0:	4c03      	ldr	r4, [pc, #12]	; (1000a1e0 <sms_button_bt0_callback+0x24>)
1000a1d2:	47a0      	blx	r4
}
1000a1d4:	bd10      	pop	{r4, pc}
1000a1d6:	46c0      	nop			; (mov r8, r8)
1000a1d8:	100199cc 	.word	0x100199cc
1000a1dc:	10019834 	.word	0x10019834
1000a1e0:	1000ef71 	.word	0x1000ef71

1000a1e4 <sms_button_bt1_callback>:
void sms_button_bt1_callback(void)
{
1000a1e4:	b510      	push	{r4, lr}
    //gpio_disable_callback(SMS_BTN_1_PIN);
    sms_current_interrupt.int_on = true;
1000a1e6:	4b06      	ldr	r3, [pc, #24]	; (1000a200 <sms_button_bt1_callback+0x1c>)
1000a1e8:	2201      	movs	r2, #1
1000a1ea:	705a      	strb	r2, [r3, #1]
    sms_current_interrupt.source = INT_BTN1;
1000a1ec:	3201      	adds	r2, #1
1000a1ee:	701a      	strb	r2, [r3, #0]
    send_plf_int_msg_ind(btn1_instance.gpio_pin, GPIO_CALLBACK_RISING, NULL, 0);
1000a1f0:	4b04      	ldr	r3, [pc, #16]	; (1000a204 <sms_button_bt1_callback+0x20>)
1000a1f2:	7858      	ldrb	r0, [r3, #1]
1000a1f4:	2300      	movs	r3, #0
1000a1f6:	2200      	movs	r2, #0
1000a1f8:	2102      	movs	r1, #2
1000a1fa:	4c03      	ldr	r4, [pc, #12]	; (1000a208 <sms_button_bt1_callback+0x24>)
1000a1fc:	47a0      	blx	r4
}
1000a1fe:	bd10      	pop	{r4, pc}
1000a200:	100199cc 	.word	0x100199cc
1000a204:	100198d0 	.word	0x100198d0
1000a208:	1000ef71 	.word	0x1000ef71

1000a20c <sms_button_configure_gpio>:
/* Callback functions --> doing things                                  */
/************************************************************************/

/* Initialize gpio for button inputs */
void sms_button_configure_gpio(void)
{
1000a20c:	b510      	push	{r4, lr}
1000a20e:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;

    /* Button0 @ PIN_AO_GPIO_0 */
    gpio_get_config_defaults(&config_gpio_pin);
1000a210:	ac01      	add	r4, sp, #4
1000a212:	0020      	movs	r0, r4
1000a214:	4b20      	ldr	r3, [pc, #128]	; (1000a298 <sms_button_configure_gpio+0x8c>)
1000a216:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000a218:	2300      	movs	r3, #0
1000a21a:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_DOWN;
1000a21c:	3302      	adds	r3, #2
1000a21e:	7063      	strb	r3, [r4, #1]
    config_gpio_pin.aon_wakeup = true;
1000a220:	3b01      	subs	r3, #1
1000a222:	70e3      	strb	r3, [r4, #3]
    if(gpio_pin_set_config(btn0_instance.gpio_pin, &config_gpio_pin) != STATUS_OK) {
1000a224:	4b1d      	ldr	r3, [pc, #116]	; (1000a29c <sms_button_configure_gpio+0x90>)
1000a226:	7858      	ldrb	r0, [r3, #1]
1000a228:	0021      	movs	r1, r4
1000a22a:	4b1d      	ldr	r3, [pc, #116]	; (1000a2a0 <sms_button_configure_gpio+0x94>)
1000a22c:	4798      	blx	r3
1000a22e:	2800      	cmp	r0, #0
1000a230:	d005      	beq.n	1000a23e <sms_button_configure_gpio+0x32>
        DBG_LOG_DEV("[sms_button_configure]\tproblem while setting up button0");
1000a232:	481c      	ldr	r0, [pc, #112]	; (1000a2a4 <sms_button_configure_gpio+0x98>)
1000a234:	4b1c      	ldr	r3, [pc, #112]	; (1000a2a8 <sms_button_configure_gpio+0x9c>)
1000a236:	4798      	blx	r3
1000a238:	481c      	ldr	r0, [pc, #112]	; (1000a2ac <sms_button_configure_gpio+0xa0>)
1000a23a:	4b1d      	ldr	r3, [pc, #116]	; (1000a2b0 <sms_button_configure_gpio+0xa4>)
1000a23c:	4798      	blx	r3
    }
    
    /* Button1 @ PIN_AO_GPIO_2 */
    gpio_get_config_defaults(&config_gpio_pin);
1000a23e:	ac01      	add	r4, sp, #4
1000a240:	0020      	movs	r0, r4
1000a242:	4b15      	ldr	r3, [pc, #84]	; (1000a298 <sms_button_configure_gpio+0x8c>)
1000a244:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000a246:	2300      	movs	r3, #0
1000a248:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_DOWN;
1000a24a:	3302      	adds	r3, #2
1000a24c:	7063      	strb	r3, [r4, #1]
    config_gpio_pin.aon_wakeup = true;
1000a24e:	3b01      	subs	r3, #1
1000a250:	70e3      	strb	r3, [r4, #3]
    if(gpio_pin_set_config(btn1_instance.gpio_pin, &config_gpio_pin) != STATUS_OK) {
1000a252:	4b18      	ldr	r3, [pc, #96]	; (1000a2b4 <sms_button_configure_gpio+0xa8>)
1000a254:	7858      	ldrb	r0, [r3, #1]
1000a256:	0021      	movs	r1, r4
1000a258:	4b11      	ldr	r3, [pc, #68]	; (1000a2a0 <sms_button_configure_gpio+0x94>)
1000a25a:	4798      	blx	r3
1000a25c:	2800      	cmp	r0, #0
1000a25e:	d005      	beq.n	1000a26c <sms_button_configure_gpio+0x60>
        DBG_LOG("[sms_button_configure]\tProblem while setting up button1");
1000a260:	4810      	ldr	r0, [pc, #64]	; (1000a2a4 <sms_button_configure_gpio+0x98>)
1000a262:	4b11      	ldr	r3, [pc, #68]	; (1000a2a8 <sms_button_configure_gpio+0x9c>)
1000a264:	4798      	blx	r3
1000a266:	4814      	ldr	r0, [pc, #80]	; (1000a2b8 <sms_button_configure_gpio+0xac>)
1000a268:	4b11      	ldr	r3, [pc, #68]	; (1000a2b0 <sms_button_configure_gpio+0xa4>)
1000a26a:	4798      	blx	r3
    }

    /* Button 0 on SAMB11 XPLAINED */
    gpio_get_config_defaults(&config_gpio_pin);
1000a26c:	ac01      	add	r4, sp, #4
1000a26e:	0020      	movs	r0, r4
1000a270:	4b09      	ldr	r3, [pc, #36]	; (1000a298 <sms_button_configure_gpio+0x8c>)
1000a272:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000a274:	2300      	movs	r3, #0
1000a276:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_NONE;
1000a278:	7063      	strb	r3, [r4, #1]
    if(gpio_pin_set_config(BUTTON_0_PIN, &config_gpio_pin) != STATUS_OK) {
1000a27a:	0021      	movs	r1, r4
1000a27c:	2017      	movs	r0, #23
1000a27e:	4b08      	ldr	r3, [pc, #32]	; (1000a2a0 <sms_button_configure_gpio+0x94>)
1000a280:	4798      	blx	r3
1000a282:	2800      	cmp	r0, #0
1000a284:	d005      	beq.n	1000a292 <sms_button_configure_gpio+0x86>
        DBG_LOG("[sms_button_configure]\tProblem while setting up XPLAINED user button");
1000a286:	4807      	ldr	r0, [pc, #28]	; (1000a2a4 <sms_button_configure_gpio+0x98>)
1000a288:	4b07      	ldr	r3, [pc, #28]	; (1000a2a8 <sms_button_configure_gpio+0x9c>)
1000a28a:	4798      	blx	r3
1000a28c:	480b      	ldr	r0, [pc, #44]	; (1000a2bc <sms_button_configure_gpio+0xb0>)
1000a28e:	4b08      	ldr	r3, [pc, #32]	; (1000a2b0 <sms_button_configure_gpio+0xa4>)
1000a290:	4798      	blx	r3
    }
}
1000a292:	b002      	add	sp, #8
1000a294:	bd10      	pop	{r4, pc}
1000a296:	46c0      	nop			; (mov r8, r8)
1000a298:	1000bcad 	.word	0x1000bcad
1000a29c:	10019834 	.word	0x10019834
1000a2a0:	1000bcbd 	.word	0x1000bcbd
1000a2a4:	10015df8 	.word	0x10015df8
1000a2a8:	10014c41 	.word	0x10014c41
1000a2ac:	10016410 	.word	0x10016410
1000a2b0:	10014b21 	.word	0x10014b21
1000a2b4:	100198d0 	.word	0x100198d0
1000a2b8:	10016448 	.word	0x10016448
1000a2bc:	10016480 	.word	0x10016480

1000a2c0 <sms_button_register_callbacks>:

/* Register button input callbacks */
void sms_button_register_callbacks(void)
{
1000a2c0:	b510      	push	{r4, lr}
    /* Button0 callback */
    gpio_register_callback(btn0_instance.gpio_pin, sms_button_bt0_callback, GPIO_CALLBACK_RISING);
1000a2c2:	4b06      	ldr	r3, [pc, #24]	; (1000a2dc <sms_button_register_callbacks+0x1c>)
1000a2c4:	7858      	ldrb	r0, [r3, #1]
1000a2c6:	2202      	movs	r2, #2
1000a2c8:	4905      	ldr	r1, [pc, #20]	; (1000a2e0 <sms_button_register_callbacks+0x20>)
1000a2ca:	4c06      	ldr	r4, [pc, #24]	; (1000a2e4 <sms_button_register_callbacks+0x24>)
1000a2cc:	47a0      	blx	r4
    //gpio_enable_callback(SMS_BTN_0_PIN);
    
    /* Button1 callback */
    gpio_register_callback(btn1_instance.gpio_pin, sms_button_bt1_callback, GPIO_CALLBACK_RISING);
1000a2ce:	4b06      	ldr	r3, [pc, #24]	; (1000a2e8 <sms_button_register_callbacks+0x28>)
1000a2d0:	7858      	ldrb	r0, [r3, #1]
1000a2d2:	2202      	movs	r2, #2
1000a2d4:	4905      	ldr	r1, [pc, #20]	; (1000a2ec <sms_button_register_callbacks+0x2c>)
1000a2d6:	47a0      	blx	r4
    //gpio_enable_callback(SMS_BTN_1_PIN);
    
    /* User button callback */
}
1000a2d8:	bd10      	pop	{r4, pc}
1000a2da:	46c0      	nop			; (mov r8, r8)
1000a2dc:	10019834 	.word	0x10019834
1000a2e0:	1000a1bd 	.word	0x1000a1bd
1000a2e4:	1000c0ed 	.word	0x1000c0ed
1000a2e8:	100198d0 	.word	0x100198d0
1000a2ec:	1000a1e5 	.word	0x1000a1e5

1000a2f0 <sms_button_get_state>:
    gpio_disable_callback(SMS_BTN_1_PIN);
}

/* Get current buttons state */
enum sms_button_state sms_button_get_state(void)
{
1000a2f0:	b570      	push	{r4, r5, r6, lr}
    bool b0 = gpio_pin_get_input_level(SMS_BTN_0_PIN);
1000a2f2:	201f      	movs	r0, #31
1000a2f4:	4d0c      	ldr	r5, [pc, #48]	; (1000a328 <sms_button_get_state+0x38>)
1000a2f6:	47a8      	blx	r5
1000a2f8:	0004      	movs	r4, r0
    bool b1 = gpio_pin_get_input_level(SMS_BTN_1_PIN);
1000a2fa:	201d      	movs	r0, #29
1000a2fc:	47a8      	blx	r5
1000a2fe:	0005      	movs	r5, r0
1000a300:	0006      	movs	r6, r0
    DBG_LOG("[sms_button_get_state]\t\tButton state: %d %d", b1, b0);
1000a302:	480a      	ldr	r0, [pc, #40]	; (1000a32c <sms_button_get_state+0x3c>)
1000a304:	4b0a      	ldr	r3, [pc, #40]	; (1000a330 <sms_button_get_state+0x40>)
1000a306:	4798      	blx	r3
1000a308:	0022      	movs	r2, r4
1000a30a:	0029      	movs	r1, r5
1000a30c:	4809      	ldr	r0, [pc, #36]	; (1000a334 <sms_button_get_state+0x44>)
1000a30e:	4b0a      	ldr	r3, [pc, #40]	; (1000a338 <sms_button_get_state+0x48>)
1000a310:	4798      	blx	r3
    if(b0 && b1) return BUTTON_STATE_BOTH;
1000a312:	2c00      	cmp	r4, #0
1000a314:	d004      	beq.n	1000a320 <sms_button_get_state+0x30>
1000a316:	2003      	movs	r0, #3
1000a318:	2d00      	cmp	r5, #0
1000a31a:	d104      	bne.n	1000a326 <sms_button_get_state+0x36>
    else if(b0 && !b1) return BUTTON_STATE_B0;
1000a31c:	3802      	subs	r0, #2
1000a31e:	e002      	b.n	1000a326 <sms_button_get_state+0x36>
    else if(!b0 && b1) return BUTTON_STATE_B1;
    else return BUTTON_STATE_NONE;
1000a320:	1e70      	subs	r0, r6, #1
1000a322:	4186      	sbcs	r6, r0
1000a324:	0070      	lsls	r0, r6, #1
}
1000a326:	bd70      	pop	{r4, r5, r6, pc}
1000a328:	1000be75 	.word	0x1000be75
1000a32c:	10015df8 	.word	0x10015df8
1000a330:	10014c41 	.word	0x10014c41
1000a334:	100164c8 	.word	0x100164c8
1000a338:	10014b21 	.word	0x10014b21

1000a33c <sms_button_fn>:
/************************************************************************/
/* Callback functions --> doing things                                  */
/************************************************************************/
/* BUTTON_0 */
int sms_button_fn(enum sms_btn_ids btn)
{
1000a33c:	b570      	push	{r4, r5, r6, lr}
1000a33e:	0005      	movs	r5, r0
    button_instance.previous_state = button_instance.current_state;
1000a340:	4c78      	ldr	r4, [pc, #480]	; (1000a524 <sms_button_fn+0x1e8>)
1000a342:	7863      	ldrb	r3, [r4, #1]
1000a344:	7023      	strb	r3, [r4, #0]
    button_instance.current_state = sms_button_get_state();
1000a346:	4b78      	ldr	r3, [pc, #480]	; (1000a528 <sms_button_fn+0x1ec>)
1000a348:	4798      	blx	r3
1000a34a:	7060      	strb	r0, [r4, #1]
    
    if(btn == SMS_BTN_0) sms_monitor_get_states("[sms_button_fn]-0");
1000a34c:	2d00      	cmp	r5, #0
1000a34e:	d103      	bne.n	1000a358 <sms_button_fn+0x1c>
1000a350:	4876      	ldr	r0, [pc, #472]	; (1000a52c <sms_button_fn+0x1f0>)
1000a352:	4b77      	ldr	r3, [pc, #476]	; (1000a530 <sms_button_fn+0x1f4>)
1000a354:	4798      	blx	r3
1000a356:	e005      	b.n	1000a364 <sms_button_fn+0x28>
    else if(btn == SMS_BTN_1) sms_monitor_get_states("[sms_button_fn]-1");
1000a358:	2d01      	cmp	r5, #1
1000a35a:	d000      	beq.n	1000a35e <sms_button_fn+0x22>
1000a35c:	e0d4      	b.n	1000a508 <sms_button_fn+0x1cc>
1000a35e:	4875      	ldr	r0, [pc, #468]	; (1000a534 <sms_button_fn+0x1f8>)
1000a360:	4b73      	ldr	r3, [pc, #460]	; (1000a530 <sms_button_fn+0x1f4>)
1000a362:	4798      	blx	r3
    else return -1;
    
    switch(button_instance.current_state) {
1000a364:	4b6f      	ldr	r3, [pc, #444]	; (1000a524 <sms_button_fn+0x1e8>)
1000a366:	785b      	ldrb	r3, [r3, #1]
1000a368:	2b01      	cmp	r3, #1
1000a36a:	d008      	beq.n	1000a37e <sms_button_fn+0x42>
1000a36c:	2b00      	cmp	r3, #0
1000a36e:	d100      	bne.n	1000a372 <sms_button_fn+0x36>
1000a370:	e0c5      	b.n	1000a4fe <sms_button_fn+0x1c2>
1000a372:	2b02      	cmp	r3, #2
1000a374:	d04b      	beq.n	1000a40e <sms_button_fn+0xd2>
1000a376:	2b03      	cmp	r3, #3
1000a378:	d100      	bne.n	1000a37c <sms_button_fn+0x40>
1000a37a:	e08f      	b.n	1000a49c <sms_button_fn+0x160>
1000a37c:	e0c7      	b.n	1000a50e <sms_button_fn+0x1d2>
        // --- current state ---
        case BUTTON_STATE_B0:
        switch(ble_current_state) {
1000a37e:	4b6e      	ldr	r3, [pc, #440]	; (1000a538 <sms_button_fn+0x1fc>)
1000a380:	781b      	ldrb	r3, [r3, #0]
1000a382:	b2db      	uxtb	r3, r3
1000a384:	2b00      	cmp	r3, #0
1000a386:	d003      	beq.n	1000a390 <sms_button_fn+0x54>
1000a388:	3b22      	subs	r3, #34	; 0x22
1000a38a:	2b01      	cmp	r3, #1
1000a38c:	d836      	bhi.n	1000a3fc <sms_button_fn+0xc0>
1000a38e:	e00e      	b.n	1000a3ae <sms_button_fn+0x72>
            case BLE_STATE_POWEROFF:
            timer1_current_mode = TIMER1_MODE_STARTUP;
1000a390:	2201      	movs	r2, #1
1000a392:	4b6a      	ldr	r3, [pc, #424]	; (1000a53c <sms_button_fn+0x200>)
1000a394:	701a      	strb	r2, [r3, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a396:	2300      	movs	r3, #0
1000a398:	4a69      	ldr	r2, [pc, #420]	; (1000a540 <sms_button_fn+0x204>)
1000a39a:	7013      	strb	r3, [r2, #0]
            sms_btn_cnt = 0;
1000a39c:	4a69      	ldr	r2, [pc, #420]	; (1000a544 <sms_button_fn+0x208>)
1000a39e:	7013      	strb	r3, [r2, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000a3a0:	2200      	movs	r2, #0
1000a3a2:	21fa      	movs	r1, #250	; 0xfa
1000a3a4:	2001      	movs	r0, #1
1000a3a6:	4b68      	ldr	r3, [pc, #416]	; (1000a548 <sms_button_fn+0x20c>)
1000a3a8:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a3aa:	2000      	movs	r0, #0
            timer1_current_mode = TIMER1_MODE_STARTUP;
            timer2_current_mode = TIMER2_MODE_NONE;
            sms_btn_cnt = 0;
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
            break;
1000a3ac:	e0b9      	b.n	1000a522 <sms_button_fn+0x1e6>
            
            case BLE_STATE_PAIRED:
            case BLE_STATE_INDICATING:
            if(pressure_device.state == PRESSURE_STATE_STDBY) {
1000a3ae:	2328      	movs	r3, #40	; 0x28
1000a3b0:	4a66      	ldr	r2, [pc, #408]	; (1000a54c <sms_button_fn+0x210>)
1000a3b2:	5cd3      	ldrb	r3, [r2, r3]
1000a3b4:	2b01      	cmp	r3, #1
1000a3b6:	d109      	bne.n	1000a3cc <sms_button_fn+0x90>
                DBG_LOG_DEV("[sms_button_fn]\t\tStarting sensors (B0)");
1000a3b8:	4865      	ldr	r0, [pc, #404]	; (1000a550 <sms_button_fn+0x214>)
1000a3ba:	4b66      	ldr	r3, [pc, #408]	; (1000a554 <sms_button_fn+0x218>)
1000a3bc:	4798      	blx	r3
1000a3be:	4866      	ldr	r0, [pc, #408]	; (1000a558 <sms_button_fn+0x21c>)
1000a3c0:	4b66      	ldr	r3, [pc, #408]	; (1000a55c <sms_button_fn+0x220>)
1000a3c2:	4798      	blx	r3
                sms_sensors_interrupt_toggle(false, true);
1000a3c4:	2101      	movs	r1, #1
1000a3c6:	2000      	movs	r0, #0
1000a3c8:	4b65      	ldr	r3, [pc, #404]	; (1000a560 <sms_button_fn+0x224>)
1000a3ca:	4798      	blx	r3
            }
            timer1_current_mode = TIMER1_MODE_NONE;
1000a3cc:	2300      	movs	r3, #0
1000a3ce:	4a5b      	ldr	r2, [pc, #364]	; (1000a53c <sms_button_fn+0x200>)
1000a3d0:	7013      	strb	r3, [r2, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a3d2:	4a5b      	ldr	r2, [pc, #364]	; (1000a540 <sms_button_fn+0x204>)
1000a3d4:	7013      	strb	r3, [r2, #0]
            if(btn == btn0_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN0);
1000a3d6:	4b63      	ldr	r3, [pc, #396]	; (1000a564 <sms_button_fn+0x228>)
1000a3d8:	781b      	ldrb	r3, [r3, #0]
1000a3da:	42ab      	cmp	r3, r5
1000a3dc:	d104      	bne.n	1000a3e8 <sms_button_fn+0xac>
1000a3de:	2000      	movs	r0, #0
1000a3e0:	4b61      	ldr	r3, [pc, #388]	; (1000a568 <sms_button_fn+0x22c>)
1000a3e2:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a3e4:	2000      	movs	r0, #0
1000a3e6:	e09c      	b.n	1000a522 <sms_button_fn+0x1e6>
                sms_sensors_interrupt_toggle(false, true);
            }
            timer1_current_mode = TIMER1_MODE_NONE;
            timer2_current_mode = TIMER2_MODE_NONE;
            if(btn == btn0_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN0);
            else if(btn == btn1_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN1);
1000a3e8:	4b60      	ldr	r3, [pc, #384]	; (1000a56c <sms_button_fn+0x230>)
1000a3ea:	781b      	ldrb	r3, [r3, #0]
1000a3ec:	42ab      	cmp	r3, r5
1000a3ee:	d000      	beq.n	1000a3f2 <sms_button_fn+0xb6>
1000a3f0:	e08f      	b.n	1000a512 <sms_button_fn+0x1d6>
1000a3f2:	2001      	movs	r0, #1
1000a3f4:	4b5c      	ldr	r3, [pc, #368]	; (1000a568 <sms_button_fn+0x22c>)
1000a3f6:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a3f8:	2000      	movs	r0, #0
1000a3fa:	e092      	b.n	1000a522 <sms_button_fn+0x1e6>
            
            case BLE_STATE_DISCONNECTED:
            case BLE_STATE_ADVERTISING:
            case BLE_STATE_CONNECTED:
            default:
            DBG_LOG_DEV("[sms_button_fn]\t\t\tNot used states...");
1000a3fc:	4854      	ldr	r0, [pc, #336]	; (1000a550 <sms_button_fn+0x214>)
1000a3fe:	4b55      	ldr	r3, [pc, #340]	; (1000a554 <sms_button_fn+0x218>)
1000a400:	4798      	blx	r3
1000a402:	485b      	ldr	r0, [pc, #364]	; (1000a570 <sms_button_fn+0x234>)
1000a404:	4b55      	ldr	r3, [pc, #340]	; (1000a55c <sms_button_fn+0x220>)
1000a406:	4798      	blx	r3
            return -1;
1000a408:	2001      	movs	r0, #1
1000a40a:	4240      	negs	r0, r0
1000a40c:	e089      	b.n	1000a522 <sms_button_fn+0x1e6>
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        break;
        
        // --- current state ---
        case BUTTON_STATE_B1:
        switch(ble_current_state) {
1000a40e:	4b4a      	ldr	r3, [pc, #296]	; (1000a538 <sms_button_fn+0x1fc>)
1000a410:	781b      	ldrb	r3, [r3, #0]
1000a412:	b2db      	uxtb	r3, r3
1000a414:	2b22      	cmp	r3, #34	; 0x22
1000a416:	d012      	beq.n	1000a43e <sms_button_fn+0x102>
1000a418:	2b23      	cmp	r3, #35	; 0x23
1000a41a:	d036      	beq.n	1000a48a <sms_button_fn+0x14e>
1000a41c:	2b00      	cmp	r3, #0
1000a41e:	d17b      	bne.n	1000a518 <sms_button_fn+0x1dc>
            case BLE_STATE_POWEROFF:
            timer1_current_mode = TIMER1_MODE_STARTUP;
1000a420:	2201      	movs	r2, #1
1000a422:	4b46      	ldr	r3, [pc, #280]	; (1000a53c <sms_button_fn+0x200>)
1000a424:	701a      	strb	r2, [r3, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a426:	2300      	movs	r3, #0
1000a428:	4a45      	ldr	r2, [pc, #276]	; (1000a540 <sms_button_fn+0x204>)
1000a42a:	7013      	strb	r3, [r2, #0]
            sms_btn_cnt = 0;
1000a42c:	4a45      	ldr	r2, [pc, #276]	; (1000a544 <sms_button_fn+0x208>)
1000a42e:	7013      	strb	r3, [r2, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000a430:	2200      	movs	r2, #0
1000a432:	21fa      	movs	r1, #250	; 0xfa
1000a434:	2001      	movs	r0, #1
1000a436:	4b44      	ldr	r3, [pc, #272]	; (1000a548 <sms_button_fn+0x20c>)
1000a438:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a43a:	2000      	movs	r0, #0
            timer1_current_mode = TIMER1_MODE_STARTUP;
            timer2_current_mode = TIMER2_MODE_NONE;
            sms_btn_cnt = 0;
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
            break;
1000a43c:	e071      	b.n	1000a522 <sms_button_fn+0x1e6>
            
            case BLE_STATE_PAIRED:
            if(pressure_device.state == PRESSURE_STATE_STDBY) {
1000a43e:	2328      	movs	r3, #40	; 0x28
1000a440:	4a42      	ldr	r2, [pc, #264]	; (1000a54c <sms_button_fn+0x210>)
1000a442:	5cd3      	ldrb	r3, [r2, r3]
1000a444:	2b01      	cmp	r3, #1
1000a446:	d109      	bne.n	1000a45c <sms_button_fn+0x120>
                DBG_LOG_DEV("[sms_button_fn]\t\tStarting sensors (B1)");
1000a448:	4841      	ldr	r0, [pc, #260]	; (1000a550 <sms_button_fn+0x214>)
1000a44a:	4b42      	ldr	r3, [pc, #264]	; (1000a554 <sms_button_fn+0x218>)
1000a44c:	4798      	blx	r3
1000a44e:	4849      	ldr	r0, [pc, #292]	; (1000a574 <sms_button_fn+0x238>)
1000a450:	4b42      	ldr	r3, [pc, #264]	; (1000a55c <sms_button_fn+0x220>)
1000a452:	4798      	blx	r3
                sms_sensors_interrupt_toggle(false, true);
1000a454:	2101      	movs	r1, #1
1000a456:	2000      	movs	r0, #0
1000a458:	4b41      	ldr	r3, [pc, #260]	; (1000a560 <sms_button_fn+0x224>)
1000a45a:	4798      	blx	r3
            }
            timer1_current_mode = TIMER1_MODE_NONE;
1000a45c:	2300      	movs	r3, #0
1000a45e:	4a37      	ldr	r2, [pc, #220]	; (1000a53c <sms_button_fn+0x200>)
1000a460:	7013      	strb	r3, [r2, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a462:	4a37      	ldr	r2, [pc, #220]	; (1000a540 <sms_button_fn+0x204>)
1000a464:	7013      	strb	r3, [r2, #0]
            //sms_ble_ind_retry = 0;
            if(btn == btn0_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN0);
1000a466:	4b3f      	ldr	r3, [pc, #252]	; (1000a564 <sms_button_fn+0x228>)
1000a468:	781b      	ldrb	r3, [r3, #0]
1000a46a:	42ab      	cmp	r3, r5
1000a46c:	d104      	bne.n	1000a478 <sms_button_fn+0x13c>
1000a46e:	2000      	movs	r0, #0
1000a470:	4b3d      	ldr	r3, [pc, #244]	; (1000a568 <sms_button_fn+0x22c>)
1000a472:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a474:	2000      	movs	r0, #0
1000a476:	e054      	b.n	1000a522 <sms_button_fn+0x1e6>
            }
            timer1_current_mode = TIMER1_MODE_NONE;
            timer2_current_mode = TIMER2_MODE_NONE;
            //sms_ble_ind_retry = 0;
            if(btn == btn0_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN0);
            else if(btn == btn1_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN1);
1000a478:	4b3c      	ldr	r3, [pc, #240]	; (1000a56c <sms_button_fn+0x230>)
1000a47a:	781b      	ldrb	r3, [r3, #0]
1000a47c:	42ab      	cmp	r3, r5
1000a47e:	d14e      	bne.n	1000a51e <sms_button_fn+0x1e2>
1000a480:	2001      	movs	r0, #1
1000a482:	4b39      	ldr	r3, [pc, #228]	; (1000a568 <sms_button_fn+0x22c>)
1000a484:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a486:	2000      	movs	r0, #0
1000a488:	e04b      	b.n	1000a522 <sms_button_fn+0x1e6>
            else if(btn == btn1_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN1);
            else return -1;
            break;
            
            case BLE_STATE_INDICATING:
            DBG_LOG_DEV("[sms_button_fn]\tStill indicating...");
1000a48a:	4831      	ldr	r0, [pc, #196]	; (1000a550 <sms_button_fn+0x214>)
1000a48c:	4b31      	ldr	r3, [pc, #196]	; (1000a554 <sms_button_fn+0x218>)
1000a48e:	4798      	blx	r3
1000a490:	4839      	ldr	r0, [pc, #228]	; (1000a578 <sms_button_fn+0x23c>)
1000a492:	4b32      	ldr	r3, [pc, #200]	; (1000a55c <sms_button_fn+0x220>)
1000a494:	4798      	blx	r3
            return -1;
1000a496:	2001      	movs	r0, #1
1000a498:	4240      	negs	r0, r0
1000a49a:	e042      	b.n	1000a522 <sms_button_fn+0x1e6>
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        break;
        
        // --- current state ---
        case BUTTON_STATE_BOTH:
        if(ble_current_state == BLE_STATE_POWEROFF) {
1000a49c:	4b26      	ldr	r3, [pc, #152]	; (1000a538 <sms_button_fn+0x1fc>)
1000a49e:	781b      	ldrb	r3, [r3, #0]
1000a4a0:	2b00      	cmp	r3, #0
1000a4a2:	d108      	bne.n	1000a4b6 <sms_button_fn+0x17a>
            timer1_current_mode = TIMER1_MODE_NONE;
1000a4a4:	4a25      	ldr	r2, [pc, #148]	; (1000a53c <sms_button_fn+0x200>)
1000a4a6:	7013      	strb	r3, [r2, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a4a8:	4a25      	ldr	r2, [pc, #148]	; (1000a540 <sms_button_fn+0x204>)
1000a4aa:	7013      	strb	r3, [r2, #0]
            ulp_ready = true;
1000a4ac:	2201      	movs	r2, #1
1000a4ae:	4b33      	ldr	r3, [pc, #204]	; (1000a57c <sms_button_fn+0x240>)
1000a4b0:	701a      	strb	r2, [r3, #0]
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a4b2:	2000      	movs	r0, #0
1000a4b4:	e035      	b.n	1000a522 <sms_button_fn+0x1e6>
            ulp_ready = true;
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
            //release_sleep_lock();
        }
        else {
            if((ble_current_state == BLE_STATE_PAIRED) || (ble_current_state == BLE_STATE_INDICATING)) {
1000a4b6:	4b20      	ldr	r3, [pc, #128]	; (1000a538 <sms_button_fn+0x1fc>)
1000a4b8:	781b      	ldrb	r3, [r3, #0]
1000a4ba:	2b22      	cmp	r3, #34	; 0x22
1000a4bc:	d003      	beq.n	1000a4c6 <sms_button_fn+0x18a>
1000a4be:	4b1e      	ldr	r3, [pc, #120]	; (1000a538 <sms_button_fn+0x1fc>)
1000a4c0:	781b      	ldrb	r3, [r3, #0]
1000a4c2:	2b23      	cmp	r3, #35	; 0x23
1000a4c4:	d104      	bne.n	1000a4d0 <sms_button_fn+0x194>
                pressure_device.state = PRESSURE_STATE_STDBY;
1000a4c6:	2101      	movs	r1, #1
1000a4c8:	2328      	movs	r3, #40	; 0x28
1000a4ca:	4a20      	ldr	r2, [pc, #128]	; (1000a54c <sms_button_fn+0x210>)
1000a4cc:	54d1      	strb	r1, [r2, r3]
1000a4ce:	e003      	b.n	1000a4d8 <sms_button_fn+0x19c>
            }
            else {
                pressure_device.state = PRESSURE_STATE_OFF;
1000a4d0:	2100      	movs	r1, #0
1000a4d2:	2328      	movs	r3, #40	; 0x28
1000a4d4:	4a1d      	ldr	r2, [pc, #116]	; (1000a54c <sms_button_fn+0x210>)
1000a4d6:	54d1      	strb	r1, [r2, r3]
            }
            sms_sensors_interrupt_toggle(false, false);
1000a4d8:	2100      	movs	r1, #0
1000a4da:	2000      	movs	r0, #0
1000a4dc:	4b20      	ldr	r3, [pc, #128]	; (1000a560 <sms_button_fn+0x224>)
1000a4de:	4798      	blx	r3
            timer1_current_mode = TIMER1_MODE_SHUTDOWN;
1000a4e0:	2202      	movs	r2, #2
1000a4e2:	4b16      	ldr	r3, [pc, #88]	; (1000a53c <sms_button_fn+0x200>)
1000a4e4:	701a      	strb	r2, [r3, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a4e6:	2300      	movs	r3, #0
1000a4e8:	4a15      	ldr	r2, [pc, #84]	; (1000a540 <sms_button_fn+0x204>)
1000a4ea:	7013      	strb	r3, [r2, #0]
            sms_btn_cnt = 0;
1000a4ec:	4a15      	ldr	r2, [pc, #84]	; (1000a544 <sms_button_fn+0x208>)
1000a4ee:	7013      	strb	r3, [r2, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_SHTDWN_MS, DUALTIMER_TIMER1);
1000a4f0:	2200      	movs	r2, #0
1000a4f2:	21fa      	movs	r1, #250	; 0xfa
1000a4f4:	2001      	movs	r0, #1
1000a4f6:	4b14      	ldr	r3, [pc, #80]	; (1000a548 <sms_button_fn+0x20c>)
1000a4f8:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a4fa:	2000      	movs	r0, #0
1000a4fc:	e011      	b.n	1000a522 <sms_button_fn+0x1e6>
        }
        break;
        
        // --- current state ---
        case BUTTON_STATE_NONE:
        ulp_ready = true;
1000a4fe:	2201      	movs	r2, #1
1000a500:	4b1e      	ldr	r3, [pc, #120]	; (1000a57c <sms_button_fn+0x240>)
1000a502:	701a      	strb	r2, [r3, #0]
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a504:	2000      	movs	r0, #0
        // --- current state ---
        case BUTTON_STATE_NONE:
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
1000a506:	e00c      	b.n	1000a522 <sms_button_fn+0x1e6>
    button_instance.previous_state = button_instance.current_state;
    button_instance.current_state = sms_button_get_state();
    
    if(btn == SMS_BTN_0) sms_monitor_get_states("[sms_button_fn]-0");
    else if(btn == SMS_BTN_1) sms_monitor_get_states("[sms_button_fn]-1");
    else return -1;
1000a508:	2001      	movs	r0, #1
1000a50a:	4240      	negs	r0, r0
1000a50c:	e009      	b.n	1000a522 <sms_button_fn+0x1e6>
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a50e:	2000      	movs	r0, #0
1000a510:	e007      	b.n	1000a522 <sms_button_fn+0x1e6>
            }
            timer1_current_mode = TIMER1_MODE_NONE;
            timer2_current_mode = TIMER2_MODE_NONE;
            if(btn == btn0_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN0);
            else if(btn == btn1_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN1);
            else return -1;
1000a512:	2001      	movs	r0, #1
1000a514:	4240      	negs	r0, r0
1000a516:	e004      	b.n	1000a522 <sms_button_fn+0x1e6>
            
            case BLE_STATE_DISCONNECTED:
            case BLE_STATE_ADVERTISING:
            case BLE_STATE_CONNECTED:
            default:
            return -1;
1000a518:	2001      	movs	r0, #1
1000a51a:	4240      	negs	r0, r0
1000a51c:	e001      	b.n	1000a522 <sms_button_fn+0x1e6>
            timer1_current_mode = TIMER1_MODE_NONE;
            timer2_current_mode = TIMER2_MODE_NONE;
            //sms_ble_ind_retry = 0;
            if(btn == btn0_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN0);
            else if(btn == btn1_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN1);
            else return -1;
1000a51e:	2001      	movs	r0, #1
1000a520:	4240      	negs	r0, r0
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
}
1000a522:	bd70      	pop	{r4, r5, r6, pc}
1000a524:	100198d4 	.word	0x100198d4
1000a528:	1000a2f1 	.word	0x1000a2f1
1000a52c:	100164f4 	.word	0x100164f4
1000a530:	1000a685 	.word	0x1000a685
1000a534:	10016508 	.word	0x10016508
1000a538:	100199e4 	.word	0x100199e4
1000a53c:	10019838 	.word	0x10019838
1000a540:	100199e5 	.word	0x100199e5
1000a544:	10019a06 	.word	0x10019a06
1000a548:	1000b1f5 	.word	0x1000b1f5
1000a54c:	10019948 	.word	0x10019948
1000a550:	10015df8 	.word	0x10015df8
1000a554:	10014c41 	.word	0x10014c41
1000a558:	1001651c 	.word	0x1001651c
1000a55c:	10014b21 	.word	0x10014b21
1000a560:	1000af49 	.word	0x1000af49
1000a564:	10019834 	.word	0x10019834
1000a568:	10009efd 	.word	0x10009efd
1000a56c:	100198d0 	.word	0x100198d0
1000a570:	10016544 	.word	0x10016544
1000a574:	1001656c 	.word	0x1001656c
1000a578:	10016594 	.word	0x10016594
1000a57c:	100198cd 	.word	0x100198cd

1000a580 <sms_button_toggle_interrupt>:
    else return BUTTON_STATE_NONE;
}

/* En- or disable button interrupts */
void sms_button_toggle_interrupt(enum sms_btn_int_tog tog0, enum sms_btn_int_tog tog1)
{
1000a580:	b510      	push	{r4, lr}
1000a582:	000c      	movs	r4, r1
    if(tog0 == SMS_BTN_INT_ENABLE) {
1000a584:	2800      	cmp	r0, #0
1000a586:	d104      	bne.n	1000a592 <sms_button_toggle_interrupt+0x12>
        gpio_enable_callback(btn0_instance.gpio_pin);
1000a588:	4b0c      	ldr	r3, [pc, #48]	; (1000a5bc <sms_button_toggle_interrupt+0x3c>)
1000a58a:	7858      	ldrb	r0, [r3, #1]
1000a58c:	4b0c      	ldr	r3, [pc, #48]	; (1000a5c0 <sms_button_toggle_interrupt+0x40>)
1000a58e:	4798      	blx	r3
1000a590:	e005      	b.n	1000a59e <sms_button_toggle_interrupt+0x1e>
    }
    else if(tog0 == SMS_BTN_INT_DISABLE) {
1000a592:	2801      	cmp	r0, #1
1000a594:	d103      	bne.n	1000a59e <sms_button_toggle_interrupt+0x1e>
        gpio_disable_callback(btn0_instance.gpio_pin);
1000a596:	4b09      	ldr	r3, [pc, #36]	; (1000a5bc <sms_button_toggle_interrupt+0x3c>)
1000a598:	7858      	ldrb	r0, [r3, #1]
1000a59a:	4b0a      	ldr	r3, [pc, #40]	; (1000a5c4 <sms_button_toggle_interrupt+0x44>)
1000a59c:	4798      	blx	r3
    }
    
    if(tog1 == SMS_BTN_INT_ENABLE) {
1000a59e:	2c00      	cmp	r4, #0
1000a5a0:	d104      	bne.n	1000a5ac <sms_button_toggle_interrupt+0x2c>
        gpio_enable_callback(btn1_instance.gpio_pin);
1000a5a2:	4b09      	ldr	r3, [pc, #36]	; (1000a5c8 <sms_button_toggle_interrupt+0x48>)
1000a5a4:	7858      	ldrb	r0, [r3, #1]
1000a5a6:	4b06      	ldr	r3, [pc, #24]	; (1000a5c0 <sms_button_toggle_interrupt+0x40>)
1000a5a8:	4798      	blx	r3
1000a5aa:	e005      	b.n	1000a5b8 <sms_button_toggle_interrupt+0x38>
    }
    else if(tog1 == SMS_BTN_INT_DISABLE) {
1000a5ac:	2c01      	cmp	r4, #1
1000a5ae:	d103      	bne.n	1000a5b8 <sms_button_toggle_interrupt+0x38>
        gpio_disable_callback(btn1_instance.gpio_pin);
1000a5b0:	4b05      	ldr	r3, [pc, #20]	; (1000a5c8 <sms_button_toggle_interrupt+0x48>)
1000a5b2:	7858      	ldrb	r0, [r3, #1]
1000a5b4:	4b03      	ldr	r3, [pc, #12]	; (1000a5c4 <sms_button_toggle_interrupt+0x44>)
1000a5b6:	4798      	blx	r3
    }
}
1000a5b8:	bd10      	pop	{r4, pc}
1000a5ba:	46c0      	nop			; (mov r8, r8)
1000a5bc:	10019834 	.word	0x10019834
1000a5c0:	1000c1bd 	.word	0x1000c1bd
1000a5c4:	1000c219 	.word	0x1000c219
1000a5c8:	100198d0 	.word	0x100198d0

1000a5cc <sms_button_define_services>:
    send_plf_int_msg_ind(btn1_instance.gpio_pin, GPIO_CALLBACK_RISING, NULL, 0);
}

/* Define BLE service for buttons */
void sms_button_define_services(void)
{
1000a5cc:	b510      	push	{r4, lr}
1000a5ce:	b082      	sub	sp, #8
    at_ble_status_t status;
    uint8_t init_value = 0;
1000a5d0:	466b      	mov	r3, sp
1000a5d2:	1dda      	adds	r2, r3, #7
1000a5d4:	2300      	movs	r3, #0
1000a5d6:	7013      	strb	r3, [r2, #0]
    sms_ble_service_init(BLE_SERV_BUTTON, &button_instance.service_handler, &init_value);
1000a5d8:	4c0d      	ldr	r4, [pc, #52]	; (1000a610 <sms_button_define_services+0x44>)
1000a5da:	0021      	movs	r1, r4
1000a5dc:	2000      	movs	r0, #0
1000a5de:	4b0d      	ldr	r3, [pc, #52]	; (1000a614 <sms_button_define_services+0x48>)
1000a5e0:	4798      	blx	r3
    if((status = sms_ble_primary_service_define(&button_instance.service_handler)) != AT_BLE_SUCCESS) {
1000a5e2:	0020      	movs	r0, r4
1000a5e4:	4b0c      	ldr	r3, [pc, #48]	; (1000a618 <sms_button_define_services+0x4c>)
1000a5e6:	4798      	blx	r3
1000a5e8:	1e04      	subs	r4, r0, #0
1000a5ea:	d007      	beq.n	1000a5fc <sms_button_define_services+0x30>
        DBG_LOG("[sms_button_define_services]\tServices defining failed, reason 0x%x", status);
1000a5ec:	480b      	ldr	r0, [pc, #44]	; (1000a61c <sms_button_define_services+0x50>)
1000a5ee:	4b0c      	ldr	r3, [pc, #48]	; (1000a620 <sms_button_define_services+0x54>)
1000a5f0:	4798      	blx	r3
1000a5f2:	0021      	movs	r1, r4
1000a5f4:	480b      	ldr	r0, [pc, #44]	; (1000a624 <sms_button_define_services+0x58>)
1000a5f6:	4b0c      	ldr	r3, [pc, #48]	; (1000a628 <sms_button_define_services+0x5c>)
1000a5f8:	4798      	blx	r3
1000a5fa:	e007      	b.n	1000a60c <sms_button_define_services+0x40>
    }
    else {
        DBG_LOG_DEV("[sms_button_define_services]\tServices defined, SMS button handle: %d", button_instance.service_handler.serv_handle);
1000a5fc:	4807      	ldr	r0, [pc, #28]	; (1000a61c <sms_button_define_services+0x50>)
1000a5fe:	4b08      	ldr	r3, [pc, #32]	; (1000a620 <sms_button_define_services+0x54>)
1000a600:	4798      	blx	r3
1000a602:	4b0a      	ldr	r3, [pc, #40]	; (1000a62c <sms_button_define_services+0x60>)
1000a604:	8ad9      	ldrh	r1, [r3, #22]
1000a606:	480a      	ldr	r0, [pc, #40]	; (1000a630 <sms_button_define_services+0x64>)
1000a608:	4b07      	ldr	r3, [pc, #28]	; (1000a628 <sms_button_define_services+0x5c>)
1000a60a:	4798      	blx	r3
    }
1000a60c:	b002      	add	sp, #8
1000a60e:	bd10      	pop	{r4, pc}
1000a610:	100198d8 	.word	0x100198d8
1000a614:	1000a0d5 	.word	0x1000a0d5
1000a618:	1000a0b1 	.word	0x1000a0b1
1000a61c:	10015df8 	.word	0x10015df8
1000a620:	10014c41 	.word	0x10014c41
1000a624:	100165b8 	.word	0x100165b8
1000a628:	10014b21 	.word	0x10014b21
1000a62c:	100198d4 	.word	0x100198d4
1000a630:	100165fc 	.word	0x100165fc

1000a634 <sms_monitor_configure_gpio>:

#include "sms_common.h"

/* General functions */
void sms_monitor_configure_gpio(void)
{
1000a634:	b510      	push	{r4, lr}
1000a636:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;
    gpio_get_config_defaults(&config_gpio_pin);
1000a638:	ac01      	add	r4, sp, #4
1000a63a:	0020      	movs	r0, r4
1000a63c:	4b0a      	ldr	r3, [pc, #40]	; (1000a668 <sms_monitor_configure_gpio+0x34>)
1000a63e:	4798      	blx	r3
    config_gpio_pin.direction  = GPIO_PIN_DIR_OUTPUT;
1000a640:	2301      	movs	r3, #1
1000a642:	7023      	strb	r3, [r4, #0]
    if(gpio_pin_set_config(DBG_PIN_1, &config_gpio_pin) != STATUS_OK) {
1000a644:	0021      	movs	r1, r4
1000a646:	2002      	movs	r0, #2
1000a648:	4b08      	ldr	r3, [pc, #32]	; (1000a66c <sms_monitor_configure_gpio+0x38>)
1000a64a:	4798      	blx	r3
1000a64c:	2800      	cmp	r0, #0
1000a64e:	d005      	beq.n	1000a65c <sms_monitor_configure_gpio+0x28>
        DBG_LOG("Problem while setting gpio pin");
1000a650:	4807      	ldr	r0, [pc, #28]	; (1000a670 <sms_monitor_configure_gpio+0x3c>)
1000a652:	4b08      	ldr	r3, [pc, #32]	; (1000a674 <sms_monitor_configure_gpio+0x40>)
1000a654:	4798      	blx	r3
1000a656:	4808      	ldr	r0, [pc, #32]	; (1000a678 <sms_monitor_configure_gpio+0x44>)
1000a658:	4b08      	ldr	r3, [pc, #32]	; (1000a67c <sms_monitor_configure_gpio+0x48>)
1000a65a:	4798      	blx	r3
    }
    gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_LOW);
1000a65c:	2100      	movs	r1, #0
1000a65e:	2002      	movs	r0, #2
1000a660:	4b07      	ldr	r3, [pc, #28]	; (1000a680 <sms_monitor_configure_gpio+0x4c>)
1000a662:	4798      	blx	r3
}
1000a664:	b002      	add	sp, #8
1000a666:	bd10      	pop	{r4, pc}
1000a668:	1000bcad 	.word	0x1000bcad
1000a66c:	1000bcbd 	.word	0x1000bcbd
1000a670:	10015df8 	.word	0x10015df8
1000a674:	10014c41 	.word	0x10014c41
1000a678:	10016644 	.word	0x10016644
1000a67c:	10014b21 	.word	0x10014b21
1000a680:	1000bf15 	.word	0x1000bf15

1000a684 <sms_monitor_get_states>:

void sms_monitor_get_states(const char *label)
{
1000a684:	b570      	push	{r4, r5, r6, lr}
1000a686:	b084      	sub	sp, #16
1000a688:	0004      	movs	r4, r0
    DBG_LOG_DEV("%s...\t\tB-prev %d, B-cur %d, BLE 0x%02x, T1 %d, T2 %d, SMS %d", label, button_instance.previous_state, button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode, sms_working_mode);
1000a68a:	480c      	ldr	r0, [pc, #48]	; (1000a6bc <sms_monitor_get_states+0x38>)
1000a68c:	4b0c      	ldr	r3, [pc, #48]	; (1000a6c0 <sms_monitor_get_states+0x3c>)
1000a68e:	4798      	blx	r3
1000a690:	4b0c      	ldr	r3, [pc, #48]	; (1000a6c4 <sms_monitor_get_states+0x40>)
1000a692:	7819      	ldrb	r1, [r3, #0]
1000a694:	4b0c      	ldr	r3, [pc, #48]	; (1000a6c8 <sms_monitor_get_states+0x44>)
1000a696:	7818      	ldrb	r0, [r3, #0]
1000a698:	4b0c      	ldr	r3, [pc, #48]	; (1000a6cc <sms_monitor_get_states+0x48>)
1000a69a:	781d      	ldrb	r5, [r3, #0]
1000a69c:	4b0c      	ldr	r3, [pc, #48]	; (1000a6d0 <sms_monitor_get_states+0x4c>)
1000a69e:	781e      	ldrb	r6, [r3, #0]
1000a6a0:	4a0c      	ldr	r2, [pc, #48]	; (1000a6d4 <sms_monitor_get_states+0x50>)
1000a6a2:	7853      	ldrb	r3, [r2, #1]
1000a6a4:	7812      	ldrb	r2, [r2, #0]
1000a6a6:	9603      	str	r6, [sp, #12]
1000a6a8:	9502      	str	r5, [sp, #8]
1000a6aa:	9001      	str	r0, [sp, #4]
1000a6ac:	9100      	str	r1, [sp, #0]
1000a6ae:	0021      	movs	r1, r4
1000a6b0:	4809      	ldr	r0, [pc, #36]	; (1000a6d8 <sms_monitor_get_states+0x54>)
1000a6b2:	4c0a      	ldr	r4, [pc, #40]	; (1000a6dc <sms_monitor_get_states+0x58>)
1000a6b4:	47a0      	blx	r4
}
1000a6b6:	b004      	add	sp, #16
1000a6b8:	bd70      	pop	{r4, r5, r6, pc}
1000a6ba:	46c0      	nop			; (mov r8, r8)
1000a6bc:	10015df8 	.word	0x10015df8
1000a6c0:	10014c41 	.word	0x10014c41
1000a6c4:	100199e4 	.word	0x100199e4
1000a6c8:	10019838 	.word	0x10019838
1000a6cc:	100199e5 	.word	0x100199e5
1000a6d0:	100198cc 	.word	0x100198cc
1000a6d4:	100198d4 	.word	0x100198d4
1000a6d8:	10016664 	.word	0x10016664
1000a6dc:	10014b21 	.word	0x10014b21

1000a6e0 <sms_i2c_master_configure>:
#include <stdlib.h>
#include "sms_i2c.h"


void sms_i2c_master_configure(void)
{
1000a6e0:	b530      	push	{r4, r5, lr}
1000a6e2:	b087      	sub	sp, #28
    i2c_wpacket.data = malloc(I2C_DATA_LENGTH * sizeof(uint8_t));
1000a6e4:	2010      	movs	r0, #16
1000a6e6:	4c14      	ldr	r4, [pc, #80]	; (1000a738 <sms_i2c_master_configure+0x58>)
1000a6e8:	47a0      	blx	r4
1000a6ea:	4b14      	ldr	r3, [pc, #80]	; (1000a73c <sms_i2c_master_configure+0x5c>)
1000a6ec:	6058      	str	r0, [r3, #4]
    i2c_rpacket.data = malloc(I2C_DATA_LENGTH * sizeof(uint8_t));
1000a6ee:	2010      	movs	r0, #16
1000a6f0:	47a0      	blx	r4
1000a6f2:	4b13      	ldr	r3, [pc, #76]	; (1000a740 <sms_i2c_master_configure+0x60>)
1000a6f4:	6058      	str	r0, [r3, #4]

    struct i2c_master_config config_i2c_master;
    i2c_master_get_config_defaults(&config_i2c_master);
1000a6f6:	ac01      	add	r4, sp, #4
1000a6f8:	0020      	movs	r0, r4
1000a6fa:	4b12      	ldr	r3, [pc, #72]	; (1000a744 <sms_i2c_master_configure+0x64>)
1000a6fc:	4798      	blx	r3
    config_i2c_master.clock_source = SMS_I2C_MASTER_CLK_SRC;
1000a6fe:	2301      	movs	r3, #1
1000a700:	7023      	strb	r3, [r4, #0]
    config_i2c_master.clock_divider = SMS_I2C_MASTER_CLK_DIV;
1000a702:	3381      	adds	r3, #129	; 0x81
1000a704:	8063      	strh	r3, [r4, #2]
    config_i2c_master.pin_number_pad0 = SMS_I2C_MASTER_PIN_SDA;
1000a706:	3b7a      	subs	r3, #122	; 0x7a
1000a708:	6063      	str	r3, [r4, #4]
    config_i2c_master.pin_number_pad1 = SMS_I2C_MASTER_PIN_SCL;
1000a70a:	3301      	adds	r3, #1
1000a70c:	60e3      	str	r3, [r4, #12]
    config_i2c_master.pinmux_sel_pad0 = SMS_I2C_MASTER_MUX_SDA;
1000a70e:	3b07      	subs	r3, #7
1000a710:	60a3      	str	r3, [r4, #8]
    config_i2c_master.pinmux_sel_pad1 = SMS_I2C_MASTER_MUX_SCL;
1000a712:	6123      	str	r3, [r4, #16]
    while(i2c_master_init(&i2c_master_instance, SMS_I2C_MASTER_PORT, &config_i2c_master) != STATUS_OK);
1000a714:	4d0c      	ldr	r5, [pc, #48]	; (1000a748 <sms_i2c_master_configure+0x68>)
1000a716:	4c0d      	ldr	r4, [pc, #52]	; (1000a74c <sms_i2c_master_configure+0x6c>)
1000a718:	aa01      	add	r2, sp, #4
1000a71a:	490d      	ldr	r1, [pc, #52]	; (1000a750 <sms_i2c_master_configure+0x70>)
1000a71c:	0028      	movs	r0, r5
1000a71e:	47a0      	blx	r4
1000a720:	2800      	cmp	r0, #0
1000a722:	d1f9      	bne.n	1000a718 <sms_i2c_master_configure+0x38>

    i2c_enable(i2c_master_instance.hw);
1000a724:	4b08      	ldr	r3, [pc, #32]	; (1000a748 <sms_i2c_master_configure+0x68>)
1000a726:	681a      	ldr	r2, [r3, #0]
 *
 * \param[in]  i2c_module  Pointer to software module structure
 */
static inline void i2c_wait_for_idle(I2c *const i2c_module)
{
	while (i2c_module->I2C_STATUS.bit.I2C_ACTIVE) {
1000a728:	2128      	movs	r1, #40	; 0x28
1000a72a:	5c53      	ldrb	r3, [r2, r1]
1000a72c:	07db      	lsls	r3, r3, #31
1000a72e:	d4fc      	bmi.n	1000a72a <sms_i2c_master_configure+0x4a>
static inline void i2c_enable(I2c *const i2c_module)
{
	/* Wait for module to sync. */
	i2c_wait_for_idle(i2c_module);
	/* Enable module. */
	i2c_module->I2C_MODULE_ENABLE.reg = (1 << I2C_MODULE_ENABLE_ENABLE_Pos);
1000a730:	2301      	movs	r3, #1
1000a732:	7513      	strb	r3, [r2, #20]
}
1000a734:	b007      	add	sp, #28
1000a736:	bd30      	pop	{r4, r5, pc}
1000a738:	10014995 	.word	0x10014995
1000a73c:	100199f0 	.word	0x100199f0
1000a740:	100199d0 	.word	0x100199d0
1000a744:	10008395 	.word	0x10008395
1000a748:	100199dc 	.word	0x100199dc
1000a74c:	100083ad 	.word	0x100083ad
1000a750:	40003000 	.word	0x40003000

1000a754 <sms_i2c_master_write>:

int sms_i2c_master_write(uint8_t slave_addr, uint8_t reg_addr, uint8_t data_len, uint8_t const *data)
{
1000a754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    //DBG_LOG_DEV("i2c writing to 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout = 0;
    i2c_wpacket.address = (uint8_t)slave_addr;
1000a756:	4c12      	ldr	r4, [pc, #72]	; (1000a7a0 <sms_i2c_master_write+0x4c>)
1000a758:	8020      	strh	r0, [r4, #0]
    i2c_wpacket.data_length = (uint8_t)(data_len + 1);
1000a75a:	1c50      	adds	r0, r2, #1
1000a75c:	b2c0      	uxtb	r0, r0
1000a75e:	8060      	strh	r0, [r4, #2]
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
1000a760:	6860      	ldr	r0, [r4, #4]
1000a762:	7001      	strb	r1, [r0, #0]
    for(uint8_t i = 0; i < data_len; i++) {
1000a764:	2a00      	cmp	r2, #0
1000a766:	d00e      	beq.n	1000a786 <sms_i2c_master_write+0x32>
1000a768:	2000      	movs	r0, #0
1000a76a:	1c41      	adds	r1, r0, #1
        i2c_wpacket.data[i+1] = (uint8_t)data[i];
1000a76c:	5c18      	ldrb	r0, [r3, r0]
1000a76e:	6865      	ldr	r5, [r4, #4]
1000a770:	5468      	strb	r0, [r5, r1]
1000a772:	0008      	movs	r0, r1
    //DBG_LOG_DEV("i2c writing to 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout = 0;
    i2c_wpacket.address = (uint8_t)slave_addr;
    i2c_wpacket.data_length = (uint8_t)(data_len + 1);
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
    for(uint8_t i = 0; i < data_len; i++) {
1000a774:	b2c9      	uxtb	r1, r1
1000a776:	428a      	cmp	r2, r1
1000a778:	d8f7      	bhi.n	1000a76a <sms_i2c_master_write+0x16>
1000a77a:	e004      	b.n	1000a786 <sms_i2c_master_write+0x32>
1000a77c:	3c01      	subs	r4, #1
1000a77e:	b2a4      	uxth	r4, r4
        i2c_wpacket.data[i+1] = (uint8_t)data[i];
        //DBG_LOG_CONT_DEV("0x%02x ", i2c_wpacket.data[i+1]);
    }
    while (i2c_master_write_packet_wait(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
        /* Increment timeout counter and check if timed out. */
        if (timeout++ >= I2C_TIMEOUT) {
1000a780:	2c00      	cmp	r4, #0
1000a782:	d104      	bne.n	1000a78e <sms_i2c_master_write+0x3a>
1000a784:	e009      	b.n	1000a79a <sms_i2c_master_write+0x46>
    //DBG_LOG_DEV("i2c writing to 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout = 0;
    i2c_wpacket.address = (uint8_t)slave_addr;
    i2c_wpacket.data_length = (uint8_t)(data_len + 1);
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
    for(uint8_t i = 0; i < data_len; i++) {
1000a786:	4c07      	ldr	r4, [pc, #28]	; (1000a7a4 <sms_i2c_master_write+0x50>)
        i2c_wpacket.data[i+1] = (uint8_t)data[i];
        //DBG_LOG_CONT_DEV("0x%02x ", i2c_wpacket.data[i+1]);
    }
    while (i2c_master_write_packet_wait(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
1000a788:	4e05      	ldr	r6, [pc, #20]	; (1000a7a0 <sms_i2c_master_write+0x4c>)
1000a78a:	4d07      	ldr	r5, [pc, #28]	; (1000a7a8 <sms_i2c_master_write+0x54>)
1000a78c:	4f07      	ldr	r7, [pc, #28]	; (1000a7ac <sms_i2c_master_write+0x58>)
1000a78e:	0031      	movs	r1, r6
1000a790:	0028      	movs	r0, r5
1000a792:	47b8      	blx	r7
1000a794:	2800      	cmp	r0, #0
1000a796:	d1f1      	bne.n	1000a77c <sms_i2c_master_write+0x28>
1000a798:	e001      	b.n	1000a79e <sms_i2c_master_write+0x4a>
        /* Increment timeout counter and check if timed out. */
        if (timeout++ >= I2C_TIMEOUT) {
            return -1;
1000a79a:	2001      	movs	r0, #1
1000a79c:	4240      	negs	r0, r0
        }
    }
    return 0;
}
1000a79e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000a7a0:	100199f0 	.word	0x100199f0
1000a7a4:	000003e9 	.word	0x000003e9
1000a7a8:	100199dc 	.word	0x100199dc
1000a7ac:	10008445 	.word	0x10008445

1000a7b0 <sms_i2c_master_read>:

int sms_i2c_master_read(uint8_t slave_addr, uint8_t reg_addr, uint8_t data_len, uint8_t *data)
{
1000a7b0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a7b2:	4647      	mov	r7, r8
1000a7b4:	b480      	push	{r7}
1000a7b6:	0017      	movs	r7, r2
1000a7b8:	4698      	mov	r8, r3
    //DBG_LOG("i2c reading from 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout;
    i2c_wpacket.address = (uint8_t)slave_addr;
1000a7ba:	b280      	uxth	r0, r0
1000a7bc:	4b1d      	ldr	r3, [pc, #116]	; (1000a834 <sms_i2c_master_read+0x84>)
1000a7be:	8018      	strh	r0, [r3, #0]
    i2c_wpacket.data_length = 1;
1000a7c0:	2201      	movs	r2, #1
1000a7c2:	805a      	strh	r2, [r3, #2]
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
1000a7c4:	685b      	ldr	r3, [r3, #4]
1000a7c6:	7019      	strb	r1, [r3, #0]
    i2c_rpacket.address = (uint8_t)slave_addr;
1000a7c8:	4b1b      	ldr	r3, [pc, #108]	; (1000a838 <sms_i2c_master_read+0x88>)
1000a7ca:	8018      	strh	r0, [r3, #0]
    i2c_rpacket.data_length = (uint8_t)data_len;
1000a7cc:	805f      	strh	r7, [r3, #2]
    
    timeout = 0;
    while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
1000a7ce:	4c1b      	ldr	r4, [pc, #108]	; (1000a83c <sms_i2c_master_read+0x8c>)
1000a7d0:	4e18      	ldr	r6, [pc, #96]	; (1000a834 <sms_i2c_master_read+0x84>)
1000a7d2:	4d1b      	ldr	r5, [pc, #108]	; (1000a840 <sms_i2c_master_read+0x90>)
1000a7d4:	e003      	b.n	1000a7de <sms_i2c_master_read+0x2e>
1000a7d6:	3c01      	subs	r4, #1
1000a7d8:	b2a4      	uxth	r4, r4
        if(timeout++ >= I2C_TIMEOUT) {
1000a7da:	2c00      	cmp	r4, #0
1000a7dc:	d01f      	beq.n	1000a81e <sms_i2c_master_read+0x6e>
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
    i2c_rpacket.address = (uint8_t)slave_addr;
    i2c_rpacket.data_length = (uint8_t)data_len;
    
    timeout = 0;
    while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
1000a7de:	0031      	movs	r1, r6
1000a7e0:	4818      	ldr	r0, [pc, #96]	; (1000a844 <sms_i2c_master_read+0x94>)
1000a7e2:	47a8      	blx	r5
1000a7e4:	2800      	cmp	r0, #0
1000a7e6:	d1f6      	bne.n	1000a7d6 <sms_i2c_master_read+0x26>
1000a7e8:	4e14      	ldr	r6, [pc, #80]	; (1000a83c <sms_i2c_master_read+0x8c>)
            return -1;
        }
    }
    
    timeout = 0;
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
1000a7ea:	4d13      	ldr	r5, [pc, #76]	; (1000a838 <sms_i2c_master_read+0x88>)
1000a7ec:	4c16      	ldr	r4, [pc, #88]	; (1000a848 <sms_i2c_master_read+0x98>)
1000a7ee:	e003      	b.n	1000a7f8 <sms_i2c_master_read+0x48>
1000a7f0:	3e01      	subs	r6, #1
1000a7f2:	b2b6      	uxth	r6, r6
        if(timeout++ >= I2C_TIMEOUT) {
1000a7f4:	2e00      	cmp	r6, #0
1000a7f6:	d015      	beq.n	1000a824 <sms_i2c_master_read+0x74>
            return -1;
        }
    }
    
    timeout = 0;
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
1000a7f8:	0029      	movs	r1, r5
1000a7fa:	4812      	ldr	r0, [pc, #72]	; (1000a844 <sms_i2c_master_read+0x94>)
1000a7fc:	47a0      	blx	r4
1000a7fe:	2800      	cmp	r0, #0
1000a800:	d1f6      	bne.n	1000a7f0 <sms_i2c_master_read+0x40>
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
        }
    }
    for(uint8_t i = 0; i < data_len; i++) {
1000a802:	2f00      	cmp	r7, #0
1000a804:	d011      	beq.n	1000a82a <sms_i2c_master_read+0x7a>
1000a806:	2300      	movs	r3, #0
        data[i] = i2c_rpacket.data[i];
1000a808:	490b      	ldr	r1, [pc, #44]	; (1000a838 <sms_i2c_master_read+0x88>)
1000a80a:	684a      	ldr	r2, [r1, #4]
1000a80c:	5cd2      	ldrb	r2, [r2, r3]
1000a80e:	4640      	mov	r0, r8
1000a810:	54c2      	strb	r2, [r0, r3]
1000a812:	3301      	adds	r3, #1
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
        }
    }
    for(uint8_t i = 0; i < data_len; i++) {
1000a814:	b2da      	uxtb	r2, r3
1000a816:	4297      	cmp	r7, r2
1000a818:	d8f7      	bhi.n	1000a80a <sms_i2c_master_read+0x5a>
        data[i] = i2c_rpacket.data[i];
        //DBG_LOG("0x%02x ", data[i]);
    }
    return 0;
1000a81a:	2000      	movs	r0, #0
1000a81c:	e006      	b.n	1000a82c <sms_i2c_master_read+0x7c>
    i2c_rpacket.data_length = (uint8_t)data_len;
    
    timeout = 0;
    while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
1000a81e:	2001      	movs	r0, #1
1000a820:	4240      	negs	r0, r0
1000a822:	e003      	b.n	1000a82c <sms_i2c_master_read+0x7c>
    }
    
    timeout = 0;
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
1000a824:	2001      	movs	r0, #1
1000a826:	4240      	negs	r0, r0
1000a828:	e000      	b.n	1000a82c <sms_i2c_master_read+0x7c>
    }
    for(uint8_t i = 0; i < data_len; i++) {
        data[i] = i2c_rpacket.data[i];
        //DBG_LOG("0x%02x ", data[i]);
    }
    return 0;
1000a82a:	2000      	movs	r0, #0
1000a82c:	bc04      	pop	{r2}
1000a82e:	4690      	mov	r8, r2
1000a830:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a832:	46c0      	nop			; (mov r8, r8)
1000a834:	100199f0 	.word	0x100199f0
1000a838:	100199d0 	.word	0x100199d0
1000a83c:	000003e9 	.word	0x000003e9
1000a840:	10008469 	.word	0x10008469
1000a844:	100199dc 	.word	0x100199dc
1000a848:	10008421 	.word	0x10008421

1000a84c <sms_mpu_configure_gpio>:
#include "sms_peripheral1.h"

//static struct hal_s hal = {0};
    
void sms_mpu_configure_gpio(void)
{
1000a84c:	b510      	push	{r4, lr}
1000a84e:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;

    /* Data ready interrupt from IMU */
    gpio_get_config_defaults(&config_gpio_pin);
1000a850:	ac01      	add	r4, sp, #4
1000a852:	0020      	movs	r0, r4
1000a854:	4b15      	ldr	r3, [pc, #84]	; (1000a8ac <sms_mpu_configure_gpio+0x60>)
1000a856:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000a858:	2300      	movs	r3, #0
1000a85a:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_DOWN;
1000a85c:	3302      	adds	r3, #2
1000a85e:	7063      	strb	r3, [r4, #1]
    config_gpio_pin.aon_wakeup = true;
1000a860:	3b01      	subs	r3, #1
1000a862:	70e3      	strb	r3, [r4, #3]
    if(gpio_pin_set_config(SMS_MPU_DRDY_PIN, &config_gpio_pin) != STATUS_OK) {
1000a864:	0021      	movs	r1, r4
1000a866:	201e      	movs	r0, #30
1000a868:	4b11      	ldr	r3, [pc, #68]	; (1000a8b0 <sms_mpu_configure_gpio+0x64>)
1000a86a:	4798      	blx	r3
1000a86c:	2800      	cmp	r0, #0
1000a86e:	d005      	beq.n	1000a87c <sms_mpu_configure_gpio+0x30>
        DBG_LOG("[sms_imu_configure_gpio]\tProblem while setting up IMU DRDY pin");
1000a870:	4810      	ldr	r0, [pc, #64]	; (1000a8b4 <sms_mpu_configure_gpio+0x68>)
1000a872:	4b11      	ldr	r3, [pc, #68]	; (1000a8b8 <sms_mpu_configure_gpio+0x6c>)
1000a874:	4798      	blx	r3
1000a876:	4811      	ldr	r0, [pc, #68]	; (1000a8bc <sms_mpu_configure_gpio+0x70>)
1000a878:	4b11      	ldr	r3, [pc, #68]	; (1000a8c0 <sms_mpu_configure_gpio+0x74>)
1000a87a:	4798      	blx	r3
    }

    /* Pin output to supply IMU */
    gpio_get_config_defaults(&config_gpio_pin);
1000a87c:	ac01      	add	r4, sp, #4
1000a87e:	0020      	movs	r0, r4
1000a880:	4b0a      	ldr	r3, [pc, #40]	; (1000a8ac <sms_mpu_configure_gpio+0x60>)
1000a882:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_OUTPUT;
1000a884:	2301      	movs	r3, #1
1000a886:	7023      	strb	r3, [r4, #0]
    if(!gpio_pin_set_config(SMS_MPU_VCC_PIN, &config_gpio_pin) != STATUS_OK) {
1000a888:	0021      	movs	r1, r4
1000a88a:	2006      	movs	r0, #6
1000a88c:	4b08      	ldr	r3, [pc, #32]	; (1000a8b0 <sms_mpu_configure_gpio+0x64>)
1000a88e:	4798      	blx	r3
1000a890:	2800      	cmp	r0, #0
1000a892:	d105      	bne.n	1000a8a0 <sms_mpu_configure_gpio+0x54>
        DBG_LOG("[sms_imu_configure_gpio]\tProblem while setting up MPU VCC pin");
1000a894:	4807      	ldr	r0, [pc, #28]	; (1000a8b4 <sms_mpu_configure_gpio+0x68>)
1000a896:	4b08      	ldr	r3, [pc, #32]	; (1000a8b8 <sms_mpu_configure_gpio+0x6c>)
1000a898:	4798      	blx	r3
1000a89a:	480a      	ldr	r0, [pc, #40]	; (1000a8c4 <sms_mpu_configure_gpio+0x78>)
1000a89c:	4b08      	ldr	r3, [pc, #32]	; (1000a8c0 <sms_mpu_configure_gpio+0x74>)
1000a89e:	4798      	blx	r3
    }
    gpio_pin_set_output_level(SMS_MPU_VCC_PIN, true);
1000a8a0:	2101      	movs	r1, #1
1000a8a2:	2006      	movs	r0, #6
1000a8a4:	4b08      	ldr	r3, [pc, #32]	; (1000a8c8 <sms_mpu_configure_gpio+0x7c>)
1000a8a6:	4798      	blx	r3
}
1000a8a8:	b002      	add	sp, #8
1000a8aa:	bd10      	pop	{r4, pc}
1000a8ac:	1000bcad 	.word	0x1000bcad
1000a8b0:	1000bcbd 	.word	0x1000bcbd
1000a8b4:	10015df8 	.word	0x10015df8
1000a8b8:	10014c41 	.word	0x10014c41
1000a8bc:	100166a4 	.word	0x100166a4
1000a8c0:	10014b21 	.word	0x10014b21
1000a8c4:	100166e4 	.word	0x100166e4
1000a8c8:	1000bf15 	.word	0x1000bf15

1000a8cc <sms_mpu_initialize>:
{
    sms_current_interrupt.source = INT_MPU_DRDY;
    send_plf_int_msg_ind(SMS_MPU_DRDY_PIN, GPIO_CALLBACK_RISING, NULL, 0);
}

int sms_mpu_initialize(void) {
1000a8cc:	b570      	push	{r4, r5, r6, lr}
    int res;
    //unsigned char accel_fsr = 0;
    //unsigned short gyro_rate, gyro_fsr, compass_fsr;
    
    /* Initialize MPU-9250 without interrupt parameter since this has to be set independently */
    DBG_LOG_DEV("Initializing MPU...");
1000a8ce:	4825      	ldr	r0, [pc, #148]	; (1000a964 <sms_mpu_initialize+0x98>)
1000a8d0:	4b25      	ldr	r3, [pc, #148]	; (1000a968 <sms_mpu_initialize+0x9c>)
1000a8d2:	4798      	blx	r3
1000a8d4:	4825      	ldr	r0, [pc, #148]	; (1000a96c <sms_mpu_initialize+0xa0>)
1000a8d6:	4b26      	ldr	r3, [pc, #152]	; (1000a970 <sms_mpu_initialize+0xa4>)
1000a8d8:	4798      	blx	r3
    res = mpu_init(NULL);
1000a8da:	2000      	movs	r0, #0
1000a8dc:	4b25      	ldr	r3, [pc, #148]	; (1000a974 <sms_mpu_initialize+0xa8>)
1000a8de:	4798      	blx	r3
    if(res) {
1000a8e0:	2800      	cmp	r0, #0
1000a8e2:	d005      	beq.n	1000a8f0 <sms_mpu_initialize+0x24>
        DBG_LOG_CONT_DEV(" failed!");
1000a8e4:	4824      	ldr	r0, [pc, #144]	; (1000a978 <sms_mpu_initialize+0xac>)
1000a8e6:	4b22      	ldr	r3, [pc, #136]	; (1000a970 <sms_mpu_initialize+0xa4>)
1000a8e8:	4798      	blx	r3
        return -1;
1000a8ea:	2001      	movs	r0, #1
1000a8ec:	4240      	negs	r0, r0
1000a8ee:	e037      	b.n	1000a960 <sms_mpu_initialize+0x94>
    }
    DBG_LOG_DEV("Setting up MPU...");
1000a8f0:	481c      	ldr	r0, [pc, #112]	; (1000a964 <sms_mpu_initialize+0x98>)
1000a8f2:	4b1d      	ldr	r3, [pc, #116]	; (1000a968 <sms_mpu_initialize+0x9c>)
1000a8f4:	4798      	blx	r3
1000a8f6:	4821      	ldr	r0, [pc, #132]	; (1000a97c <sms_mpu_initialize+0xb0>)
1000a8f8:	4b1d      	ldr	r3, [pc, #116]	; (1000a970 <sms_mpu_initialize+0xa4>)
1000a8fa:	4798      	blx	r3
    mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL | INV_XYZ_COMPASS);
1000a8fc:	2079      	movs	r0, #121	; 0x79
1000a8fe:	4b20      	ldr	r3, [pc, #128]	; (1000a980 <sms_mpu_initialize+0xb4>)
1000a900:	4798      	blx	r3
    mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
1000a902:	2078      	movs	r0, #120	; 0x78
1000a904:	4b1f      	ldr	r3, [pc, #124]	; (1000a984 <sms_mpu_initialize+0xb8>)
1000a906:	4798      	blx	r3
    mpu_set_sample_rate(SMS_MPU_SAMPLE_RATE_HZ);
1000a908:	2001      	movs	r0, #1
1000a90a:	4b1f      	ldr	r3, [pc, #124]	; (1000a988 <sms_mpu_initialize+0xbc>)
1000a90c:	4798      	blx	r3
    mpu_set_compass_sample_rate(SMS_MPU_COMPASS_RATE_HZ);
1000a90e:	2001      	movs	r0, #1
1000a910:	4b1e      	ldr	r3, [pc, #120]	; (1000a98c <sms_mpu_initialize+0xc0>)
1000a912:	4798      	blx	r3
    mpu_get_sample_rate(&mpu_device.hal.sample_rate);
1000a914:	4d1e      	ldr	r5, [pc, #120]	; (1000a990 <sms_mpu_initialize+0xc4>)
1000a916:	0028      	movs	r0, r5
1000a918:	4b1e      	ldr	r3, [pc, #120]	; (1000a994 <sms_mpu_initialize+0xc8>)
1000a91a:	4798      	blx	r3
    mpu_get_accel_fsr(&mpu_device.hal.accel_fsr);
1000a91c:	1f68      	subs	r0, r5, #5
1000a91e:	4b1e      	ldr	r3, [pc, #120]	; (1000a998 <sms_mpu_initialize+0xcc>)
1000a920:	4798      	blx	r3
    mpu_get_compass_fsr(&mpu_device.hal.compass_fsr);
1000a922:	1ea8      	subs	r0, r5, #2
1000a924:	4b1d      	ldr	r3, [pc, #116]	; (1000a99c <sms_mpu_initialize+0xd0>)
1000a926:	4798      	blx	r3
    
    mpu_device.hal.sensors = (SMS_MPU_ACCEL_ON | SMS_MPU_GYRO_ON | SMS_MPU_COMPASS_ON);
1000a928:	002c      	movs	r4, r5
1000a92a:	2307      	movs	r3, #7
1000a92c:	76eb      	strb	r3, [r5, #27]
    mpu_device.hal.dmp_features = (DMP_FEATURE_GYRO_CAL | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_ANY_GYRO);
1000a92e:	20f0      	movs	r0, #240	; 0xf0
1000a930:	0040      	lsls	r0, r0, #1
1000a932:	83e8      	strh	r0, [r5, #30]
    mpu_set_compass_sample_rate(SMS_MPU_COMPASS_RATE_HZ);
    mpu_get_sample_rate(&mpu_device.hal.sample_rate);
    mpu_get_accel_fsr(&mpu_device.hal.accel_fsr);
    mpu_get_compass_fsr(&mpu_device.hal.compass_fsr);
    
    mpu_device.hal.sensors = (SMS_MPU_ACCEL_ON | SMS_MPU_GYRO_ON | SMS_MPU_COMPASS_ON);
1000a934:	3c0a      	subs	r4, #10
    mpu_device.hal.dmp_features = (DMP_FEATURE_GYRO_CAL | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_ANY_GYRO);
    dmp_enable_feature(mpu_device.hal.dmp_features);
1000a936:	4b1a      	ldr	r3, [pc, #104]	; (1000a9a0 <sms_mpu_initialize+0xd4>)
1000a938:	4798      	blx	r3
    dmp_set_fifo_rate(SMS_MPU_SAMPLE_RATE_HZ);
1000a93a:	2001      	movs	r0, #1
1000a93c:	4b19      	ldr	r3, [pc, #100]	; (1000a9a4 <sms_mpu_initialize+0xd8>)
1000a93e:	4798      	blx	r3
    mpu_set_dmp_state(1);
1000a940:	2001      	movs	r0, #1
1000a942:	4b19      	ldr	r3, [pc, #100]	; (1000a9a8 <sms_mpu_initialize+0xdc>)
1000a944:	4798      	blx	r3
    mpu_device.hal.dmp_on = 1;
1000a946:	2201      	movs	r2, #1
1000a948:	2326      	movs	r3, #38	; 0x26
1000a94a:	54e2      	strb	r2, [r4, r3]
    mpu_device.temp_cnt = 0;
1000a94c:	2300      	movs	r3, #0
1000a94e:	322c      	adds	r2, #44	; 0x2c
1000a950:	54a3      	strb	r3, [r4, r2]
    mpu_device.compass_cnt = 0;
1000a952:	3a01      	subs	r2, #1
1000a954:	54a3      	strb	r3, [r4, r2]
    mpu_device.new_compass = false;
1000a956:	3202      	adds	r2, #2
1000a958:	54a3      	strb	r3, [r4, r2]
    mpu_device.new_temp = false;
1000a95a:	3201      	adds	r2, #1
1000a95c:	54a3      	strb	r3, [r4, r2]
    
    return 0;
1000a95e:	2000      	movs	r0, #0
}
1000a960:	bd70      	pop	{r4, r5, r6, pc}
1000a962:	46c0      	nop			; (mov r8, r8)
1000a964:	10015df8 	.word	0x10015df8
1000a968:	10014c41 	.word	0x10014c41
1000a96c:	10016724 	.word	0x10016724
1000a970:	10014b21 	.word	0x10014b21
1000a974:	10009059 	.word	0x10009059
1000a978:	10016738 	.word	0x10016738
1000a97c:	10016744 	.word	0x10016744
1000a980:	10008e71 	.word	0x10008e71
1000a984:	100089f9 	.word	0x100089f9
1000a988:	10008d9d 	.word	0x10008d9d
1000a98c:	10008981 	.word	0x10008981
1000a990:	10019846 	.word	0x10019846
1000a994:	10008965 	.word	0x10008965
1000a998:	100087c9 	.word	0x100087c9
1000a99c:	100094a5 	.word	0x100094a5
1000a9a0:	10009915 	.word	0x10009915
1000a9a4:	100094b5 	.word	0x100094b5
1000a9a8:	10009401 	.word	0x10009401

1000a9ac <sms_mpu_define_services>:

    return 0;
}

void sms_mpu_define_services(void)
{
1000a9ac:	b510      	push	{r4, lr}
1000a9ae:	b082      	sub	sp, #8
    at_ble_status_t status;
    uint8_t init_value = 0;
1000a9b0:	466b      	mov	r3, sp
1000a9b2:	1dda      	adds	r2, r3, #7
1000a9b4:	2300      	movs	r3, #0
1000a9b6:	7013      	strb	r3, [r2, #0]
    sms_ble_service_init(BLE_SERV_MPU, &mpu_device.service_handler, &init_value);
1000a9b8:	4c0e      	ldr	r4, [pc, #56]	; (1000a9f4 <sms_mpu_define_services+0x48>)
1000a9ba:	0021      	movs	r1, r4
1000a9bc:	2002      	movs	r0, #2
1000a9be:	4b0e      	ldr	r3, [pc, #56]	; (1000a9f8 <sms_mpu_define_services+0x4c>)
1000a9c0:	4798      	blx	r3
    if((status = sms_ble_primary_service_define(&mpu_device.service_handler)) != AT_BLE_SUCCESS) {
1000a9c2:	0020      	movs	r0, r4
1000a9c4:	4b0d      	ldr	r3, [pc, #52]	; (1000a9fc <sms_mpu_define_services+0x50>)
1000a9c6:	4798      	blx	r3
1000a9c8:	1e04      	subs	r4, r0, #0
1000a9ca:	d007      	beq.n	1000a9dc <sms_mpu_define_services+0x30>
        DBG_LOG("[sms_mpu_define_services]\tServices defining failed, reason 0x%x", status);
1000a9cc:	480c      	ldr	r0, [pc, #48]	; (1000aa00 <sms_mpu_define_services+0x54>)
1000a9ce:	4b0d      	ldr	r3, [pc, #52]	; (1000aa04 <sms_mpu_define_services+0x58>)
1000a9d0:	4798      	blx	r3
1000a9d2:	0021      	movs	r1, r4
1000a9d4:	480c      	ldr	r0, [pc, #48]	; (1000aa08 <sms_mpu_define_services+0x5c>)
1000a9d6:	4b0d      	ldr	r3, [pc, #52]	; (1000aa0c <sms_mpu_define_services+0x60>)
1000a9d8:	4798      	blx	r3
1000a9da:	e008      	b.n	1000a9ee <sms_mpu_define_services+0x42>
    }
    else {
        DBG_LOG_DEV("[sms_mpu_define_services]\tServices defined, SMS MPU handle: %d", mpu_device.service_handler.serv_handle);
1000a9dc:	4808      	ldr	r0, [pc, #32]	; (1000aa00 <sms_mpu_define_services+0x54>)
1000a9de:	4b09      	ldr	r3, [pc, #36]	; (1000aa04 <sms_mpu_define_services+0x58>)
1000a9e0:	4798      	blx	r3
1000a9e2:	2346      	movs	r3, #70	; 0x46
1000a9e4:	4a0a      	ldr	r2, [pc, #40]	; (1000aa10 <sms_mpu_define_services+0x64>)
1000a9e6:	5ad1      	ldrh	r1, [r2, r3]
1000a9e8:	480a      	ldr	r0, [pc, #40]	; (1000aa14 <sms_mpu_define_services+0x68>)
1000a9ea:	4b08      	ldr	r3, [pc, #32]	; (1000aa0c <sms_mpu_define_services+0x60>)
1000a9ec:	4798      	blx	r3
    }
1000a9ee:	b002      	add	sp, #8
1000a9f0:	bd10      	pop	{r4, pc}
1000a9f2:	46c0      	nop			; (mov r8, r8)
1000a9f4:	10019870 	.word	0x10019870
1000a9f8:	1000a0d5 	.word	0x1000a0d5
1000a9fc:	1000a0b1 	.word	0x1000a0b1
1000aa00:	10015df8 	.word	0x10015df8
1000aa04:	10014c41 	.word	0x10014c41
1000aa08:	10016758 	.word	0x10016758
1000aa0c:	10014b21 	.word	0x10014b21
1000aa10:	1001983c 	.word	0x1001983c
1000aa14:	10016798 	.word	0x10016798

1000aa18 <sms_led_switch_on>:
    sms_led_switch_off(SMS_LED_0_PIN);
}


void sms_led_switch_on(enum sms_leds led)
{
1000aa18:	b510      	push	{r4, lr}
    gpio_pin_set_output_level(led, SMS_LED_ACTIVE);
1000aa1a:	2100      	movs	r1, #0
1000aa1c:	4b01      	ldr	r3, [pc, #4]	; (1000aa24 <sms_led_switch_on+0xc>)
1000aa1e:	4798      	blx	r3
}
1000aa20:	bd10      	pop	{r4, pc}
1000aa22:	46c0      	nop			; (mov r8, r8)
1000aa24:	1000bf15 	.word	0x1000bf15

1000aa28 <sms_led_switch_off>:


void sms_led_switch_off(enum sms_leds led)
{
1000aa28:	b510      	push	{r4, lr}
    gpio_pin_set_output_level(led, SMS_LED_INACTIVE);
1000aa2a:	2101      	movs	r1, #1
1000aa2c:	4b01      	ldr	r3, [pc, #4]	; (1000aa34 <sms_led_switch_off+0xc>)
1000aa2e:	4798      	blx	r3
}
1000aa30:	bd10      	pop	{r4, pc}
1000aa32:	46c0      	nop			; (mov r8, r8)
1000aa34:	1000bf15 	.word	0x1000bf15

1000aa38 <sms_led_gpio_init>:
 */ 

#include "sms_led.h"

void sms_led_gpio_init(void)
{
1000aa38:	b510      	push	{r4, lr}
1000aa3a:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;

    /* LED0 @ GPIO_LP_GPIO_22 */
    gpio_get_config_defaults(&config_gpio_pin);
1000aa3c:	ac01      	add	r4, sp, #4
1000aa3e:	0020      	movs	r0, r4
1000aa40:	4b0a      	ldr	r3, [pc, #40]	; (1000aa6c <sms_led_gpio_init+0x34>)
1000aa42:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_OUTPUT;
1000aa44:	2301      	movs	r3, #1
1000aa46:	7023      	strb	r3, [r4, #0]
    if(gpio_pin_set_config(SMS_LED_0_PIN, &config_gpio_pin) != STATUS_OK) {
1000aa48:	0021      	movs	r1, r4
1000aa4a:	2016      	movs	r0, #22
1000aa4c:	4b08      	ldr	r3, [pc, #32]	; (1000aa70 <sms_led_gpio_init+0x38>)
1000aa4e:	4798      	blx	r3
1000aa50:	2800      	cmp	r0, #0
1000aa52:	d005      	beq.n	1000aa60 <sms_led_gpio_init+0x28>
        DBG_LOG_DEV("[sms_led_gpio_init]\tproblem while setting up led0");
1000aa54:	4807      	ldr	r0, [pc, #28]	; (1000aa74 <sms_led_gpio_init+0x3c>)
1000aa56:	4b08      	ldr	r3, [pc, #32]	; (1000aa78 <sms_led_gpio_init+0x40>)
1000aa58:	4798      	blx	r3
1000aa5a:	4808      	ldr	r0, [pc, #32]	; (1000aa7c <sms_led_gpio_init+0x44>)
1000aa5c:	4b08      	ldr	r3, [pc, #32]	; (1000aa80 <sms_led_gpio_init+0x48>)
1000aa5e:	4798      	blx	r3
    }
    sms_led_switch_off(SMS_LED_0_PIN);
1000aa60:	2016      	movs	r0, #22
1000aa62:	4b08      	ldr	r3, [pc, #32]	; (1000aa84 <sms_led_gpio_init+0x4c>)
1000aa64:	4798      	blx	r3
}
1000aa66:	b002      	add	sp, #8
1000aa68:	bd10      	pop	{r4, pc}
1000aa6a:	46c0      	nop			; (mov r8, r8)
1000aa6c:	1000bcad 	.word	0x1000bcad
1000aa70:	1000bcbd 	.word	0x1000bcbd
1000aa74:	10015df8 	.word	0x10015df8
1000aa78:	10014c41 	.word	0x10014c41
1000aa7c:	100167d8 	.word	0x100167d8
1000aa80:	10014b21 	.word	0x10014b21
1000aa84:	1000aa29 	.word	0x1000aa29

1000aa88 <sms_led_toggle>:
    gpio_pin_set_output_level(led, SMS_LED_INACTIVE);
}


void sms_led_toggle(enum sms_leds led)
{
1000aa88:	b510      	push	{r4, lr}
1000aa8a:	0004      	movs	r4, r0
}


bool sms_led_get_state(enum sms_leds led)
{
    return gpio_pin_get_output_level(led);
1000aa8c:	4b05      	ldr	r3, [pc, #20]	; (1000aaa4 <sms_led_toggle+0x1c>)
1000aa8e:	4798      	blx	r3


void sms_led_toggle(enum sms_leds led)
{
    bool state = sms_led_get_state(led);
    if(state == SMS_LED_ACTIVE) sms_led_switch_off(led);
1000aa90:	2800      	cmp	r0, #0
1000aa92:	d103      	bne.n	1000aa9c <sms_led_toggle+0x14>
1000aa94:	0020      	movs	r0, r4
1000aa96:	4b04      	ldr	r3, [pc, #16]	; (1000aaa8 <sms_led_toggle+0x20>)
1000aa98:	4798      	blx	r3
1000aa9a:	e002      	b.n	1000aaa2 <sms_led_toggle+0x1a>
    else sms_led_switch_on(led);
1000aa9c:	0020      	movs	r0, r4
1000aa9e:	4b03      	ldr	r3, [pc, #12]	; (1000aaac <sms_led_toggle+0x24>)
1000aaa0:	4798      	blx	r3
}
1000aaa2:	bd10      	pop	{r4, pc}
1000aaa4:	1000bec5 	.word	0x1000bec5
1000aaa8:	1000aa29 	.word	0x1000aa29
1000aaac:	1000aa19 	.word	0x1000aa19

1000aab0 <sms_led_blink_start>:
    return gpio_pin_get_output_level(led);
}


void sms_led_blink_start(enum sms_leds led)
{
1000aab0:	b510      	push	{r4, lr}
    sms_led_switch_on(led);
1000aab2:	4b0c      	ldr	r3, [pc, #48]	; (1000aae4 <sms_led_blink_start+0x34>)
1000aab4:	4798      	blx	r3
    sms_led_blink_cnt = 0;
1000aab6:	2200      	movs	r2, #0
1000aab8:	4b0b      	ldr	r3, [pc, #44]	; (1000aae8 <sms_led_blink_start+0x38>)
1000aaba:	701a      	strb	r2, [r3, #0]
    uint32_t delay = 0;
    switch(timer2_current_mode) {
1000aabc:	4b0b      	ldr	r3, [pc, #44]	; (1000aaec <sms_led_blink_start+0x3c>)
1000aabe:	781b      	ldrb	r3, [r3, #0]
1000aac0:	b2db      	uxtb	r3, r3
1000aac2:	2b02      	cmp	r3, #2
1000aac4:	d002      	beq.n	1000aacc <sms_led_blink_start+0x1c>
1000aac6:	2b03      	cmp	r3, #3
1000aac8:	d002      	beq.n	1000aad0 <sms_led_blink_start+0x20>
1000aaca:	e004      	b.n	1000aad6 <sms_led_blink_start+0x26>
        case TIMER2_MODE_LED_STARTUP:
        delay = SMS_BLINK_STARTUP_MS;
1000aacc:	2164      	movs	r1, #100	; 0x64
1000aace:	e003      	b.n	1000aad8 <sms_led_blink_start+0x28>
        break;
        
        case TIMER2_MODE_LED_SHUTDOWN:
        delay = SMS_BLINK_SHTDWN_MS;
1000aad0:	21c8      	movs	r1, #200	; 0xc8
1000aad2:	0049      	lsls	r1, r1, #1
        break;
1000aad4:	e000      	b.n	1000aad8 <sms_led_blink_start+0x28>

void sms_led_blink_start(enum sms_leds led)
{
    sms_led_switch_on(led);
    sms_led_blink_cnt = 0;
    uint32_t delay = 0;
1000aad6:	2100      	movs	r1, #0
        
        default:
        break;
    }

    sms_dualtimer_start(TIMER_UNIT_MS, delay, DUALTIMER_TIMER2);
1000aad8:	2201      	movs	r2, #1
1000aada:	2001      	movs	r0, #1
1000aadc:	4b04      	ldr	r3, [pc, #16]	; (1000aaf0 <sms_led_blink_start+0x40>)
1000aade:	4798      	blx	r3
}
1000aae0:	bd10      	pop	{r4, pc}
1000aae2:	46c0      	nop			; (mov r8, r8)
1000aae4:	1000aa19 	.word	0x1000aa19
1000aae8:	10019a0c 	.word	0x10019a0c
1000aaec:	100199e5 	.word	0x100199e5
1000aaf0:	1000b1f5 	.word	0x1000b1f5

1000aaf4 <sms_pressure_ms58_reset>:
    }
    return STATUS_ERR_IO;
}

void sms_pressure_ms58_reset(void)
{
1000aaf4:	b510      	push	{r4, lr}
1000aaf6:	b082      	sub	sp, #8
    //DBG_LOG_DEV("[sms_pressure_ms58_reset]\twriting reset command");
    spi_wdata[0] = MS58_RESET;
1000aaf8:	4a05      	ldr	r2, [pc, #20]	; (1000ab10 <sms_pressure_ms58_reset+0x1c>)
1000aafa:	231e      	movs	r3, #30
1000aafc:	7013      	strb	r3, [r2, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
1000aafe:	3b1d      	subs	r3, #29
1000ab00:	9300      	str	r3, [sp, #0]
1000ab02:	4b04      	ldr	r3, [pc, #16]	; (1000ab14 <sms_pressure_ms58_reset+0x20>)
1000ab04:	4904      	ldr	r1, [pc, #16]	; (1000ab18 <sms_pressure_ms58_reset+0x24>)
1000ab06:	4805      	ldr	r0, [pc, #20]	; (1000ab1c <sms_pressure_ms58_reset+0x28>)
1000ab08:	4c05      	ldr	r4, [pc, #20]	; (1000ab20 <sms_pressure_ms58_reset+0x2c>)
1000ab0a:	47a0      	blx	r4
}
1000ab0c:	b002      	add	sp, #8
1000ab0e:	bd10      	pop	{r4, pc}
1000ab10:	10019938 	.word	0x10019938
1000ab14:	10019928 	.word	0x10019928
1000ab18:	100199ec 	.word	0x100199ec
1000ab1c:	100199f8 	.word	0x100199f8
1000ab20:	1000b0d1 	.word	0x1000b0d1

1000ab24 <sms_pressure_ms58_read_prom>:

enum status_code sms_pressure_ms58_read_prom(void)
{
1000ab24:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ab26:	4657      	mov	r7, sl
1000ab28:	b480      	push	{r7}
1000ab2a:	b082      	sub	sp, #8
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] reading bytes... ");
    spi_wdata[0] = MS58_PROM_READ_1;
1000ab2c:	4d37      	ldr	r5, [pc, #220]	; (1000ac0c <sms_pressure_ms58_read_prom+0xe8>)
1000ab2e:	23a2      	movs	r3, #162	; 0xa2
1000ab30:	702b      	strb	r3, [r5, #0]
    spi_wdata[1] = 0x00;
1000ab32:	2300      	movs	r3, #0
1000ab34:	706b      	strb	r3, [r5, #1]
    spi_wdata[2] = 0x00;
1000ab36:	70ab      	strb	r3, [r5, #2]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000ab38:	4c35      	ldr	r4, [pc, #212]	; (1000ac10 <sms_pressure_ms58_read_prom+0xec>)
1000ab3a:	3303      	adds	r3, #3
1000ab3c:	469a      	mov	sl, r3
1000ab3e:	9300      	str	r3, [sp, #0]
1000ab40:	0023      	movs	r3, r4
1000ab42:	002a      	movs	r2, r5
1000ab44:	4933      	ldr	r1, [pc, #204]	; (1000ac14 <sms_pressure_ms58_read_prom+0xf0>)
1000ab46:	4834      	ldr	r0, [pc, #208]	; (1000ac18 <sms_pressure_ms58_read_prom+0xf4>)
1000ab48:	4f34      	ldr	r7, [pc, #208]	; (1000ac1c <sms_pressure_ms58_read_prom+0xf8>)
1000ab4a:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[1] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000ab4c:	4e34      	ldr	r6, [pc, #208]	; (1000ac20 <sms_pressure_ms58_read_prom+0xfc>)
1000ab4e:	7863      	ldrb	r3, [r4, #1]
1000ab50:	021b      	lsls	r3, r3, #8
1000ab52:	78a2      	ldrb	r2, [r4, #2]
1000ab54:	4313      	orrs	r3, r2
1000ab56:	80f3      	strh	r3, [r6, #6]

    spi_wdata[0] = MS58_PROM_READ_2;
1000ab58:	23a4      	movs	r3, #164	; 0xa4
1000ab5a:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000ab5c:	4653      	mov	r3, sl
1000ab5e:	9300      	str	r3, [sp, #0]
1000ab60:	0023      	movs	r3, r4
1000ab62:	002a      	movs	r2, r5
1000ab64:	492b      	ldr	r1, [pc, #172]	; (1000ac14 <sms_pressure_ms58_read_prom+0xf0>)
1000ab66:	482c      	ldr	r0, [pc, #176]	; (1000ac18 <sms_pressure_ms58_read_prom+0xf4>)
1000ab68:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[2] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000ab6a:	7863      	ldrb	r3, [r4, #1]
1000ab6c:	021b      	lsls	r3, r3, #8
1000ab6e:	78a2      	ldrb	r2, [r4, #2]
1000ab70:	4313      	orrs	r3, r2
1000ab72:	8133      	strh	r3, [r6, #8]

    spi_wdata[0] = MS58_PROM_READ_3;
1000ab74:	23a6      	movs	r3, #166	; 0xa6
1000ab76:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000ab78:	4653      	mov	r3, sl
1000ab7a:	9300      	str	r3, [sp, #0]
1000ab7c:	0023      	movs	r3, r4
1000ab7e:	002a      	movs	r2, r5
1000ab80:	4924      	ldr	r1, [pc, #144]	; (1000ac14 <sms_pressure_ms58_read_prom+0xf0>)
1000ab82:	4825      	ldr	r0, [pc, #148]	; (1000ac18 <sms_pressure_ms58_read_prom+0xf4>)
1000ab84:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[3] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000ab86:	7863      	ldrb	r3, [r4, #1]
1000ab88:	021b      	lsls	r3, r3, #8
1000ab8a:	78a2      	ldrb	r2, [r4, #2]
1000ab8c:	4313      	orrs	r3, r2
1000ab8e:	8173      	strh	r3, [r6, #10]

    spi_wdata[0] = MS58_PROM_READ_4;
1000ab90:	23a8      	movs	r3, #168	; 0xa8
1000ab92:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000ab94:	4653      	mov	r3, sl
1000ab96:	9300      	str	r3, [sp, #0]
1000ab98:	0023      	movs	r3, r4
1000ab9a:	002a      	movs	r2, r5
1000ab9c:	491d      	ldr	r1, [pc, #116]	; (1000ac14 <sms_pressure_ms58_read_prom+0xf0>)
1000ab9e:	481e      	ldr	r0, [pc, #120]	; (1000ac18 <sms_pressure_ms58_read_prom+0xf4>)
1000aba0:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[4] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000aba2:	7863      	ldrb	r3, [r4, #1]
1000aba4:	021b      	lsls	r3, r3, #8
1000aba6:	78a2      	ldrb	r2, [r4, #2]
1000aba8:	4313      	orrs	r3, r2
1000abaa:	81b3      	strh	r3, [r6, #12]

    spi_wdata[0] = MS58_PROM_READ_5;
1000abac:	23aa      	movs	r3, #170	; 0xaa
1000abae:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000abb0:	4653      	mov	r3, sl
1000abb2:	9300      	str	r3, [sp, #0]
1000abb4:	0023      	movs	r3, r4
1000abb6:	002a      	movs	r2, r5
1000abb8:	4916      	ldr	r1, [pc, #88]	; (1000ac14 <sms_pressure_ms58_read_prom+0xf0>)
1000abba:	4817      	ldr	r0, [pc, #92]	; (1000ac18 <sms_pressure_ms58_read_prom+0xf4>)
1000abbc:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[5] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000abbe:	7863      	ldrb	r3, [r4, #1]
1000abc0:	021b      	lsls	r3, r3, #8
1000abc2:	78a2      	ldrb	r2, [r4, #2]
1000abc4:	4313      	orrs	r3, r2
1000abc6:	81f3      	strh	r3, [r6, #14]

    spi_wdata[0] = MS58_PROM_READ_6;
1000abc8:	23ac      	movs	r3, #172	; 0xac
1000abca:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000abcc:	4653      	mov	r3, sl
1000abce:	9300      	str	r3, [sp, #0]
1000abd0:	0023      	movs	r3, r4
1000abd2:	002a      	movs	r2, r5
1000abd4:	490f      	ldr	r1, [pc, #60]	; (1000ac14 <sms_pressure_ms58_read_prom+0xf0>)
1000abd6:	4810      	ldr	r0, [pc, #64]	; (1000ac18 <sms_pressure_ms58_read_prom+0xf4>)
1000abd8:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[6] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000abda:	7863      	ldrb	r3, [r4, #1]
1000abdc:	021b      	lsls	r3, r3, #8
1000abde:	78a2      	ldrb	r2, [r4, #2]
1000abe0:	4313      	orrs	r3, r2
1000abe2:	8233      	strh	r3, [r6, #16]

    spi_wdata[0] = MS58_PROM_READ_7;
1000abe4:	23ae      	movs	r3, #174	; 0xae
1000abe6:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000abe8:	4653      	mov	r3, sl
1000abea:	9300      	str	r3, [sp, #0]
1000abec:	0023      	movs	r3, r4
1000abee:	002a      	movs	r2, r5
1000abf0:	4908      	ldr	r1, [pc, #32]	; (1000ac14 <sms_pressure_ms58_read_prom+0xf0>)
1000abf2:	4809      	ldr	r0, [pc, #36]	; (1000ac18 <sms_pressure_ms58_read_prom+0xf4>)
1000abf4:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[7] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000abf6:	7863      	ldrb	r3, [r4, #1]
1000abf8:	021b      	lsls	r3, r3, #8
1000abfa:	78a2      	ldrb	r2, [r4, #2]
1000abfc:	4313      	orrs	r3, r2
1000abfe:	8273      	strh	r3, [r6, #18]
    //for(uint8_t i = 1; i < MS58_PROM_VALUES_MAX; i++) {
        //DBG_LOG_DEV("  C%d -> %d", (i+1), ms58_device.prom_values[i]);
    //}

    return STATUS_OK;
}
1000ac00:	2000      	movs	r0, #0
1000ac02:	b002      	add	sp, #8
1000ac04:	bc04      	pop	{r2}
1000ac06:	4692      	mov	sl, r2
1000ac08:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ac0a:	46c0      	nop			; (mov r8, r8)
1000ac0c:	10019938 	.word	0x10019938
1000ac10:	10019928 	.word	0x10019928
1000ac14:	100199ec 	.word	0x100199ec
1000ac18:	100199f8 	.word	0x100199f8
1000ac1c:	1000b0d1 	.word	0x1000b0d1
1000ac20:	10019948 	.word	0x10019948

1000ac24 <sms_pressure_init>:
    
    ulp_ready = true;
}

enum status_code sms_pressure_init(void)
{
1000ac24:	b510      	push	{r4, lr}
    /* Read the PROM values */
    if(sms_pressure_ms58_read_prom() == STATUS_OK) {
1000ac26:	4b06      	ldr	r3, [pc, #24]	; (1000ac40 <sms_pressure_init+0x1c>)
1000ac28:	4798      	blx	r3
1000ac2a:	2800      	cmp	r0, #0
1000ac2c:	d106      	bne.n	1000ac3c <sms_pressure_init+0x18>
        pressure_device.hal.init_ok = true;
1000ac2e:	4b05      	ldr	r3, [pc, #20]	; (1000ac44 <sms_pressure_init+0x20>)
1000ac30:	2201      	movs	r2, #1
1000ac32:	705a      	strb	r2, [r3, #1]
        pressure_device.hal.current_state = MS58_STATE_READY;
1000ac34:	2102      	movs	r1, #2
1000ac36:	3224      	adds	r2, #36	; 0x24
1000ac38:	5499      	strb	r1, [r3, r2]
        /* Enable buttons again */
        //sms_button_toggle_interrupts(SMS_EXTINT_ENABLE);
        return STATUS_OK;
1000ac3a:	e000      	b.n	1000ac3e <sms_pressure_init+0x1a>
    }
    return STATUS_ERR_IO;
1000ac3c:	2010      	movs	r0, #16
}
1000ac3e:	bd10      	pop	{r4, pc}
1000ac40:	1000ab25 	.word	0x1000ab25
1000ac44:	10019948 	.word	0x10019948

1000ac48 <sms_pressure_startup>:
    gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, false);
}


void sms_pressure_startup(void)
{
1000ac48:	b510      	push	{r4, lr}
    DBG_LOG_DEV("[sms_pressure_startup]\t\tStarting pressure sensor");
1000ac4a:	4817      	ldr	r0, [pc, #92]	; (1000aca8 <sms_pressure_startup+0x60>)
1000ac4c:	4b17      	ldr	r3, [pc, #92]	; (1000acac <sms_pressure_startup+0x64>)
1000ac4e:	4798      	blx	r3
1000ac50:	4817      	ldr	r0, [pc, #92]	; (1000acb0 <sms_pressure_startup+0x68>)
1000ac52:	4b18      	ldr	r3, [pc, #96]	; (1000acb4 <sms_pressure_startup+0x6c>)
1000ac54:	4798      	blx	r3
    //gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, true); // switch on MS58 pressure sensor
    /* Disable buttons for reset time (~3 ms) to avoid conflict with dualtimer1 */
    sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
1000ac56:	2101      	movs	r1, #1
1000ac58:	2001      	movs	r0, #1
1000ac5a:	4b17      	ldr	r3, [pc, #92]	; (1000acb8 <sms_pressure_startup+0x70>)
1000ac5c:	4798      	blx	r3
    pressure_device.hal.current_state = MS58_STATE_RESETTING;
1000ac5e:	2101      	movs	r1, #1
1000ac60:	2325      	movs	r3, #37	; 0x25
1000ac62:	4a16      	ldr	r2, [pc, #88]	; (1000acbc <sms_pressure_startup+0x74>)
1000ac64:	54d1      	strb	r1, [r2, r3]
    /* Write the reset command to MS58 */
    sms_pressure_ms58_reset();
1000ac66:	4b16      	ldr	r3, [pc, #88]	; (1000acc0 <sms_pressure_startup+0x78>)
1000ac68:	4798      	blx	r3
    delay_ms(3);
1000ac6a:	2003      	movs	r0, #3
1000ac6c:	4b15      	ldr	r3, [pc, #84]	; (1000acc4 <sms_pressure_startup+0x7c>)
1000ac6e:	4798      	blx	r3
    if(sms_pressure_init() != STATUS_OK) {
1000ac70:	4b15      	ldr	r3, [pc, #84]	; (1000acc8 <sms_pressure_startup+0x80>)
1000ac72:	4798      	blx	r3
1000ac74:	2800      	cmp	r0, #0
1000ac76:	d006      	beq.n	1000ac86 <sms_pressure_startup+0x3e>
        DBG_LOG_DEV("[sms_pressure_startup]\t\t\tFailed to initialize pressure device");
1000ac78:	480b      	ldr	r0, [pc, #44]	; (1000aca8 <sms_pressure_startup+0x60>)
1000ac7a:	4b0c      	ldr	r3, [pc, #48]	; (1000acac <sms_pressure_startup+0x64>)
1000ac7c:	4798      	blx	r3
1000ac7e:	4813      	ldr	r0, [pc, #76]	; (1000accc <sms_pressure_startup+0x84>)
1000ac80:	4b0c      	ldr	r3, [pc, #48]	; (1000acb4 <sms_pressure_startup+0x6c>)
1000ac82:	4798      	blx	r3
1000ac84:	e7fe      	b.n	1000ac84 <sms_pressure_startup+0x3c>
        pressure_device.hal.init_ok = false;
        while(1){};
    }
    pressure_device.hal.current_state = MS58_STATE_READY;
1000ac86:	4b0d      	ldr	r3, [pc, #52]	; (1000acbc <sms_pressure_startup+0x74>)
1000ac88:	2102      	movs	r1, #2
1000ac8a:	2225      	movs	r2, #37	; 0x25
1000ac8c:	5499      	strb	r1, [r3, r2]
    pressure_device.hal.init_ok = true;
1000ac8e:	2401      	movs	r4, #1
1000ac90:	705c      	strb	r4, [r3, #1]
    sms_working_mode = SMS_MODE_COMPLETE;
1000ac92:	3a1e      	subs	r2, #30
1000ac94:	4b0e      	ldr	r3, [pc, #56]	; (1000acd0 <sms_pressure_startup+0x88>)
1000ac96:	701a      	strb	r2, [r3, #0]
    sms_sensors_interrupt_toggle(true, true);
1000ac98:	3901      	subs	r1, #1
1000ac9a:	2001      	movs	r0, #1
1000ac9c:	4b0d      	ldr	r3, [pc, #52]	; (1000acd4 <sms_pressure_startup+0x8c>)
1000ac9e:	4798      	blx	r3
    
    ulp_ready = true;
1000aca0:	4b0d      	ldr	r3, [pc, #52]	; (1000acd8 <sms_pressure_startup+0x90>)
1000aca2:	701c      	strb	r4, [r3, #0]
}
1000aca4:	bd10      	pop	{r4, pc}
1000aca6:	46c0      	nop			; (mov r8, r8)
1000aca8:	10015df8 	.word	0x10015df8
1000acac:	10014c41 	.word	0x10014c41
1000acb0:	1001684c 	.word	0x1001684c
1000acb4:	10014b21 	.word	0x10014b21
1000acb8:	1000a581 	.word	0x1000a581
1000acbc:	10019948 	.word	0x10019948
1000acc0:	1000aaf5 	.word	0x1000aaf5
1000acc4:	1000813d 	.word	0x1000813d
1000acc8:	1000ac25 	.word	0x1000ac25
1000accc:	10016880 	.word	0x10016880
1000acd0:	100198cc 	.word	0x100198cc
1000acd4:	1000af49 	.word	0x1000af49
1000acd8:	100198cd 	.word	0x100198cd

1000acdc <sms_pressure_ms58_read_data>:
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
    }        
}

enum status_code sms_pressure_ms58_read_data(void)
{
1000acdc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000acde:	4657      	mov	r7, sl
1000ace0:	464e      	mov	r6, r9
1000ace2:	b4c0      	push	{r6, r7}
1000ace4:	b083      	sub	sp, #12
    switch(pressure_device.hal.current_state) {
1000ace6:	2325      	movs	r3, #37	; 0x25
1000ace8:	4a2c      	ldr	r2, [pc, #176]	; (1000ad9c <sms_pressure_ms58_read_data+0xc0>)
1000acea:	5cd3      	ldrb	r3, [r2, r3]
1000acec:	2b03      	cmp	r3, #3
1000acee:	d002      	beq.n	1000acf6 <sms_pressure_ms58_read_data+0x1a>
1000acf0:	2b04      	cmp	r3, #4
1000acf2:	d025      	beq.n	1000ad40 <sms_pressure_ms58_read_data+0x64>
1000acf4:	e04b      	b.n	1000ad8e <sms_pressure_ms58_read_data+0xb2>
        case MS58_STATE_CONV_PRESSURE:
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] reading ADC pressure values...");
        spi_wdata[0] = MS58_ADC_READ;
1000acf6:	4c2a      	ldr	r4, [pc, #168]	; (1000ada0 <sms_pressure_ms58_read_data+0xc4>)
1000acf8:	2300      	movs	r3, #0
1000acfa:	7023      	strb	r3, [r4, #0]
        spi_wdata[1] = MS58_ADC_READ;
1000acfc:	7063      	strb	r3, [r4, #1]
        spi_wdata[2] = MS58_ADC_READ;
1000acfe:	70a3      	strb	r3, [r4, #2]
        spi_wdata[3] = MS58_ADC_READ;
1000ad00:	70e3      	strb	r3, [r4, #3]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 4);
1000ad02:	4d28      	ldr	r5, [pc, #160]	; (1000ada4 <sms_pressure_ms58_read_data+0xc8>)
1000ad04:	2704      	movs	r7, #4
1000ad06:	9700      	str	r7, [sp, #0]
1000ad08:	002b      	movs	r3, r5
1000ad0a:	0022      	movs	r2, r4
1000ad0c:	4926      	ldr	r1, [pc, #152]	; (1000ada8 <sms_pressure_ms58_read_data+0xcc>)
1000ad0e:	4827      	ldr	r0, [pc, #156]	; (1000adac <sms_pressure_ms58_read_data+0xd0>)
1000ad10:	4e27      	ldr	r6, [pc, #156]	; (1000adb0 <sms_pressure_ms58_read_data+0xd4>)
1000ad12:	46b2      	mov	sl, r6
1000ad14:	47b0      	blx	r6
        pressure_device.hal.adc_values[MS58_TYPE_PRESS] = ((spi_rdata[1] << 16) | (spi_rdata[2] << 8) | (spi_rdata[3]));
1000ad16:	4e21      	ldr	r6, [pc, #132]	; (1000ad9c <sms_pressure_ms58_read_data+0xc0>)
1000ad18:	786b      	ldrb	r3, [r5, #1]
1000ad1a:	041a      	lsls	r2, r3, #16
1000ad1c:	78ab      	ldrb	r3, [r5, #2]
1000ad1e:	021b      	lsls	r3, r3, #8
1000ad20:	4313      	orrs	r3, r2
1000ad22:	78ea      	ldrb	r2, [r5, #3]
1000ad24:	4313      	orrs	r3, r2
1000ad26:	6173      	str	r3, [r6, #20]
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] D1 -> %ld", ms58_device.adc_values[MS58_TYPE_PRESS]);
        
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] starting D2 conversion");
        spi_wdata[0] = MS58_CONV_D2_512;
1000ad28:	2352      	movs	r3, #82	; 0x52
1000ad2a:	7023      	strb	r3, [r4, #0]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
1000ad2c:	3b51      	subs	r3, #81	; 0x51
1000ad2e:	9300      	str	r3, [sp, #0]
1000ad30:	002b      	movs	r3, r5
1000ad32:	0022      	movs	r2, r4
1000ad34:	491c      	ldr	r1, [pc, #112]	; (1000ada8 <sms_pressure_ms58_read_data+0xcc>)
1000ad36:	481d      	ldr	r0, [pc, #116]	; (1000adac <sms_pressure_ms58_read_data+0xd0>)
1000ad38:	47d0      	blx	sl
        pressure_device.hal.current_state = MS58_STATE_CONV_TEMPERATURE;
1000ad3a:	2325      	movs	r3, #37	; 0x25
1000ad3c:	54f7      	strb	r7, [r6, r3]
        break;
1000ad3e:	e026      	b.n	1000ad8e <sms_pressure_ms58_read_data+0xb2>
        
        case MS58_STATE_CONV_TEMPERATURE:
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] reading ADC temperature values...");
        spi_wdata[0] = MS58_ADC_READ;
1000ad40:	4c17      	ldr	r4, [pc, #92]	; (1000ada0 <sms_pressure_ms58_read_data+0xc4>)
1000ad42:	2300      	movs	r3, #0
1000ad44:	7023      	strb	r3, [r4, #0]
        spi_wdata[1] = MS58_ADC_READ;
1000ad46:	7063      	strb	r3, [r4, #1]
        spi_wdata[2] = MS58_ADC_READ;
1000ad48:	70a3      	strb	r3, [r4, #2]
        spi_wdata[3] = MS58_ADC_READ;
1000ad4a:	70e3      	strb	r3, [r4, #3]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 4);
1000ad4c:	4d15      	ldr	r5, [pc, #84]	; (1000ada4 <sms_pressure_ms58_read_data+0xc8>)
1000ad4e:	3304      	adds	r3, #4
1000ad50:	9300      	str	r3, [sp, #0]
1000ad52:	002b      	movs	r3, r5
1000ad54:	0022      	movs	r2, r4
1000ad56:	4914      	ldr	r1, [pc, #80]	; (1000ada8 <sms_pressure_ms58_read_data+0xcc>)
1000ad58:	4814      	ldr	r0, [pc, #80]	; (1000adac <sms_pressure_ms58_read_data+0xd0>)
1000ad5a:	4e15      	ldr	r6, [pc, #84]	; (1000adb0 <sms_pressure_ms58_read_data+0xd4>)
1000ad5c:	46b1      	mov	r9, r6
1000ad5e:	47b0      	blx	r6
        pressure_device.hal.adc_values[MS58_TYPE_TEMP] = ((spi_rdata[1] << 16) | (spi_rdata[2] << 8) | (spi_rdata[3]));
1000ad60:	4e0e      	ldr	r6, [pc, #56]	; (1000ad9c <sms_pressure_ms58_read_data+0xc0>)
1000ad62:	786b      	ldrb	r3, [r5, #1]
1000ad64:	041a      	lsls	r2, r3, #16
1000ad66:	78ab      	ldrb	r3, [r5, #2]
1000ad68:	021b      	lsls	r3, r3, #8
1000ad6a:	4313      	orrs	r3, r2
1000ad6c:	78ea      	ldrb	r2, [r5, #3]
1000ad6e:	4313      	orrs	r3, r2
1000ad70:	61b3      	str	r3, [r6, #24]
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] D2 -> %ld", ms58_device.adc_values[MS58_TYPE_TEMP]);
        
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] starting D1 conversion");
        spi_wdata[0] = MS58_CONV_D1_512;
1000ad72:	2342      	movs	r3, #66	; 0x42
1000ad74:	7023      	strb	r3, [r4, #0]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
1000ad76:	2701      	movs	r7, #1
1000ad78:	9700      	str	r7, [sp, #0]
1000ad7a:	002b      	movs	r3, r5
1000ad7c:	0022      	movs	r2, r4
1000ad7e:	490a      	ldr	r1, [pc, #40]	; (1000ada8 <sms_pressure_ms58_read_data+0xcc>)
1000ad80:	480a      	ldr	r0, [pc, #40]	; (1000adac <sms_pressure_ms58_read_data+0xd0>)
1000ad82:	47c8      	blx	r9
        pressure_device.hal.current_state = MS58_STATE_CONV_PRESSURE;
1000ad84:	2203      	movs	r2, #3
1000ad86:	2325      	movs	r3, #37	; 0x25
1000ad88:	54f2      	strb	r2, [r6, r3]
        pressure_device.hal.data_complete = true;
1000ad8a:	3b01      	subs	r3, #1
1000ad8c:	54f7      	strb	r7, [r6, r3]
        case MS58_STATE_NONE:
        default:
        break;
    }
    return STATUS_OK;
}
1000ad8e:	2000      	movs	r0, #0
1000ad90:	b003      	add	sp, #12
1000ad92:	bc0c      	pop	{r2, r3}
1000ad94:	4691      	mov	r9, r2
1000ad96:	469a      	mov	sl, r3
1000ad98:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ad9a:	46c0      	nop			; (mov r8, r8)
1000ad9c:	10019948 	.word	0x10019948
1000ada0:	10019938 	.word	0x10019938
1000ada4:	10019928 	.word	0x10019928
1000ada8:	100199ec 	.word	0x100199ec
1000adac:	100199f8 	.word	0x100199f8
1000adb0:	1000b0d1 	.word	0x1000b0d1

1000adb4 <sms_pressure_ms58_calculate>:

void sms_pressure_ms58_calculate(void)
{
1000adb4:	b5f0      	push	{r4, r5, r6, r7, lr}
1000adb6:	464f      	mov	r7, r9
1000adb8:	b480      	push	{r7}
1000adba:	b082      	sub	sp, #8
    ***************************/
    /* dT = D2 - Tref = D2 - C5*2^8 */
    /* tv1: 33464 * 2^8 = 8566784 */
    tv1 = ((int64_t)(pressure_device.hal.prom_values[5]) << 8);
    /* deltaT: 8569150 - 8566784 = 2366 */
    deltaT = (int32_t)((int64_t)pressure_device.hal.adc_values[MS58_TYPE_TEMP] - tv1);
1000adbc:	4d26      	ldr	r5, [pc, #152]	; (1000ae58 <sms_pressure_ms58_calculate+0xa4>)

    /* TEMP = 20C + dT*TEMPSENS = 2000 + dT * C6/2^23 */
    /* tv1: 28312 * 2366 = 66986192 */
    tv1 = ((int64_t)pressure_device.hal.prom_values[6] * (int64_t)deltaT);
1000adbe:	89ec      	ldrh	r4, [r5, #14]
1000adc0:	0224      	lsls	r4, r4, #8
1000adc2:	69ab      	ldr	r3, [r5, #24]
1000adc4:	1b1c      	subs	r4, r3, r4
1000adc6:	17e3      	asrs	r3, r4, #31
1000adc8:	001e      	movs	r6, r3
    /* tv2: 66986192 / 2^23 = 7(.985376358) */
    tv2 = (tv1 >> 23);
    /* temp: 7 + 2000 = 2007 */
    pressure_device.hal.temperature = (int32_t)(tv2 + 2000);
1000adca:	8a28      	ldrh	r0, [r5, #16]
1000adcc:	4a23      	ldr	r2, [pc, #140]	; (1000ae5c <sms_pressure_ms58_calculate+0xa8>)
1000adce:	4691      	mov	r9, r2
1000add0:	0022      	movs	r2, r4
1000add2:	2100      	movs	r1, #0
1000add4:	47c8      	blx	r9
1000add6:	0249      	lsls	r1, r1, #9
1000add8:	0dc0      	lsrs	r0, r0, #23
1000adda:	4308      	orrs	r0, r1
1000addc:	23fa      	movs	r3, #250	; 0xfa
1000adde:	00db      	lsls	r3, r3, #3
1000ade0:	469c      	mov	ip, r3
1000ade2:	4460      	add	r0, ip
1000ade4:	6228      	str	r0, [r5, #32]
    /* tv2: 23282 * 2366 = 55085212 */
    tv2 = ((int64_t)pressure_device.hal.prom_values[4] * (int64_t)deltaT);
    /* tv3: 55085212 / 2^7 = 430353(.21875) */
    tv3 = (tv2 >> 7);
    /* offset: 2419851264 + 430353 = 2420281617 */
    offset = (tv1 + tv3);
1000ade6:	89a8      	ldrh	r0, [r5, #12]
1000ade8:	0022      	movs	r2, r4
1000adea:	9601      	str	r6, [sp, #4]
1000adec:	0033      	movs	r3, r6
1000adee:	2100      	movs	r1, #0
1000adf0:	47c8      	blx	r9
1000adf2:	064e      	lsls	r6, r1, #25
1000adf4:	09c2      	lsrs	r2, r0, #7
1000adf6:	4332      	orrs	r2, r6
1000adf8:	11cb      	asrs	r3, r1, #7
1000adfa:	892e      	ldrh	r6, [r5, #8]
1000adfc:	2100      	movs	r1, #0
1000adfe:	0430      	lsls	r0, r6, #16
1000ae00:	1812      	adds	r2, r2, r0
1000ae02:	414b      	adcs	r3, r1
1000ae04:	0016      	movs	r6, r2
1000ae06:	001f      	movs	r7, r3
    /* sensitivity: 1314881536 + 215500 = 1315097036 */
    sensitivity = (tv1 + tv3);

    /* P = D1*SENS - OFF = (D1*SENS/2^21 - OFF)/2^15 */
    /* tv1: (9085466 * 1315097036) / 2^21 = 5697378829(.612148284) */
    tv1 = (((int64_t)pressure_device.hal.adc_values[MS58_TYPE_PRESS] * sensitivity) >> 21);
1000ae08:	8968      	ldrh	r0, [r5, #10]
1000ae0a:	0022      	movs	r2, r4
1000ae0c:	9b01      	ldr	r3, [sp, #4]
1000ae0e:	2100      	movs	r1, #0
1000ae10:	47c8      	blx	r9
1000ae12:	060c      	lsls	r4, r1, #24
1000ae14:	0a02      	lsrs	r2, r0, #8
1000ae16:	4322      	orrs	r2, r4
1000ae18:	120b      	asrs	r3, r1, #8
1000ae1a:	88ec      	ldrh	r4, [r5, #6]
1000ae1c:	2100      	movs	r1, #0
1000ae1e:	03e0      	lsls	r0, r4, #15
1000ae20:	1880      	adds	r0, r0, r2
1000ae22:	4159      	adcs	r1, r3
1000ae24:	696a      	ldr	r2, [r5, #20]
1000ae26:	2300      	movs	r3, #0
1000ae28:	47c8      	blx	r9
    /* tv2: 5697378829 - 2420281617 = 3277097212 */
    tv2 = tv1 - offset;
    /* press: 3277097212 / 2^15 = 100009(.070190) */
    pressure_device.hal.pressure = (int32_t)(tv2 >> 15);
1000ae2a:	02cc      	lsls	r4, r1, #11
1000ae2c:	0d42      	lsrs	r2, r0, #21
1000ae2e:	4322      	orrs	r2, r4
1000ae30:	154b      	asrs	r3, r1, #21
1000ae32:	1b92      	subs	r2, r2, r6
1000ae34:	41bb      	sbcs	r3, r7
1000ae36:	0011      	movs	r1, r2
1000ae38:	045b      	lsls	r3, r3, #17
1000ae3a:	0bca      	lsrs	r2, r1, #15
1000ae3c:	431a      	orrs	r2, r3
1000ae3e:	61ea      	str	r2, [r5, #28]

    DBG_LOG_DEV("[sms_pressure_ms58_calculate] temperature = %ld  pressure = %ld", pressure_device.hal.temperature, pressure_device.hal.pressure);
1000ae40:	4807      	ldr	r0, [pc, #28]	; (1000ae60 <sms_pressure_ms58_calculate+0xac>)
1000ae42:	4b08      	ldr	r3, [pc, #32]	; (1000ae64 <sms_pressure_ms58_calculate+0xb0>)
1000ae44:	4798      	blx	r3
1000ae46:	69ea      	ldr	r2, [r5, #28]
1000ae48:	6a29      	ldr	r1, [r5, #32]
1000ae4a:	4807      	ldr	r0, [pc, #28]	; (1000ae68 <sms_pressure_ms58_calculate+0xb4>)
1000ae4c:	4b07      	ldr	r3, [pc, #28]	; (1000ae6c <sms_pressure_ms58_calculate+0xb8>)
1000ae4e:	4798      	blx	r3
}
1000ae50:	b002      	add	sp, #8
1000ae52:	bc04      	pop	{r2}
1000ae54:	4691      	mov	r9, r2
1000ae56:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ae58:	10019948 	.word	0x10019948
1000ae5c:	1001302d 	.word	0x1001302d
1000ae60:	10015df8 	.word	0x10015df8
1000ae64:	10014c41 	.word	0x10014c41
1000ae68:	100168c0 	.word	0x100168c0
1000ae6c:	10014b21 	.word	0x10014b21

1000ae70 <sms_pressure_poll_data>:

    return STATUS_OK;
}

void sms_pressure_poll_data(void)
{
1000ae70:	b510      	push	{r4, lr}
    if(ble_current_state == BLE_STATE_PAIRED) {
1000ae72:	4b11      	ldr	r3, [pc, #68]	; (1000aeb8 <sms_pressure_poll_data+0x48>)
1000ae74:	781b      	ldrb	r3, [r3, #0]
1000ae76:	2b22      	cmp	r3, #34	; 0x22
1000ae78:	d11d      	bne.n	1000aeb6 <sms_pressure_poll_data+0x46>
        DBG_LOG_DEV("[sms_pressure_poll_data]\tStarting data polling");
1000ae7a:	4810      	ldr	r0, [pc, #64]	; (1000aebc <sms_pressure_poll_data+0x4c>)
1000ae7c:	4b10      	ldr	r3, [pc, #64]	; (1000aec0 <sms_pressure_poll_data+0x50>)
1000ae7e:	4798      	blx	r3
1000ae80:	4810      	ldr	r0, [pc, #64]	; (1000aec4 <sms_pressure_poll_data+0x54>)
1000ae82:	4b11      	ldr	r3, [pc, #68]	; (1000aec8 <sms_pressure_poll_data+0x58>)
1000ae84:	4798      	blx	r3
        if(sms_pressure_ms58_read_data() != STATUS_OK) {
1000ae86:	4b11      	ldr	r3, [pc, #68]	; (1000aecc <sms_pressure_poll_data+0x5c>)
1000ae88:	4798      	blx	r3
1000ae8a:	2800      	cmp	r0, #0
1000ae8c:	d006      	beq.n	1000ae9c <sms_pressure_poll_data+0x2c>
            DBG_LOG_DEV("[sms_pressure_ms58_poll_data] problem reading ms58 data");
1000ae8e:	480b      	ldr	r0, [pc, #44]	; (1000aebc <sms_pressure_poll_data+0x4c>)
1000ae90:	4b0b      	ldr	r3, [pc, #44]	; (1000aec0 <sms_pressure_poll_data+0x50>)
1000ae92:	4798      	blx	r3
1000ae94:	480e      	ldr	r0, [pc, #56]	; (1000aed0 <sms_pressure_poll_data+0x60>)
1000ae96:	4b0c      	ldr	r3, [pc, #48]	; (1000aec8 <sms_pressure_poll_data+0x58>)
1000ae98:	4798      	blx	r3
1000ae9a:	e00c      	b.n	1000aeb6 <sms_pressure_poll_data+0x46>
        }
        else {
            if(pressure_device.hal.data_complete) {
1000ae9c:	2324      	movs	r3, #36	; 0x24
1000ae9e:	4a0d      	ldr	r2, [pc, #52]	; (1000aed4 <sms_pressure_poll_data+0x64>)
1000aea0:	5cd3      	ldrb	r3, [r2, r3]
1000aea2:	2b00      	cmp	r3, #0
1000aea4:	d007      	beq.n	1000aeb6 <sms_pressure_poll_data+0x46>
                pressure_device.hal.data_complete = false;
1000aea6:	2100      	movs	r1, #0
1000aea8:	2324      	movs	r3, #36	; 0x24
1000aeaa:	54d1      	strb	r1, [r2, r3]
                sms_pressure_ms58_calculate();
1000aeac:	4b0a      	ldr	r3, [pc, #40]	; (1000aed8 <sms_pressure_poll_data+0x68>)
1000aeae:	4798      	blx	r3
				ready_to_send[RTS_PRESSURE_POS] = true;
1000aeb0:	2201      	movs	r2, #1
1000aeb2:	4b0a      	ldr	r3, [pc, #40]	; (1000aedc <sms_pressure_poll_data+0x6c>)
1000aeb4:	705a      	strb	r2, [r3, #1]
                //sms_ble_send_characteristic(BLE_CHAR_PRESS);
        }
    }
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
    }        
}
1000aeb6:	bd10      	pop	{r4, pc}
1000aeb8:	100199e4 	.word	0x100199e4
1000aebc:	10015df8 	.word	0x10015df8
1000aec0:	10014c41 	.word	0x10014c41
1000aec4:	10016900 	.word	0x10016900
1000aec8:	10014b21 	.word	0x10014b21
1000aecc:	1000acdd 	.word	0x1000acdd
1000aed0:	10016930 	.word	0x10016930
1000aed4:	10019948 	.word	0x10019948
1000aed8:	1000adb5 	.word	0x1000adb5
1000aedc:	100199e8 	.word	0x100199e8

1000aee0 <sms_pressure_define_services>:
    DBG_LOG_DEV("[sms_pressure_ms58_calculate] temperature = %ld  pressure = %ld", pressure_device.hal.temperature, pressure_device.hal.pressure);
}


void sms_pressure_define_services(void)
{
1000aee0:	b510      	push	{r4, lr}
1000aee2:	b082      	sub	sp, #8
    at_ble_status_t status;
    uint8_t init_value = 0;
1000aee4:	466b      	mov	r3, sp
1000aee6:	1dda      	adds	r2, r3, #7
1000aee8:	2300      	movs	r3, #0
1000aeea:	7013      	strb	r3, [r2, #0]
    sms_ble_service_init(BLE_SERV_PRESSURE, &pressure_device.service_handler, &init_value);
1000aeec:	4c0d      	ldr	r4, [pc, #52]	; (1000af24 <sms_pressure_define_services+0x44>)
1000aeee:	0021      	movs	r1, r4
1000aef0:	2001      	movs	r0, #1
1000aef2:	4b0d      	ldr	r3, [pc, #52]	; (1000af28 <sms_pressure_define_services+0x48>)
1000aef4:	4798      	blx	r3
    if((status = sms_ble_primary_service_define(&pressure_device.service_handler)) != AT_BLE_SUCCESS) {
1000aef6:	0020      	movs	r0, r4
1000aef8:	4b0c      	ldr	r3, [pc, #48]	; (1000af2c <sms_pressure_define_services+0x4c>)
1000aefa:	4798      	blx	r3
1000aefc:	1e04      	subs	r4, r0, #0
1000aefe:	d007      	beq.n	1000af10 <sms_pressure_define_services+0x30>
        DBG_LOG("[sms_pressure_define_services]\tServices defining failed, reason 0x%x", status);
1000af00:	480b      	ldr	r0, [pc, #44]	; (1000af30 <sms_pressure_define_services+0x50>)
1000af02:	4b0c      	ldr	r3, [pc, #48]	; (1000af34 <sms_pressure_define_services+0x54>)
1000af04:	4798      	blx	r3
1000af06:	0021      	movs	r1, r4
1000af08:	480b      	ldr	r0, [pc, #44]	; (1000af38 <sms_pressure_define_services+0x58>)
1000af0a:	4b0c      	ldr	r3, [pc, #48]	; (1000af3c <sms_pressure_define_services+0x5c>)
1000af0c:	4798      	blx	r3
1000af0e:	e007      	b.n	1000af20 <sms_pressure_define_services+0x40>
    }
    else {
        DBG_LOG_DEV("[sms_pressure_define_services]\tServices defined, SMS pressure handle: %d", pressure_device.service_handler.serv_handle);
1000af10:	4807      	ldr	r0, [pc, #28]	; (1000af30 <sms_pressure_define_services+0x50>)
1000af12:	4b08      	ldr	r3, [pc, #32]	; (1000af34 <sms_pressure_define_services+0x54>)
1000af14:	4798      	blx	r3
1000af16:	4b0a      	ldr	r3, [pc, #40]	; (1000af40 <sms_pressure_define_services+0x60>)
1000af18:	8fd9      	ldrh	r1, [r3, #62]	; 0x3e
1000af1a:	480a      	ldr	r0, [pc, #40]	; (1000af44 <sms_pressure_define_services+0x64>)
1000af1c:	4b07      	ldr	r3, [pc, #28]	; (1000af3c <sms_pressure_define_services+0x5c>)
1000af1e:	4798      	blx	r3
    }
1000af20:	b002      	add	sp, #8
1000af22:	bd10      	pop	{r4, pc}
1000af24:	10019974 	.word	0x10019974
1000af28:	1000a0d5 	.word	0x1000a0d5
1000af2c:	1000a0b1 	.word	0x1000a0b1
1000af30:	10015df8 	.word	0x10015df8
1000af34:	10014c41 	.word	0x10014c41
1000af38:	10016968 	.word	0x10016968
1000af3c:	10014b21 	.word	0x10014b21
1000af40:	10019948 	.word	0x10019948
1000af44:	100169b0 	.word	0x100169b0

1000af48 <sms_sensors_interrupt_toggle>:
 */ 

#include "sms_sensors.h"

/* Sensors-related functions */
void sms_sensors_interrupt_toggle(bool mpu_int, bool press_int) {
1000af48:	b510      	push	{r4, lr}
1000af4a:	000c      	movs	r4, r1
    /* IMU --> IMU_DRDY */
    if(mpu_int) {
1000af4c:	2800      	cmp	r0, #0
1000af4e:	d007      	beq.n	1000af60 <sms_sensors_interrupt_toggle+0x18>
        mpu_device.state = MPU_STATE_ON;
1000af50:	2102      	movs	r1, #2
1000af52:	2330      	movs	r3, #48	; 0x30
1000af54:	4a15      	ldr	r2, [pc, #84]	; (1000afac <sms_sensors_interrupt_toggle+0x64>)
1000af56:	54d1      	strb	r1, [r2, r3]
        gpio_enable_callback(SMS_MPU_DRDY_PIN);
1000af58:	201e      	movs	r0, #30
1000af5a:	4b15      	ldr	r3, [pc, #84]	; (1000afb0 <sms_sensors_interrupt_toggle+0x68>)
1000af5c:	4798      	blx	r3
1000af5e:	e006      	b.n	1000af6e <sms_sensors_interrupt_toggle+0x26>
    }
    else {
        mpu_device.state = MPU_STATE_OFF;
1000af60:	2100      	movs	r1, #0
1000af62:	2330      	movs	r3, #48	; 0x30
1000af64:	4a11      	ldr	r2, [pc, #68]	; (1000afac <sms_sensors_interrupt_toggle+0x64>)
1000af66:	54d1      	strb	r1, [r2, r3]
        gpio_disable_callback(SMS_MPU_DRDY_PIN);
1000af68:	201e      	movs	r0, #30
1000af6a:	4b12      	ldr	r3, [pc, #72]	; (1000afb4 <sms_sensors_interrupt_toggle+0x6c>)
1000af6c:	4798      	blx	r3
     * Note: Since there is no direct mechanism to simply enable and disable
     *       the AON sleep timer interruption, we have to initialize it each
     *       time (and it starts running) and register the corresponding
     *       callback (and it enables the interrupt)
     */
    if(press_int) {
1000af6e:	2c00      	cmp	r4, #0
1000af70:	d010      	beq.n	1000af94 <sms_sensors_interrupt_toggle+0x4c>
        pressure_device.hal.current_state = MS58_STATE_CONV_PRESSURE;
1000af72:	4b11      	ldr	r3, [pc, #68]	; (1000afb8 <sms_sensors_interrupt_toggle+0x70>)
1000af74:	2103      	movs	r1, #3
1000af76:	2225      	movs	r2, #37	; 0x25
1000af78:	5499      	strb	r1, [r3, r2]
        pressure_device.state = PRESSURE_STATE_ON;
1000af7a:	3901      	subs	r1, #1
1000af7c:	3203      	adds	r2, #3
1000af7e:	5499      	strb	r1, [r3, r2]
        sms_timer_aon_init(SMS_PRESSURE_CONVERT_MS, AON_SLEEP_TIMER_RELOAD_MODE);
1000af80:	2100      	movs	r1, #0
1000af82:	480e      	ldr	r0, [pc, #56]	; (1000afbc <sms_sensors_interrupt_toggle+0x74>)
1000af84:	4b0e      	ldr	r3, [pc, #56]	; (1000afc0 <sms_sensors_interrupt_toggle+0x78>)
1000af86:	4798      	blx	r3
        sms_timer_aon_register_callback();
1000af88:	4b0e      	ldr	r3, [pc, #56]	; (1000afc4 <sms_sensors_interrupt_toggle+0x7c>)
1000af8a:	4798      	blx	r3
        sensors_active = true;
1000af8c:	2201      	movs	r2, #1
1000af8e:	4b0e      	ldr	r3, [pc, #56]	; (1000afc8 <sms_sensors_interrupt_toggle+0x80>)
1000af90:	701a      	strb	r2, [r3, #0]
1000af92:	e00a      	b.n	1000afaa <sms_sensors_interrupt_toggle+0x62>
    }
    else {
        pressure_device.hal.current_state = MS58_STATE_READY;
1000af94:	2102      	movs	r1, #2
1000af96:	2325      	movs	r3, #37	; 0x25
1000af98:	4a07      	ldr	r2, [pc, #28]	; (1000afb8 <sms_sensors_interrupt_toggle+0x70>)
1000af9a:	54d1      	strb	r1, [r2, r3]
        sms_timer_aon_disable();
1000af9c:	4b0b      	ldr	r3, [pc, #44]	; (1000afcc <sms_sensors_interrupt_toggle+0x84>)
1000af9e:	4798      	blx	r3
        sms_timer_aon_unregister_callback();
1000afa0:	4b0b      	ldr	r3, [pc, #44]	; (1000afd0 <sms_sensors_interrupt_toggle+0x88>)
1000afa2:	4798      	blx	r3
        sensors_active = false;
1000afa4:	2200      	movs	r2, #0
1000afa6:	4b08      	ldr	r3, [pc, #32]	; (1000afc8 <sms_sensors_interrupt_toggle+0x80>)
1000afa8:	701a      	strb	r2, [r3, #0]
    }
}
1000afaa:	bd10      	pop	{r4, pc}
1000afac:	1001983c 	.word	0x1001983c
1000afb0:	1000c1bd 	.word	0x1000c1bd
1000afb4:	1000c219 	.word	0x1000c219
1000afb8:	10019948 	.word	0x10019948
1000afbc:	00002664 	.word	0x00002664
1000afc0:	1000b131 	.word	0x1000b131
1000afc4:	1000b165 	.word	0x1000b165
1000afc8:	100199d8 	.word	0x100199d8
1000afcc:	1000b159 	.word	0x1000b159
1000afd0:	1000b185 	.word	0x1000b185

1000afd4 <sms_sensors_switch>:
    

void sms_sensors_switch(bool mpu_en, bool press_en)
{
1000afd4:	b510      	push	{r4, lr}
1000afd6:	000c      	movs	r4, r1
    /* IMU */
    if(mpu_en) {
1000afd8:	2800      	cmp	r0, #0
1000afda:	d016      	beq.n	1000b00a <sms_sensors_switch+0x36>
        if(sms_mpu_initialize()) {
1000afdc:	4b14      	ldr	r3, [pc, #80]	; (1000b030 <sms_sensors_switch+0x5c>)
1000afde:	4798      	blx	r3
1000afe0:	2800      	cmp	r0, #0
1000afe2:	d00a      	beq.n	1000affa <sms_sensors_switch+0x26>
            DBG_LOG_DEV("[sms_sensors_switch]\t\t\tCouldn't initialize MPU");
1000afe4:	4813      	ldr	r0, [pc, #76]	; (1000b034 <sms_sensors_switch+0x60>)
1000afe6:	4b14      	ldr	r3, [pc, #80]	; (1000b038 <sms_sensors_switch+0x64>)
1000afe8:	4798      	blx	r3
1000afea:	4814      	ldr	r0, [pc, #80]	; (1000b03c <sms_sensors_switch+0x68>)
1000afec:	4b14      	ldr	r3, [pc, #80]	; (1000b040 <sms_sensors_switch+0x6c>)
1000afee:	4798      	blx	r3
            gpio_pin_set_output_level(SMS_MPU_VCC_PIN, false);
1000aff0:	2100      	movs	r1, #0
1000aff2:	2006      	movs	r0, #6
1000aff4:	4b13      	ldr	r3, [pc, #76]	; (1000b044 <sms_sensors_switch+0x70>)
1000aff6:	4798      	blx	r3
1000aff8:	e00b      	b.n	1000b012 <sms_sensors_switch+0x3e>
        }
        else {
            mpu_device.hal.init_ok = true;
1000affa:	2201      	movs	r2, #1
1000affc:	4b12      	ldr	r3, [pc, #72]	; (1000b048 <sms_sensors_switch+0x74>)
1000affe:	711a      	strb	r2, [r3, #4]
            sms_sensors_interrupt_toggle(true, false);
1000b000:	2100      	movs	r1, #0
1000b002:	2001      	movs	r0, #1
1000b004:	4b11      	ldr	r3, [pc, #68]	; (1000b04c <sms_sensors_switch+0x78>)
1000b006:	4798      	blx	r3
1000b008:	e003      	b.n	1000b012 <sms_sensors_switch+0x3e>
        }
    }
    else {
        gpio_pin_set_output_level(SMS_MPU_VCC_PIN, false);
1000b00a:	2100      	movs	r1, #0
1000b00c:	2006      	movs	r0, #6
1000b00e:	4b0d      	ldr	r3, [pc, #52]	; (1000b044 <sms_sensors_switch+0x70>)
1000b010:	4798      	blx	r3
    }
    
    /* Pressure */
    if(press_en) {                
1000b012:	2c00      	cmp	r4, #0
1000b014:	d006      	beq.n	1000b024 <sms_sensors_switch+0x50>
        pressure_device.hal.current_state = MS58_STATE_RESETTING;
1000b016:	2101      	movs	r1, #1
1000b018:	2325      	movs	r3, #37	; 0x25
1000b01a:	4a0d      	ldr	r2, [pc, #52]	; (1000b050 <sms_sensors_switch+0x7c>)
1000b01c:	54d1      	strb	r1, [r2, r3]
        //pressure_device.hal.reset_done = false;
        //pressure_device.hal.init_ok = false;
        sms_pressure_startup();
1000b01e:	4b0d      	ldr	r3, [pc, #52]	; (1000b054 <sms_sensors_switch+0x80>)
1000b020:	4798      	blx	r3
1000b022:	e003      	b.n	1000b02c <sms_sensors_switch+0x58>
    }
    else {
        gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, false);
1000b024:	2100      	movs	r1, #0
1000b026:	2007      	movs	r0, #7
1000b028:	4b06      	ldr	r3, [pc, #24]	; (1000b044 <sms_sensors_switch+0x70>)
1000b02a:	4798      	blx	r3
    }
}
1000b02c:	bd10      	pop	{r4, pc}
1000b02e:	46c0      	nop			; (mov r8, r8)
1000b030:	1000a8cd 	.word	0x1000a8cd
1000b034:	10015df8 	.word	0x10015df8
1000b038:	10014c41 	.word	0x10014c41
1000b03c:	100169fc 	.word	0x100169fc
1000b040:	10014b21 	.word	0x10014b21
1000b044:	1000bf15 	.word	0x1000bf15
1000b048:	1001983c 	.word	0x1001983c
1000b04c:	1000af49 	.word	0x1000af49
1000b050:	10019948 	.word	0x10019948
1000b054:	1000ac49 	.word	0x1000ac49

1000b058 <sms_spi_master_configure>:
 *   + mode 3 on SPI0 @ 1 MHz for MPU-9250 IMU
 * - assign SS pin for each slave device
 * - enable SPI
 */ 
void sms_spi_master_configure(void)
{
1000b058:	b530      	push	{r4, r5, lr}
1000b05a:	b08d      	sub	sp, #52	; 0x34
    //DBG_LOG_DEV("[spi_master_configure]\tconfiguring SPI masters and attaching slaves...");

    /* Initialize ms58 spi slave device */
    struct spi_config spi_master_config;
    struct spi_slave_inst_config spi_slave_ms58_config;
    spi_slave_inst_get_config_defaults(&spi_slave_ms58_config);
1000b05c:	ac01      	add	r4, sp, #4
1000b05e:	0020      	movs	r0, r4
1000b060:	4b13      	ldr	r3, [pc, #76]	; (1000b0b0 <sms_spi_master_configure+0x58>)
1000b062:	4798      	blx	r3
    spi_slave_ms58_config.ss_pin = SMS_PRESSURE_SPI_SS_PIN;
1000b064:	2310      	movs	r3, #16
1000b066:	7023      	strb	r3, [r4, #0]
    spi_attach_slave(&spi_slave_ms58_instance, &spi_slave_ms58_config);
1000b068:	0021      	movs	r1, r4
1000b06a:	4812      	ldr	r0, [pc, #72]	; (1000b0b4 <sms_spi_master_configure+0x5c>)
1000b06c:	4b12      	ldr	r3, [pc, #72]	; (1000b0b8 <sms_spi_master_configure+0x60>)
1000b06e:	4798      	blx	r3
    

    /* Initialize SPI1 master for ms58 */
    spi_get_config_defaults(&spi_master_config);
1000b070:	ac02      	add	r4, sp, #8
1000b072:	0020      	movs	r0, r4
1000b074:	4b11      	ldr	r3, [pc, #68]	; (1000b0bc <sms_spi_master_configure+0x64>)
1000b076:	4798      	blx	r3
    spi_master_config.clock_divider = SPI_MASTER_MS58_CLOCK_DIV;
1000b078:	2368      	movs	r3, #104	; 0x68
1000b07a:	7123      	strb	r3, [r4, #4]
    spi_master_config.transfer_mode = SPI_MASTER_MS58_MODE;
1000b07c:	2300      	movs	r3, #0
1000b07e:	70a3      	strb	r3, [r4, #2]
    spi_master_config.pin_number_pad[0] = SPI_MASTER_MS58_PIN_SCK;
1000b080:	3311      	adds	r3, #17
1000b082:	60a3      	str	r3, [r4, #8]
    spi_master_config.pinmux_sel_pad[0] = SPI_MASTER_MS58_MUX_SCK;
1000b084:	3b0d      	subs	r3, #13
1000b086:	61a3      	str	r3, [r4, #24]
    spi_master_config.pin_number_pad[1] = SPI_MASTER_MS58_PIN_MOSI;
1000b088:	2213      	movs	r2, #19
1000b08a:	60e2      	str	r2, [r4, #12]
    spi_master_config.pinmux_sel_pad[1] = SPI_MASTER_MS58_MUX_MOSI;
1000b08c:	61e3      	str	r3, [r4, #28]
    spi_master_config.pin_number_pad[2] = SPI_MASTER_MS58_PIN_SSN;
1000b08e:	3a14      	subs	r2, #20
1000b090:	6122      	str	r2, [r4, #16]
    spi_master_config.pinmux_sel_pad[2] = SPI_MASTER_MS58_MUX_SSN;
1000b092:	6222      	str	r2, [r4, #32]
    spi_master_config.pin_number_pad[3] = SPI_MASTER_MS58_MISO;
1000b094:	3213      	adds	r2, #19
1000b096:	6162      	str	r2, [r4, #20]
    spi_master_config.pinmux_sel_pad[3] = SPI_MASTER_MS58_MUX_MISO;
1000b098:	6263      	str	r3, [r4, #36]	; 0x24
    spi_init(&spi_master_ms58_instance, SPI_MASTER_MS58_PORT, &spi_master_config);
1000b09a:	4d09      	ldr	r5, [pc, #36]	; (1000b0c0 <sms_spi_master_configure+0x68>)
1000b09c:	0022      	movs	r2, r4
1000b09e:	4909      	ldr	r1, [pc, #36]	; (1000b0c4 <sms_spi_master_configure+0x6c>)
1000b0a0:	0028      	movs	r0, r5
1000b0a2:	4b09      	ldr	r3, [pc, #36]	; (1000b0c8 <sms_spi_master_configure+0x70>)
1000b0a4:	4798      	blx	r3
    spi_enable(&spi_master_ms58_instance);
1000b0a6:	0028      	movs	r0, r5
1000b0a8:	4b08      	ldr	r3, [pc, #32]	; (1000b0cc <sms_spi_master_configure+0x74>)
1000b0aa:	4798      	blx	r3
}
1000b0ac:	b00d      	add	sp, #52	; 0x34
1000b0ae:	bd30      	pop	{r4, r5, pc}
1000b0b0:	1000b659 	.word	0x1000b659
1000b0b4:	100199ec 	.word	0x100199ec
1000b0b8:	1000b691 	.word	0x1000b691
1000b0bc:	1000b665 	.word	0x1000b665
1000b0c0:	100199f8 	.word	0x100199f8
1000b0c4:	40007000 	.word	0x40007000
1000b0c8:	1000b761 	.word	0x1000b761
1000b0cc:	1000b6d1 	.word	0x1000b6d1

1000b0d0 <sms_spi_master_transceive>:
/* SPI transceive function:
 * - enable selected slave
 * - start transceive blocking job
 * - when job returned, disable selected slave
 */
enum status_code sms_spi_master_transceive(struct spi_module *const module, struct spi_slave_inst *const slave, uint8_t *tx_data, uint8_t *rx_data, uint16_t len) {
1000b0d0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b0d2:	b083      	sub	sp, #12
1000b0d4:	0004      	movs	r4, r0
1000b0d6:	000d      	movs	r5, r1
1000b0d8:	9200      	str	r2, [sp, #0]
1000b0da:	9301      	str	r3, [sp, #4]
1000b0dc:	ab08      	add	r3, sp, #32
1000b0de:	881e      	ldrh	r6, [r3, #0]
    enum status_code retVal;
    /* Enable slave */
    //DBG_LOG_CONT_DEV(" selecting slave...");
    spi_select_slave(module, slave, true);
1000b0e0:	2201      	movs	r2, #1
1000b0e2:	4f08      	ldr	r7, [pc, #32]	; (1000b104 <sms_spi_master_transceive+0x34>)
1000b0e4:	47b8      	blx	r7
    /* Write SPI data */
    //DBG_LOG_CONT_DEV(" writing data...");
    retVal = spi_transceive_buffer_wait(module, tx_data, rx_data, len);
1000b0e6:	0033      	movs	r3, r6
1000b0e8:	9a01      	ldr	r2, [sp, #4]
1000b0ea:	9900      	ldr	r1, [sp, #0]
1000b0ec:	0020      	movs	r0, r4
1000b0ee:	4e06      	ldr	r6, [pc, #24]	; (1000b108 <sms_spi_master_transceive+0x38>)
1000b0f0:	47b0      	blx	r6
1000b0f2:	0006      	movs	r6, r0
    /* Disable slave */
    //DBG_LOG_CONT_DEV(" de-selecting slave...");
    spi_select_slave(module, slave, false);
1000b0f4:	2200      	movs	r2, #0
1000b0f6:	0029      	movs	r1, r5
1000b0f8:	0020      	movs	r0, r4
1000b0fa:	47b8      	blx	r7
    //DBG_LOG_CONT_DEV(" done!");
    return retVal;
}
1000b0fc:	0030      	movs	r0, r6
1000b0fe:	b003      	add	sp, #12
1000b100:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b102:	46c0      	nop			; (mov r8, r8)
1000b104:	1000b949 	.word	0x1000b949
1000b108:	1000b8c5 	.word	0x1000b8c5

1000b10c <sms_timer_aon_callback>:

#include "sms_timer.h"

/* AON SLEEP TIMER */
void sms_timer_aon_callback(void)
{
1000b10c:	b510      	push	{r4, lr}
    sms_current_interrupt.int_on = true;
1000b10e:	4b06      	ldr	r3, [pc, #24]	; (1000b128 <sms_timer_aon_callback+0x1c>)
1000b110:	2201      	movs	r2, #1
1000b112:	705a      	strb	r2, [r3, #1]
    sms_current_interrupt.source = INT_AON_TIMER;
1000b114:	3203      	adds	r2, #3
1000b116:	701a      	strb	r2, [r3, #0]
    send_plf_int_msg_ind(AON_SLEEP_TIMER_EXPIRY_CALLBACK, AON_TIMER_EXPIRED, NULL, 0);
1000b118:	2300      	movs	r3, #0
1000b11a:	2200      	movs	r2, #0
1000b11c:	2103      	movs	r1, #3
1000b11e:	2042      	movs	r0, #66	; 0x42
1000b120:	4c02      	ldr	r4, [pc, #8]	; (1000b12c <sms_timer_aon_callback+0x20>)
1000b122:	47a0      	blx	r4
}
1000b124:	bd10      	pop	{r4, pc}
1000b126:	46c0      	nop			; (mov r8, r8)
1000b128:	100199cc 	.word	0x100199cc
1000b12c:	1000ef71 	.word	0x1000ef71

1000b130 <sms_timer_aon_init>:

void sms_timer_aon_init(uint32_t cnt, enum aon_sleep_timer_mode cnt_mode)
{
1000b130:	b530      	push	{r4, r5, lr}
1000b132:	b083      	sub	sp, #12
1000b134:	0004      	movs	r4, r0
1000b136:	000d      	movs	r5, r1
    struct aon_sleep_timer_config config_aon_sleep_timer;
    aon_sleep_timer_get_config_defaults(&config_aon_sleep_timer);
1000b138:	4668      	mov	r0, sp
1000b13a:	4b05      	ldr	r3, [pc, #20]	; (1000b150 <sms_timer_aon_init+0x20>)
1000b13c:	4798      	blx	r3
    config_aon_sleep_timer.mode = cnt_mode;
1000b13e:	466b      	mov	r3, sp
1000b140:	705d      	strb	r5, [r3, #1]
    config_aon_sleep_timer.counter = cnt;
1000b142:	9401      	str	r4, [sp, #4]
    aon_sleep_timer_init(&config_aon_sleep_timer);
1000b144:	4668      	mov	r0, sp
1000b146:	4b03      	ldr	r3, [pc, #12]	; (1000b154 <sms_timer_aon_init+0x24>)
1000b148:	4798      	blx	r3
}
1000b14a:	b003      	add	sp, #12
1000b14c:	bd30      	pop	{r4, r5, pc}
1000b14e:	46c0      	nop			; (mov r8, r8)
1000b150:	10008169 	.word	0x10008169
1000b154:	100081dd 	.word	0x100081dd

1000b158 <sms_timer_aon_disable>:

void sms_timer_aon_disable(void)
{
1000b158:	b510      	push	{r4, lr}
    aon_sleep_timer_disable();
1000b15a:	4b01      	ldr	r3, [pc, #4]	; (1000b160 <sms_timer_aon_disable+0x8>)
1000b15c:	4798      	blx	r3
}
1000b15e:	bd10      	pop	{r4, pc}
1000b160:	10008179 	.word	0x10008179

1000b164 <sms_timer_aon_register_callback>:

void sms_timer_aon_register_callback(void)
{
1000b164:	b510      	push	{r4, lr}
    aon_sleep_timer_register_callback(sms_timer_aon_callback);
1000b166:	4804      	ldr	r0, [pc, #16]	; (1000b178 <sms_timer_aon_register_callback+0x14>)
1000b168:	4b04      	ldr	r3, [pc, #16]	; (1000b17c <sms_timer_aon_register_callback+0x18>)
1000b16a:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000b16c:	2280      	movs	r2, #128	; 0x80
1000b16e:	0512      	lsls	r2, r2, #20
1000b170:	4b03      	ldr	r3, [pc, #12]	; (1000b180 <sms_timer_aon_register_callback+0x1c>)
1000b172:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(AON_SLEEP_TIMER0_IRQn);
}
1000b174:	bd10      	pop	{r4, pc}
1000b176:	46c0      	nop			; (mov r8, r8)
1000b178:	1000b10d 	.word	0x1000b10d
1000b17c:	100081c5 	.word	0x100081c5
1000b180:	e000e100 	.word	0xe000e100

1000b184 <sms_timer_aon_unregister_callback>:

void sms_timer_aon_unregister_callback(void)
{
1000b184:	b510      	push	{r4, lr}
    aon_sleep_timer_unregister_callback();
1000b186:	4b04      	ldr	r3, [pc, #16]	; (1000b198 <sms_timer_aon_unregister_callback+0x14>)
1000b188:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000b18a:	2180      	movs	r1, #128	; 0x80
1000b18c:	0509      	lsls	r1, r1, #20
1000b18e:	2380      	movs	r3, #128	; 0x80
1000b190:	4a02      	ldr	r2, [pc, #8]	; (1000b19c <sms_timer_aon_unregister_callback+0x18>)
1000b192:	50d1      	str	r1, [r2, r3]
    NVIC_DisableIRQ(AON_SLEEP_TIMER0_IRQn);
}
1000b194:	bd10      	pop	{r4, pc}
1000b196:	46c0      	nop			; (mov r8, r8)
1000b198:	100081d1 	.word	0x100081d1
1000b19c:	e000e100 	.word	0xe000e100

1000b1a0 <sms_dualtimer_init>:
    count = (uint32_t *)0;
}

/* DUALTIMER */
void sms_dualtimer_init(void)
{
1000b1a0:	b510      	push	{r4, lr}
1000b1a2:	b088      	sub	sp, #32
    struct dualtimer_config config_dualtimer;
    dualtimer_get_config_defaults(&config_dualtimer);
1000b1a4:	ac01      	add	r4, sp, #4
1000b1a6:	0020      	movs	r0, r4
1000b1a8:	4b08      	ldr	r3, [pc, #32]	; (1000b1cc <sms_dualtimer_init+0x2c>)
1000b1aa:	4798      	blx	r3

    config_dualtimer.timer1.load_value = SMS_DUALTIMER_LOAD_S;
1000b1ac:	4a08      	ldr	r2, [pc, #32]	; (1000b1d0 <sms_dualtimer_init+0x30>)
1000b1ae:	60a2      	str	r2, [r4, #8]
    config_dualtimer.timer1.counter_mode = DUALTIMER_ONE_SHOT_MODE;
1000b1b0:	2300      	movs	r3, #0
1000b1b2:	7063      	strb	r3, [r4, #1]
    config_dualtimer.timer2.load_value = SMS_DUALTIMER_LOAD_S;
1000b1b4:	6162      	str	r2, [r4, #20]
    config_dualtimer.timer2.counter_mode = DUALTIMER_ONE_SHOT_MODE;
1000b1b6:	7363      	strb	r3, [r4, #13]

    dualtimer_init(&config_dualtimer);
1000b1b8:	0020      	movs	r0, r4
1000b1ba:	4b06      	ldr	r3, [pc, #24]	; (1000b1d4 <sms_dualtimer_init+0x34>)
1000b1bc:	4798      	blx	r3
    dualtimer_disable(DUALTIMER_TIMER1);
1000b1be:	2000      	movs	r0, #0
1000b1c0:	4c05      	ldr	r4, [pc, #20]	; (1000b1d8 <sms_dualtimer_init+0x38>)
1000b1c2:	47a0      	blx	r4
    dualtimer_disable(DUALTIMER_TIMER2);
1000b1c4:	2001      	movs	r0, #1
1000b1c6:	47a0      	blx	r4
}
1000b1c8:	b008      	add	sp, #32
1000b1ca:	bd10      	pop	{r4, pc}
1000b1cc:	1000b9ad 	.word	0x1000b9ad
1000b1d0:	018cba80 	.word	0x018cba80
1000b1d4:	1000ba41 	.word	0x1000ba41
1000b1d8:	1000ba1d 	.word	0x1000ba1d

1000b1dc <sms_dualtimer_register_callback>:

void sms_dualtimer_register_callback(enum dualtimer_timer tmr, sms_dualtimer_callback_t cb_handler)
{
1000b1dc:	b510      	push	{r4, lr}
1000b1de:	0004      	movs	r4, r0
    dualtimer_register_callback(tmr, cb_handler);
1000b1e0:	4b02      	ldr	r3, [pc, #8]	; (1000b1ec <sms_dualtimer_register_callback+0x10>)
1000b1e2:	4798      	blx	r3
    NVIC_EnableIRQ(DUALTIMER0_IRQn);
}

void sms_dualtimer_stop(enum dualtimer_timer tmr)
{
    dualtimer_disable(tmr);
1000b1e4:	0020      	movs	r0, r4
1000b1e6:	4b02      	ldr	r3, [pc, #8]	; (1000b1f0 <sms_dualtimer_register_callback+0x14>)
1000b1e8:	4798      	blx	r3

void sms_dualtimer_register_callback(enum dualtimer_timer tmr, sms_dualtimer_callback_t cb_handler)
{
    dualtimer_register_callback(tmr, cb_handler);
    sms_dualtimer_stop(tmr);
}
1000b1ea:	bd10      	pop	{r4, pc}
1000b1ec:	1000bb45 	.word	0x1000bb45
1000b1f0:	1000ba1d 	.word	0x1000ba1d

1000b1f4 <sms_dualtimer_start>:

void sms_dualtimer_start(timer_unit_type_t unit, uint32_t delay, enum dualtimer_timer tmr)
{
1000b1f4:	b510      	push	{r4, lr}
1000b1f6:	0014      	movs	r4, r2
    uint32_t timer_load = 1;
    switch(unit) {
1000b1f8:	2801      	cmp	r0, #1
1000b1fa:	d006      	beq.n	1000b20a <sms_dualtimer_start+0x16>
1000b1fc:	2800      	cmp	r0, #0
1000b1fe:	d002      	beq.n	1000b206 <sms_dualtimer_start+0x12>
1000b200:	2802      	cmp	r0, #2
1000b202:	d004      	beq.n	1000b20e <sms_dualtimer_start+0x1a>
1000b204:	e005      	b.n	1000b212 <sms_dualtimer_start+0x1e>
        case TIMER_UNIT_US:
        timer_load = SMS_DUALTIMER_LOAD_US;
1000b206:	221a      	movs	r2, #26
1000b208:	e004      	b.n	1000b214 <sms_dualtimer_start+0x20>
        break;
        
        case TIMER_UNIT_MS:
        timer_load = SMS_DUALTIMER_LOAD_MS;
1000b20a:	4a0c      	ldr	r2, [pc, #48]	; (1000b23c <sms_dualtimer_start+0x48>)
        break;
1000b20c:	e002      	b.n	1000b214 <sms_dualtimer_start+0x20>
        
        case TIMER_UNIT_S:
        timer_load = SMS_DUALTIMER_LOAD_S;
1000b20e:	4a0c      	ldr	r2, [pc, #48]	; (1000b240 <sms_dualtimer_start+0x4c>)
        break;
1000b210:	e000      	b.n	1000b214 <sms_dualtimer_start+0x20>
    sms_dualtimer_stop(tmr);
}

void sms_dualtimer_start(timer_unit_type_t unit, uint32_t delay, enum dualtimer_timer tmr)
{
    uint32_t timer_load = 1;
1000b212:	2201      	movs	r2, #1
        
        default:
        break;
    }
    
    if(delay <= 0) {
1000b214:	2900      	cmp	r1, #0
1000b216:	d101      	bne.n	1000b21c <sms_dualtimer_start+0x28>
        //DBG_LOG("[sms_dualtimer_start]\tWarning! Delay value < 0... setting to 1000");
        delay = 1000;
1000b218:	21fa      	movs	r1, #250	; 0xfa
1000b21a:	0089      	lsls	r1, r1, #2
    }
    
    ulp_ready = false;
1000b21c:	2000      	movs	r0, #0
1000b21e:	4b09      	ldr	r3, [pc, #36]	; (1000b244 <sms_dualtimer_start+0x50>)
1000b220:	7018      	strb	r0, [r3, #0]
    //DBG_LOG_DEV("[sms_dualtimer_start]\t\tStarting timer%d... load: %ld, delay: %ld", (tmr+1), timer_load, delay);
    dualtimer_set_counter(tmr, DUALTIMER_SET_CURRUNT_REG, timer_load * delay);
1000b222:	434a      	muls	r2, r1
1000b224:	2100      	movs	r1, #0
1000b226:	0020      	movs	r0, r4
1000b228:	4b07      	ldr	r3, [pc, #28]	; (1000b248 <sms_dualtimer_start+0x54>)
1000b22a:	4798      	blx	r3
    dualtimer_enable(tmr);
1000b22c:	0020      	movs	r0, r4
1000b22e:	4b07      	ldr	r3, [pc, #28]	; (1000b24c <sms_dualtimer_start+0x58>)
1000b230:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000b232:	2280      	movs	r2, #128	; 0x80
1000b234:	01d2      	lsls	r2, r2, #7
1000b236:	4b06      	ldr	r3, [pc, #24]	; (1000b250 <sms_dualtimer_start+0x5c>)
1000b238:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DUALTIMER0_IRQn);
}
1000b23a:	bd10      	pop	{r4, pc}
1000b23c:	00006590 	.word	0x00006590
1000b240:	018cba80 	.word	0x018cba80
1000b244:	100198cd 	.word	0x100198cd
1000b248:	1000b9d1 	.word	0x1000b9d1
1000b24c:	1000b9f9 	.word	0x1000b9f9
1000b250:	e000e100 	.word	0xe000e100

1000b254 <sms_dualtimer_stop>:

void sms_dualtimer_stop(enum dualtimer_timer tmr)
{
1000b254:	b510      	push	{r4, lr}
    dualtimer_disable(tmr);
1000b256:	4b01      	ldr	r3, [pc, #4]	; (1000b25c <sms_dualtimer_stop+0x8>)
1000b258:	4798      	blx	r3
}
1000b25a:	bd10      	pop	{r4, pc}
1000b25c:	1000ba1d 	.word	0x1000ba1d

1000b260 <sms_dualtimer1_cb>:

void sms_dualtimer1_cb(void)
{
1000b260:	b510      	push	{r4, lr}
    sms_current_interrupt.int_on = true;
1000b262:	4b06      	ldr	r3, [pc, #24]	; (1000b27c <sms_dualtimer1_cb+0x1c>)
1000b264:	2201      	movs	r2, #1
1000b266:	705a      	strb	r2, [r3, #1]
    sms_current_interrupt.source = INT_DUALTIMER1;
1000b268:	3204      	adds	r2, #4
1000b26a:	701a      	strb	r2, [r3, #0]
    send_plf_int_msg_ind(DUALTIMER_TIMER1_CALLBACK, TIMER_EXPIRED_CALLBACK_TYPE_DETECT, NULL, 0);
1000b26c:	2300      	movs	r3, #0
1000b26e:	2200      	movs	r2, #0
1000b270:	2101      	movs	r1, #1
1000b272:	2040      	movs	r0, #64	; 0x40
1000b274:	4c02      	ldr	r4, [pc, #8]	; (1000b280 <sms_dualtimer1_cb+0x20>)
1000b276:	47a0      	blx	r4
}
1000b278:	bd10      	pop	{r4, pc}
1000b27a:	46c0      	nop			; (mov r8, r8)
1000b27c:	100199cc 	.word	0x100199cc
1000b280:	1000ef71 	.word	0x1000ef71

1000b284 <sms_dualtimer2_cb>:

void sms_dualtimer2_cb(void)
{
1000b284:	b510      	push	{r4, lr}
    sms_current_interrupt.int_on = true;
1000b286:	4b06      	ldr	r3, [pc, #24]	; (1000b2a0 <sms_dualtimer2_cb+0x1c>)
1000b288:	2201      	movs	r2, #1
1000b28a:	705a      	strb	r2, [r3, #1]
    sms_current_interrupt.source = INT_DUALTIMER2;
1000b28c:	3205      	adds	r2, #5
1000b28e:	701a      	strb	r2, [r3, #0]
    send_plf_int_msg_ind(DUALTIMER_TIMER2_CALLBACK, TIMER_EXPIRED_CALLBACK_TYPE_DETECT, NULL, 0);
1000b290:	2300      	movs	r3, #0
1000b292:	2200      	movs	r2, #0
1000b294:	2101      	movs	r1, #1
1000b296:	2041      	movs	r0, #65	; 0x41
1000b298:	4c02      	ldr	r4, [pc, #8]	; (1000b2a4 <sms_dualtimer2_cb+0x20>)
1000b29a:	47a0      	blx	r4
}
1000b29c:	bd10      	pop	{r4, pc}
1000b29e:	46c0      	nop			; (mov r8, r8)
1000b2a0:	100199cc 	.word	0x100199cc
1000b2a4:	1000ef71 	.word	0x1000ef71

1000b2a8 <sms_dualtimer1_fn>:


void sms_dualtimer1_fn(void)
{
1000b2a8:	b510      	push	{r4, lr}
    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
    switch(timer1_current_mode) {
1000b2aa:	4b7c      	ldr	r3, [pc, #496]	; (1000b49c <sms_dualtimer1_fn+0x1f4>)
1000b2ac:	781b      	ldrb	r3, [r3, #0]
1000b2ae:	b2db      	uxtb	r3, r3
1000b2b0:	2b01      	cmp	r3, #1
1000b2b2:	d003      	beq.n	1000b2bc <sms_dualtimer1_fn+0x14>
1000b2b4:	2b02      	cmp	r3, #2
1000b2b6:	d100      	bne.n	1000b2ba <sms_dualtimer1_fn+0x12>
1000b2b8:	e0ae      	b.n	1000b418 <sms_dualtimer1_fn+0x170>
1000b2ba:	e0e7      	b.n	1000b48c <sms_dualtimer1_fn+0x1e4>
        /* Timer1 mode = STARTUP */
        case TIMER1_MODE_STARTUP:
        {
            timer1_current_mode = TIMER1_MODE_NONE;
1000b2bc:	2200      	movs	r2, #0
1000b2be:	4b77      	ldr	r3, [pc, #476]	; (1000b49c <sms_dualtimer1_fn+0x1f4>)
1000b2c0:	701a      	strb	r2, [r3, #0]
            button_instance.previous_state = button_instance.current_state;
1000b2c2:	4c77      	ldr	r4, [pc, #476]	; (1000b4a0 <sms_dualtimer1_fn+0x1f8>)
1000b2c4:	7863      	ldrb	r3, [r4, #1]
1000b2c6:	7023      	strb	r3, [r4, #0]
            button_instance.current_state = sms_button_get_state();
1000b2c8:	4b76      	ldr	r3, [pc, #472]	; (1000b4a4 <sms_dualtimer1_fn+0x1fc>)
1000b2ca:	4798      	blx	r3
1000b2cc:	7060      	strb	r0, [r4, #1]
            sms_monitor_get_states("[sms_dualtimer1_fn]");
1000b2ce:	4876      	ldr	r0, [pc, #472]	; (1000b4a8 <sms_dualtimer1_fn+0x200>)
1000b2d0:	4b76      	ldr	r3, [pc, #472]	; (1000b4ac <sms_dualtimer1_fn+0x204>)
1000b2d2:	4798      	blx	r3
            
            switch(button_instance.previous_state) {
1000b2d4:	7823      	ldrb	r3, [r4, #0]
1000b2d6:	2b01      	cmp	r3, #1
1000b2d8:	d002      	beq.n	1000b2e0 <sms_dualtimer1_fn+0x38>
1000b2da:	2b02      	cmp	r3, #2
1000b2dc:	d04c      	beq.n	1000b378 <sms_dualtimer1_fn+0xd0>
1000b2de:	e093      	b.n	1000b408 <sms_dualtimer1_fn+0x160>
                // --- Timer1 mode = STARTUP: switch prev_state ---
                case BUTTON_STATE_B0:
                switch(button_instance.current_state) {
1000b2e0:	4b6f      	ldr	r3, [pc, #444]	; (1000b4a0 <sms_dualtimer1_fn+0x1f8>)
1000b2e2:	785b      	ldrb	r3, [r3, #1]
1000b2e4:	2b01      	cmp	r3, #1
1000b2e6:	d002      	beq.n	1000b2ee <sms_dualtimer1_fn+0x46>
1000b2e8:	2b02      	cmp	r3, #2
1000b2ea:	d023      	beq.n	1000b334 <sms_dualtimer1_fn+0x8c>
1000b2ec:	e03b      	b.n	1000b366 <sms_dualtimer1_fn+0xbe>
                    // --- prev_state = b0: switch current_state ---
                    case BUTTON_STATE_B0:
                    if(ble_current_state == BLE_STATE_POWEROFF) {
1000b2ee:	4b70      	ldr	r3, [pc, #448]	; (1000b4b0 <sms_dualtimer1_fn+0x208>)
1000b2f0:	781b      	ldrb	r3, [r3, #0]
1000b2f2:	2b00      	cmp	r3, #0
1000b2f4:	d115      	bne.n	1000b322 <sms_dualtimer1_fn+0x7a>
                        sms_btn_cnt++;
1000b2f6:	4a6f      	ldr	r2, [pc, #444]	; (1000b4b4 <sms_dualtimer1_fn+0x20c>)
1000b2f8:	7813      	ldrb	r3, [r2, #0]
1000b2fa:	3301      	adds	r3, #1
1000b2fc:	b2db      	uxtb	r3, r3
1000b2fe:	7013      	strb	r3, [r2, #0]
                        if(sms_btn_cnt >= SMS_BTN_STARTUP_CNT) {
1000b300:	2b0f      	cmp	r3, #15
1000b302:	d905      	bls.n	1000b310 <sms_dualtimer1_fn+0x68>
                            timer1_current_mode = TIMER1_MODE_NONE;
1000b304:	2200      	movs	r2, #0
1000b306:	4b65      	ldr	r3, [pc, #404]	; (1000b49c <sms_dualtimer1_fn+0x1f4>)
1000b308:	701a      	strb	r2, [r3, #0]
                            sms_ble_startup();
1000b30a:	4b6b      	ldr	r3, [pc, #428]	; (1000b4b8 <sms_dualtimer1_fn+0x210>)
1000b30c:	4798      	blx	r3
1000b30e:	e0c4      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                        }
                        else {
                            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                            timer1_current_mode = TIMER1_MODE_STARTUP;
1000b310:	2201      	movs	r2, #1
1000b312:	4b62      	ldr	r3, [pc, #392]	; (1000b49c <sms_dualtimer1_fn+0x1f4>)
1000b314:	701a      	strb	r2, [r3, #0]
                            //ulp_ready = false;
                            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000b316:	2200      	movs	r2, #0
1000b318:	21fa      	movs	r1, #250	; 0xfa
1000b31a:	2001      	movs	r0, #1
1000b31c:	4b67      	ldr	r3, [pc, #412]	; (1000b4bc <sms_dualtimer1_fn+0x214>)
1000b31e:	4798      	blx	r3
1000b320:	e0bb      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                        }
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b322:	4b67      	ldr	r3, [pc, #412]	; (1000b4c0 <sms_dualtimer1_fn+0x218>)
1000b324:	781b      	ldrb	r3, [r3, #0]
1000b326:	2b00      	cmp	r3, #0
1000b328:	d000      	beq.n	1000b32c <sms_dualtimer1_fn+0x84>
1000b32a:	e0b6      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                            //release_sleep_lock();
                            ulp_ready = true;
1000b32c:	2201      	movs	r2, #1
1000b32e:	4b65      	ldr	r3, [pc, #404]	; (1000b4c4 <sms_dualtimer1_fn+0x21c>)
1000b330:	701a      	strb	r2, [r3, #0]
1000b332:	e0b2      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                    }
                    break;
                    
                    // --- prev_state = b0: switch current_state ---
                    case BUTTON_STATE_B1:
                    if(ble_current_state == BLE_STATE_POWEROFF) {
1000b334:	4b5e      	ldr	r3, [pc, #376]	; (1000b4b0 <sms_dualtimer1_fn+0x208>)
1000b336:	781b      	ldrb	r3, [r3, #0]
1000b338:	2b00      	cmp	r3, #0
1000b33a:	d10b      	bne.n	1000b354 <sms_dualtimer1_fn+0xac>
                        sms_btn_cnt = 0;
1000b33c:	2200      	movs	r2, #0
1000b33e:	4b5d      	ldr	r3, [pc, #372]	; (1000b4b4 <sms_dualtimer1_fn+0x20c>)
1000b340:	701a      	strb	r2, [r3, #0]
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        timer1_current_mode = TIMER1_MODE_STARTUP;
1000b342:	3201      	adds	r2, #1
1000b344:	4b55      	ldr	r3, [pc, #340]	; (1000b49c <sms_dualtimer1_fn+0x1f4>)
1000b346:	701a      	strb	r2, [r3, #0]
                        //ulp_ready = false;
                        sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_STARTUP_MS, DUALTIMER_TIMER1);
1000b348:	2200      	movs	r2, #0
1000b34a:	2164      	movs	r1, #100	; 0x64
1000b34c:	2001      	movs	r0, #1
1000b34e:	4b5b      	ldr	r3, [pc, #364]	; (1000b4bc <sms_dualtimer1_fn+0x214>)
1000b350:	4798      	blx	r3
1000b352:	e0a2      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b354:	4b5a      	ldr	r3, [pc, #360]	; (1000b4c0 <sms_dualtimer1_fn+0x218>)
1000b356:	781b      	ldrb	r3, [r3, #0]
1000b358:	2b00      	cmp	r3, #0
1000b35a:	d000      	beq.n	1000b35e <sms_dualtimer1_fn+0xb6>
1000b35c:	e09d      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                            //release_sleep_lock();
                            ulp_ready = true;
1000b35e:	2201      	movs	r2, #1
1000b360:	4b58      	ldr	r3, [pc, #352]	; (1000b4c4 <sms_dualtimer1_fn+0x21c>)
1000b362:	701a      	strb	r2, [r3, #0]
1000b364:	e099      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                    // --- prev_state = b0: switch current_state ---
                    case BUTTON_STATE_BOTH:
                    case BUTTON_STATE_NONE:
                    default:
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b366:	4b56      	ldr	r3, [pc, #344]	; (1000b4c0 <sms_dualtimer1_fn+0x218>)
1000b368:	781b      	ldrb	r3, [r3, #0]
1000b36a:	2b00      	cmp	r3, #0
1000b36c:	d000      	beq.n	1000b370 <sms_dualtimer1_fn+0xc8>
1000b36e:	e094      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                        //release_sleep_lock();
                        ulp_ready = true;
1000b370:	2201      	movs	r2, #1
1000b372:	4b54      	ldr	r3, [pc, #336]	; (1000b4c4 <sms_dualtimer1_fn+0x21c>)
1000b374:	701a      	strb	r2, [r3, #0]
1000b376:	e090      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                }
                break;
                
                // --- Timer1 mode = STARTUP: switch prev_state ---
                case BUTTON_STATE_B1:
                switch(button_instance.current_state) {
1000b378:	4b49      	ldr	r3, [pc, #292]	; (1000b4a0 <sms_dualtimer1_fn+0x1f8>)
1000b37a:	785b      	ldrb	r3, [r3, #1]
1000b37c:	2b01      	cmp	r3, #1
1000b37e:	d023      	beq.n	1000b3c8 <sms_dualtimer1_fn+0x120>
1000b380:	2b02      	cmp	r3, #2
1000b382:	d139      	bne.n	1000b3f8 <sms_dualtimer1_fn+0x150>
                    // --- prev_state = b1: switch current_state ---
                    case BUTTON_STATE_B1:
                    if(ble_current_state == BLE_STATE_POWEROFF) {
1000b384:	4b4a      	ldr	r3, [pc, #296]	; (1000b4b0 <sms_dualtimer1_fn+0x208>)
1000b386:	781b      	ldrb	r3, [r3, #0]
1000b388:	2b00      	cmp	r3, #0
1000b38a:	d115      	bne.n	1000b3b8 <sms_dualtimer1_fn+0x110>
                        sms_btn_cnt++;
1000b38c:	4a49      	ldr	r2, [pc, #292]	; (1000b4b4 <sms_dualtimer1_fn+0x20c>)
1000b38e:	7813      	ldrb	r3, [r2, #0]
1000b390:	3301      	adds	r3, #1
1000b392:	b2db      	uxtb	r3, r3
1000b394:	7013      	strb	r3, [r2, #0]
                        if(sms_btn_cnt >= SMS_BTN_STARTUP_CNT) {
1000b396:	2b0f      	cmp	r3, #15
1000b398:	d905      	bls.n	1000b3a6 <sms_dualtimer1_fn+0xfe>
                            timer1_current_mode = TIMER1_MODE_NONE;
1000b39a:	2200      	movs	r2, #0
1000b39c:	4b3f      	ldr	r3, [pc, #252]	; (1000b49c <sms_dualtimer1_fn+0x1f4>)
1000b39e:	701a      	strb	r2, [r3, #0]
                            sms_ble_startup();
1000b3a0:	4b45      	ldr	r3, [pc, #276]	; (1000b4b8 <sms_dualtimer1_fn+0x210>)
1000b3a2:	4798      	blx	r3
1000b3a4:	e079      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                        }
                        else {
                            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                            timer1_current_mode = TIMER1_MODE_STARTUP;
1000b3a6:	2201      	movs	r2, #1
1000b3a8:	4b3c      	ldr	r3, [pc, #240]	; (1000b49c <sms_dualtimer1_fn+0x1f4>)
1000b3aa:	701a      	strb	r2, [r3, #0]
                            //ulp_ready = false;
                            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000b3ac:	2200      	movs	r2, #0
1000b3ae:	21fa      	movs	r1, #250	; 0xfa
1000b3b0:	2001      	movs	r0, #1
1000b3b2:	4b42      	ldr	r3, [pc, #264]	; (1000b4bc <sms_dualtimer1_fn+0x214>)
1000b3b4:	4798      	blx	r3
1000b3b6:	e070      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                        }
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b3b8:	4b41      	ldr	r3, [pc, #260]	; (1000b4c0 <sms_dualtimer1_fn+0x218>)
1000b3ba:	781b      	ldrb	r3, [r3, #0]
1000b3bc:	2b00      	cmp	r3, #0
1000b3be:	d16c      	bne.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                            //release_sleep_lock();
                            ulp_ready = true;
1000b3c0:	2201      	movs	r2, #1
1000b3c2:	4b40      	ldr	r3, [pc, #256]	; (1000b4c4 <sms_dualtimer1_fn+0x21c>)
1000b3c4:	701a      	strb	r2, [r3, #0]
1000b3c6:	e068      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                    }
                    break;
                    
                    // --- prev_state = b1: switch current_state ---
                    case BUTTON_STATE_B0:
                    if(ble_current_state == BLE_STATE_POWEROFF) {
1000b3c8:	4b39      	ldr	r3, [pc, #228]	; (1000b4b0 <sms_dualtimer1_fn+0x208>)
1000b3ca:	781b      	ldrb	r3, [r3, #0]
1000b3cc:	2b00      	cmp	r3, #0
1000b3ce:	d10b      	bne.n	1000b3e8 <sms_dualtimer1_fn+0x140>
                        sms_btn_cnt = 0;
1000b3d0:	2200      	movs	r2, #0
1000b3d2:	4b38      	ldr	r3, [pc, #224]	; (1000b4b4 <sms_dualtimer1_fn+0x20c>)
1000b3d4:	701a      	strb	r2, [r3, #0]
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        timer1_current_mode = TIMER1_MODE_STARTUP;
1000b3d6:	3201      	adds	r2, #1
1000b3d8:	4b30      	ldr	r3, [pc, #192]	; (1000b49c <sms_dualtimer1_fn+0x1f4>)
1000b3da:	701a      	strb	r2, [r3, #0]
                        //ulp_ready = false;
                        sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_STARTUP_MS, DUALTIMER_TIMER1);
1000b3dc:	2200      	movs	r2, #0
1000b3de:	2164      	movs	r1, #100	; 0x64
1000b3e0:	2001      	movs	r0, #1
1000b3e2:	4b36      	ldr	r3, [pc, #216]	; (1000b4bc <sms_dualtimer1_fn+0x214>)
1000b3e4:	4798      	blx	r3
1000b3e6:	e058      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b3e8:	4b35      	ldr	r3, [pc, #212]	; (1000b4c0 <sms_dualtimer1_fn+0x218>)
1000b3ea:	781b      	ldrb	r3, [r3, #0]
1000b3ec:	2b00      	cmp	r3, #0
1000b3ee:	d154      	bne.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                            //release_sleep_lock();
                            ulp_ready = true;
1000b3f0:	2201      	movs	r2, #1
1000b3f2:	4b34      	ldr	r3, [pc, #208]	; (1000b4c4 <sms_dualtimer1_fn+0x21c>)
1000b3f4:	701a      	strb	r2, [r3, #0]
1000b3f6:	e050      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                    // --- prev_state = b1: switch current_state ---
                    case BUTTON_STATE_NONE:
                    case BUTTON_STATE_BOTH:
                    default:
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b3f8:	4b31      	ldr	r3, [pc, #196]	; (1000b4c0 <sms_dualtimer1_fn+0x218>)
1000b3fa:	781b      	ldrb	r3, [r3, #0]
1000b3fc:	2b00      	cmp	r3, #0
1000b3fe:	d14c      	bne.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                        //release_sleep_lock();
                        ulp_ready = true;
1000b400:	2201      	movs	r2, #1
1000b402:	4b30      	ldr	r3, [pc, #192]	; (1000b4c4 <sms_dualtimer1_fn+0x21c>)
1000b404:	701a      	strb	r2, [r3, #0]
1000b406:	e048      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                case BUTTON_STATE_NONE:
                case BUTTON_STATE_BOTH:
                default:
                {
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b408:	4b2d      	ldr	r3, [pc, #180]	; (1000b4c0 <sms_dualtimer1_fn+0x218>)
1000b40a:	781b      	ldrb	r3, [r3, #0]
1000b40c:	2b00      	cmp	r3, #0
1000b40e:	d144      	bne.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                        //release_sleep_lock();
                        ulp_ready = true;
1000b410:	2201      	movs	r2, #1
1000b412:	4b2c      	ldr	r3, [pc, #176]	; (1000b4c4 <sms_dualtimer1_fn+0x21c>)
1000b414:	701a      	strb	r2, [r3, #0]
1000b416:	e040      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
        
        /* Timer1 mode = SHUTDOWN */
        case TIMER1_MODE_SHUTDOWN:
        {
            //timer1_current_mode = TIMER1_MODE_NONE;
            button_instance.previous_state = button_instance.current_state;
1000b418:	4c21      	ldr	r4, [pc, #132]	; (1000b4a0 <sms_dualtimer1_fn+0x1f8>)
1000b41a:	7863      	ldrb	r3, [r4, #1]
1000b41c:	7023      	strb	r3, [r4, #0]
            button_instance.current_state = sms_button_get_state();
1000b41e:	4b21      	ldr	r3, [pc, #132]	; (1000b4a4 <sms_dualtimer1_fn+0x1fc>)
1000b420:	4798      	blx	r3
1000b422:	7060      	strb	r0, [r4, #1]
            sms_monitor_get_states("[sms_dualtimer1_fn]");
1000b424:	4820      	ldr	r0, [pc, #128]	; (1000b4a8 <sms_dualtimer1_fn+0x200>)
1000b426:	4b21      	ldr	r3, [pc, #132]	; (1000b4ac <sms_dualtimer1_fn+0x204>)
1000b428:	4798      	blx	r3
            
            if((button_instance.previous_state == BUTTON_STATE_BOTH) && (button_instance.current_state == BUTTON_STATE_BOTH)) {
1000b42a:	8822      	ldrh	r2, [r4, #0]
1000b42c:	4b26      	ldr	r3, [pc, #152]	; (1000b4c8 <sms_dualtimer1_fn+0x220>)
1000b42e:	429a      	cmp	r2, r3
1000b430:	d112      	bne.n	1000b458 <sms_dualtimer1_fn+0x1b0>
                sms_btn_cnt++;
1000b432:	4a20      	ldr	r2, [pc, #128]	; (1000b4b4 <sms_dualtimer1_fn+0x20c>)
1000b434:	7813      	ldrb	r3, [r2, #0]
1000b436:	3301      	adds	r3, #1
1000b438:	b2db      	uxtb	r3, r3
1000b43a:	7013      	strb	r3, [r2, #0]
                if(sms_btn_cnt >= SMS_BTN_SHTDWN_CNT) {
1000b43c:	2b09      	cmp	r3, #9
1000b43e:	d902      	bls.n	1000b446 <sms_dualtimer1_fn+0x19e>
                    sms_ble_power_down();
1000b440:	4b22      	ldr	r3, [pc, #136]	; (1000b4cc <sms_dualtimer1_fn+0x224>)
1000b442:	4798      	blx	r3
1000b444:	e029      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                }
                else {
                    //sms_sensors_toggle_interrupt(SMS_EXTINT_DISABLE);
                    timer1_current_mode = TIMER1_MODE_SHUTDOWN;
1000b446:	2202      	movs	r2, #2
1000b448:	4b14      	ldr	r3, [pc, #80]	; (1000b49c <sms_dualtimer1_fn+0x1f4>)
1000b44a:	701a      	strb	r2, [r3, #0]
                    sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_SHTDWN_MS, DUALTIMER_TIMER1);
1000b44c:	2200      	movs	r2, #0
1000b44e:	21fa      	movs	r1, #250	; 0xfa
1000b450:	2001      	movs	r0, #1
1000b452:	4b1a      	ldr	r3, [pc, #104]	; (1000b4bc <sms_dualtimer1_fn+0x214>)
1000b454:	4798      	blx	r3
1000b456:	e020      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                }
            }
            else {
                if(pressure_device.state == PRESSURE_STATE_STDBY) {
1000b458:	2328      	movs	r3, #40	; 0x28
1000b45a:	4a1d      	ldr	r2, [pc, #116]	; (1000b4d0 <sms_dualtimer1_fn+0x228>)
1000b45c:	5cd3      	ldrb	r3, [r2, r3]
1000b45e:	2b01      	cmp	r3, #1
1000b460:	d109      	bne.n	1000b476 <sms_dualtimer1_fn+0x1ce>
                    DBG_LOG_DEV("[sms_dualtimer1_fn]\t\tStarting sensors (shutting down)...");
1000b462:	481c      	ldr	r0, [pc, #112]	; (1000b4d4 <sms_dualtimer1_fn+0x22c>)
1000b464:	4b1c      	ldr	r3, [pc, #112]	; (1000b4d8 <sms_dualtimer1_fn+0x230>)
1000b466:	4798      	blx	r3
1000b468:	481c      	ldr	r0, [pc, #112]	; (1000b4dc <sms_dualtimer1_fn+0x234>)
1000b46a:	4b1d      	ldr	r3, [pc, #116]	; (1000b4e0 <sms_dualtimer1_fn+0x238>)
1000b46c:	4798      	blx	r3
                    sms_sensors_interrupt_toggle(false, true);
1000b46e:	2101      	movs	r1, #1
1000b470:	2000      	movs	r0, #0
1000b472:	4b1c      	ldr	r3, [pc, #112]	; (1000b4e4 <sms_dualtimer1_fn+0x23c>)
1000b474:	4798      	blx	r3
                }                    
                timer1_current_mode = TIMER1_MODE_NONE;
1000b476:	2200      	movs	r2, #0
1000b478:	4b08      	ldr	r3, [pc, #32]	; (1000b49c <sms_dualtimer1_fn+0x1f4>)
1000b47a:	701a      	strb	r2, [r3, #0]
                if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b47c:	4b10      	ldr	r3, [pc, #64]	; (1000b4c0 <sms_dualtimer1_fn+0x218>)
1000b47e:	781b      	ldrb	r3, [r3, #0]
1000b480:	2b00      	cmp	r3, #0
1000b482:	d10a      	bne.n	1000b49a <sms_dualtimer1_fn+0x1f2>
                    ulp_ready = true;
1000b484:	3201      	adds	r2, #1
1000b486:	4b0f      	ldr	r3, [pc, #60]	; (1000b4c4 <sms_dualtimer1_fn+0x21c>)
1000b488:	701a      	strb	r2, [r3, #0]
1000b48a:	e006      	b.n	1000b49a <sms_dualtimer1_fn+0x1f2>
        }
        
        case TIMER1_MODE_NONE:
        default:
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b48c:	4b0c      	ldr	r3, [pc, #48]	; (1000b4c0 <sms_dualtimer1_fn+0x218>)
1000b48e:	781b      	ldrb	r3, [r3, #0]
1000b490:	2b00      	cmp	r3, #0
1000b492:	d102      	bne.n	1000b49a <sms_dualtimer1_fn+0x1f2>
            //release_sleep_lock();
            ulp_ready = true;
1000b494:	2201      	movs	r2, #1
1000b496:	4b0b      	ldr	r3, [pc, #44]	; (1000b4c4 <sms_dualtimer1_fn+0x21c>)
1000b498:	701a      	strb	r2, [r3, #0]
        }            
        break;
    } // switch(timer1_current_mode)
}
1000b49a:	bd10      	pop	{r4, pc}
1000b49c:	10019838 	.word	0x10019838
1000b4a0:	100198d4 	.word	0x100198d4
1000b4a4:	1000a2f1 	.word	0x1000a2f1
1000b4a8:	10016a2c 	.word	0x10016a2c
1000b4ac:	1000a685 	.word	0x1000a685
1000b4b0:	100199e4 	.word	0x100199e4
1000b4b4:	10019a06 	.word	0x10019a06
1000b4b8:	10009bed 	.word	0x10009bed
1000b4bc:	1000b1f5 	.word	0x1000b1f5
1000b4c0:	100199e5 	.word	0x100199e5
1000b4c4:	100198cd 	.word	0x100198cd
1000b4c8:	00000303 	.word	0x00000303
1000b4cc:	10009c05 	.word	0x10009c05
1000b4d0:	10019948 	.word	0x10019948
1000b4d4:	10015df8 	.word	0x10015df8
1000b4d8:	10014c41 	.word	0x10014c41
1000b4dc:	10016a40 	.word	0x10016a40
1000b4e0:	10014b21 	.word	0x10014b21
1000b4e4:	1000af49 	.word	0x1000af49

1000b4e8 <sms_dualtimer2_fn>:

void sms_dualtimer2_fn(void)
{
1000b4e8:	b510      	push	{r4, lr}
    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
    sms_monitor_get_states("[sms_dualtimer2_fn]");
1000b4ea:	4846      	ldr	r0, [pc, #280]	; (1000b604 <sms_dualtimer2_fn+0x11c>)
1000b4ec:	4b46      	ldr	r3, [pc, #280]	; (1000b608 <sms_dualtimer2_fn+0x120>)
1000b4ee:	4798      	blx	r3
    switch(timer2_current_mode) {
1000b4f0:	4b46      	ldr	r3, [pc, #280]	; (1000b60c <sms_dualtimer2_fn+0x124>)
1000b4f2:	781b      	ldrb	r3, [r3, #0]
1000b4f4:	b2db      	uxtb	r3, r3
1000b4f6:	2b02      	cmp	r3, #2
1000b4f8:	d02f      	beq.n	1000b55a <sms_dualtimer2_fn+0x72>
1000b4fa:	2b03      	cmp	r3, #3
1000b4fc:	d054      	beq.n	1000b5a8 <sms_dualtimer2_fn+0xc0>
1000b4fe:	2b01      	cmp	r3, #1
1000b500:	d17f      	bne.n	1000b602 <sms_dualtimer2_fn+0x11a>
        case TIMER2_MODE_INDICATION_TOUT:
        timer2_current_mode = TIMER2_MODE_NONE;
1000b502:	2200      	movs	r2, #0
1000b504:	4b41      	ldr	r3, [pc, #260]	; (1000b60c <sms_dualtimer2_fn+0x124>)
1000b506:	701a      	strb	r2, [r3, #0]
        if(ble_current_state == BLE_STATE_PAIRED) {
1000b508:	4b41      	ldr	r3, [pc, #260]	; (1000b610 <sms_dualtimer2_fn+0x128>)
1000b50a:	781b      	ldrb	r3, [r3, #0]
1000b50c:	2b22      	cmp	r3, #34	; 0x22
1000b50e:	d107      	bne.n	1000b520 <sms_dualtimer2_fn+0x38>
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
            if(timer1_current_mode == TIMER1_MODE_NONE) {
1000b510:	4b40      	ldr	r3, [pc, #256]	; (1000b614 <sms_dualtimer2_fn+0x12c>)
1000b512:	781b      	ldrb	r3, [r3, #0]
1000b514:	2b00      	cmp	r3, #0
1000b516:	d174      	bne.n	1000b602 <sms_dualtimer2_fn+0x11a>
                //release_sleep_lock();
                ulp_ready = true;
1000b518:	3201      	adds	r2, #1
1000b51a:	4b3f      	ldr	r3, [pc, #252]	; (1000b618 <sms_dualtimer2_fn+0x130>)
1000b51c:	701a      	strb	r2, [r3, #0]
1000b51e:	e070      	b.n	1000b602 <sms_dualtimer2_fn+0x11a>
            }                
        }
        else {
            sms_ble_ind_retry++;
1000b520:	4a3e      	ldr	r2, [pc, #248]	; (1000b61c <sms_dualtimer2_fn+0x134>)
1000b522:	7813      	ldrb	r3, [r2, #0]
1000b524:	3301      	adds	r3, #1
1000b526:	b2db      	uxtb	r3, r3
1000b528:	7013      	strb	r3, [r2, #0]
            if(sms_ble_ind_retry >= BLE_INDICATION_RETRY_MAX) {
1000b52a:	2b00      	cmp	r3, #0
1000b52c:	d009      	beq.n	1000b542 <sms_dualtimer2_fn+0x5a>
                DBG_LOG_CONT_DEV(" ...giving up!");
1000b52e:	483c      	ldr	r0, [pc, #240]	; (1000b620 <sms_dualtimer2_fn+0x138>)
1000b530:	4b3c      	ldr	r3, [pc, #240]	; (1000b624 <sms_dualtimer2_fn+0x13c>)
1000b532:	4798      	blx	r3
                //DBG_LOG_DEV("[sms_dualtimer2_fn]\tTimer1 mode: %d", timer1_current_mode);
                timer2_current_mode = TIMER2_MODE_NONE;
1000b534:	2200      	movs	r2, #0
1000b536:	4b35      	ldr	r3, [pc, #212]	; (1000b60c <sms_dualtimer2_fn+0x124>)
1000b538:	701a      	strb	r2, [r3, #0]
                ble_current_state = BLE_STATE_PAIRED;
1000b53a:	3222      	adds	r2, #34	; 0x22
1000b53c:	4b34      	ldr	r3, [pc, #208]	; (1000b610 <sms_dualtimer2_fn+0x128>)
1000b53e:	701a      	strb	r2, [r3, #0]
1000b540:	e05f      	b.n	1000b602 <sms_dualtimer2_fn+0x11a>
                //DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tStarting sensors...");
                //sms_sensors_toggle_interrupt(SMS_EXTINT_ENABLE);
                //if(timer1_current_mode == TIMER1_MODE_NONE) release_sleep_lock();
            }
            else {
                DBG_LOG_CONT_DEV(" ...waiting... counter: %d", sms_ble_ind_retry);
1000b542:	2100      	movs	r1, #0
1000b544:	4838      	ldr	r0, [pc, #224]	; (1000b628 <sms_dualtimer2_fn+0x140>)
1000b546:	4b37      	ldr	r3, [pc, #220]	; (1000b624 <sms_dualtimer2_fn+0x13c>)
1000b548:	4798      	blx	r3
                //sms_ble_send_characteristic(BLE_CHAR_PRESSURE);
                timer2_current_mode = TIMER2_MODE_INDICATION_TOUT;
1000b54a:	2201      	movs	r2, #1
1000b54c:	4b2f      	ldr	r3, [pc, #188]	; (1000b60c <sms_dualtimer2_fn+0x124>)
1000b54e:	701a      	strb	r2, [r3, #0]
                //ulp_ready = false;
                sms_dualtimer_start(TIMER_UNIT_MS, BLE_INDICATION_TOUT_MS, DUALTIMER_TIMER2);
1000b550:	2164      	movs	r1, #100	; 0x64
1000b552:	2001      	movs	r0, #1
1000b554:	4b35      	ldr	r3, [pc, #212]	; (1000b62c <sms_dualtimer2_fn+0x144>)
1000b556:	4798      	blx	r3
1000b558:	e053      	b.n	1000b602 <sms_dualtimer2_fn+0x11a>
            }
        }
        break;
        
        case TIMER2_MODE_LED_STARTUP:
        DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tBlinking startup...");
1000b55a:	4835      	ldr	r0, [pc, #212]	; (1000b630 <sms_dualtimer2_fn+0x148>)
1000b55c:	4b35      	ldr	r3, [pc, #212]	; (1000b634 <sms_dualtimer2_fn+0x14c>)
1000b55e:	4798      	blx	r3
1000b560:	4835      	ldr	r0, [pc, #212]	; (1000b638 <sms_dualtimer2_fn+0x150>)
1000b562:	4b30      	ldr	r3, [pc, #192]	; (1000b624 <sms_dualtimer2_fn+0x13c>)
1000b564:	4798      	blx	r3
        timer2_current_mode = TIMER2_MODE_NONE;
1000b566:	2200      	movs	r2, #0
1000b568:	4b28      	ldr	r3, [pc, #160]	; (1000b60c <sms_dualtimer2_fn+0x124>)
1000b56a:	701a      	strb	r2, [r3, #0]
        sms_led_blink_cnt++;
1000b56c:	4a33      	ldr	r2, [pc, #204]	; (1000b63c <sms_dualtimer2_fn+0x154>)
1000b56e:	7813      	ldrb	r3, [r2, #0]
1000b570:	3301      	adds	r3, #1
1000b572:	b2db      	uxtb	r3, r3
1000b574:	7013      	strb	r3, [r2, #0]
        if(sms_led_blink_cnt >= SMS_BLINK_STARTUP_CNT) {
1000b576:	7813      	ldrb	r3, [r2, #0]
1000b578:	b2db      	uxtb	r3, r3
1000b57a:	2b07      	cmp	r3, #7
1000b57c:	d908      	bls.n	1000b590 <sms_dualtimer2_fn+0xa8>
            sms_led_switch_off(SMS_LED_0_PIN);
1000b57e:	2016      	movs	r0, #22
1000b580:	4b2f      	ldr	r3, [pc, #188]	; (1000b640 <sms_dualtimer2_fn+0x158>)
1000b582:	4798      	blx	r3
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
            /* Blinking done... starting ble advertisement */
            //DBG_LOG_DEV("[sms_dualtimer2_fn]\tSMS awake... starting advertisement");
            sms_ble_advertise();
1000b584:	4b2f      	ldr	r3, [pc, #188]	; (1000b644 <sms_dualtimer2_fn+0x15c>)
1000b586:	4798      	blx	r3
            ulp_ready = true;
1000b588:	2201      	movs	r2, #1
1000b58a:	4b23      	ldr	r3, [pc, #140]	; (1000b618 <sms_dualtimer2_fn+0x130>)
1000b58c:	701a      	strb	r2, [r3, #0]
1000b58e:	e038      	b.n	1000b602 <sms_dualtimer2_fn+0x11a>
        }
        else {
            //DBG_LOG_DEV("[sms_dualtimer2_fn]\tBlinking up... cnt = %d", sms_led_blink_cnt);
            sms_led_toggle(SMS_LED_0_PIN);
1000b590:	2016      	movs	r0, #22
1000b592:	4b2d      	ldr	r3, [pc, #180]	; (1000b648 <sms_dualtimer2_fn+0x160>)
1000b594:	4798      	blx	r3
            timer2_current_mode = TIMER2_MODE_LED_STARTUP;
1000b596:	2202      	movs	r2, #2
1000b598:	4b1c      	ldr	r3, [pc, #112]	; (1000b60c <sms_dualtimer2_fn+0x124>)
1000b59a:	701a      	strb	r2, [r3, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_STARTUP_MS, DUALTIMER_TIMER2);
1000b59c:	3a01      	subs	r2, #1
1000b59e:	2164      	movs	r1, #100	; 0x64
1000b5a0:	2001      	movs	r0, #1
1000b5a2:	4b22      	ldr	r3, [pc, #136]	; (1000b62c <sms_dualtimer2_fn+0x144>)
1000b5a4:	4798      	blx	r3
1000b5a6:	e02c      	b.n	1000b602 <sms_dualtimer2_fn+0x11a>
        }
        break;
        
        case TIMER2_MODE_LED_SHUTDOWN:
        DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tBlinking shutdown...");
1000b5a8:	4821      	ldr	r0, [pc, #132]	; (1000b630 <sms_dualtimer2_fn+0x148>)
1000b5aa:	4b22      	ldr	r3, [pc, #136]	; (1000b634 <sms_dualtimer2_fn+0x14c>)
1000b5ac:	4798      	blx	r3
1000b5ae:	4827      	ldr	r0, [pc, #156]	; (1000b64c <sms_dualtimer2_fn+0x164>)
1000b5b0:	4b1c      	ldr	r3, [pc, #112]	; (1000b624 <sms_dualtimer2_fn+0x13c>)
1000b5b2:	4798      	blx	r3
        timer2_current_mode = TIMER2_MODE_NONE;
1000b5b4:	2200      	movs	r2, #0
1000b5b6:	4b15      	ldr	r3, [pc, #84]	; (1000b60c <sms_dualtimer2_fn+0x124>)
1000b5b8:	701a      	strb	r2, [r3, #0]
        sms_led_blink_cnt++;
1000b5ba:	4a20      	ldr	r2, [pc, #128]	; (1000b63c <sms_dualtimer2_fn+0x154>)
1000b5bc:	7813      	ldrb	r3, [r2, #0]
1000b5be:	3301      	adds	r3, #1
1000b5c0:	b2db      	uxtb	r3, r3
1000b5c2:	7013      	strb	r3, [r2, #0]
        if(sms_led_blink_cnt >= SMS_BLINK_SHTDWN_CNT) {
1000b5c4:	7813      	ldrb	r3, [r2, #0]
1000b5c6:	b2db      	uxtb	r3, r3
1000b5c8:	2b03      	cmp	r3, #3
1000b5ca:	d90e      	bls.n	1000b5ea <sms_dualtimer2_fn+0x102>
            sms_led_switch_off(SMS_LED_0_PIN);
1000b5cc:	2016      	movs	r0, #22
1000b5ce:	4b1c      	ldr	r3, [pc, #112]	; (1000b640 <sms_dualtimer2_fn+0x158>)
1000b5d0:	4798      	blx	r3
            DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tPowering off...");
1000b5d2:	4817      	ldr	r0, [pc, #92]	; (1000b630 <sms_dualtimer2_fn+0x148>)
1000b5d4:	4b17      	ldr	r3, [pc, #92]	; (1000b634 <sms_dualtimer2_fn+0x14c>)
1000b5d6:	4798      	blx	r3
1000b5d8:	481d      	ldr	r0, [pc, #116]	; (1000b650 <sms_dualtimer2_fn+0x168>)
1000b5da:	4b12      	ldr	r3, [pc, #72]	; (1000b624 <sms_dualtimer2_fn+0x13c>)
1000b5dc:	4798      	blx	r3
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
            sms_init_variables();
1000b5de:	4b1d      	ldr	r3, [pc, #116]	; (1000b654 <sms_dualtimer2_fn+0x16c>)
1000b5e0:	4798      	blx	r3
            ulp_ready = true;
1000b5e2:	2201      	movs	r2, #1
1000b5e4:	4b0c      	ldr	r3, [pc, #48]	; (1000b618 <sms_dualtimer2_fn+0x130>)
1000b5e6:	701a      	strb	r2, [r3, #0]
1000b5e8:	e00b      	b.n	1000b602 <sms_dualtimer2_fn+0x11a>
            //release_sleep_lock();
        }
        else {
            //DBG_LOG_DEV("[sms_dualtimer2_fn]\tBLinking off... cnt = %d", sms_led_blink_cnt);
            sms_led_toggle(SMS_LED_0_PIN);
1000b5ea:	2016      	movs	r0, #22
1000b5ec:	4b16      	ldr	r3, [pc, #88]	; (1000b648 <sms_dualtimer2_fn+0x160>)
1000b5ee:	4798      	blx	r3
            timer2_current_mode = TIMER2_MODE_LED_SHUTDOWN;
1000b5f0:	2203      	movs	r2, #3
1000b5f2:	4b06      	ldr	r3, [pc, #24]	; (1000b60c <sms_dualtimer2_fn+0x124>)
1000b5f4:	701a      	strb	r2, [r3, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_SHTDWN_MS, DUALTIMER_TIMER2);
1000b5f6:	3a02      	subs	r2, #2
1000b5f8:	21c8      	movs	r1, #200	; 0xc8
1000b5fa:	0049      	lsls	r1, r1, #1
1000b5fc:	2001      	movs	r0, #1
1000b5fe:	4b0b      	ldr	r3, [pc, #44]	; (1000b62c <sms_dualtimer2_fn+0x144>)
1000b600:	4798      	blx	r3
        case TIMER2_MODE_LED_CONNECTION_LOST:
        case TIMER2_MODE_NONE:
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
        break;
    }
1000b602:	bd10      	pop	{r4, pc}
1000b604:	10016a7c 	.word	0x10016a7c
1000b608:	1000a685 	.word	0x1000a685
1000b60c:	100199e5 	.word	0x100199e5
1000b610:	100199e4 	.word	0x100199e4
1000b614:	10019838 	.word	0x10019838
1000b618:	100198cd 	.word	0x100198cd
1000b61c:	100199d9 	.word	0x100199d9
1000b620:	10016a90 	.word	0x10016a90
1000b624:	10014b21 	.word	0x10014b21
1000b628:	10016aa0 	.word	0x10016aa0
1000b62c:	1000b1f5 	.word	0x1000b1f5
1000b630:	10015df8 	.word	0x10015df8
1000b634:	10014c41 	.word	0x10014c41
1000b638:	10016abc 	.word	0x10016abc
1000b63c:	10019a0c 	.word	0x10019a0c
1000b640:	1000aa29 	.word	0x1000aa29
1000b644:	10009dc5 	.word	0x10009dc5
1000b648:	1000aa89 	.word	0x1000aa89
1000b64c:	10016ae8 	.word	0x10016ae8
1000b650:	10016b14 	.word	0x10016b14
1000b654:	1000f44d 	.word	0x1000f44d

1000b658 <spi_slave_inst_get_config_defaults>:
void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = PIN_LP_GPIO_12;
1000b658:	230c      	movs	r3, #12
1000b65a:	7003      	strb	r3, [r0, #0]
	config->address_enabled = false;
1000b65c:	2300      	movs	r3, #0
1000b65e:	7043      	strb	r3, [r0, #1]
	config->address         = 0;
1000b660:	7083      	strb	r3, [r0, #2]
}
1000b662:	4770      	bx	lr

1000b664 <spi_get_config_defaults>:
void spi_get_config_defaults(
		struct spi_config *const config)
{
	Assert(config);

	config->mode             = SPI_MODE_MASTER;
1000b664:	2301      	movs	r3, #1
1000b666:	7003      	strb	r3, [r0, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
1000b668:	2300      	movs	r3, #0
1000b66a:	7043      	strb	r3, [r0, #1]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
1000b66c:	7083      	strb	r3, [r0, #2]
	config->clock_source     = SPI_CLK_INPUT_0;
1000b66e:	70c3      	strb	r3, [r0, #3]
	config->clock_divider    = 129;
1000b670:	3381      	adds	r3, #129	; 0x81
1000b672:	7103      	strb	r3, [r0, #4]

	config->pin_number_pad[0] = PIN_LP_GPIO_10;
1000b674:	3b77      	subs	r3, #119	; 0x77
1000b676:	6083      	str	r3, [r0, #8]
	config->pin_number_pad[1] = PIN_LP_GPIO_11;
1000b678:	3301      	adds	r3, #1
1000b67a:	60c3      	str	r3, [r0, #12]
	config->pin_number_pad[2] = PIN_LP_GPIO_12;
1000b67c:	3301      	adds	r3, #1
1000b67e:	6103      	str	r3, [r0, #16]
	config->pin_number_pad[3] = PIN_LP_GPIO_13;
1000b680:	3301      	adds	r3, #1
1000b682:	6143      	str	r3, [r0, #20]

	config->pinmux_sel_pad[0] = MUX_LP_GPIO_10_SPI0_SCK;
1000b684:	3b0b      	subs	r3, #11
1000b686:	6183      	str	r3, [r0, #24]
	config->pinmux_sel_pad[1] = MUX_LP_GPIO_11_SPI0_MOSI;
1000b688:	61c3      	str	r3, [r0, #28]
	config->pinmux_sel_pad[2] = MUX_LP_GPIO_12_SPI0_SSN;
1000b68a:	6203      	str	r3, [r0, #32]
	config->pinmux_sel_pad[3] = MUX_LP_GPIO_13_SPI0_MISO;
1000b68c:	6243      	str	r3, [r0, #36]	; 0x24
};
1000b68e:	4770      	bx	lr

1000b690 <spi_attach_slave>:
 *
 */
void spi_attach_slave(
		struct spi_slave_inst *const slave,
		struct spi_slave_inst_config *const config)
{
1000b690:	b530      	push	{r4, r5, lr}
1000b692:	b083      	sub	sp, #12
1000b694:	0004      	movs	r4, r0
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
1000b696:	780b      	ldrb	r3, [r1, #0]
1000b698:	7003      	strb	r3, [r0, #0]
	slave->address_enabled = config->address_enabled;
1000b69a:	784b      	ldrb	r3, [r1, #1]
1000b69c:	7043      	strb	r3, [r0, #1]
	slave->address         = config->address;
1000b69e:	788b      	ldrb	r3, [r1, #2]
1000b6a0:	7083      	strb	r3, [r0, #2]

	struct gpio_config config_gpio;
	gpio_get_config_defaults(&config_gpio);
1000b6a2:	ad01      	add	r5, sp, #4
1000b6a4:	0028      	movs	r0, r5
1000b6a6:	4b07      	ldr	r3, [pc, #28]	; (1000b6c4 <spi_attach_slave+0x34>)
1000b6a8:	4798      	blx	r3
	config_gpio.direction = GPIO_PIN_DIR_OUTPUT;
1000b6aa:	2301      	movs	r3, #1
1000b6ac:	702b      	strb	r3, [r5, #0]
	gpio_pin_set_config(slave->ss_pin, &config_gpio);
1000b6ae:	7820      	ldrb	r0, [r4, #0]
1000b6b0:	0029      	movs	r1, r5
1000b6b2:	4b05      	ldr	r3, [pc, #20]	; (1000b6c8 <spi_attach_slave+0x38>)
1000b6b4:	4798      	blx	r3

	gpio_pin_set_output_level(slave->ss_pin, true);
1000b6b6:	7820      	ldrb	r0, [r4, #0]
1000b6b8:	2101      	movs	r1, #1
1000b6ba:	4b04      	ldr	r3, [pc, #16]	; (1000b6cc <spi_attach_slave+0x3c>)
1000b6bc:	4798      	blx	r3
}
1000b6be:	b003      	add	sp, #12
1000b6c0:	bd30      	pop	{r4, r5, pc}
1000b6c2:	46c0      	nop			; (mov r8, r8)
1000b6c4:	1000bcad 	.word	0x1000bcad
1000b6c8:	1000bcbd 	.word	0x1000bcbd
1000b6cc:	1000bf15 	.word	0x1000bf15

1000b6d0 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void spi_enable(struct spi_module *const module)
{
	Spi *const spi_module = (module->hw);
1000b6d0:	6803      	ldr	r3, [r0, #0]
		NVIC_EnableIRQ(SPI1_TX_IRQn);
	}
#endif

	/* Enable SPI */
	spi_module->SPI_MODULE_ENABLE.reg = SPI_MODULE_ENABLE_ENABLE;
1000b6d2:	2201      	movs	r2, #1
1000b6d4:	761a      	strb	r2, [r3, #24]
}
1000b6d6:	4770      	bx	lr

1000b6d8 <spi_disable>:
 * This function will disable the SPI module.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void spi_disable(struct spi_module *const module)
{
1000b6d8:	b510      	push	{r4, lr}
		NVIC_DisableIRQ(SPI1_TX_IRQn);
	}
#  endif

	/* Disable SPI */
	spi_module->SPI_MODULE_ENABLE.reg = (0x0ul << SPI_MODULE_ENABLE_ENABLE_Pos);
1000b6da:	2300      	movs	r3, #0
1000b6dc:	6802      	ldr	r2, [r0, #0]
1000b6de:	7613      	strb	r3, [r2, #24]
 */
static void _spi_clock_disable(struct spi_module *const module)
{
	Assert(module);

	Spi *const spi_module = (module->hw);
1000b6e0:	6803      	ldr	r3, [r0, #0]

	if (spi_module == (void *)SPI0) {
1000b6e2:	4a0d      	ldr	r2, [pc, #52]	; (1000b718 <spi_disable+0x40>)
1000b6e4:	4293      	cmp	r3, r2
1000b6e6:	d109      	bne.n	1000b6fc <spi_disable+0x24>
		system_clock_peripheral_disable(PERIPHERAL_SPI0_SCK_CLK);
1000b6e8:	2041      	movs	r0, #65	; 0x41
1000b6ea:	4c0c      	ldr	r4, [pc, #48]	; (1000b71c <spi_disable+0x44>)
1000b6ec:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI0_SCK_PHASE);
1000b6ee:	2026      	movs	r0, #38	; 0x26
1000b6f0:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI0_IF);
1000b6f2:	2038      	movs	r0, #56	; 0x38
1000b6f4:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI0_CORE);
1000b6f6:	2001      	movs	r0, #1
1000b6f8:	47a0      	blx	r4
1000b6fa:	e00b      	b.n	1000b714 <spi_disable+0x3c>
	} else if (spi_module == (void *)SPI1) {
1000b6fc:	4a08      	ldr	r2, [pc, #32]	; (1000b720 <spi_disable+0x48>)
1000b6fe:	4293      	cmp	r3, r2
1000b700:	d108      	bne.n	1000b714 <spi_disable+0x3c>
		system_clock_peripheral_disable(PERIPHERAL_SPI1_SCK_CLK);
1000b702:	2042      	movs	r0, #66	; 0x42
1000b704:	4c05      	ldr	r4, [pc, #20]	; (1000b71c <spi_disable+0x44>)
1000b706:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI1_SCK_PHASE);
1000b708:	2027      	movs	r0, #39	; 0x27
1000b70a:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI1_IF);
1000b70c:	2039      	movs	r0, #57	; 0x39
1000b70e:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI1_CORE);
1000b710:	2002      	movs	r0, #2
1000b712:	47a0      	blx	r4
#  endif

	/* Disable SPI */
	spi_module->SPI_MODULE_ENABLE.reg = (0x0ul << SPI_MODULE_ENABLE_ENABLE_Pos);
	_spi_clock_disable(module);
}
1000b714:	bd10      	pop	{r4, pc}
1000b716:	46c0      	nop			; (mov r8, r8)
1000b718:	40006000 	.word	0x40006000
1000b71c:	1000c6ad 	.word	0x1000c6ad
1000b720:	40007000 	.word	0x40007000

1000b724 <spi_reset>:
 * disable it.
 *
 * \param[in,out] module Pointer to the software instance struct
 */
void spi_reset(struct spi_module *const module)
{
1000b724:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Spi *const spi_module = (module->hw);
1000b726:	6804      	ldr	r4, [r0, #0]

	/* Disable the module */
	spi_disable(module);
1000b728:	4b09      	ldr	r3, [pc, #36]	; (1000b750 <spi_reset+0x2c>)
1000b72a:	4798      	blx	r3

	/* Software reset the module */
	if(spi_module == (void *)SPI0) {
1000b72c:	4b09      	ldr	r3, [pc, #36]	; (1000b754 <spi_reset+0x30>)
1000b72e:	429c      	cmp	r4, r3
1000b730:	d105      	bne.n	1000b73e <spi_reset+0x1a>
		system_peripheral_reset(PERIPHERAL_SPI0_CORE);
1000b732:	2001      	movs	r0, #1
1000b734:	4c08      	ldr	r4, [pc, #32]	; (1000b758 <spi_reset+0x34>)
1000b736:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_SPI0_IF);
1000b738:	2038      	movs	r0, #56	; 0x38
1000b73a:	47a0      	blx	r4
1000b73c:	e007      	b.n	1000b74e <spi_reset+0x2a>
	} else if (spi_module == (void *)SPI1) {
1000b73e:	4b07      	ldr	r3, [pc, #28]	; (1000b75c <spi_reset+0x38>)
1000b740:	429c      	cmp	r4, r3
1000b742:	d104      	bne.n	1000b74e <spi_reset+0x2a>
		system_peripheral_reset(PERIPHERAL_SPI1_CORE);
1000b744:	2002      	movs	r0, #2
1000b746:	4c04      	ldr	r4, [pc, #16]	; (1000b758 <spi_reset+0x34>)
1000b748:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_SPI1_IF);
1000b74a:	2039      	movs	r0, #57	; 0x39
1000b74c:	47a0      	blx	r4
	}
}
1000b74e:	bd10      	pop	{r4, pc}
1000b750:	1000b6d9 	.word	0x1000b6d9
1000b754:	40006000 	.word	0x40006000
1000b758:	1000ca19 	.word	0x1000ca19
1000b75c:	40007000 	.word	0x40007000

1000b760 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Spi *const hw,
		const struct spi_config *const config)
{
1000b760:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b762:	465f      	mov	r7, fp
1000b764:	4646      	mov	r6, r8
1000b766:	b4c0      	push	{r6, r7}
1000b768:	b083      	sub	sp, #12
1000b76a:	0006      	movs	r6, r0
1000b76c:	4688      	mov	r8, r1
1000b76e:	0015      	movs	r5, r2
	Assert(config);

	uint8_t idx;

	/* Initialize device instance */
	module->hw = hw;
1000b770:	6031      	str	r1, [r6, #0]

	Spi *const spi_module = (module->hw);

	/* Check if module is enabled. */
	if (spi_module->SPI_MODULE_ENABLE.reg & SPI_MODULE_ENABLE_MASK) {
1000b772:	7e0b      	ldrb	r3, [r1, #24]
1000b774:	07db      	lsls	r3, r3, #31
1000b776:	d501      	bpl.n	1000b77c <spi_init+0x1c>
		spi_module->SPI_MODULE_ENABLE.reg = (0x0ul << SPI_MODULE_ENABLE_ENABLE_Pos);
1000b778:	2300      	movs	r3, #0
1000b77a:	760b      	strb	r3, [r1, #24]
	}

	spi_reset(module);
1000b77c:	0030      	movs	r0, r6
1000b77e:	4b4a      	ldr	r3, [pc, #296]	; (1000b8a8 <spi_init+0x148>)
1000b780:	4798      	blx	r3
 */
static void _spi_clock_enable(struct spi_module *const module)
{
	Assert(module);

	Spi *const spi_module = (module->hw);
1000b782:	6833      	ldr	r3, [r6, #0]

	if (spi_module == (void *)SPI0) {
1000b784:	4a49      	ldr	r2, [pc, #292]	; (1000b8ac <spi_init+0x14c>)
1000b786:	4293      	cmp	r3, r2
1000b788:	d109      	bne.n	1000b79e <spi_init+0x3e>
		system_clock_peripheral_enable(PERIPHERAL_SPI0_SCK_CLK);
1000b78a:	2041      	movs	r0, #65	; 0x41
1000b78c:	4c48      	ldr	r4, [pc, #288]	; (1000b8b0 <spi_init+0x150>)
1000b78e:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI0_SCK_PHASE);
1000b790:	2026      	movs	r0, #38	; 0x26
1000b792:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI0_IF);
1000b794:	2038      	movs	r0, #56	; 0x38
1000b796:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI0_CORE);
1000b798:	2001      	movs	r0, #1
1000b79a:	47a0      	blx	r4
1000b79c:	e00b      	b.n	1000b7b6 <spi_init+0x56>
	} else if (spi_module == (void *)SPI1) {
1000b79e:	4a45      	ldr	r2, [pc, #276]	; (1000b8b4 <spi_init+0x154>)
1000b7a0:	4293      	cmp	r3, r2
1000b7a2:	d108      	bne.n	1000b7b6 <spi_init+0x56>
		system_clock_peripheral_enable(PERIPHERAL_SPI1_SCK_CLK);
1000b7a4:	2042      	movs	r0, #66	; 0x42
1000b7a6:	4c42      	ldr	r4, [pc, #264]	; (1000b8b0 <spi_init+0x150>)
1000b7a8:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI1_SCK_PHASE);
1000b7aa:	2027      	movs	r0, #39	; 0x27
1000b7ac:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI1_IF);
1000b7ae:	2039      	movs	r0, #57	; 0x39
1000b7b0:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI1_CORE);
1000b7b2:	2002      	movs	r0, #2
1000b7b4:	47a0      	blx	r4
	}
#endif

	//Program the pinmux.
	struct gpio_config config_gpio;
	gpio_get_config_defaults(&config_gpio);
1000b7b6:	a801      	add	r0, sp, #4
1000b7b8:	4b3f      	ldr	r3, [pc, #252]	; (1000b8b8 <spi_init+0x158>)
1000b7ba:	4798      	blx	r3
1000b7bc:	002c      	movs	r4, r5
1000b7be:	3408      	adds	r4, #8
1000b7c0:	2318      	movs	r3, #24
1000b7c2:	469b      	mov	fp, r3
1000b7c4:	44ab      	add	fp, r5
1000b7c6:	0027      	movs	r7, r4

	/* Set the pinmux for this spi module. */
	for(idx = 0; idx < 4; idx++) {
		if (config->pin_number_pad[idx] != PINMUX_UNUSED) {
1000b7c8:	6820      	ldr	r0, [r4, #0]
1000b7ca:	1c43      	adds	r3, r0, #1
1000b7cc:	d011      	beq.n	1000b7f2 <spi_init+0x92>
			if (config->mode == SPI_MODE_MASTER) {
1000b7ce:	782b      	ldrb	r3, [r5, #0]
1000b7d0:	2b01      	cmp	r3, #1
1000b7d2:	d102      	bne.n	1000b7da <spi_init+0x7a>
				config_gpio.direction = GPIO_PIN_DIR_OUTPUT;
1000b7d4:	466a      	mov	r2, sp
1000b7d6:	7113      	strb	r3, [r2, #4]
1000b7d8:	e003      	b.n	1000b7e2 <spi_init+0x82>
			} else if (config->mode == SPI_MODE_SLAVE) {
1000b7da:	2b00      	cmp	r3, #0
1000b7dc:	d101      	bne.n	1000b7e2 <spi_init+0x82>
				config_gpio.direction = GPIO_PIN_DIR_INPUT;
1000b7de:	466a      	mov	r2, sp
1000b7e0:	7113      	strb	r3, [r2, #4]
			}
			gpio_pin_set_config(config->pin_number_pad[idx], &config_gpio);
1000b7e2:	b2c0      	uxtb	r0, r0
1000b7e4:	a901      	add	r1, sp, #4
1000b7e6:	4b35      	ldr	r3, [pc, #212]	; (1000b8bc <spi_init+0x15c>)
1000b7e8:	4798      	blx	r3
			gpio_pinmux_cofiguration(config->pin_number_pad[idx], \
1000b7ea:	8a39      	ldrh	r1, [r7, #16]
1000b7ec:	7838      	ldrb	r0, [r7, #0]
1000b7ee:	4b34      	ldr	r3, [pc, #208]	; (1000b8c0 <spi_init+0x160>)
1000b7f0:	4798      	blx	r3
1000b7f2:	3404      	adds	r4, #4
	//Program the pinmux.
	struct gpio_config config_gpio;
	gpio_get_config_defaults(&config_gpio);

	/* Set the pinmux for this spi module. */
	for(idx = 0; idx < 4; idx++) {
1000b7f4:	455c      	cmp	r4, fp
1000b7f6:	d1e6      	bne.n	1000b7c6 <spi_init+0x66>
						(uint16_t)(config->pinmux_sel_pad[idx]));
		}
	}

	/* Set up the input clock for the module */
	spi_module->CLOCK_SOURCE_SELECT.reg = config->clock_source;
1000b7f8:	78eb      	ldrb	r3, [r5, #3]
1000b7fa:	4642      	mov	r2, r8
1000b7fc:	7413      	strb	r3, [r2, #16]

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
1000b7fe:	782b      	ldrb	r3, [r5, #0]
1000b800:	2b01      	cmp	r3, #1
1000b802:	d100      	bne.n	1000b806 <spi_init+0xa6>
		/* Set the mode in SPI master mode */
		spi_module->SPI_MASTER_MODE.reg = SPI_MODE_MASTER;
1000b804:	7713      	strb	r3, [r2, #28]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
1000b806:	782b      	ldrb	r3, [r5, #0]
1000b808:	2b00      	cmp	r3, #0
1000b80a:	d101      	bne.n	1000b810 <spi_init+0xb0>
		/* Set the mode in SPI slave mode */
		spi_module->SPI_MASTER_MODE.reg = SPI_MODE_SLAVE;
1000b80c:	4642      	mov	r2, r8
1000b80e:	7713      	strb	r3, [r2, #28]
		const struct spi_config *const config)
{
	Assert(module);
	Assert(config);

	Spi *const spi_module = (module->hw);
1000b810:	6833      	ldr	r3, [r6, #0]

	module->mode  = config->mode;
1000b812:	782a      	ldrb	r2, [r5, #0]
1000b814:	7172      	strb	r2, [r6, #5]

#if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
1000b816:	782a      	ldrb	r2, [r5, #0]
1000b818:	2a01      	cmp	r2, #1
1000b81a:	d101      	bne.n	1000b820 <spi_init+0xc0>
		spi_module->SPI_CLK_DIVIDER.reg = config->clock_divider;
1000b81c:	792a      	ldrb	r2, [r5, #4]
1000b81e:	829a      	strh	r2, [r3, #20]
	}
#endif

	/* Set data order */
	if (config->data_order == SPI_DATA_ORDER_LSB) {
1000b820:	786a      	ldrb	r2, [r5, #1]
1000b822:	2a04      	cmp	r2, #4
1000b824:	d104      	bne.n	1000b830 <spi_init+0xd0>
		spi_module->SPI_CONFIGURATION.bit.LSB_FIRST_ENABLE = 0x1;
1000b826:	2124      	movs	r1, #36	; 0x24
1000b828:	5c58      	ldrb	r0, [r3, r1]
1000b82a:	4302      	orrs	r2, r0
1000b82c:	545a      	strb	r2, [r3, r1]
1000b82e:	e004      	b.n	1000b83a <spi_init+0xda>
	} else {
		spi_module->SPI_CONFIGURATION.bit.LSB_FIRST_ENABLE = 0x0;
1000b830:	2124      	movs	r1, #36	; 0x24
1000b832:	5c5a      	ldrb	r2, [r3, r1]
1000b834:	2004      	movs	r0, #4
1000b836:	4382      	bics	r2, r0
1000b838:	545a      	strb	r2, [r3, r1]
	}

	/* Set clock polarity and clock phase */
	switch(config->transfer_mode)
1000b83a:	78aa      	ldrb	r2, [r5, #2]
1000b83c:	2a01      	cmp	r2, #1
1000b83e:	d01a      	beq.n	1000b876 <spi_init+0x116>
1000b840:	2a00      	cmp	r2, #0
1000b842:	d004      	beq.n	1000b84e <spi_init+0xee>
1000b844:	2a02      	cmp	r2, #2
1000b846:	d00c      	beq.n	1000b862 <spi_init+0x102>
1000b848:	2a03      	cmp	r2, #3
1000b84a:	d01e      	beq.n	1000b88a <spi_init+0x12a>
1000b84c:	e026      	b.n	1000b89c <spi_init+0x13c>
	{
		case SPI_TRANSFER_MODE_0:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x0;
1000b84e:	2224      	movs	r2, #36	; 0x24
1000b850:	5c99      	ldrb	r1, [r3, r2]
1000b852:	2002      	movs	r0, #2
1000b854:	4381      	bics	r1, r0
1000b856:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x0;
1000b858:	5c99      	ldrb	r1, [r3, r2]
1000b85a:	3801      	subs	r0, #1
1000b85c:	4381      	bics	r1, r0
1000b85e:	5499      	strb	r1, [r3, r2]
1000b860:	e01c      	b.n	1000b89c <spi_init+0x13c>
			break;
		case SPI_TRANSFER_MODE_1:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x1;
1000b862:	2224      	movs	r2, #36	; 0x24
1000b864:	5c98      	ldrb	r0, [r3, r2]
1000b866:	2102      	movs	r1, #2
1000b868:	4301      	orrs	r1, r0
1000b86a:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x0;
1000b86c:	5c99      	ldrb	r1, [r3, r2]
1000b86e:	2001      	movs	r0, #1
1000b870:	4381      	bics	r1, r0
1000b872:	5499      	strb	r1, [r3, r2]
1000b874:	e012      	b.n	1000b89c <spi_init+0x13c>
			break;
		case SPI_TRANSFER_MODE_2:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x0;
1000b876:	2224      	movs	r2, #36	; 0x24
1000b878:	5c99      	ldrb	r1, [r3, r2]
1000b87a:	2002      	movs	r0, #2
1000b87c:	4381      	bics	r1, r0
1000b87e:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x1;
1000b880:	5c98      	ldrb	r0, [r3, r2]
1000b882:	2101      	movs	r1, #1
1000b884:	4301      	orrs	r1, r0
1000b886:	5499      	strb	r1, [r3, r2]
1000b888:	e008      	b.n	1000b89c <spi_init+0x13c>
			break;
		case SPI_TRANSFER_MODE_3:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x1;
1000b88a:	2224      	movs	r2, #36	; 0x24
1000b88c:	5c98      	ldrb	r0, [r3, r2]
1000b88e:	2102      	movs	r1, #2
1000b890:	4301      	orrs	r1, r0
1000b892:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x1;
1000b894:	5c98      	ldrb	r0, [r3, r2]
1000b896:	2101      	movs	r1, #1
1000b898:	4301      	orrs	r1, r0
1000b89a:	5499      	strb	r1, [r3, r2]
	module->locked                     = 0;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
1000b89c:	2000      	movs	r0, #0
1000b89e:	b003      	add	sp, #12
1000b8a0:	bc0c      	pop	{r2, r3}
1000b8a2:	4690      	mov	r8, r2
1000b8a4:	469b      	mov	fp, r3
1000b8a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b8a8:	1000b725 	.word	0x1000b725
1000b8ac:	40006000 	.word	0x40006000
1000b8b0:	1000c351 	.word	0x1000c351
1000b8b4:	40007000 	.word	0x40007000
1000b8b8:	1000bcad 	.word	0x1000bcad
1000b8bc:	1000bcbd 	.word	0x1000bcbd
1000b8c0:	1000bfa1 	.word	0x1000bfa1

1000b8c4 <spi_transceive_buffer_wait>:
enum status_code spi_transceive_buffer_wait(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint8_t *rx_data,
		uint16_t length)
{
1000b8c4:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b8c6:	b083      	sub	sp, #12
	Spi *spi_module = module->hw;
1000b8c8:	6804      	ldr	r4, [r0, #0]
	uint8_t dummy = 0;
1000b8ca:	2600      	movs	r6, #0
1000b8cc:	466d      	mov	r5, sp
1000b8ce:	71ee      	strb	r6, [r5, #7]
1000b8d0:	3507      	adds	r5, #7
	uint8_t skip_mosi = 0;
	uint8_t skip_miso = 0;
	uint8_t status;
	uint16_t transfer_len = 0;

	if(spi_module == 0) {
1000b8d2:	2c00      	cmp	r4, #0
1000b8d4:	d034      	beq.n	1000b940 <spi_transceive_buffer_wait+0x7c>
		return STATUS_ERR_NOT_INITIALIZED;
	}
	if(!tx_data) {
1000b8d6:	2900      	cmp	r1, #0
1000b8d8:	d104      	bne.n	1000b8e4 <spi_transceive_buffer_wait+0x20>
		tx_data = &dummy;
		*tx_data = module->tx_dummy_byte;
1000b8da:	0029      	movs	r1, r5
1000b8dc:	7980      	ldrb	r0, [r0, #6]
1000b8de:	7028      	strb	r0, [r5, #0]
		skip_mosi = 1;
1000b8e0:	2701      	movs	r7, #1
1000b8e2:	e00b      	b.n	1000b8fc <spi_transceive_buffer_wait+0x38>
	} else if(!rx_data) {
1000b8e4:	2a00      	cmp	r2, #0
1000b8e6:	d005      	beq.n	1000b8f4 <spi_transceive_buffer_wait+0x30>
		rx_data = &dummy;
		skip_miso = 1;
	} else if(length == 0) {
		return STATUS_ERR_INVALID_ARG;
1000b8e8:	2017      	movs	r0, #23
		*tx_data = module->tx_dummy_byte;
		skip_mosi = 1;
	} else if(!rx_data) {
		rx_data = &dummy;
		skip_miso = 1;
	} else if(length == 0) {
1000b8ea:	2b00      	cmp	r3, #0
1000b8ec:	d029      	beq.n	1000b942 <spi_transceive_buffer_wait+0x7e>
		uint16_t length)
{
	Spi *spi_module = module->hw;
	uint8_t dummy = 0;
	uint8_t skip_mosi = 0;
	uint8_t skip_miso = 0;
1000b8ee:	2600      	movs	r6, #0
		uint8_t *rx_data,
		uint16_t length)
{
	Spi *spi_module = module->hw;
	uint8_t dummy = 0;
	uint8_t skip_mosi = 0;
1000b8f0:	2700      	movs	r7, #0
1000b8f2:	e003      	b.n	1000b8fc <spi_transceive_buffer_wait+0x38>
		tx_data = &dummy;
		*tx_data = module->tx_dummy_byte;
		skip_mosi = 1;
	} else if(!rx_data) {
		rx_data = &dummy;
		skip_miso = 1;
1000b8f4:	2601      	movs	r6, #1
		uint8_t *rx_data,
		uint16_t length)
{
	Spi *spi_module = module->hw;
	uint8_t dummy = 0;
	uint8_t skip_mosi = 0;
1000b8f6:	2700      	movs	r7, #0
	if(!tx_data) {
		tx_data = &dummy;
		*tx_data = module->tx_dummy_byte;
		skip_mosi = 1;
	} else if(!rx_data) {
		rx_data = &dummy;
1000b8f8:	466a      	mov	r2, sp
1000b8fa:	3207      	adds	r2, #7
 */
static bool _spi_is_active(Spi *const spi_module)
{
	Assert(spi_module);

	return spi_module->SPI_BUS_STATUS.bit.SPI_ACTIVE;
1000b8fc:	2528      	movs	r5, #40	; 0x28
1000b8fe:	5d60      	ldrb	r0, [r4, r5]
	}

	/* Check for Idle */
	do {
		status = _spi_is_active(spi_module);
	}while(status);
1000b900:	07c0      	lsls	r0, r0, #31
1000b902:	d4fc      	bmi.n	1000b8fe <spi_transceive_buffer_wait+0x3a>

	/* Clear all status registers */
	spi_module->RECEIVE_STATUS.reg;
1000b904:	7b20      	ldrb	r0, [r4, #12]
	spi_module->TRANSMIT_STATUS.reg;
1000b906:	7a20      	ldrb	r0, [r4, #8]

	/* Start transfer */
	while(transfer_len < length) {
1000b908:	2b00      	cmp	r3, #0
1000b90a:	d014      	beq.n	1000b936 <spi_transceive_buffer_wait+0x72>
1000b90c:	2500      	movs	r5, #0
		/* Read data shifted from MISO */
		while(!_spi_is_ready_to_read(spi_module));
		*rx_data = spi_module->RECEIVE_DATA.reg;
		transfer_len++;
		if (!skip_mosi) {
			tx_data++;
1000b90e:	4278      	negs	r0, r7
1000b910:	4147      	adcs	r7, r0
		}
		if (!skip_miso) {
			rx_data++;
1000b912:	4270      	negs	r0, r6
1000b914:	4146      	adcs	r6, r0
		Spi *const spi_module)
{
	Assert(spi_module);

	/* Check interrupt flag */
	return (spi_module->TRANSMIT_STATUS.bit.TX_FIFO_NOT_FULL);
1000b916:	7a20      	ldrb	r0, [r4, #8]
	spi_module->TRANSMIT_STATUS.reg;

	/* Start transfer */
	while(transfer_len < length) {
		/* Write data to MOSI */
		while(!_spi_is_ready_to_write(spi_module));
1000b918:	07c0      	lsls	r0, r0, #31
1000b91a:	d5fc      	bpl.n	1000b916 <spi_transceive_buffer_wait+0x52>
		spi_module->TRANSMIT_DATA.reg = *tx_data;
1000b91c:	7808      	ldrb	r0, [r1, #0]
1000b91e:	7020      	strb	r0, [r4, #0]
		Spi *const spi_module)
{
	Assert(spi_module);

	/* Check interrupt flag */
	return (spi_module->RECEIVE_STATUS.bit.RX_FIFO_NOT_EMPTY);
1000b920:	7b20      	ldrb	r0, [r4, #12]
	while(transfer_len < length) {
		/* Write data to MOSI */
		while(!_spi_is_ready_to_write(spi_module));
		spi_module->TRANSMIT_DATA.reg = *tx_data;
		/* Read data shifted from MISO */
		while(!_spi_is_ready_to_read(spi_module));
1000b922:	07c0      	lsls	r0, r0, #31
1000b924:	d5fc      	bpl.n	1000b920 <spi_transceive_buffer_wait+0x5c>
		*rx_data = spi_module->RECEIVE_DATA.reg;
1000b926:	7920      	ldrb	r0, [r4, #4]
1000b928:	7010      	strb	r0, [r2, #0]
		transfer_len++;
1000b92a:	3501      	adds	r5, #1
1000b92c:	b2ad      	uxth	r5, r5
		if (!skip_mosi) {
			tx_data++;
1000b92e:	19c9      	adds	r1, r1, r7
		}
		if (!skip_miso) {
			rx_data++;
1000b930:	1992      	adds	r2, r2, r6
	/* Clear all status registers */
	spi_module->RECEIVE_STATUS.reg;
	spi_module->TRANSMIT_STATUS.reg;

	/* Start transfer */
	while(transfer_len < length) {
1000b932:	42ab      	cmp	r3, r5
1000b934:	d1ef      	bne.n	1000b916 <spi_transceive_buffer_wait+0x52>
		Spi *const spi_module)
{
	Assert(spi_module);

	/* Check interrupt flag */
	return (spi_module->TRANSMIT_STATUS.bit.TX_FIFO_EMPTY);
1000b936:	7a23      	ldrb	r3, [r4, #8]
		}
	}
	/* check TXFIFO is empty */
	do {
		status = _spi_is_write_complete(spi_module);
	}while(!status);
1000b938:	06db      	lsls	r3, r3, #27
1000b93a:	d5fc      	bpl.n	1000b936 <spi_transceive_buffer_wait+0x72>

	return STATUS_OK;
1000b93c:	2000      	movs	r0, #0
1000b93e:	e000      	b.n	1000b942 <spi_transceive_buffer_wait+0x7e>
	uint8_t skip_miso = 0;
	uint8_t status;
	uint16_t transfer_len = 0;

	if(spi_module == 0) {
		return STATUS_ERR_NOT_INITIALIZED;
1000b940:	201f      	movs	r0, #31
		status = _spi_is_write_complete(spi_module);
	}while(!status);

	return STATUS_OK;

}
1000b942:	b003      	add	sp, #12
1000b944:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b946:	46c0      	nop			; (mov r8, r8)

1000b948 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		bool select)
{
1000b948:	b510      	push	{r4, lr}
	uint8_t gpio_num = slave->ss_pin;
1000b94a:	7808      	ldrb	r0, [r1, #0]
	if(select) {
1000b94c:	2a00      	cmp	r2, #0
1000b94e:	d003      	beq.n	1000b958 <spi_select_slave+0x10>
		/* ASSERT Slave select pin */
		gpio_pin_set_output_level(gpio_num, false);
1000b950:	2100      	movs	r1, #0
1000b952:	4b04      	ldr	r3, [pc, #16]	; (1000b964 <spi_select_slave+0x1c>)
1000b954:	4798      	blx	r3
1000b956:	e002      	b.n	1000b95e <spi_select_slave+0x16>
	} else {
		/* DEASSERT Slave select pin */
		gpio_pin_set_output_level(gpio_num, true);
1000b958:	2101      	movs	r1, #1
1000b95a:	4b02      	ldr	r3, [pc, #8]	; (1000b964 <spi_select_slave+0x1c>)
1000b95c:	4798      	blx	r3
	}

	return STATUS_OK;
}
1000b95e:	2000      	movs	r0, #0
1000b960:	bd10      	pop	{r4, pc}
1000b962:	46c0      	nop			; (mov r8, r8)
1000b964:	1000bf15 	.word	0x1000bf15

1000b968 <dualtimer_isr_handler>:
 *
 * Dualtimer ISR handler.
 *
 */
static void dualtimer_isr_handler(void)
{
1000b968:	b510      	push	{r4, lr}
 * \retval The interrupt status of timer1/timer2
 */
uint8_t dualtimer_get_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		return DUALTIMER0->TIMER1MIS.reg;
1000b96a:	4b0d      	ldr	r3, [pc, #52]	; (1000b9a0 <dualtimer_isr_handler+0x38>)
1000b96c:	7d1b      	ldrb	r3, [r3, #20]
 * Dualtimer ISR handler.
 *
 */
static void dualtimer_isr_handler(void)
{
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER1)) {
1000b96e:	2b00      	cmp	r3, #0
1000b970:	d007      	beq.n	1000b982 <dualtimer_isr_handler+0x1a>
 * \param[in]     timer        Timer1/Timer2
 */
void dualtimer_clear_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		DUALTIMER0->TIMER1INTCLR.reg = 1;
1000b972:	2201      	movs	r2, #1
1000b974:	4b0a      	ldr	r3, [pc, #40]	; (1000b9a0 <dualtimer_isr_handler+0x38>)
1000b976:	731a      	strb	r2, [r3, #12]
 */
static void dualtimer_isr_handler(void)
{
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER1)) {
		dualtimer_clear_interrupt_status(DUALTIMER_TIMER1);
		if (dualtimer_callback_timer1)
1000b978:	4b0a      	ldr	r3, [pc, #40]	; (1000b9a4 <dualtimer_isr_handler+0x3c>)
1000b97a:	681b      	ldr	r3, [r3, #0]
1000b97c:	2b00      	cmp	r3, #0
1000b97e:	d000      	beq.n	1000b982 <dualtimer_isr_handler+0x1a>
			dualtimer_callback_timer1();
1000b980:	4798      	blx	r3
uint8_t dualtimer_get_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		return DUALTIMER0->TIMER1MIS.reg;
	} else {
		return DUALTIMER0->TIMER2MIS.reg;
1000b982:	2334      	movs	r3, #52	; 0x34
1000b984:	4a06      	ldr	r2, [pc, #24]	; (1000b9a0 <dualtimer_isr_handler+0x38>)
1000b986:	5cd3      	ldrb	r3, [r2, r3]
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER1)) {
		dualtimer_clear_interrupt_status(DUALTIMER_TIMER1);
		if (dualtimer_callback_timer1)
			dualtimer_callback_timer1();
	}
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER2)) {
1000b988:	2b00      	cmp	r3, #0
1000b98a:	d007      	beq.n	1000b99c <dualtimer_isr_handler+0x34>
void dualtimer_clear_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		DUALTIMER0->TIMER1INTCLR.reg = 1;
	} else {
		DUALTIMER0->TIMER2INTCLR.reg = 1;
1000b98c:	2101      	movs	r1, #1
1000b98e:	232c      	movs	r3, #44	; 0x2c
1000b990:	54d1      	strb	r1, [r2, r3]
		if (dualtimer_callback_timer1)
			dualtimer_callback_timer1();
	}
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER2)) {
		dualtimer_clear_interrupt_status(DUALTIMER_TIMER2);
		if (dualtimer_callback_timer2)
1000b992:	4b05      	ldr	r3, [pc, #20]	; (1000b9a8 <dualtimer_isr_handler+0x40>)
1000b994:	681b      	ldr	r3, [r3, #0]
1000b996:	2b00      	cmp	r3, #0
1000b998:	d000      	beq.n	1000b99c <dualtimer_isr_handler+0x34>
			dualtimer_callback_timer2();
1000b99a:	4798      	blx	r3
	}
}
1000b99c:	bd10      	pop	{r4, pc}
1000b99e:	46c0      	nop			; (mov r8, r8)
1000b9a0:	40001000 	.word	0x40001000
1000b9a4:	10017d90 	.word	0x10017d90
1000b9a8:	10017d94 	.word	0x10017d94

1000b9ac <dualtimer_get_config_defaults>:
 *
 * \param[out]  config  Pointer to a DUALTIMER module configuration structure to set
 */
void dualtimer_get_config_defaults(struct dualtimer_config *config)
{
	config->timer1.timer_enable = true;
1000b9ac:	2301      	movs	r3, #1
1000b9ae:	7003      	strb	r3, [r0, #0]
	config->timer2.timer_enable = true;
1000b9b0:	7303      	strb	r3, [r0, #12]

	config->timer1.counter_mode = DUALTIMER_PERIODIC_MODE;
1000b9b2:	2202      	movs	r2, #2
1000b9b4:	7042      	strb	r2, [r0, #1]
	config->timer2.counter_mode = DUALTIMER_PERIODIC_MODE;
1000b9b6:	7342      	strb	r2, [r0, #13]

	config->timer1.counter_size = DUALTIMER_COUNTER_SIZE_32BIT;
1000b9b8:	7083      	strb	r3, [r0, #2]
	config->timer2.counter_size = DUALTIMER_COUNTER_SIZE_32BIT;
1000b9ba:	7383      	strb	r3, [r0, #14]

	config->timer1.clock_prescaler = DUALTIMER_CLOCK_PRESCALER_DIV1;
1000b9bc:	2200      	movs	r2, #0
1000b9be:	70c2      	strb	r2, [r0, #3]
	config->timer2.clock_prescaler = DUALTIMER_CLOCK_PRESCALER_DIV1;
1000b9c0:	73c2      	strb	r2, [r0, #15]

	config->timer1.interrup_enable = true;
1000b9c2:	7103      	strb	r3, [r0, #4]
	config->timer2.interrup_enable = true;
1000b9c4:	7403      	strb	r3, [r0, #16]

	config->timer1.load_value = 0;
1000b9c6:	6082      	str	r2, [r0, #8]
	config->timer2.load_value = 0;
1000b9c8:	6142      	str	r2, [r0, #20]

	config->clock_source = DUALTIMER_CLK_INPUT_0;
1000b9ca:	7602      	strb	r2, [r0, #24]
}
1000b9cc:	4770      	bx	lr
1000b9ce:	46c0      	nop			; (mov r8, r8)

1000b9d0 <dualtimer_set_counter>:
 * \param[in]     value        Load value
 */
void dualtimer_set_counter(enum dualtimer_timer timer,
		enum dualtimer_set_register cur_bg, uint32_t value)
{
	if (timer == DUALTIMER_TIMER1) {
1000b9d0:	2800      	cmp	r0, #0
1000b9d2:	d107      	bne.n	1000b9e4 <dualtimer_set_counter+0x14>
		if (cur_bg == DUALTIMER_SET_CURRUNT_REG) {
1000b9d4:	2900      	cmp	r1, #0
1000b9d6:	d102      	bne.n	1000b9de <dualtimer_set_counter+0xe>
			DUALTIMER0->TIMER1LOAD.reg = value;
1000b9d8:	4b06      	ldr	r3, [pc, #24]	; (1000b9f4 <dualtimer_set_counter+0x24>)
1000b9da:	601a      	str	r2, [r3, #0]
1000b9dc:	e009      	b.n	1000b9f2 <dualtimer_set_counter+0x22>
		} else {
			DUALTIMER0->TIMER1BGLOAD.reg = value;
1000b9de:	4b05      	ldr	r3, [pc, #20]	; (1000b9f4 <dualtimer_set_counter+0x24>)
1000b9e0:	619a      	str	r2, [r3, #24]
1000b9e2:	e006      	b.n	1000b9f2 <dualtimer_set_counter+0x22>
		}
	} else {
		if (cur_bg == DUALTIMER_SET_CURRUNT_REG) {
1000b9e4:	2900      	cmp	r1, #0
1000b9e6:	d102      	bne.n	1000b9ee <dualtimer_set_counter+0x1e>
			DUALTIMER0->TIMER2LOAD.reg = value;
1000b9e8:	4b02      	ldr	r3, [pc, #8]	; (1000b9f4 <dualtimer_set_counter+0x24>)
1000b9ea:	621a      	str	r2, [r3, #32]
1000b9ec:	e001      	b.n	1000b9f2 <dualtimer_set_counter+0x22>
			} else {
			DUALTIMER0->TIMER2BGLOAD.reg = value;
1000b9ee:	4b01      	ldr	r3, [pc, #4]	; (1000b9f4 <dualtimer_set_counter+0x24>)
1000b9f0:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
}
1000b9f2:	4770      	bx	lr
1000b9f4:	40001000 	.word	0x40001000

1000b9f8 <dualtimer_enable>:
 *
 * \param[in]     timer        Timer1/Timer2
 */
void dualtimer_enable(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
1000b9f8:	2800      	cmp	r0, #0
1000b9fa:	d105      	bne.n	1000ba08 <dualtimer_enable+0x10>
		DUALTIMER0->TIMER1CONTROL.reg |= DUALTIMER_TIMER1CONTROL_TIMER_ENABLE;
1000b9fc:	4a06      	ldr	r2, [pc, #24]	; (1000ba18 <dualtimer_enable+0x20>)
1000b9fe:	7a11      	ldrb	r1, [r2, #8]
1000ba00:	2380      	movs	r3, #128	; 0x80
1000ba02:	430b      	orrs	r3, r1
1000ba04:	7213      	strb	r3, [r2, #8]
1000ba06:	e005      	b.n	1000ba14 <dualtimer_enable+0x1c>
	} else {
		DUALTIMER0->TIMER2CONTROL.reg |= DUALTIMER_TIMER2CONTROL_TIMER_ENABLE;
1000ba08:	4903      	ldr	r1, [pc, #12]	; (1000ba18 <dualtimer_enable+0x20>)
1000ba0a:	2228      	movs	r2, #40	; 0x28
1000ba0c:	5c88      	ldrb	r0, [r1, r2]
1000ba0e:	2380      	movs	r3, #128	; 0x80
1000ba10:	4303      	orrs	r3, r0
1000ba12:	548b      	strb	r3, [r1, r2]
	}
}
1000ba14:	4770      	bx	lr
1000ba16:	46c0      	nop			; (mov r8, r8)
1000ba18:	40001000 	.word	0x40001000

1000ba1c <dualtimer_disable>:
 *
 * \param[in]     timer        Timer1/Timer2
 */
void dualtimer_disable(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
1000ba1c:	2800      	cmp	r0, #0
1000ba1e:	d105      	bne.n	1000ba2c <dualtimer_disable+0x10>
		DUALTIMER0->TIMER1CONTROL.reg &= ~DUALTIMER_TIMER1CONTROL_TIMER_ENABLE;
1000ba20:	4a06      	ldr	r2, [pc, #24]	; (1000ba3c <dualtimer_disable+0x20>)
1000ba22:	7a11      	ldrb	r1, [r2, #8]
1000ba24:	237f      	movs	r3, #127	; 0x7f
1000ba26:	400b      	ands	r3, r1
1000ba28:	7213      	strb	r3, [r2, #8]
1000ba2a:	e005      	b.n	1000ba38 <dualtimer_disable+0x1c>
	} else {
		DUALTIMER0->TIMER2CONTROL.reg &= ~DUALTIMER_TIMER2CONTROL_TIMER_ENABLE;
1000ba2c:	4903      	ldr	r1, [pc, #12]	; (1000ba3c <dualtimer_disable+0x20>)
1000ba2e:	2228      	movs	r2, #40	; 0x28
1000ba30:	5c88      	ldrb	r0, [r1, r2]
1000ba32:	237f      	movs	r3, #127	; 0x7f
1000ba34:	4003      	ands	r3, r0
1000ba36:	548b      	strb	r3, [r1, r2]
	}
}
1000ba38:	4770      	bx	lr
1000ba3a:	46c0      	nop			; (mov r8, r8)
1000ba3c:	40001000 	.word	0x40001000

1000ba40 <dualtimer_init>:
 * \param[in]     config       Pointer to the Dualtimer configuration options struct
 *
 * \return Status of the initialization procedure.
 */
void dualtimer_init(const struct dualtimer_config *config)
{
1000ba40:	b570      	push	{r4, r5, r6, lr}
1000ba42:	0004      	movs	r4, r0
	uint8_t regval = 0;

	/* Global reset */
	system_peripheral_reset(PERIPHERAL_DUALT_TIMER);
1000ba44:	2004      	movs	r0, #4
1000ba46:	4b39      	ldr	r3, [pc, #228]	; (1000bb2c <dualtimer_init+0xec>)
1000ba48:	4798      	blx	r3

	/* Common config */
	if (config->timer1.timer_enable || config->timer2.timer_enable) {
1000ba4a:	7823      	ldrb	r3, [r4, #0]
1000ba4c:	2b00      	cmp	r3, #0
1000ba4e:	d102      	bne.n	1000ba56 <dualtimer_init+0x16>
1000ba50:	7b23      	ldrb	r3, [r4, #12]
1000ba52:	2b00      	cmp	r3, #0
1000ba54:	d065      	beq.n	1000bb22 <dualtimer_init+0xe2>
		LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |=
1000ba56:	4936      	ldr	r1, [pc, #216]	; (1000bb30 <dualtimer_init+0xf0>)
1000ba58:	68ca      	ldr	r2, [r1, #12]
1000ba5a:	2320      	movs	r3, #32
1000ba5c:	4313      	orrs	r3, r2
1000ba5e:	60cb      	str	r3, [r1, #12]
		LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN;
		LPMCU_MISC_REGS0->LPMCU_CTRL.bit.DUALTIMER0_CLK_SEL = config->clock_source;
1000ba60:	7e22      	ldrb	r2, [r4, #24]
1000ba62:	698b      	ldr	r3, [r1, #24]
1000ba64:	2003      	movs	r0, #3
1000ba66:	4002      	ands	r2, r0
1000ba68:	0112      	lsls	r2, r2, #4
1000ba6a:	302d      	adds	r0, #45	; 0x2d
1000ba6c:	4383      	bics	r3, r0
1000ba6e:	4313      	orrs	r3, r2
1000ba70:	618b      	str	r3, [r1, #24]
	}
	
	/* Timer1 config */
	if (config->timer1.timer_enable) {
1000ba72:	7823      	ldrb	r3, [r4, #0]
1000ba74:	2b00      	cmp	r3, #0
1000ba76:	d026      	beq.n	1000bac6 <dualtimer_init+0x86>
		if (config->timer1.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
1000ba78:	7863      	ldrb	r3, [r4, #1]
			regval = DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_1;
1000ba7a:	2101      	movs	r1, #1
		LPMCU_MISC_REGS0->LPMCU_CTRL.bit.DUALTIMER0_CLK_SEL = config->clock_source;
	}
	
	/* Timer1 config */
	if (config->timer1.timer_enable) {
		if (config->timer1.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
1000ba7c:	2b00      	cmp	r3, #0
1000ba7e:	d003      	beq.n	1000ba88 <dualtimer_init+0x48>
			regval = DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_1;
		} else if (config->timer1.counter_mode == DUALTIMER_FREE_RUNNING_MODE) {
			regval = DUALTIMER_TIMER1CONTROL_TIMER_MODE_0;
		} else if (config->timer1.counter_mode == DUALTIMER_PERIODIC_MODE) {
			regval = DUALTIMER_TIMER1CONTROL_TIMER_MODE_1;
1000ba80:	3b02      	subs	r3, #2
1000ba82:	425d      	negs	r5, r3
1000ba84:	415d      	adcs	r5, r3
1000ba86:	01a9      	lsls	r1, r5, #6
		}
		regval |= (DUALTIMER_TIMER1CONTROL_TIMER_SIZE &
1000ba88:	78a2      	ldrb	r2, [r4, #2]
1000ba8a:	0052      	lsls	r2, r2, #1
1000ba8c:	2502      	movs	r5, #2
1000ba8e:	402a      	ands	r2, r5
1000ba90:	78e3      	ldrb	r3, [r4, #3]
1000ba92:	009b      	lsls	r3, r3, #2
1000ba94:	350a      	adds	r5, #10
1000ba96:	402b      	ands	r3, r5
1000ba98:	431a      	orrs	r2, r3
1000ba9a:	0015      	movs	r5, r2
1000ba9c:	430d      	orrs	r5, r1
				((config->timer1.counter_size) << DUALTIMER_TIMER1CONTROL_TIMER_SIZE_Pos)) |
				DUALTIMER_TIMER1CONTROL_TIMERPRE(config->timer1.clock_prescaler);
		if (config->timer1.interrup_enable) {
1000ba9e:	7923      	ldrb	r3, [r4, #4]
1000baa0:	2b00      	cmp	r3, #0
1000baa2:	d001      	beq.n	1000baa8 <dualtimer_init+0x68>
			regval |= DUALTIMER_TIMER1CONTROL_INTERRUPT_ENABLE;
1000baa4:	2320      	movs	r3, #32
1000baa6:	431d      	orrs	r5, r3
		}
		DUALTIMER0->TIMER1LOAD.reg = config->timer1.load_value;
1000baa8:	4b22      	ldr	r3, [pc, #136]	; (1000bb34 <dualtimer_init+0xf4>)
1000baaa:	68a2      	ldr	r2, [r4, #8]
1000baac:	601a      	str	r2, [r3, #0]
		DUALTIMER0->TIMER1CONTROL.reg = regval;
1000baae:	721d      	strb	r5, [r3, #8]
		LPMCU_MISC_REGS0->DUALTIMER0_CTRL.reg |= LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE;
1000bab0:	491f      	ldr	r1, [pc, #124]	; (1000bb30 <dualtimer_init+0xf0>)
1000bab2:	22c4      	movs	r2, #196	; 0xc4
1000bab4:	0052      	lsls	r2, r2, #1
1000bab6:	5c88      	ldrb	r0, [r1, r2]
1000bab8:	2301      	movs	r3, #1
1000baba:	4303      	orrs	r3, r0
1000babc:	548b      	strb	r3, [r1, r2]
		dualtimer_enable(DUALTIMER_TIMER1);
1000babe:	2000      	movs	r0, #0
1000bac0:	4b1d      	ldr	r3, [pc, #116]	; (1000bb38 <dualtimer_init+0xf8>)
1000bac2:	4798      	blx	r3
1000bac4:	e000      	b.n	1000bac8 <dualtimer_init+0x88>
 *
 * \return Status of the initialization procedure.
 */
void dualtimer_init(const struct dualtimer_config *config)
{
	uint8_t regval = 0;
1000bac6:	2500      	movs	r5, #0
		LPMCU_MISC_REGS0->DUALTIMER0_CTRL.reg |= LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE;
		dualtimer_enable(DUALTIMER_TIMER1);
	}

	/* Timer2 config */
	if (config->timer2.timer_enable) {
1000bac8:	7b23      	ldrb	r3, [r4, #12]
1000baca:	2b00      	cmp	r3, #0
1000bacc:	d029      	beq.n	1000bb22 <dualtimer_init+0xe2>
		if (config->timer2.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
1000bace:	7b63      	ldrb	r3, [r4, #13]
1000bad0:	2b00      	cmp	r3, #0
1000bad2:	d005      	beq.n	1000bae0 <dualtimer_init+0xa0>
			regval = DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_1;
		} else if (config->timer2.counter_mode == DUALTIMER_FREE_RUNNING_MODE) {
1000bad4:	2b01      	cmp	r3, #1
1000bad6:	d005      	beq.n	1000bae4 <dualtimer_init+0xa4>
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_0;
		} else if (config->timer2.counter_mode == DUALTIMER_PERIODIC_MODE) {
1000bad8:	2b02      	cmp	r3, #2
1000bada:	d104      	bne.n	1000bae6 <dualtimer_init+0xa6>
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_1;
1000badc:	2540      	movs	r5, #64	; 0x40
1000bade:	e002      	b.n	1000bae6 <dualtimer_init+0xa6>
	}

	/* Timer2 config */
	if (config->timer2.timer_enable) {
		if (config->timer2.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
			regval = DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_1;
1000bae0:	2501      	movs	r5, #1
1000bae2:	e000      	b.n	1000bae6 <dualtimer_init+0xa6>
		} else if (config->timer2.counter_mode == DUALTIMER_FREE_RUNNING_MODE) {
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_0;
1000bae4:	2500      	movs	r5, #0
		} else if (config->timer2.counter_mode == DUALTIMER_PERIODIC_MODE) {
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_1;
		}
		regval |= (DUALTIMER_TIMER2CONTROL_TIMER_SIZE &
1000bae6:	7ba3      	ldrb	r3, [r4, #14]
1000bae8:	005b      	lsls	r3, r3, #1
1000baea:	2102      	movs	r1, #2
1000baec:	4019      	ands	r1, r3
1000baee:	7be2      	ldrb	r2, [r4, #15]
1000baf0:	0092      	lsls	r2, r2, #2
1000baf2:	230c      	movs	r3, #12
1000baf4:	4013      	ands	r3, r2
1000baf6:	430b      	orrs	r3, r1
1000baf8:	431d      	orrs	r5, r3
				((config->timer2.counter_size) << DUALTIMER_TIMER2CONTROL_TIMER_SIZE_Pos)) |
				DUALTIMER_TIMER2CONTROL_TIMERPRE(config->timer2.clock_prescaler);
		if (config->timer2.interrup_enable) {
1000bafa:	7c23      	ldrb	r3, [r4, #16]
1000bafc:	2b00      	cmp	r3, #0
1000bafe:	d001      	beq.n	1000bb04 <dualtimer_init+0xc4>
			regval |= DUALTIMER_TIMER2CONTROL_INTERRUPT_ENABLE;
1000bb00:	2320      	movs	r3, #32
1000bb02:	431d      	orrs	r5, r3
		}
		DUALTIMER0->TIMER2LOAD.reg = config->timer2.load_value;
1000bb04:	6962      	ldr	r2, [r4, #20]
1000bb06:	4b0b      	ldr	r3, [pc, #44]	; (1000bb34 <dualtimer_init+0xf4>)
1000bb08:	621a      	str	r2, [r3, #32]
		DUALTIMER0->TIMER2CONTROL.reg = regval;
1000bb0a:	2228      	movs	r2, #40	; 0x28
1000bb0c:	549d      	strb	r5, [r3, r2]
		LPMCU_MISC_REGS0->DUALTIMER0_CTRL.reg |= LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_2_ENABLE;
1000bb0e:	4908      	ldr	r1, [pc, #32]	; (1000bb30 <dualtimer_init+0xf0>)
1000bb10:	3261      	adds	r2, #97	; 0x61
1000bb12:	32ff      	adds	r2, #255	; 0xff
1000bb14:	5c88      	ldrb	r0, [r1, r2]
1000bb16:	2302      	movs	r3, #2
1000bb18:	4303      	orrs	r3, r0
1000bb1a:	548b      	strb	r3, [r1, r2]
		dualtimer_enable(DUALTIMER_TIMER2);
1000bb1c:	2001      	movs	r0, #1
1000bb1e:	4b06      	ldr	r3, [pc, #24]	; (1000bb38 <dualtimer_init+0xf8>)
1000bb20:	4798      	blx	r3
	}

	system_register_isr(RAM_ISR_TABLE_DUALTIMER_INDEX, (uint32_t)dualtimer_isr_handler);
1000bb22:	4906      	ldr	r1, [pc, #24]	; (1000bb3c <dualtimer_init+0xfc>)
1000bb24:	201e      	movs	r0, #30
1000bb26:	4b06      	ldr	r3, [pc, #24]	; (1000bb40 <dualtimer_init+0x100>)
1000bb28:	4798      	blx	r3
}
1000bb2a:	bd70      	pop	{r4, r5, r6, pc}
1000bb2c:	1000ca19 	.word	0x1000ca19
1000bb30:	4000b000 	.word	0x4000b000
1000bb34:	40001000 	.word	0x40001000
1000bb38:	1000b9f9 	.word	0x1000b9f9
1000bb3c:	1000b969 	.word	0x1000b969
1000bb40:	1000ce81 	.word	0x1000ce81

1000bb44 <dualtimer_register_callback>:
 *
 * \param[in]     callback_func Pointer to callback function
 */
void dualtimer_register_callback(enum dualtimer_timer timer, dualtimer_callback_t fun)
{
	if (timer == DUALTIMER_TIMER1) {
1000bb44:	2800      	cmp	r0, #0
1000bb46:	d102      	bne.n	1000bb4e <dualtimer_register_callback+0xa>
		dualtimer_callback_timer1 = fun;
1000bb48:	4b02      	ldr	r3, [pc, #8]	; (1000bb54 <dualtimer_register_callback+0x10>)
1000bb4a:	6019      	str	r1, [r3, #0]
1000bb4c:	e001      	b.n	1000bb52 <dualtimer_register_callback+0xe>
	} else {
		dualtimer_callback_timer2 = fun;
1000bb4e:	4b02      	ldr	r3, [pc, #8]	; (1000bb58 <dualtimer_register_callback+0x14>)
1000bb50:	6019      	str	r1, [r3, #0]
	}
}
1000bb52:	4770      	bx	lr
1000bb54:	10017d90 	.word	0x10017d90
1000bb58:	10017d94 	.word	0x10017d94

1000bb5c <gpio_port0_isr_handler>:
 *
 * This function will enter interrupt.
 *
 */
static void gpio_port0_isr_handler(void)
{
1000bb5c:	b570      	push	{r4, r5, r6, lr}
	uint32_t flag = _gpio_instances[0].hw->INTSTATUSCLEAR.reg;
1000bb5e:	4b16      	ldr	r3, [pc, #88]	; (1000bbb8 <gpio_port0_isr_handler+0x5c>)
1000bb60:	681d      	ldr	r5, [r3, #0]
1000bb62:	8f29      	ldrh	r1, [r5, #56]	; 0x38
1000bb64:	b289      	uxth	r1, r1

	for (uint8_t i = 0; i < 16; i++){
		if (flag & (1 << i)) {
1000bb66:	07cb      	lsls	r3, r1, #31
1000bb68:	d407      	bmi.n	1000bb7a <gpio_port0_isr_handler+0x1e>
1000bb6a:	2301      	movs	r3, #1
1000bb6c:	2401      	movs	r4, #1
1000bb6e:	0018      	movs	r0, r3
1000bb70:	0022      	movs	r2, r4
1000bb72:	409a      	lsls	r2, r3
1000bb74:	4211      	tst	r1, r2
1000bb76:	d014      	beq.n	1000bba2 <gpio_port0_isr_handler+0x46>
1000bb78:	e001      	b.n	1000bb7e <gpio_port0_isr_handler+0x22>
1000bb7a:	2201      	movs	r2, #1
1000bb7c:	2000      	movs	r0, #0
			/* Clear interrupt flag */
			_gpio_instances[0].hw->INTSTATUSCLEAR.reg = (1 << i);
1000bb7e:	b292      	uxth	r2, r2
1000bb80:	872a      	strh	r2, [r5, #56]	; 0x38
			if ((_gpio_instances[0].callback_enable_mask & (1 << i)) && \
1000bb82:	2346      	movs	r3, #70	; 0x46
1000bb84:	4a0c      	ldr	r2, [pc, #48]	; (1000bbb8 <gpio_port0_isr_handler+0x5c>)
1000bb86:	5ad3      	ldrh	r3, [r2, r3]
1000bb88:	4103      	asrs	r3, r0
1000bb8a:	07db      	lsls	r3, r3, #31
1000bb8c:	d50c      	bpl.n	1000bba8 <gpio_port0_isr_handler+0x4c>
                    (_gpio_instances[0].callback_reg_mask & (1 << i)))
1000bb8e:	2344      	movs	r3, #68	; 0x44

	for (uint8_t i = 0; i < 16; i++){
		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[0].hw->INTSTATUSCLEAR.reg = (1 << i);
			if ((_gpio_instances[0].callback_enable_mask & (1 << i)) && \
1000bb90:	5ad3      	ldrh	r3, [r2, r3]
1000bb92:	4103      	asrs	r3, r0
1000bb94:	07db      	lsls	r3, r3, #31
1000bb96:	d507      	bpl.n	1000bba8 <gpio_port0_isr_handler+0x4c>
                    (_gpio_instances[0].callback_reg_mask & (1 << i)))
                _gpio_instances[0].callback[i]();
1000bb98:	0080      	lsls	r0, r0, #2
1000bb9a:	1810      	adds	r0, r2, r0
1000bb9c:	6843      	ldr	r3, [r0, #4]
1000bb9e:	4798      	blx	r3
1000bba0:	e002      	b.n	1000bba8 <gpio_port0_isr_handler+0x4c>
1000bba2:	3301      	adds	r3, #1
 */
static void gpio_port0_isr_handler(void)
{
	uint32_t flag = _gpio_instances[0].hw->INTSTATUSCLEAR.reg;

	for (uint8_t i = 0; i < 16; i++){
1000bba4:	2b10      	cmp	r3, #16
1000bba6:	d1e2      	bne.n	1000bb6e <gpio_port0_isr_handler+0x12>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1000bba8:	2180      	movs	r1, #128	; 0x80
1000bbaa:	0409      	lsls	r1, r1, #16
1000bbac:	23c0      	movs	r3, #192	; 0xc0
1000bbae:	005b      	lsls	r3, r3, #1
1000bbb0:	4a02      	ldr	r2, [pc, #8]	; (1000bbbc <gpio_port0_isr_handler+0x60>)
1000bbb2:	50d1      	str	r1, [r2, r3]
                _gpio_instances[0].callback[i]();
			break;
		}
	}
	NVIC_ClearPendingIRQ(GPIO0_IRQn);
}
1000bbb4:	bd70      	pop	{r4, r5, r6, pc}
1000bbb6:	46c0      	nop			; (mov r8, r8)
1000bbb8:	10019a10 	.word	0x10019a10
1000bbbc:	e000e100 	.word	0xe000e100

1000bbc0 <gpio_port1_isr_handler>:
 *
 * This function will enter interrupt.
 *
 */
static void gpio_port1_isr_handler(void)
{
1000bbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t flag = _gpio_instances[1].hw->INTSTATUSCLEAR.reg;
1000bbc2:	4b18      	ldr	r3, [pc, #96]	; (1000bc24 <gpio_port1_isr_handler+0x64>)
1000bbc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
1000bbc6:	8f1e      	ldrh	r6, [r3, #56]	; 0x38
1000bbc8:	b2b6      	uxth	r6, r6
1000bbca:	0037      	movs	r7, r6
1000bbcc:	2400      	movs	r4, #0

	for (uint8_t i = 0; i < 16; i++){
		/* For AON wakeup pin clear interrupt */
		if (flag & ((1<<15) | (1<<14) | (1<<13))) {
1000bbce:	0b76      	lsrs	r6, r6, #13
1000bbd0:	0376      	lsls	r6, r6, #13
			aon_handle_ext_wakeup_isr();
		}

		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[1].hw->INTSTATUSCLEAR.reg = (1 << i);
1000bbd2:	4d14      	ldr	r5, [pc, #80]	; (1000bc24 <gpio_port1_isr_handler+0x64>)
{
	uint32_t flag = _gpio_instances[1].hw->INTSTATUSCLEAR.reg;

	for (uint8_t i = 0; i < 16; i++){
		/* For AON wakeup pin clear interrupt */
		if (flag & ((1<<15) | (1<<14) | (1<<13))) {
1000bbd4:	2e00      	cmp	r6, #0
1000bbd6:	d001      	beq.n	1000bbdc <gpio_port1_isr_handler+0x1c>
			aon_handle_ext_wakeup_isr();
1000bbd8:	4b13      	ldr	r3, [pc, #76]	; (1000bc28 <gpio_port1_isr_handler+0x68>)
1000bbda:	4798      	blx	r3
		}

		if (flag & (1 << i)) {
1000bbdc:	0022      	movs	r2, r4
1000bbde:	2301      	movs	r3, #1
1000bbe0:	40a3      	lsls	r3, r4
1000bbe2:	421f      	tst	r7, r3
1000bbe4:	d013      	beq.n	1000bc0e <gpio_port1_isr_handler+0x4e>
			/* Clear interrupt flag */
			_gpio_instances[1].hw->INTSTATUSCLEAR.reg = (1 << i);
1000bbe6:	b29b      	uxth	r3, r3
1000bbe8:	6ca9      	ldr	r1, [r5, #72]	; 0x48
1000bbea:	870b      	strh	r3, [r1, #56]	; 0x38
			if ((_gpio_instances[1].callback_enable_mask & (1 << i)) && \
1000bbec:	238e      	movs	r3, #142	; 0x8e
1000bbee:	5aeb      	ldrh	r3, [r5, r3]
1000bbf0:	4123      	asrs	r3, r4
1000bbf2:	07db      	lsls	r3, r3, #31
1000bbf4:	d50b      	bpl.n	1000bc0e <gpio_port1_isr_handler+0x4e>
			(_gpio_instances[1].callback_reg_mask & (1 << i))) {
1000bbf6:	238c      	movs	r3, #140	; 0x8c
		}

		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[1].hw->INTSTATUSCLEAR.reg = (1 << i);
			if ((_gpio_instances[1].callback_enable_mask & (1 << i)) && \
1000bbf8:	490a      	ldr	r1, [pc, #40]	; (1000bc24 <gpio_port1_isr_handler+0x64>)
1000bbfa:	5acb      	ldrh	r3, [r1, r3]
1000bbfc:	4123      	asrs	r3, r4
1000bbfe:	07db      	lsls	r3, r3, #31
1000bc00:	d505      	bpl.n	1000bc0e <gpio_port1_isr_handler+0x4e>
			(_gpio_instances[1].callback_reg_mask & (1 << i))) {
				_gpio_instances[1].callback[i]();
1000bc02:	3212      	adds	r2, #18
1000bc04:	0092      	lsls	r2, r2, #2
1000bc06:	188a      	adds	r2, r1, r2
1000bc08:	6853      	ldr	r3, [r2, #4]
1000bc0a:	4798      	blx	r3
				break;
1000bc0c:	e002      	b.n	1000bc14 <gpio_port1_isr_handler+0x54>
1000bc0e:	3401      	adds	r4, #1
 */
static void gpio_port1_isr_handler(void)
{
	uint32_t flag = _gpio_instances[1].hw->INTSTATUSCLEAR.reg;

	for (uint8_t i = 0; i < 16; i++){
1000bc10:	2c10      	cmp	r4, #16
1000bc12:	d1df      	bne.n	1000bbd4 <gpio_port1_isr_handler+0x14>
1000bc14:	2180      	movs	r1, #128	; 0x80
1000bc16:	0449      	lsls	r1, r1, #17
1000bc18:	23c0      	movs	r3, #192	; 0xc0
1000bc1a:	005b      	lsls	r3, r3, #1
1000bc1c:	4a03      	ldr	r2, [pc, #12]	; (1000bc2c <gpio_port1_isr_handler+0x6c>)
1000bc1e:	50d1      	str	r1, [r2, r3]
				break;
			}
		}
	}
	NVIC_ClearPendingIRQ(GPIO1_IRQn);
}
1000bc20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000bc22:	46c0      	nop			; (mov r8, r8)
1000bc24:	10019a10 	.word	0x10019a10
1000bc28:	0001bc51 	.word	0x0001bc51
1000bc2c:	e000e100 	.word	0xe000e100

1000bc30 <gpio_port2_isr_handler>:
 *
 * This function will enter interrupt.
 *
 */
static void gpio_port2_isr_handler(void)
{
1000bc30:	b510      	push	{r4, lr}
	uint32_t flag = _gpio_instances[2].hw->INTSTATUSCLEAR.reg;
1000bc32:	2390      	movs	r3, #144	; 0x90
1000bc34:	4a1b      	ldr	r2, [pc, #108]	; (1000bca4 <gpio_port2_isr_handler+0x74>)
1000bc36:	58d2      	ldr	r2, [r2, r3]
1000bc38:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000bc3a:	b29b      	uxth	r3, r3

	for (uint8_t i = 12; i < 16; i++){
		if (flag & (1 << i)) {
1000bc3c:	04d9      	lsls	r1, r3, #19
1000bc3e:	d414      	bmi.n	1000bc6a <gpio_port2_isr_handler+0x3a>
1000bc40:	0499      	lsls	r1, r3, #18
1000bc42:	d40a      	bmi.n	1000bc5a <gpio_port2_isr_handler+0x2a>
1000bc44:	0459      	lsls	r1, r3, #17
1000bc46:	d40c      	bmi.n	1000bc62 <gpio_port2_isr_handler+0x32>
1000bc48:	0bdb      	lsrs	r3, r3, #15
1000bc4a:	03db      	lsls	r3, r3, #15
1000bc4c:	b29b      	uxth	r3, r3
1000bc4e:	2b00      	cmp	r3, #0
1000bc50:	d020      	beq.n	1000bc94 <gpio_port2_isr_handler+0x64>
1000bc52:	2380      	movs	r3, #128	; 0x80
1000bc54:	021b      	lsls	r3, r3, #8
1000bc56:	210f      	movs	r1, #15
1000bc58:	e00a      	b.n	1000bc70 <gpio_port2_isr_handler+0x40>
1000bc5a:	2380      	movs	r3, #128	; 0x80
1000bc5c:	019b      	lsls	r3, r3, #6
1000bc5e:	210d      	movs	r1, #13
1000bc60:	e006      	b.n	1000bc70 <gpio_port2_isr_handler+0x40>
1000bc62:	2380      	movs	r3, #128	; 0x80
1000bc64:	01db      	lsls	r3, r3, #7
1000bc66:	210e      	movs	r1, #14
1000bc68:	e002      	b.n	1000bc70 <gpio_port2_isr_handler+0x40>
1000bc6a:	2380      	movs	r3, #128	; 0x80
1000bc6c:	015b      	lsls	r3, r3, #5
1000bc6e:	210c      	movs	r1, #12
			/* Clear interrupt flag */
			_gpio_instances[2].hw->INTSTATUSCLEAR.reg = (1 << i);
1000bc70:	b29b      	uxth	r3, r3
1000bc72:	8713      	strh	r3, [r2, #56]	; 0x38
			if ((_gpio_instances[2].callback_enable_mask & (1 << i)) && \
1000bc74:	23d6      	movs	r3, #214	; 0xd6
1000bc76:	4a0b      	ldr	r2, [pc, #44]	; (1000bca4 <gpio_port2_isr_handler+0x74>)
1000bc78:	5ad3      	ldrh	r3, [r2, r3]
1000bc7a:	410b      	asrs	r3, r1
1000bc7c:	07db      	lsls	r3, r3, #31
1000bc7e:	d509      	bpl.n	1000bc94 <gpio_port2_isr_handler+0x64>
                    (_gpio_instances[2].callback_reg_mask & (1 << i)))
1000bc80:	23d4      	movs	r3, #212	; 0xd4

	for (uint8_t i = 12; i < 16; i++){
		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[2].hw->INTSTATUSCLEAR.reg = (1 << i);
			if ((_gpio_instances[2].callback_enable_mask & (1 << i)) && \
1000bc82:	5ad3      	ldrh	r3, [r2, r3]
1000bc84:	410b      	asrs	r3, r1
1000bc86:	07db      	lsls	r3, r3, #31
1000bc88:	d504      	bpl.n	1000bc94 <gpio_port2_isr_handler+0x64>
                    (_gpio_instances[2].callback_reg_mask & (1 << i)))
                _gpio_instances[2].callback[i]();
1000bc8a:	3124      	adds	r1, #36	; 0x24
1000bc8c:	0089      	lsls	r1, r1, #2
1000bc8e:	1851      	adds	r1, r2, r1
1000bc90:	684b      	ldr	r3, [r1, #4]
1000bc92:	4798      	blx	r3
1000bc94:	2180      	movs	r1, #128	; 0x80
1000bc96:	0489      	lsls	r1, r1, #18
1000bc98:	23c0      	movs	r3, #192	; 0xc0
1000bc9a:	005b      	lsls	r3, r3, #1
1000bc9c:	4a02      	ldr	r2, [pc, #8]	; (1000bca8 <gpio_port2_isr_handler+0x78>)
1000bc9e:	50d1      	str	r1, [r2, r3]
			break;
		}
	}
	NVIC_ClearPendingIRQ(GPIO2_IRQn);
}
1000bca0:	bd10      	pop	{r4, pc}
1000bca2:	46c0      	nop			; (mov r8, r8)
1000bca4:	10019a10 	.word	0x10019a10
1000bca8:	e000e100 	.word	0xe000e100

1000bcac <gpio_get_config_defaults>:
 *  \param[out] config  Configuration structure to initialize to default values.
 */
void gpio_get_config_defaults(struct gpio_config *const config)
{
	/* Default configuration values */
	config->direction  = GPIO_PIN_DIR_INPUT;
1000bcac:	2300      	movs	r3, #0
1000bcae:	7003      	strb	r3, [r0, #0]
	config->input_pull = GPIO_PIN_PULL_UP;
1000bcb0:	2201      	movs	r2, #1
1000bcb2:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
1000bcb4:	7083      	strb	r3, [r0, #2]
	config->aon_wakeup = false;
1000bcb6:	70c3      	strb	r3, [r0, #3]
}
1000bcb8:	4770      	bx	lr
1000bcba:	46c0      	nop			; (mov r8, r8)

1000bcbc <gpio_pin_set_config>:
 *  \retval STATUS_RESOURCE_NOT_AVAILABLE   Requested gpio is already in use.
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
1000bcbc:	b570      	push	{r4, r5, r6, lr}
	* GPIO_0 & GPIO_1 are used for SWD.
	*/
	if ((gpio_pin == PIN_LP_GPIO_0) || \
		(gpio_pin == PIN_LP_GPIO_1))
	{
		status = STATUS_ERR_INVALID_ARG;
1000bcbe:	2317      	movs	r3, #23
	enum status_code status = STATUS_OK;

	/* Following GPIO's should never be modified by user.
	* GPIO_0 & GPIO_1 are used for SWD.
	*/
	if ((gpio_pin == PIN_LP_GPIO_0) || \
1000bcc0:	2801      	cmp	r0, #1
1000bcc2:	d800      	bhi.n	1000bcc6 <gpio_pin_set_config+0xa>
1000bcc4:	e0c8      	b.n	1000be58 <gpio_pin_set_config+0x19c>
		(gpio_pin == PIN_LP_GPIO_1))
	{
		status = STATUS_ERR_INVALID_ARG;
	} else {
		if (gpio_pin <= 7) {
1000bcc6:	2807      	cmp	r0, #7
1000bcc8:	d809      	bhi.n	1000bcde <gpio_pin_set_config+0x22>
			LPMCU_MISC_REGS0->PINMUX_SEL_0.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bcca:	4d64      	ldr	r5, [pc, #400]	; (1000be5c <gpio_pin_set_config+0x1a0>)
1000bccc:	6c6a      	ldr	r2, [r5, #68]	; 0x44
1000bcce:	3b10      	subs	r3, #16
1000bcd0:	4003      	ands	r3, r0
1000bcd2:	009b      	lsls	r3, r3, #2
1000bcd4:	2407      	movs	r4, #7
1000bcd6:	409c      	lsls	r4, r3
1000bcd8:	43a2      	bics	r2, r4
1000bcda:	646a      	str	r2, [r5, #68]	; 0x44
1000bcdc:	e029      	b.n	1000bd32 <gpio_pin_set_config+0x76>
		} else if (gpio_pin <= 15) {
1000bcde:	280f      	cmp	r0, #15
1000bce0:	d809      	bhi.n	1000bcf6 <gpio_pin_set_config+0x3a>
			LPMCU_MISC_REGS0->PINMUX_SEL_1.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bce2:	4d5e      	ldr	r5, [pc, #376]	; (1000be5c <gpio_pin_set_config+0x1a0>)
1000bce4:	6caa      	ldr	r2, [r5, #72]	; 0x48
1000bce6:	2307      	movs	r3, #7
1000bce8:	4003      	ands	r3, r0
1000bcea:	009b      	lsls	r3, r3, #2
1000bcec:	2407      	movs	r4, #7
1000bcee:	409c      	lsls	r4, r3
1000bcf0:	43a2      	bics	r2, r4
1000bcf2:	64aa      	str	r2, [r5, #72]	; 0x48
1000bcf4:	e01d      	b.n	1000bd32 <gpio_pin_set_config+0x76>
		} else if (gpio_pin <= 23) {
1000bcf6:	2817      	cmp	r0, #23
1000bcf8:	d809      	bhi.n	1000bd0e <gpio_pin_set_config+0x52>
			LPMCU_MISC_REGS0->PINMUX_SEL_2.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bcfa:	4d58      	ldr	r5, [pc, #352]	; (1000be5c <gpio_pin_set_config+0x1a0>)
1000bcfc:	6cea      	ldr	r2, [r5, #76]	; 0x4c
1000bcfe:	2307      	movs	r3, #7
1000bd00:	4003      	ands	r3, r0
1000bd02:	009b      	lsls	r3, r3, #2
1000bd04:	2407      	movs	r4, #7
1000bd06:	409c      	lsls	r4, r3
1000bd08:	43a2      	bics	r2, r4
1000bd0a:	64ea      	str	r2, [r5, #76]	; 0x4c
1000bd0c:	e011      	b.n	1000bd32 <gpio_pin_set_config+0x76>
		} else if (44 <= gpio_pin  && gpio_pin < 48) {
1000bd0e:	0003      	movs	r3, r0
1000bd10:	3b2c      	subs	r3, #44	; 0x2c
1000bd12:	2b03      	cmp	r3, #3
1000bd14:	d80d      	bhi.n	1000bd32 <gpio_pin_set_config+0x76>
			/* Set GPIO_MSx as digital mode */
			AON_GP_REGS0->MS_GPIO_MODE.vec.ANALOG_ENABLE_ &= ~(1 << (gpio_pin - PIN_GPIO_MS4));
1000bd16:	4d52      	ldr	r5, [pc, #328]	; (1000be60 <gpio_pin_set_config+0x1a4>)
1000bd18:	2482      	movs	r4, #130	; 0x82
1000bd1a:	00e4      	lsls	r4, r4, #3
1000bd1c:	5d2a      	ldrb	r2, [r5, r4]
1000bd1e:	0712      	lsls	r2, r2, #28
1000bd20:	2601      	movs	r6, #1
1000bd22:	409e      	lsls	r6, r3
1000bd24:	0f12      	lsrs	r2, r2, #28
1000bd26:	5d2b      	ldrb	r3, [r5, r4]
1000bd28:	43b2      	bics	r2, r6
1000bd2a:	260f      	movs	r6, #15
1000bd2c:	43b3      	bics	r3, r6
1000bd2e:	4313      	orrs	r3, r2
1000bd30:	552b      	strb	r3, [r5, r4]
		}
	
		if ((gpio_pin == PIN_AO_GPIO_0) || (gpio_pin == PIN_AO_GPIO_1) ||
1000bd32:	0003      	movs	r3, r0
1000bd34:	3b1d      	subs	r3, #29
1000bd36:	2b02      	cmp	r3, #2
1000bd38:	d829      	bhi.n	1000bd8e <gpio_pin_set_config+0xd2>
				(gpio_pin == PIN_AO_GPIO_2)) {
			/* Active Low, Always On Pull Enable Control */
			if (config->input_pull == GPIO_PIN_PULL_UP) {
1000bd3a:	784b      	ldrb	r3, [r1, #1]
1000bd3c:	2b01      	cmp	r3, #1
1000bd3e:	d108      	bne.n	1000bd52 <gpio_pin_set_config+0x96>
				AON_GP_REGS0->AON_PULL_ENABLE.reg &= ~(1 << (31 - gpio_pin));
1000bd40:	4d47      	ldr	r5, [pc, #284]	; (1000be60 <gpio_pin_set_config+0x1a4>)
1000bd42:	7d2b      	ldrb	r3, [r5, #20]
1000bd44:	241f      	movs	r4, #31
1000bd46:	1a24      	subs	r4, r4, r0
1000bd48:	2201      	movs	r2, #1
1000bd4a:	40a2      	lsls	r2, r4
1000bd4c:	4393      	bics	r3, r2
1000bd4e:	752b      	strb	r3, [r5, #20]
1000bd50:	e008      	b.n	1000bd64 <gpio_pin_set_config+0xa8>
			} else {
				AON_GP_REGS0->AON_PULL_ENABLE.reg |= 1 << (31 - gpio_pin);
1000bd52:	4c43      	ldr	r4, [pc, #268]	; (1000be60 <gpio_pin_set_config+0x1a4>)
1000bd54:	7d25      	ldrb	r5, [r4, #20]
1000bd56:	221f      	movs	r2, #31
1000bd58:	1a12      	subs	r2, r2, r0
1000bd5a:	2301      	movs	r3, #1
1000bd5c:	4093      	lsls	r3, r2
1000bd5e:	432b      	orrs	r3, r5
1000bd60:	b2db      	uxtb	r3, r3
1000bd62:	7523      	strb	r3, [r4, #20]
			}
			if (config->aon_wakeup) {
1000bd64:	78ca      	ldrb	r2, [r1, #3]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bd66:	2300      	movs	r3, #0
			if (config->input_pull == GPIO_PIN_PULL_UP) {
				AON_GP_REGS0->AON_PULL_ENABLE.reg &= ~(1 << (31 - gpio_pin));
			} else {
				AON_GP_REGS0->AON_PULL_ENABLE.reg |= 1 << (31 - gpio_pin);
			}
			if (config->aon_wakeup) {
1000bd68:	2a00      	cmp	r2, #0
1000bd6a:	d075      	beq.n	1000be58 <gpio_pin_set_config+0x19c>
				/* Enable AON_GPIO_x to be a wakeup MCU from sleep mode */
				AON_GP_REGS0->AON_PINMUX_SEL.reg |= 1 << (4 * (31 - gpio_pin));
1000bd6c:	493c      	ldr	r1, [pc, #240]	; (1000be60 <gpio_pin_set_config+0x1a4>)
1000bd6e:	880c      	ldrh	r4, [r1, #0]
1000bd70:	221f      	movs	r2, #31
1000bd72:	1a10      	subs	r0, r2, r0
1000bd74:	0080      	lsls	r0, r0, #2
1000bd76:	3301      	adds	r3, #1
1000bd78:	4083      	lsls	r3, r0
1000bd7a:	4323      	orrs	r3, r4
1000bd7c:	b29b      	uxth	r3, r3
1000bd7e:	800b      	strh	r3, [r1, #0]
				/* Enable AON_GPIO_x to wake up the BLE domain from sleep mode */
				AON_PWR_SEQ0->GPIO_WAKEUP_CTRL.bit.BLE_ENABLE = 1;
1000bd80:	4a38      	ldr	r2, [pc, #224]	; (1000be64 <gpio_pin_set_config+0x1a8>)
1000bd82:	7811      	ldrb	r1, [r2, #0]
1000bd84:	2302      	movs	r3, #2
1000bd86:	430b      	orrs	r3, r1
1000bd88:	7013      	strb	r3, [r2, #0]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bd8a:	2300      	movs	r3, #0
1000bd8c:	e064      	b.n	1000be58 <gpio_pin_set_config+0x19c>
				AON_GP_REGS0->AON_PINMUX_SEL.reg |= 1 << (4 * (31 - gpio_pin));
				/* Enable AON_GPIO_x to wake up the BLE domain from sleep mode */
				AON_PWR_SEQ0->GPIO_WAKEUP_CTRL.bit.BLE_ENABLE = 1;
			}
		} else {
			if(config->direction == GPIO_PIN_DIR_INPUT) {
1000bd8e:	780a      	ldrb	r2, [r1, #0]
1000bd90:	2a00      	cmp	r2, #0
1000bd92:	d140      	bne.n	1000be16 <gpio_pin_set_config+0x15a>
				if(gpio_pin < 16) {
1000bd94:	280f      	cmp	r0, #15
1000bd96:	d808      	bhi.n	1000bdaa <gpio_pin_set_config+0xee>
					GPIO0->OUTENCLR.reg = (1 << gpio_pin);
1000bd98:	2301      	movs	r3, #1
1000bd9a:	4083      	lsls	r3, r0
1000bd9c:	b29b      	uxth	r3, r3
1000bd9e:	4a32      	ldr	r2, [pc, #200]	; (1000be68 <gpio_pin_set_config+0x1ac>)
1000bda0:	8293      	strh	r3, [r2, #20]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bda2:	2300      	movs	r3, #0
					GPIO1->OUTENCLR.reg = (1 << (gpio_pin % 16));
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
				}
				/* pull_enable. */
				if (gpio_pin < 32) {
1000bda4:	281f      	cmp	r0, #31
1000bda6:	d857      	bhi.n	1000be58 <gpio_pin_set_config+0x19c>
1000bda8:	e012      	b.n	1000bdd0 <gpio_pin_set_config+0x114>
			}
		} else {
			if(config->direction == GPIO_PIN_DIR_INPUT) {
				if(gpio_pin < 16) {
					GPIO0->OUTENCLR.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32){
1000bdaa:	281f      	cmp	r0, #31
1000bdac:	d807      	bhi.n	1000bdbe <gpio_pin_set_config+0x102>
					GPIO1->OUTENCLR.reg = (1 << (gpio_pin % 16));
1000bdae:	220f      	movs	r2, #15
1000bdb0:	4002      	ands	r2, r0
1000bdb2:	2301      	movs	r3, #1
1000bdb4:	4093      	lsls	r3, r2
1000bdb6:	b29b      	uxth	r3, r3
1000bdb8:	4a2c      	ldr	r2, [pc, #176]	; (1000be6c <gpio_pin_set_config+0x1b0>)
1000bdba:	8293      	strh	r3, [r2, #20]
1000bdbc:	e008      	b.n	1000bdd0 <gpio_pin_set_config+0x114>
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
1000bdbe:	230f      	movs	r3, #15
1000bdc0:	4018      	ands	r0, r3
1000bdc2:	3b0e      	subs	r3, #14
1000bdc4:	4083      	lsls	r3, r0
1000bdc6:	b29b      	uxth	r3, r3
1000bdc8:	4a29      	ldr	r2, [pc, #164]	; (1000be70 <gpio_pin_set_config+0x1b4>)
1000bdca:	8293      	strh	r3, [r2, #20]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bdcc:	2300      	movs	r3, #0
1000bdce:	e043      	b.n	1000be58 <gpio_pin_set_config+0x19c>
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
				}
				/* pull_enable. */
				if (gpio_pin < 32) {
					switch(config->input_pull) {
1000bdd0:	784b      	ldrb	r3, [r1, #1]
1000bdd2:	2b01      	cmp	r3, #1
1000bdd4:	d00c      	beq.n	1000bdf0 <gpio_pin_set_config+0x134>
1000bdd6:	2b00      	cmp	r3, #0
1000bdd8:	d002      	beq.n	1000bde0 <gpio_pin_set_config+0x124>
1000bdda:	2b02      	cmp	r3, #2
1000bddc:	d010      	beq.n	1000be00 <gpio_pin_set_config+0x144>
1000bdde:	e03a      	b.n	1000be56 <gpio_pin_set_config+0x19a>
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
1000bde0:	491e      	ldr	r1, [pc, #120]	; (1000be5c <gpio_pin_set_config+0x1a0>)
1000bde2:	6d0a      	ldr	r2, [r1, #80]	; 0x50
1000bde4:	2301      	movs	r3, #1
1000bde6:	4083      	lsls	r3, r0
1000bde8:	4313      	orrs	r3, r2
1000bdea:	650b      	str	r3, [r1, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bdec:	2300      	movs	r3, #0
				/* pull_enable. */
				if (gpio_pin < 32) {
					switch(config->input_pull) {
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
							break;
1000bdee:	e033      	b.n	1000be58 <gpio_pin_set_config+0x19c>
						case GPIO_PIN_PULL_UP:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
1000bdf0:	491a      	ldr	r1, [pc, #104]	; (1000be5c <gpio_pin_set_config+0x1a0>)
1000bdf2:	6d0b      	ldr	r3, [r1, #80]	; 0x50
1000bdf4:	2201      	movs	r2, #1
1000bdf6:	4082      	lsls	r2, r0
1000bdf8:	4393      	bics	r3, r2
1000bdfa:	650b      	str	r3, [r1, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bdfc:	2300      	movs	r3, #0
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
							break;
						case GPIO_PIN_PULL_UP:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
1000bdfe:	e02b      	b.n	1000be58 <gpio_pin_set_config+0x19c>
						case GPIO_PIN_PULL_DOWN:
							/* Set R-Type */
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
1000be00:	4b16      	ldr	r3, [pc, #88]	; (1000be5c <gpio_pin_set_config+0x1a0>)
1000be02:	6d59      	ldr	r1, [r3, #84]	; 0x54
1000be04:	2201      	movs	r2, #1
1000be06:	4082      	lsls	r2, r0
1000be08:	4311      	orrs	r1, r2
1000be0a:	6559      	str	r1, [r3, #84]	; 0x54
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
1000be0c:	6d19      	ldr	r1, [r3, #80]	; 0x50
1000be0e:	4391      	bics	r1, r2
1000be10:	6519      	str	r1, [r3, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000be12:	2300      	movs	r3, #0
						case GPIO_PIN_PULL_DOWN:
							/* Set R-Type */
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
1000be14:	e020      	b.n	1000be58 <gpio_pin_set_config+0x19c>
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000be16:	2300      	movs	r3, #0
						default:
							status = STATUS_ERR_INVALID_ARG;
							break;
					}
				}
			} else if(config->direction == GPIO_PIN_DIR_OUTPUT) {
1000be18:	2a01      	cmp	r2, #1
1000be1a:	d11d      	bne.n	1000be58 <gpio_pin_set_config+0x19c>
				if (gpio_pin < 16) {
1000be1c:	280f      	cmp	r0, #15
1000be1e:	d806      	bhi.n	1000be2e <gpio_pin_set_config+0x172>
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
1000be20:	3301      	adds	r3, #1
1000be22:	4083      	lsls	r3, r0
1000be24:	b29b      	uxth	r3, r3
1000be26:	4a10      	ldr	r2, [pc, #64]	; (1000be68 <gpio_pin_set_config+0x1ac>)
1000be28:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000be2a:	2300      	movs	r3, #0
1000be2c:	e014      	b.n	1000be58 <gpio_pin_set_config+0x19c>
					}
				}
			} else if(config->direction == GPIO_PIN_DIR_OUTPUT) {
				if (gpio_pin < 16) {
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32) {
1000be2e:	281f      	cmp	r0, #31
1000be30:	d808      	bhi.n	1000be44 <gpio_pin_set_config+0x188>
					GPIO1->OUTENSET.reg = (1 << (gpio_pin % 16));
1000be32:	230f      	movs	r3, #15
1000be34:	4018      	ands	r0, r3
1000be36:	3b0e      	subs	r3, #14
1000be38:	4083      	lsls	r3, r0
1000be3a:	b29b      	uxth	r3, r3
1000be3c:	4a0b      	ldr	r2, [pc, #44]	; (1000be6c <gpio_pin_set_config+0x1b0>)
1000be3e:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000be40:	2300      	movs	r3, #0
1000be42:	e009      	b.n	1000be58 <gpio_pin_set_config+0x19c>
				if (gpio_pin < 16) {
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32) {
					GPIO1->OUTENSET.reg = (1 << (gpio_pin % 16));
				} else {
					GPIO2->OUTENSET.reg = (1 << (gpio_pin % 16));
1000be44:	230f      	movs	r3, #15
1000be46:	4018      	ands	r0, r3
1000be48:	3b0e      	subs	r3, #14
1000be4a:	4083      	lsls	r3, r0
1000be4c:	b29b      	uxth	r3, r3
1000be4e:	4a08      	ldr	r2, [pc, #32]	; (1000be70 <gpio_pin_set_config+0x1b4>)
1000be50:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000be52:	2300      	movs	r3, #0
1000be54:	e000      	b.n	1000be58 <gpio_pin_set_config+0x19c>
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
						default:
							status = STATUS_ERR_INVALID_ARG;
1000be56:	2317      	movs	r3, #23
				}
			}
		}
	}
	return status;
}
1000be58:	0018      	movs	r0, r3
1000be5a:	bd70      	pop	{r4, r5, r6, pc}
1000be5c:	4000b000 	.word	0x4000b000
1000be60:	4000f000 	.word	0x4000f000
1000be64:	4000e000 	.word	0x4000e000
1000be68:	40010000 	.word	0x40010000
1000be6c:	40011000 	.word	0x40011000
1000be70:	40013000 	.word	0x40013000

1000be74 <gpio_pin_get_input_level>:
 */
bool gpio_pin_get_input_level(const uint8_t gpio_pin)
{
	uint32_t regval = 0;

	if (gpio_pin < 16) {
1000be74:	280f      	cmp	r0, #15
1000be76:	d806      	bhi.n	1000be86 <gpio_pin_get_input_level+0x12>
		regval = GPIO0->DATA.reg;
1000be78:	4b0f      	ldr	r3, [pc, #60]	; (1000beb8 <gpio_pin_get_input_level+0x44>)
1000be7a:	8819      	ldrh	r1, [r3, #0]
		regval &= (1 << gpio_pin);
1000be7c:	2301      	movs	r3, #1
1000be7e:	4083      	lsls	r3, r0
1000be80:	0018      	movs	r0, r3
1000be82:	4008      	ands	r0, r1
1000be84:	e014      	b.n	1000beb0 <gpio_pin_get_input_level+0x3c>
	} else if (gpio_pin < 32) {
1000be86:	281f      	cmp	r0, #31
1000be88:	d809      	bhi.n	1000be9e <gpio_pin_get_input_level+0x2a>
		regval = GPIO1->DATA.reg;
1000be8a:	4b0c      	ldr	r3, [pc, #48]	; (1000bebc <gpio_pin_get_input_level+0x48>)
1000be8c:	8819      	ldrh	r1, [r3, #0]
		regval &= (1 << (gpio_pin % 16));
1000be8e:	230f      	movs	r3, #15
1000be90:	4003      	ands	r3, r0
1000be92:	001a      	movs	r2, r3
1000be94:	2301      	movs	r3, #1
1000be96:	4093      	lsls	r3, r2
1000be98:	0018      	movs	r0, r3
1000be9a:	4008      	ands	r0, r1
1000be9c:	e008      	b.n	1000beb0 <gpio_pin_get_input_level+0x3c>
	} else {
		regval = GPIO2->DATA.reg;
1000be9e:	4b08      	ldr	r3, [pc, #32]	; (1000bec0 <gpio_pin_get_input_level+0x4c>)
1000bea0:	8819      	ldrh	r1, [r3, #0]
		regval &= (1 << (gpio_pin % 16));
1000bea2:	230f      	movs	r3, #15
1000bea4:	4003      	ands	r3, r0
1000bea6:	001a      	movs	r2, r3
1000bea8:	2301      	movs	r3, #1
1000beaa:	4093      	lsls	r3, r2
1000beac:	0018      	movs	r0, r3
1000beae:	4008      	ands	r0, r1
	}

	return regval;
1000beb0:	1e43      	subs	r3, r0, #1
1000beb2:	4198      	sbcs	r0, r3
1000beb4:	b2c0      	uxtb	r0, r0
}
1000beb6:	4770      	bx	lr
1000beb8:	40010000 	.word	0x40010000
1000bebc:	40011000 	.word	0x40011000
1000bec0:	40013000 	.word	0x40013000

1000bec4 <gpio_pin_get_output_level>:
 */
bool gpio_pin_get_output_level(const uint8_t gpio_pin)
{
	uint32_t regval = 0;

	if (gpio_pin < 16) {
1000bec4:	280f      	cmp	r0, #15
1000bec6:	d806      	bhi.n	1000bed6 <gpio_pin_get_output_level+0x12>
		regval = GPIO0->DATAOUT.reg;
1000bec8:	4b0f      	ldr	r3, [pc, #60]	; (1000bf08 <gpio_pin_get_output_level+0x44>)
1000beca:	8899      	ldrh	r1, [r3, #4]
		regval &= (1 << gpio_pin);
1000becc:	2301      	movs	r3, #1
1000bece:	4083      	lsls	r3, r0
1000bed0:	0018      	movs	r0, r3
1000bed2:	4008      	ands	r0, r1
1000bed4:	e014      	b.n	1000bf00 <gpio_pin_get_output_level+0x3c>
	} else if (gpio_pin < 32) {
1000bed6:	281f      	cmp	r0, #31
1000bed8:	d809      	bhi.n	1000beee <gpio_pin_get_output_level+0x2a>
		regval = GPIO1->DATAOUT.reg;
1000beda:	4b0c      	ldr	r3, [pc, #48]	; (1000bf0c <gpio_pin_get_output_level+0x48>)
1000bedc:	8899      	ldrh	r1, [r3, #4]
		regval &= (1 << (gpio_pin % 16));
1000bede:	230f      	movs	r3, #15
1000bee0:	4003      	ands	r3, r0
1000bee2:	001a      	movs	r2, r3
1000bee4:	2301      	movs	r3, #1
1000bee6:	4093      	lsls	r3, r2
1000bee8:	0018      	movs	r0, r3
1000beea:	4008      	ands	r0, r1
1000beec:	e008      	b.n	1000bf00 <gpio_pin_get_output_level+0x3c>
	} else {
		regval = GPIO2->DATAOUT.reg;
1000beee:	4b08      	ldr	r3, [pc, #32]	; (1000bf10 <gpio_pin_get_output_level+0x4c>)
1000bef0:	8899      	ldrh	r1, [r3, #4]
		regval &= (1 << (gpio_pin % 16));
1000bef2:	230f      	movs	r3, #15
1000bef4:	4003      	ands	r3, r0
1000bef6:	001a      	movs	r2, r3
1000bef8:	2301      	movs	r3, #1
1000befa:	4093      	lsls	r3, r2
1000befc:	0018      	movs	r0, r3
1000befe:	4008      	ands	r0, r1
	}

	return regval;
1000bf00:	1e43      	subs	r3, r0, #1
1000bf02:	4198      	sbcs	r0, r3
1000bf04:	b2c0      	uxtb	r0, r0
}
1000bf06:	4770      	bx	lr
1000bf08:	40010000 	.word	0x40010000
1000bf0c:	40011000 	.word	0x40011000
1000bf10:	40013000 	.word	0x40013000

1000bf14 <gpio_pin_set_output_level>:
 *
 *  \param[in] gpio_pin  Index of the GPIO pin to write to.
 *  \param[in] level     Logical level to set the given pin to.
 */
void gpio_pin_set_output_level(const uint8_t gpio_pin, const bool level)
{
1000bf14:	b510      	push	{r4, lr}
	if (gpio_pin < 16) {
1000bf16:	280f      	cmp	r0, #15
1000bf18:	d810      	bhi.n	1000bf3c <gpio_pin_set_output_level+0x28>
		if(level) {
1000bf1a:	2900      	cmp	r1, #0
1000bf1c:	d007      	beq.n	1000bf2e <gpio_pin_set_output_level+0x1a>
			GPIO0->DATAOUT.reg |= (1 << gpio_pin);
1000bf1e:	4a1d      	ldr	r2, [pc, #116]	; (1000bf94 <gpio_pin_set_output_level+0x80>)
1000bf20:	8891      	ldrh	r1, [r2, #4]
1000bf22:	2301      	movs	r3, #1
1000bf24:	4083      	lsls	r3, r0
1000bf26:	430b      	orrs	r3, r1
1000bf28:	b29b      	uxth	r3, r3
1000bf2a:	8093      	strh	r3, [r2, #4]
1000bf2c:	e031      	b.n	1000bf92 <gpio_pin_set_output_level+0x7e>
		} else {
			GPIO0->DATAOUT.reg &= ~(1 << gpio_pin);
1000bf2e:	4919      	ldr	r1, [pc, #100]	; (1000bf94 <gpio_pin_set_output_level+0x80>)
1000bf30:	888b      	ldrh	r3, [r1, #4]
1000bf32:	2201      	movs	r2, #1
1000bf34:	4082      	lsls	r2, r0
1000bf36:	4393      	bics	r3, r2
1000bf38:	808b      	strh	r3, [r1, #4]
1000bf3a:	e02a      	b.n	1000bf92 <gpio_pin_set_output_level+0x7e>
		}
	} else if (gpio_pin < 32) {
1000bf3c:	281f      	cmp	r0, #31
1000bf3e:	d814      	bhi.n	1000bf6a <gpio_pin_set_output_level+0x56>
		if(level) {
1000bf40:	2900      	cmp	r1, #0
1000bf42:	d009      	beq.n	1000bf58 <gpio_pin_set_output_level+0x44>
			GPIO1->DATAOUT.reg |= (1 << (gpio_pin % 16));
1000bf44:	4914      	ldr	r1, [pc, #80]	; (1000bf98 <gpio_pin_set_output_level+0x84>)
1000bf46:	888c      	ldrh	r4, [r1, #4]
1000bf48:	220f      	movs	r2, #15
1000bf4a:	4010      	ands	r0, r2
1000bf4c:	2301      	movs	r3, #1
1000bf4e:	4083      	lsls	r3, r0
1000bf50:	4323      	orrs	r3, r4
1000bf52:	b29b      	uxth	r3, r3
1000bf54:	808b      	strh	r3, [r1, #4]
1000bf56:	e01c      	b.n	1000bf92 <gpio_pin_set_output_level+0x7e>
		} else {
			GPIO1->DATAOUT.reg &= ~(1 << (gpio_pin % 16));
1000bf58:	490f      	ldr	r1, [pc, #60]	; (1000bf98 <gpio_pin_set_output_level+0x84>)
1000bf5a:	888b      	ldrh	r3, [r1, #4]
1000bf5c:	220f      	movs	r2, #15
1000bf5e:	4010      	ands	r0, r2
1000bf60:	3a0e      	subs	r2, #14
1000bf62:	4082      	lsls	r2, r0
1000bf64:	4393      	bics	r3, r2
1000bf66:	808b      	strh	r3, [r1, #4]
1000bf68:	e013      	b.n	1000bf92 <gpio_pin_set_output_level+0x7e>
		}
	} else {
		if(level) {
1000bf6a:	2900      	cmp	r1, #0
1000bf6c:	d009      	beq.n	1000bf82 <gpio_pin_set_output_level+0x6e>
			GPIO2->DATAOUT.reg |= (1 << (gpio_pin % 16));
1000bf6e:	490b      	ldr	r1, [pc, #44]	; (1000bf9c <gpio_pin_set_output_level+0x88>)
1000bf70:	888c      	ldrh	r4, [r1, #4]
1000bf72:	220f      	movs	r2, #15
1000bf74:	4010      	ands	r0, r2
1000bf76:	2301      	movs	r3, #1
1000bf78:	4083      	lsls	r3, r0
1000bf7a:	4323      	orrs	r3, r4
1000bf7c:	b29b      	uxth	r3, r3
1000bf7e:	808b      	strh	r3, [r1, #4]
1000bf80:	e007      	b.n	1000bf92 <gpio_pin_set_output_level+0x7e>
		} else {
			GPIO2->DATAOUT.reg &= ~(1 << (gpio_pin % 16));
1000bf82:	4906      	ldr	r1, [pc, #24]	; (1000bf9c <gpio_pin_set_output_level+0x88>)
1000bf84:	888b      	ldrh	r3, [r1, #4]
1000bf86:	220f      	movs	r2, #15
1000bf88:	4010      	ands	r0, r2
1000bf8a:	3a0e      	subs	r2, #14
1000bf8c:	4082      	lsls	r2, r0
1000bf8e:	4393      	bics	r3, r2
1000bf90:	808b      	strh	r3, [r1, #4]
		}
	}
}
1000bf92:	bd10      	pop	{r4, pc}
1000bf94:	40010000 	.word	0x40010000
1000bf98:	40011000 	.word	0x40011000
1000bf9c:	40013000 	.word	0x40013000

1000bfa0 <gpio_pinmux_cofiguration>:
 *
 *  \param[in] gpio_pin   Index of the GPIO pin to toggle.
 *  \param[in] pinmux_sel PINMUX selection.
 */
void gpio_pinmux_cofiguration(const uint8_t gpio_pin, uint16_t pinmux_sel)
{
1000bfa0:	b570      	push	{r4, r5, r6, lr}
	uint8_t megamux_sel = (pinmux_sel >> 8) & 0xFF;
1000bfa2:	0a0d      	lsrs	r5, r1, #8

	pinmux_sel &= 0xFF;
1000bfa4:	23ff      	movs	r3, #255	; 0xff
1000bfa6:	4019      	ands	r1, r3

	if (gpio_pin <= 7) {
1000bfa8:	2807      	cmp	r0, #7
1000bfaa:	d833      	bhi.n	1000c014 <gpio_pinmux_cofiguration+0x74>
		LPMCU_MISC_REGS0->PINMUX_SEL_0.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bfac:	4a4e      	ldr	r2, [pc, #312]	; (1000c0e8 <gpio_pinmux_cofiguration+0x148>)
1000bfae:	6c54      	ldr	r4, [r2, #68]	; 0x44
1000bfb0:	3bf8      	subs	r3, #248	; 0xf8
1000bfb2:	4003      	ands	r3, r0
1000bfb4:	009b      	lsls	r3, r3, #2
1000bfb6:	2607      	movs	r6, #7
1000bfb8:	409e      	lsls	r6, r3
1000bfba:	43b4      	bics	r4, r6
1000bfbc:	6454      	str	r4, [r2, #68]	; 0x44
		LPMCU_MISC_REGS0->PINMUX_SEL_0.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
1000bfbe:	6c54      	ldr	r4, [r2, #68]	; 0x44
1000bfc0:	000e      	movs	r6, r1
1000bfc2:	409e      	lsls	r6, r3
1000bfc4:	0033      	movs	r3, r6
1000bfc6:	4323      	orrs	r3, r4
1000bfc8:	6453      	str	r3, [r2, #68]	; 0x44
		if (pinmux_sel == 0x01) {
1000bfca:	2901      	cmp	r1, #1
1000bfcc:	d000      	beq.n	1000bfd0 <gpio_pinmux_cofiguration+0x30>
1000bfce:	e08a      	b.n	1000c0e6 <gpio_pinmux_cofiguration+0x146>
			if (gpio_pin <= 3) {
1000bfd0:	2803      	cmp	r0, #3
1000bfd2:	d80f      	bhi.n	1000bff4 <gpio_pinmux_cofiguration+0x54>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_0.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000bfd4:	0011      	movs	r1, r2
1000bfd6:	22d0      	movs	r2, #208	; 0xd0
1000bfd8:	0052      	lsls	r2, r2, #1
1000bfda:	588c      	ldr	r4, [r1, r2]
1000bfdc:	2303      	movs	r3, #3
1000bfde:	4018      	ands	r0, r3
1000bfe0:	00c0      	lsls	r0, r0, #3
1000bfe2:	333c      	adds	r3, #60	; 0x3c
1000bfe4:	4083      	lsls	r3, r0
1000bfe6:	439c      	bics	r4, r3
1000bfe8:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_0.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000bfea:	588b      	ldr	r3, [r1, r2]
1000bfec:	4085      	lsls	r5, r0
1000bfee:	431d      	orrs	r5, r3
1000bff0:	508d      	str	r5, [r1, r2]
1000bff2:	e078      	b.n	1000c0e6 <gpio_pinmux_cofiguration+0x146>
			} else if (gpio_pin <= 7) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_1.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000bff4:	493c      	ldr	r1, [pc, #240]	; (1000c0e8 <gpio_pinmux_cofiguration+0x148>)
1000bff6:	22d2      	movs	r2, #210	; 0xd2
1000bff8:	0052      	lsls	r2, r2, #1
1000bffa:	588c      	ldr	r4, [r1, r2]
1000bffc:	2303      	movs	r3, #3
1000bffe:	4018      	ands	r0, r3
1000c000:	00c0      	lsls	r0, r0, #3
1000c002:	333c      	adds	r3, #60	; 0x3c
1000c004:	4083      	lsls	r3, r0
1000c006:	439c      	bics	r4, r3
1000c008:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_1.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c00a:	588b      	ldr	r3, [r1, r2]
1000c00c:	4085      	lsls	r5, r0
1000c00e:	431d      	orrs	r5, r3
1000c010:	508d      	str	r5, [r1, r2]
1000c012:	e068      	b.n	1000c0e6 <gpio_pinmux_cofiguration+0x146>
			}
		}
	} else if (gpio_pin <= 15) {
1000c014:	280f      	cmp	r0, #15
1000c016:	d832      	bhi.n	1000c07e <gpio_pinmux_cofiguration+0xde>
		LPMCU_MISC_REGS0->PINMUX_SEL_1.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000c018:	4a33      	ldr	r2, [pc, #204]	; (1000c0e8 <gpio_pinmux_cofiguration+0x148>)
1000c01a:	6c94      	ldr	r4, [r2, #72]	; 0x48
1000c01c:	2307      	movs	r3, #7
1000c01e:	4003      	ands	r3, r0
1000c020:	009b      	lsls	r3, r3, #2
1000c022:	2607      	movs	r6, #7
1000c024:	409e      	lsls	r6, r3
1000c026:	43b4      	bics	r4, r6
1000c028:	6494      	str	r4, [r2, #72]	; 0x48
		LPMCU_MISC_REGS0->PINMUX_SEL_1.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
1000c02a:	6c94      	ldr	r4, [r2, #72]	; 0x48
1000c02c:	000e      	movs	r6, r1
1000c02e:	409e      	lsls	r6, r3
1000c030:	0033      	movs	r3, r6
1000c032:	4323      	orrs	r3, r4
1000c034:	6493      	str	r3, [r2, #72]	; 0x48
		if (pinmux_sel == 0x01) {
1000c036:	2901      	cmp	r1, #1
1000c038:	d155      	bne.n	1000c0e6 <gpio_pinmux_cofiguration+0x146>
			if (gpio_pin <= 11) {
1000c03a:	280b      	cmp	r0, #11
1000c03c:	d80f      	bhi.n	1000c05e <gpio_pinmux_cofiguration+0xbe>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_2.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c03e:	0011      	movs	r1, r2
1000c040:	22d4      	movs	r2, #212	; 0xd4
1000c042:	0052      	lsls	r2, r2, #1
1000c044:	588c      	ldr	r4, [r1, r2]
1000c046:	2303      	movs	r3, #3
1000c048:	4018      	ands	r0, r3
1000c04a:	00c0      	lsls	r0, r0, #3
1000c04c:	333c      	adds	r3, #60	; 0x3c
1000c04e:	4083      	lsls	r3, r0
1000c050:	439c      	bics	r4, r3
1000c052:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_2.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c054:	588b      	ldr	r3, [r1, r2]
1000c056:	4085      	lsls	r5, r0
1000c058:	431d      	orrs	r5, r3
1000c05a:	508d      	str	r5, [r1, r2]
1000c05c:	e043      	b.n	1000c0e6 <gpio_pinmux_cofiguration+0x146>
			} else if (gpio_pin <= 15) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_3.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c05e:	4922      	ldr	r1, [pc, #136]	; (1000c0e8 <gpio_pinmux_cofiguration+0x148>)
1000c060:	22d6      	movs	r2, #214	; 0xd6
1000c062:	0052      	lsls	r2, r2, #1
1000c064:	588c      	ldr	r4, [r1, r2]
1000c066:	2303      	movs	r3, #3
1000c068:	4018      	ands	r0, r3
1000c06a:	00c0      	lsls	r0, r0, #3
1000c06c:	333c      	adds	r3, #60	; 0x3c
1000c06e:	4083      	lsls	r3, r0
1000c070:	439c      	bics	r4, r3
1000c072:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_3.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c074:	588b      	ldr	r3, [r1, r2]
1000c076:	4085      	lsls	r5, r0
1000c078:	431d      	orrs	r5, r3
1000c07a:	508d      	str	r5, [r1, r2]
1000c07c:	e033      	b.n	1000c0e6 <gpio_pinmux_cofiguration+0x146>
			}
		}
	} else if (gpio_pin <= 23) {
1000c07e:	2817      	cmp	r0, #23
1000c080:	d831      	bhi.n	1000c0e6 <gpio_pinmux_cofiguration+0x146>
		LPMCU_MISC_REGS0->PINMUX_SEL_2.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000c082:	4a19      	ldr	r2, [pc, #100]	; (1000c0e8 <gpio_pinmux_cofiguration+0x148>)
1000c084:	6cd4      	ldr	r4, [r2, #76]	; 0x4c
1000c086:	2307      	movs	r3, #7
1000c088:	4003      	ands	r3, r0
1000c08a:	009b      	lsls	r3, r3, #2
1000c08c:	2607      	movs	r6, #7
1000c08e:	409e      	lsls	r6, r3
1000c090:	43b4      	bics	r4, r6
1000c092:	64d4      	str	r4, [r2, #76]	; 0x4c
		LPMCU_MISC_REGS0->PINMUX_SEL_2.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
1000c094:	6cd4      	ldr	r4, [r2, #76]	; 0x4c
1000c096:	000e      	movs	r6, r1
1000c098:	409e      	lsls	r6, r3
1000c09a:	0033      	movs	r3, r6
1000c09c:	4323      	orrs	r3, r4
1000c09e:	64d3      	str	r3, [r2, #76]	; 0x4c
		if (pinmux_sel == 0x01) {
1000c0a0:	2901      	cmp	r1, #1
1000c0a2:	d120      	bne.n	1000c0e6 <gpio_pinmux_cofiguration+0x146>
			if (gpio_pin <= 19) {
1000c0a4:	2813      	cmp	r0, #19
1000c0a6:	d80f      	bhi.n	1000c0c8 <gpio_pinmux_cofiguration+0x128>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_4.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c0a8:	0011      	movs	r1, r2
1000c0aa:	22d8      	movs	r2, #216	; 0xd8
1000c0ac:	0052      	lsls	r2, r2, #1
1000c0ae:	588c      	ldr	r4, [r1, r2]
1000c0b0:	2303      	movs	r3, #3
1000c0b2:	4018      	ands	r0, r3
1000c0b4:	00c0      	lsls	r0, r0, #3
1000c0b6:	333c      	adds	r3, #60	; 0x3c
1000c0b8:	4083      	lsls	r3, r0
1000c0ba:	439c      	bics	r4, r3
1000c0bc:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_4.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c0be:	588b      	ldr	r3, [r1, r2]
1000c0c0:	4085      	lsls	r5, r0
1000c0c2:	431d      	orrs	r5, r3
1000c0c4:	508d      	str	r5, [r1, r2]
1000c0c6:	e00e      	b.n	1000c0e6 <gpio_pinmux_cofiguration+0x146>
			} else if (gpio_pin <= 23) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_5.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c0c8:	4a07      	ldr	r2, [pc, #28]	; (1000c0e8 <gpio_pinmux_cofiguration+0x148>)
1000c0ca:	23da      	movs	r3, #218	; 0xda
1000c0cc:	005b      	lsls	r3, r3, #1
1000c0ce:	58d1      	ldr	r1, [r2, r3]
1000c0d0:	2403      	movs	r4, #3
1000c0d2:	4020      	ands	r0, r4
1000c0d4:	00c0      	lsls	r0, r0, #3
1000c0d6:	343c      	adds	r4, #60	; 0x3c
1000c0d8:	4084      	lsls	r4, r0
1000c0da:	43a1      	bics	r1, r4
1000c0dc:	50d1      	str	r1, [r2, r3]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_5.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c0de:	58d1      	ldr	r1, [r2, r3]
1000c0e0:	4085      	lsls	r5, r0
1000c0e2:	430d      	orrs	r5, r1
1000c0e4:	50d5      	str	r5, [r2, r3]
			}
		}
	}
}
1000c0e6:	bd70      	pop	{r4, r5, r6, pc}
1000c0e8:	4000b000 	.word	0x4000b000

1000c0ec <gpio_register_callback>:
 * \param[in]  callback_type  Callback type given by an enum
 *
 */
void gpio_register_callback(uint8_t gpio_pin, gpio_callback_t callback_func,
				enum gpio_callback callback_type)
{
1000c0ec:	b5f0      	push	{r4, r5, r6, r7, lr}
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
		gpio_port = 0;
1000c0ee:	2300      	movs	r3, #0
	Assert(callback_func);
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
1000c0f0:	280f      	cmp	r0, #15
1000c0f2:	d904      	bls.n	1000c0fe <gpio_register_callback+0x12>
		gpio_port = 0;
	} else if (gpio_pin < 32) {
		gpio_port = 1;
	} else {
		gpio_port = 2;
1000c0f4:	241f      	movs	r4, #31
1000c0f6:	4284      	cmp	r4, r0
1000c0f8:	415b      	adcs	r3, r3
1000c0fa:	3c1d      	subs	r4, #29
1000c0fc:	1ae3      	subs	r3, r4, r3
	}
	switch (callback_type) {
1000c0fe:	2a01      	cmp	r2, #1
1000c100:	d016      	beq.n	1000c130 <gpio_register_callback+0x44>
1000c102:	2a00      	cmp	r2, #0
1000c104:	d004      	beq.n	1000c110 <gpio_register_callback+0x24>
1000c106:	2a02      	cmp	r2, #2
1000c108:	d022      	beq.n	1000c150 <gpio_register_callback+0x64>
1000c10a:	2a03      	cmp	r2, #3
1000c10c:	d030      	beq.n	1000c170 <gpio_register_callback+0x84>
1000c10e:	e03e      	b.n	1000c18e <gpio_register_callback+0xa2>
	case GPIO_CALLBACK_LOW:
		_gpio_instances[gpio_port].hw->INTTYPECLR.reg = 1 << (gpio_pin % 16);
1000c110:	4e29      	ldr	r6, [pc, #164]	; (1000c1b8 <gpio_register_callback+0xcc>)
1000c112:	00dc      	lsls	r4, r3, #3
1000c114:	18e2      	adds	r2, r4, r3
1000c116:	00d2      	lsls	r2, r2, #3
1000c118:	5997      	ldr	r7, [r2, r6]
1000c11a:	250f      	movs	r5, #15
1000c11c:	4005      	ands	r5, r0
1000c11e:	2201      	movs	r2, #1
1000c120:	40aa      	lsls	r2, r5
1000c122:	b292      	uxth	r2, r2
1000c124:	85ba      	strh	r2, [r7, #44]	; 0x2c
		_gpio_instances[gpio_port].hw->INTPOLCLR.reg = 1 << (gpio_pin % 16);
1000c126:	18e4      	adds	r4, r4, r3
1000c128:	00e4      	lsls	r4, r4, #3
1000c12a:	59a4      	ldr	r4, [r4, r6]
1000c12c:	86a2      	strh	r2, [r4, #52]	; 0x34
		break;
1000c12e:	e02e      	b.n	1000c18e <gpio_register_callback+0xa2>

	case GPIO_CALLBACK_HIGH:
		_gpio_instances[gpio_port].hw->INTTYPECLR.reg = 1 << (gpio_pin % 16);
1000c130:	4e21      	ldr	r6, [pc, #132]	; (1000c1b8 <gpio_register_callback+0xcc>)
1000c132:	00dc      	lsls	r4, r3, #3
1000c134:	18e2      	adds	r2, r4, r3
1000c136:	00d2      	lsls	r2, r2, #3
1000c138:	5997      	ldr	r7, [r2, r6]
1000c13a:	250f      	movs	r5, #15
1000c13c:	4005      	ands	r5, r0
1000c13e:	2201      	movs	r2, #1
1000c140:	40aa      	lsls	r2, r5
1000c142:	b292      	uxth	r2, r2
1000c144:	85ba      	strh	r2, [r7, #44]	; 0x2c
		_gpio_instances[gpio_port].hw->INTPOLSET.reg = 1 << (gpio_pin % 16);
1000c146:	18e4      	adds	r4, r4, r3
1000c148:	00e4      	lsls	r4, r4, #3
1000c14a:	59a4      	ldr	r4, [r4, r6]
1000c14c:	8622      	strh	r2, [r4, #48]	; 0x30
		break;
1000c14e:	e01e      	b.n	1000c18e <gpio_register_callback+0xa2>

	case GPIO_CALLBACK_RISING:
		_gpio_instances[gpio_port].hw->INTTYPESET.reg = 1 << (gpio_pin % 16);
1000c150:	4e19      	ldr	r6, [pc, #100]	; (1000c1b8 <gpio_register_callback+0xcc>)
1000c152:	00dc      	lsls	r4, r3, #3
1000c154:	18e2      	adds	r2, r4, r3
1000c156:	00d2      	lsls	r2, r2, #3
1000c158:	5997      	ldr	r7, [r2, r6]
1000c15a:	250f      	movs	r5, #15
1000c15c:	4005      	ands	r5, r0
1000c15e:	2201      	movs	r2, #1
1000c160:	40aa      	lsls	r2, r5
1000c162:	b292      	uxth	r2, r2
1000c164:	853a      	strh	r2, [r7, #40]	; 0x28
		_gpio_instances[gpio_port].hw->INTPOLSET.reg = 1 << (gpio_pin % 16);
1000c166:	18e4      	adds	r4, r4, r3
1000c168:	00e4      	lsls	r4, r4, #3
1000c16a:	59a4      	ldr	r4, [r4, r6]
1000c16c:	8622      	strh	r2, [r4, #48]	; 0x30
		break;
1000c16e:	e00e      	b.n	1000c18e <gpio_register_callback+0xa2>

	case GPIO_CALLBACK_FALLING:
		_gpio_instances[gpio_port].hw->INTTYPESET.reg = 1 << (gpio_pin % 16);
1000c170:	4e11      	ldr	r6, [pc, #68]	; (1000c1b8 <gpio_register_callback+0xcc>)
1000c172:	00dc      	lsls	r4, r3, #3
1000c174:	18e2      	adds	r2, r4, r3
1000c176:	00d2      	lsls	r2, r2, #3
1000c178:	5997      	ldr	r7, [r2, r6]
1000c17a:	250f      	movs	r5, #15
1000c17c:	4005      	ands	r5, r0
1000c17e:	2201      	movs	r2, #1
1000c180:	40aa      	lsls	r2, r5
1000c182:	b292      	uxth	r2, r2
1000c184:	853a      	strh	r2, [r7, #40]	; 0x28
		_gpio_instances[gpio_port].hw->INTPOLCLR.reg = (1 << (gpio_pin % 16));
1000c186:	18e4      	adds	r4, r4, r3
1000c188:	00e4      	lsls	r4, r4, #3
1000c18a:	59a4      	ldr	r4, [r4, r6]
1000c18c:	86a2      	strh	r2, [r4, #52]	; 0x34

	case GPIO_CALLBACK_N:
		break;
	}
	/* Register callback function */
	_gpio_instances[gpio_port].callback[gpio_pin % 16] = callback_func;
1000c18e:	220f      	movs	r2, #15
1000c190:	4010      	ands	r0, r2
1000c192:	4c09      	ldr	r4, [pc, #36]	; (1000c1b8 <gpio_register_callback+0xcc>)
1000c194:	00dd      	lsls	r5, r3, #3
1000c196:	18ea      	adds	r2, r5, r3
1000c198:	0052      	lsls	r2, r2, #1
1000c19a:	1812      	adds	r2, r2, r0
1000c19c:	0092      	lsls	r2, r2, #2
1000c19e:	18a2      	adds	r2, r4, r2
1000c1a0:	6051      	str	r1, [r2, #4]
	/* Set the bit corresponding to the gpio pin */
	_gpio_instances[gpio_port].callback_reg_mask |= (1 << (gpio_pin % 16));
1000c1a2:	18ea      	adds	r2, r5, r3
1000c1a4:	00d2      	lsls	r2, r2, #3
1000c1a6:	18a2      	adds	r2, r4, r2
1000c1a8:	3244      	adds	r2, #68	; 0x44
1000c1aa:	2101      	movs	r1, #1
1000c1ac:	4081      	lsls	r1, r0
1000c1ae:	8813      	ldrh	r3, [r2, #0]
1000c1b0:	430b      	orrs	r3, r1
1000c1b2:	8013      	strh	r3, [r2, #0]
}
1000c1b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000c1b6:	46c0      	nop			; (mov r8, r8)
1000c1b8:	10019a10 	.word	0x10019a10

1000c1bc <gpio_enable_callback>:
 * conditions for the callback type are met.
 *
 * \param[in]  gpio_pin   GPIO pin
 */
void gpio_enable_callback(uint8_t gpio_pin)
{
1000c1bc:	b530      	push	{r4, r5, lr}
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
1000c1be:	280f      	cmp	r0, #15
1000c1c0:	d805      	bhi.n	1000c1ce <gpio_enable_callback+0x12>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000c1c2:	2280      	movs	r2, #128	; 0x80
1000c1c4:	0412      	lsls	r2, r2, #16
1000c1c6:	4b12      	ldr	r3, [pc, #72]	; (1000c210 <gpio_enable_callback+0x54>)
1000c1c8:	601a      	str	r2, [r3, #0]
		gpio_port = 0;
1000c1ca:	2200      	movs	r2, #0
1000c1cc:	e00c      	b.n	1000c1e8 <gpio_enable_callback+0x2c>
		NVIC_EnableIRQ(GPIO0_IRQn);
	} else if (gpio_pin < 32) {
1000c1ce:	281f      	cmp	r0, #31
1000c1d0:	d805      	bhi.n	1000c1de <gpio_enable_callback+0x22>
1000c1d2:	2280      	movs	r2, #128	; 0x80
1000c1d4:	0452      	lsls	r2, r2, #17
1000c1d6:	4b0e      	ldr	r3, [pc, #56]	; (1000c210 <gpio_enable_callback+0x54>)
1000c1d8:	601a      	str	r2, [r3, #0]
		gpio_port = 1;
1000c1da:	2201      	movs	r2, #1
1000c1dc:	e004      	b.n	1000c1e8 <gpio_enable_callback+0x2c>
1000c1de:	2280      	movs	r2, #128	; 0x80
1000c1e0:	0492      	lsls	r2, r2, #18
1000c1e2:	4b0b      	ldr	r3, [pc, #44]	; (1000c210 <gpio_enable_callback+0x54>)
1000c1e4:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ(GPIO1_IRQn);
	} else {
		gpio_port = 2;
1000c1e6:	2202      	movs	r2, #2
		NVIC_EnableIRQ(GPIO2_IRQn);
	}

	/* Enable callback */
	_gpio_instances[gpio_port].callback_enable_mask |= (1 << (gpio_pin % 16));
1000c1e8:	230f      	movs	r3, #15
1000c1ea:	4018      	ands	r0, r3
1000c1ec:	2101      	movs	r1, #1
1000c1ee:	4081      	lsls	r1, r0
1000c1f0:	4c08      	ldr	r4, [pc, #32]	; (1000c214 <gpio_enable_callback+0x58>)
1000c1f2:	00d5      	lsls	r5, r2, #3
1000c1f4:	18ab      	adds	r3, r5, r2
1000c1f6:	00db      	lsls	r3, r3, #3
1000c1f8:	18e3      	adds	r3, r4, r3
1000c1fa:	3346      	adds	r3, #70	; 0x46
1000c1fc:	8818      	ldrh	r0, [r3, #0]
1000c1fe:	4308      	orrs	r0, r1
1000c200:	8018      	strh	r0, [r3, #0]
	_gpio_instances[gpio_port].hw->INTENSET.reg = (1 << (gpio_pin % 16));
1000c202:	18aa      	adds	r2, r5, r2
1000c204:	00d2      	lsls	r2, r2, #3
1000c206:	5913      	ldr	r3, [r2, r4]
1000c208:	b289      	uxth	r1, r1
1000c20a:	8419      	strh	r1, [r3, #32]
}
1000c20c:	bd30      	pop	{r4, r5, pc}
1000c20e:	46c0      	nop			; (mov r8, r8)
1000c210:	e000e100 	.word	0xe000e100
1000c214:	10019a10 	.word	0x10019a10

1000c218 <gpio_disable_callback>:
 * The callback function will not be called from the interrupt handler.
 *
 * \param[in]  gpio_pin   GPIO pin
 */
void gpio_disable_callback(uint8_t gpio_pin)
{
1000c218:	b530      	push	{r4, r5, lr}
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
		gpio_port = 0;
1000c21a:	2300      	movs	r3, #0
{
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
1000c21c:	280f      	cmp	r0, #15
1000c21e:	d904      	bls.n	1000c22a <gpio_disable_callback+0x12>
		gpio_port = 0;
	} else if (gpio_pin < 32) {
		gpio_port = 1;
	} else {
		gpio_port = 2;
1000c220:	221f      	movs	r2, #31
1000c222:	4282      	cmp	r2, r0
1000c224:	415b      	adcs	r3, r3
1000c226:	3a1d      	subs	r2, #29
1000c228:	1ad3      	subs	r3, r2, r3
	}

	/* Enable callback */
	_gpio_instances[gpio_port].callback_enable_mask &= ~(1 << (gpio_pin % 16));
1000c22a:	220f      	movs	r2, #15
1000c22c:	4010      	ands	r0, r2
1000c22e:	2101      	movs	r1, #1
1000c230:	4081      	lsls	r1, r0
1000c232:	4c07      	ldr	r4, [pc, #28]	; (1000c250 <gpio_disable_callback+0x38>)
1000c234:	00dd      	lsls	r5, r3, #3
1000c236:	18ea      	adds	r2, r5, r3
1000c238:	00d2      	lsls	r2, r2, #3
1000c23a:	18a2      	adds	r2, r4, r2
1000c23c:	3246      	adds	r2, #70	; 0x46
1000c23e:	8810      	ldrh	r0, [r2, #0]
1000c240:	4388      	bics	r0, r1
1000c242:	8010      	strh	r0, [r2, #0]
	_gpio_instances[gpio_port].hw->INTENCLR.reg = (1 << (gpio_pin % 16));
1000c244:	18eb      	adds	r3, r5, r3
1000c246:	00db      	lsls	r3, r3, #3
1000c248:	591b      	ldr	r3, [r3, r4]
1000c24a:	b289      	uxth	r1, r1
1000c24c:	8499      	strh	r1, [r3, #36]	; 0x24
}
1000c24e:	bd30      	pop	{r4, r5, pc}
1000c250:	10019a10 	.word	0x10019a10

1000c254 <gpio_init>:
 *
 * This function will init GPIO callback.
 *
 */
void gpio_init(void)
{
1000c254:	b510      	push	{r4, lr}
1000c256:	4a11      	ldr	r2, [pc, #68]	; (1000c29c <gpio_init+0x48>)
1000c258:	0010      	movs	r0, r2
1000c25a:	30d8      	adds	r0, #216	; 0xd8
	uint8_t i, j;

	for(i = 0; i < 3; i++) {
		for(j = 0; j < 16; j++) {
			_gpio_instances[i].callback[j] = NULL;
1000c25c:	2100      	movs	r1, #0
1000c25e:	e007      	b.n	1000c270 <gpio_init+0x1c>
1000c260:	c302      	stmia	r3!, {r1}
void gpio_init(void)
{
	uint8_t i, j;

	for(i = 0; i < 3; i++) {
		for(j = 0; j < 16; j++) {
1000c262:	4293      	cmp	r3, r2
1000c264:	d1fc      	bne.n	1000c260 <gpio_init+0xc>
			_gpio_instances[i].callback[j] = NULL;
		}
		_gpio_instances[i].callback_enable_mask = 0;
1000c266:	8051      	strh	r1, [r2, #2]
		_gpio_instances[i].callback_reg_mask = 0;
1000c268:	8011      	strh	r1, [r2, #0]
1000c26a:	3248      	adds	r2, #72	; 0x48
 */
void gpio_init(void)
{
	uint8_t i, j;

	for(i = 0; i < 3; i++) {
1000c26c:	4282      	cmp	r2, r0
1000c26e:	d002      	beq.n	1000c276 <gpio_init+0x22>
1000c270:	0013      	movs	r3, r2
1000c272:	3b40      	subs	r3, #64	; 0x40
1000c274:	e7f4      	b.n	1000c260 <gpio_init+0xc>
			_gpio_instances[i].callback[j] = NULL;
		}
		_gpio_instances[i].callback_enable_mask = 0;
		_gpio_instances[i].callback_reg_mask = 0;
	}
	_gpio_instances[0].hw = (void *)GPIO0;
1000c276:	4b0a      	ldr	r3, [pc, #40]	; (1000c2a0 <gpio_init+0x4c>)
1000c278:	4a0a      	ldr	r2, [pc, #40]	; (1000c2a4 <gpio_init+0x50>)
1000c27a:	601a      	str	r2, [r3, #0]
	_gpio_instances[1].hw = (void *)GPIO1;
1000c27c:	4a0a      	ldr	r2, [pc, #40]	; (1000c2a8 <gpio_init+0x54>)
1000c27e:	649a      	str	r2, [r3, #72]	; 0x48
	_gpio_instances[2].hw = (void *)GPIO2;
1000c280:	490a      	ldr	r1, [pc, #40]	; (1000c2ac <gpio_init+0x58>)
1000c282:	2290      	movs	r2, #144	; 0x90
1000c284:	5099      	str	r1, [r3, r2]
	system_register_isr(RAM_ISR_TABLE_PORT0_COMB_INDEX, (uint32_t)gpio_port0_isr_handler);
1000c286:	490a      	ldr	r1, [pc, #40]	; (1000c2b0 <gpio_init+0x5c>)
1000c288:	2027      	movs	r0, #39	; 0x27
1000c28a:	4c0a      	ldr	r4, [pc, #40]	; (1000c2b4 <gpio_init+0x60>)
1000c28c:	47a0      	blx	r4
	system_register_isr(RAM_ISR_TABLE_PORT1_COMB_INDEX, (uint32_t)gpio_port1_isr_handler);
1000c28e:	490a      	ldr	r1, [pc, #40]	; (1000c2b8 <gpio_init+0x64>)
1000c290:	2028      	movs	r0, #40	; 0x28
1000c292:	47a0      	blx	r4
	system_register_isr(RAM_ISR_TABLE_PORT2_COMB_INDEX, (uint32_t)gpio_port2_isr_handler);
1000c294:	4909      	ldr	r1, [pc, #36]	; (1000c2bc <gpio_init+0x68>)
1000c296:	2029      	movs	r0, #41	; 0x29
1000c298:	47a0      	blx	r4
}
1000c29a:	bd10      	pop	{r4, pc}
1000c29c:	10019a54 	.word	0x10019a54
1000c2a0:	10019a10 	.word	0x10019a10
1000c2a4:	40010000 	.word	0x40010000
1000c2a8:	40011000 	.word	0x40011000
1000c2ac:	40013000 	.word	0x40013000
1000c2b0:	1000bb5d 	.word	0x1000bb5d
1000c2b4:	1000ce81 	.word	0x1000ce81
1000c2b8:	1000bbc1 	.word	0x1000bbc1
1000c2bc:	1000bc31 	.word	0x1000bc31

1000c2c0 <system_clock_config>:
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_config(enum system_clock_resource resoure, \
				enum system_clock_freq freq)
{
	switch (resoure) {
1000c2c0:	2801      	cmp	r0, #1
1000c2c2:	d00d      	beq.n	1000c2e0 <system_clock_config+0x20>
1000c2c4:	2800      	cmp	r0, #0
1000c2c6:	d002      	beq.n	1000c2ce <system_clock_config+0xe>
1000c2c8:	2802      	cmp	r0, #2
1000c2ca:	d01c      	beq.n	1000c306 <system_clock_config+0x46>
1000c2cc:	e02e      	b.n	1000c32c <system_clock_config+0x6c>
		case CLOCK_RESOURCE_XO_26_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
1000c2ce:	4a18      	ldr	r2, [pc, #96]	; (1000c330 <system_clock_config+0x70>)
1000c2d0:	6990      	ldr	r0, [r2, #24]
1000c2d2:	230c      	movs	r3, #12
1000c2d4:	4303      	orrs	r3, r0
1000c2d6:	6193      	str	r3, [r2, #24]
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK | \
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK;
			system_clock_value = 26000000;
1000c2d8:	4a16      	ldr	r2, [pc, #88]	; (1000c334 <system_clock_config+0x74>)
1000c2da:	4b17      	ldr	r3, [pc, #92]	; (1000c338 <system_clock_config+0x78>)
1000c2dc:	601a      	str	r2, [r3, #0]
			break;
1000c2de:	e01a      	b.n	1000c316 <system_clock_config+0x56>

		case CLOCK_RESOURCE_LP_2_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
1000c2e0:	4b13      	ldr	r3, [pc, #76]	; (1000c330 <system_clock_config+0x70>)
1000c2e2:	6998      	ldr	r0, [r3, #24]
1000c2e4:	2208      	movs	r2, #8
1000c2e6:	4302      	orrs	r2, r0
1000c2e8:	619a      	str	r2, [r3, #24]
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK;
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg &= \
1000c2ea:	699a      	ldr	r2, [r3, #24]
1000c2ec:	2004      	movs	r0, #4
1000c2ee:	4382      	bics	r2, r0
1000c2f0:	619a      	str	r2, [r3, #24]
					~LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK;
			AON_GP_REGS0->AON_PMU_CTRL.reg |= \
1000c2f2:	4a12      	ldr	r2, [pc, #72]	; (1000c33c <system_clock_config+0x7c>)
1000c2f4:	6853      	ldr	r3, [r2, #4]
1000c2f6:	2080      	movs	r0, #128	; 0x80
1000c2f8:	0300      	lsls	r0, r0, #12
1000c2fa:	4303      	orrs	r3, r0
1000c2fc:	6053      	str	r3, [r2, #4]
					AON_GP_REGS_AON_PMU_CTRL_PMU_2MHZ_CLK_EN;
			system_clock_value = 2000000;
1000c2fe:	4a10      	ldr	r2, [pc, #64]	; (1000c340 <system_clock_config+0x80>)
1000c300:	4b0d      	ldr	r3, [pc, #52]	; (1000c338 <system_clock_config+0x78>)
1000c302:	601a      	str	r2, [r3, #0]
			break;
1000c304:	e007      	b.n	1000c316 <system_clock_config+0x56>

		case CLOCK_RESOURCE_RC_26_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg &= \
1000c306:	4a0a      	ldr	r2, [pc, #40]	; (1000c330 <system_clock_config+0x70>)
1000c308:	6993      	ldr	r3, [r2, #24]
1000c30a:	200c      	movs	r0, #12
1000c30c:	4383      	bics	r3, r0
1000c30e:	6193      	str	r3, [r2, #24]
					~(LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK | \
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK);
			system_clock_value = 26000000;
1000c310:	4a08      	ldr	r2, [pc, #32]	; (1000c334 <system_clock_config+0x74>)
1000c312:	4b09      	ldr	r3, [pc, #36]	; (1000c338 <system_clock_config+0x78>)
1000c314:	601a      	str	r2, [r3, #0]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	LPMCU_MISC_REGS0->LPMCU_CTRL.reg &= \
1000c316:	4b06      	ldr	r3, [pc, #24]	; (1000c330 <system_clock_config+0x70>)
1000c318:	699a      	ldr	r2, [r3, #24]
1000c31a:	2003      	movs	r0, #3
1000c31c:	4382      	bics	r2, r0
1000c31e:	619a      	str	r2, [r3, #24]
		~LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
1000c320:	699a      	ldr	r2, [r3, #24]
1000c322:	4001      	ands	r1, r0
1000c324:	4311      	orrs	r1, r2
1000c326:	6199      	str	r1, [r3, #24]
		LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL(freq);

	return STATUS_OK;
1000c328:	2000      	movs	r0, #0
1000c32a:	e000      	b.n	1000c32e <system_clock_config+0x6e>
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK);
			system_clock_value = 26000000;
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
1000c32c:	2017      	movs	r0, #23
		~LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
		LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL(freq);

	return STATUS_OK;
}
1000c32e:	4770      	bx	lr
1000c330:	4000b000 	.word	0x4000b000
1000c334:	018cba80 	.word	0x018cba80
1000c338:	10019ae8 	.word	0x10019ae8
1000c33c:	4000f000 	.word	0x4000f000
1000c340:	001e8480 	.word	0x001e8480

1000c344 <system_clock_get_value>:
 *
 * \return system clock value.
 */
uint32_t system_clock_get_value(void)
{
	return system_clock_value;
1000c344:	4b01      	ldr	r3, [pc, #4]	; (1000c34c <system_clock_get_value+0x8>)
1000c346:	6818      	ldr	r0, [r3, #0]
}
1000c348:	4770      	bx	lr
1000c34a:	46c0      	nop			; (mov r8, r8)
1000c34c:	10019ae8 	.word	0x10019ae8

1000c350 <system_clock_peripheral_enable>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_peripheral_enable(enum system_peripheral peripheral)
{
1000c350:	b500      	push	{lr}
	switch (peripheral) {
1000c352:	2835      	cmp	r0, #53	; 0x35
1000c354:	d900      	bls.n	1000c358 <system_clock_peripheral_enable+0x8>
1000c356:	e1a2      	b.n	1000c69e <system_clock_peripheral_enable+0x34e>
1000c358:	0080      	lsls	r0, r0, #2
1000c35a:	4bd2      	ldr	r3, [pc, #840]	; (1000c6a4 <system_clock_peripheral_enable+0x354>)
1000c35c:	581b      	ldr	r3, [r3, r0]
1000c35e:	469f      	mov	pc, r3
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c360:	4ad1      	ldr	r2, [pc, #836]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c362:	68d1      	ldr	r1, [r2, #12]
1000c364:	2302      	movs	r3, #2
1000c366:	430b      	orrs	r3, r1
1000c368:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c36a:	2000      	movs	r0, #0
{
	switch (peripheral) {
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN;
		break;
1000c36c:	e198      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c36e:	4ace      	ldr	r2, [pc, #824]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c370:	68d1      	ldr	r1, [r2, #12]
1000c372:	2304      	movs	r3, #4
1000c374:	430b      	orrs	r3, r1
1000c376:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c378:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN;
		break;
1000c37a:	e191      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c37c:	4aca      	ldr	r2, [pc, #808]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c37e:	68d1      	ldr	r1, [r2, #12]
1000c380:	2308      	movs	r3, #8
1000c382:	430b      	orrs	r3, r1
1000c384:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c386:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN;
		break;
1000c388:	e18a      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c38a:	4ac7      	ldr	r2, [pc, #796]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c38c:	68d1      	ldr	r1, [r2, #12]
1000c38e:	2310      	movs	r3, #16
1000c390:	430b      	orrs	r3, r1
1000c392:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c394:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN;
		break;
1000c396:	e183      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c398:	4ac3      	ldr	r2, [pc, #780]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c39a:	68d1      	ldr	r1, [r2, #12]
1000c39c:	2320      	movs	r3, #32
1000c39e:	430b      	orrs	r3, r1
1000c3a0:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3a2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN;
		break;
1000c3a4:	e17c      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3a6:	4ac0      	ldr	r2, [pc, #768]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c3a8:	68d1      	ldr	r1, [r2, #12]
1000c3aa:	2380      	movs	r3, #128	; 0x80
1000c3ac:	430b      	orrs	r3, r1
1000c3ae:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3b0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN;
		break;
1000c3b2:	e175      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3b4:	4abc      	ldr	r2, [pc, #752]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c3b6:	68d3      	ldr	r3, [r2, #12]
1000c3b8:	2180      	movs	r1, #128	; 0x80
1000c3ba:	0049      	lsls	r1, r1, #1
1000c3bc:	430b      	orrs	r3, r1
1000c3be:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3c0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN;
		break;
1000c3c2:	e16d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3c4:	4ab8      	ldr	r2, [pc, #736]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c3c6:	68d3      	ldr	r3, [r2, #12]
1000c3c8:	2180      	movs	r1, #128	; 0x80
1000c3ca:	0109      	lsls	r1, r1, #4
1000c3cc:	430b      	orrs	r3, r1
1000c3ce:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3d0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN;
		break;
1000c3d2:	e165      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3d4:	4ab4      	ldr	r2, [pc, #720]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c3d6:	68d3      	ldr	r3, [r2, #12]
1000c3d8:	2180      	movs	r1, #128	; 0x80
1000c3da:	0149      	lsls	r1, r1, #5
1000c3dc:	430b      	orrs	r3, r1
1000c3de:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3e0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN;
		break;
1000c3e2:	e15d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3e4:	4ab0      	ldr	r2, [pc, #704]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c3e6:	68d3      	ldr	r3, [r2, #12]
1000c3e8:	2180      	movs	r1, #128	; 0x80
1000c3ea:	0189      	lsls	r1, r1, #6
1000c3ec:	430b      	orrs	r3, r1
1000c3ee:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3f0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN;
		break;
1000c3f2:	e155      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3f4:	4aac      	ldr	r2, [pc, #688]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c3f6:	68d3      	ldr	r3, [r2, #12]
1000c3f8:	2180      	movs	r1, #128	; 0x80
1000c3fa:	01c9      	lsls	r1, r1, #7
1000c3fc:	430b      	orrs	r3, r1
1000c3fe:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c400:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN;
		break;
1000c402:	e14d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c404:	4aa8      	ldr	r2, [pc, #672]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c406:	68d3      	ldr	r3, [r2, #12]
1000c408:	2180      	movs	r1, #128	; 0x80
1000c40a:	0209      	lsls	r1, r1, #8
1000c40c:	430b      	orrs	r3, r1
1000c40e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c410:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN;
		break;
1000c412:	e145      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c414:	4aa4      	ldr	r2, [pc, #656]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c416:	68d3      	ldr	r3, [r2, #12]
1000c418:	2180      	movs	r1, #128	; 0x80
1000c41a:	0249      	lsls	r1, r1, #9
1000c41c:	430b      	orrs	r3, r1
1000c41e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c420:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN;
		break;
1000c422:	e13d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c424:	4aa0      	ldr	r2, [pc, #640]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c426:	68d3      	ldr	r3, [r2, #12]
1000c428:	2180      	movs	r1, #128	; 0x80
1000c42a:	0289      	lsls	r1, r1, #10
1000c42c:	430b      	orrs	r3, r1
1000c42e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c430:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN;
		break;
1000c432:	e135      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c434:	4a9c      	ldr	r2, [pc, #624]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c436:	68d3      	ldr	r3, [r2, #12]
1000c438:	2180      	movs	r1, #128	; 0x80
1000c43a:	02c9      	lsls	r1, r1, #11
1000c43c:	430b      	orrs	r3, r1
1000c43e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c440:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN;
		break;
1000c442:	e12d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c444:	4a98      	ldr	r2, [pc, #608]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c446:	68d3      	ldr	r3, [r2, #12]
1000c448:	2180      	movs	r1, #128	; 0x80
1000c44a:	0309      	lsls	r1, r1, #12
1000c44c:	430b      	orrs	r3, r1
1000c44e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c450:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN;
		break;
1000c452:	e125      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c454:	4a94      	ldr	r2, [pc, #592]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c456:	68d3      	ldr	r3, [r2, #12]
1000c458:	2180      	movs	r1, #128	; 0x80
1000c45a:	0349      	lsls	r1, r1, #13
1000c45c:	430b      	orrs	r3, r1
1000c45e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c460:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN;
		break;
1000c462:	e11d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c464:	4a90      	ldr	r2, [pc, #576]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c466:	68d3      	ldr	r3, [r2, #12]
1000c468:	2180      	movs	r1, #128	; 0x80
1000c46a:	0389      	lsls	r1, r1, #14
1000c46c:	430b      	orrs	r3, r1
1000c46e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c470:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN;
		break;
1000c472:	e115      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c474:	4a8c      	ldr	r2, [pc, #560]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c476:	68d3      	ldr	r3, [r2, #12]
1000c478:	2180      	movs	r1, #128	; 0x80
1000c47a:	03c9      	lsls	r1, r1, #15
1000c47c:	430b      	orrs	r3, r1
1000c47e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c480:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN;
		break;
1000c482:	e10d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c484:	4a88      	ldr	r2, [pc, #544]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c486:	68d3      	ldr	r3, [r2, #12]
1000c488:	2180      	movs	r1, #128	; 0x80
1000c48a:	0409      	lsls	r1, r1, #16
1000c48c:	430b      	orrs	r3, r1
1000c48e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c490:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN;
		break;
1000c492:	e105      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c494:	4a84      	ldr	r2, [pc, #528]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c496:	68d3      	ldr	r3, [r2, #12]
1000c498:	2180      	movs	r1, #128	; 0x80
1000c49a:	0449      	lsls	r1, r1, #17
1000c49c:	430b      	orrs	r3, r1
1000c49e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4a0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN;
		break;
1000c4a2:	e0fd      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c4a4:	4a80      	ldr	r2, [pc, #512]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c4a6:	68d3      	ldr	r3, [r2, #12]
1000c4a8:	2180      	movs	r1, #128	; 0x80
1000c4aa:	0489      	lsls	r1, r1, #18
1000c4ac:	430b      	orrs	r3, r1
1000c4ae:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4b0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN;
		break;
1000c4b2:	e0f5      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c4b4:	4a7c      	ldr	r2, [pc, #496]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c4b6:	68d3      	ldr	r3, [r2, #12]
1000c4b8:	2180      	movs	r1, #128	; 0x80
1000c4ba:	04c9      	lsls	r1, r1, #19
1000c4bc:	430b      	orrs	r3, r1
1000c4be:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4c0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN;
		break;
1000c4c2:	e0ed      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c4c4:	4a78      	ldr	r2, [pc, #480]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c4c6:	68d3      	ldr	r3, [r2, #12]
1000c4c8:	2180      	movs	r1, #128	; 0x80
1000c4ca:	0509      	lsls	r1, r1, #20
1000c4cc:	430b      	orrs	r3, r1
1000c4ce:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4d0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN;
		break;
1000c4d2:	e0e5      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c4d4:	4a74      	ldr	r2, [pc, #464]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c4d6:	68d3      	ldr	r3, [r2, #12]
1000c4d8:	2180      	movs	r1, #128	; 0x80
1000c4da:	0549      	lsls	r1, r1, #21
1000c4dc:	430b      	orrs	r3, r1
1000c4de:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4e0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN;
		break;
1000c4e2:	e0dd      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c4e4:	4a70      	ldr	r2, [pc, #448]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c4e6:	68d3      	ldr	r3, [r2, #12]
1000c4e8:	2180      	movs	r1, #128	; 0x80
1000c4ea:	0589      	lsls	r1, r1, #22
1000c4ec:	430b      	orrs	r3, r1
1000c4ee:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4f0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN;
		break;
1000c4f2:	e0d5      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c4f4:	4a6c      	ldr	r2, [pc, #432]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c4f6:	68d3      	ldr	r3, [r2, #12]
1000c4f8:	2180      	movs	r1, #128	; 0x80
1000c4fa:	05c9      	lsls	r1, r1, #23
1000c4fc:	430b      	orrs	r3, r1
1000c4fe:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c500:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN;
		break;
1000c502:	e0cd      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c504:	4a68      	ldr	r2, [pc, #416]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c506:	6911      	ldr	r1, [r2, #16]
1000c508:	2301      	movs	r3, #1
1000c50a:	430b      	orrs	r3, r1
1000c50c:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c50e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN;
		break;
1000c510:	e0c6      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c512:	4a65      	ldr	r2, [pc, #404]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c514:	6911      	ldr	r1, [r2, #16]
1000c516:	2302      	movs	r3, #2
1000c518:	430b      	orrs	r3, r1
1000c51a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c51c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN;
		break;
1000c51e:	e0bf      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c520:	4a61      	ldr	r2, [pc, #388]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c522:	6911      	ldr	r1, [r2, #16]
1000c524:	2304      	movs	r3, #4
1000c526:	430b      	orrs	r3, r1
1000c528:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c52a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN;
		break;
1000c52c:	e0b8      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c52e:	4a5e      	ldr	r2, [pc, #376]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c530:	6911      	ldr	r1, [r2, #16]
1000c532:	2308      	movs	r3, #8
1000c534:	430b      	orrs	r3, r1
1000c536:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c538:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN;
		break;
1000c53a:	e0b1      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c53c:	4a5a      	ldr	r2, [pc, #360]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c53e:	6911      	ldr	r1, [r2, #16]
1000c540:	2310      	movs	r3, #16
1000c542:	430b      	orrs	r3, r1
1000c544:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c546:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN;
		break;
1000c548:	e0aa      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c54a:	4a57      	ldr	r2, [pc, #348]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c54c:	6911      	ldr	r1, [r2, #16]
1000c54e:	2320      	movs	r3, #32
1000c550:	430b      	orrs	r3, r1
1000c552:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c554:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN;
		break;
1000c556:	e0a3      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c558:	4a53      	ldr	r2, [pc, #332]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c55a:	6911      	ldr	r1, [r2, #16]
1000c55c:	2340      	movs	r3, #64	; 0x40
1000c55e:	430b      	orrs	r3, r1
1000c560:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c562:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN;
		break;
1000c564:	e09c      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c566:	4a50      	ldr	r2, [pc, #320]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c568:	6911      	ldr	r1, [r2, #16]
1000c56a:	2380      	movs	r3, #128	; 0x80
1000c56c:	430b      	orrs	r3, r1
1000c56e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c570:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN;
		break;
1000c572:	e095      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c574:	4a4c      	ldr	r2, [pc, #304]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c576:	6913      	ldr	r3, [r2, #16]
1000c578:	2180      	movs	r1, #128	; 0x80
1000c57a:	0049      	lsls	r1, r1, #1
1000c57c:	430b      	orrs	r3, r1
1000c57e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c580:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN;
		break;
1000c582:	e08d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c584:	4a48      	ldr	r2, [pc, #288]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c586:	6913      	ldr	r3, [r2, #16]
1000c588:	2180      	movs	r1, #128	; 0x80
1000c58a:	0089      	lsls	r1, r1, #2
1000c58c:	430b      	orrs	r3, r1
1000c58e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c590:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN;
		break;
1000c592:	e085      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c594:	4a44      	ldr	r2, [pc, #272]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c596:	6913      	ldr	r3, [r2, #16]
1000c598:	2180      	movs	r1, #128	; 0x80
1000c59a:	00c9      	lsls	r1, r1, #3
1000c59c:	430b      	orrs	r3, r1
1000c59e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5a0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN;
		break;
1000c5a2:	e07d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c5a4:	4a40      	ldr	r2, [pc, #256]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c5a6:	6913      	ldr	r3, [r2, #16]
1000c5a8:	2180      	movs	r1, #128	; 0x80
1000c5aa:	0109      	lsls	r1, r1, #4
1000c5ac:	430b      	orrs	r3, r1
1000c5ae:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5b0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN;
		break;
1000c5b2:	e075      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c5b4:	4a3c      	ldr	r2, [pc, #240]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c5b6:	6913      	ldr	r3, [r2, #16]
1000c5b8:	2180      	movs	r1, #128	; 0x80
1000c5ba:	0149      	lsls	r1, r1, #5
1000c5bc:	430b      	orrs	r3, r1
1000c5be:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5c0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN;
		break;
1000c5c2:	e06d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c5c4:	4a38      	ldr	r2, [pc, #224]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c5c6:	6913      	ldr	r3, [r2, #16]
1000c5c8:	2180      	movs	r1, #128	; 0x80
1000c5ca:	0189      	lsls	r1, r1, #6
1000c5cc:	430b      	orrs	r3, r1
1000c5ce:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5d0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN;
		break;
1000c5d2:	e065      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c5d4:	4a34      	ldr	r2, [pc, #208]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c5d6:	6913      	ldr	r3, [r2, #16]
1000c5d8:	2180      	movs	r1, #128	; 0x80
1000c5da:	01c9      	lsls	r1, r1, #7
1000c5dc:	430b      	orrs	r3, r1
1000c5de:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5e0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN;
		break;
1000c5e2:	e05d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c5e4:	4a30      	ldr	r2, [pc, #192]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c5e6:	6913      	ldr	r3, [r2, #16]
1000c5e8:	2180      	movs	r1, #128	; 0x80
1000c5ea:	0209      	lsls	r1, r1, #8
1000c5ec:	430b      	orrs	r3, r1
1000c5ee:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5f0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN;
		break;
1000c5f2:	e055      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c5f4:	4a2c      	ldr	r2, [pc, #176]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c5f6:	6913      	ldr	r3, [r2, #16]
1000c5f8:	2180      	movs	r1, #128	; 0x80
1000c5fa:	0249      	lsls	r1, r1, #9
1000c5fc:	430b      	orrs	r3, r1
1000c5fe:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c600:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN;
		break;
1000c602:	e04d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c604:	4a28      	ldr	r2, [pc, #160]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c606:	6913      	ldr	r3, [r2, #16]
1000c608:	2180      	movs	r1, #128	; 0x80
1000c60a:	0289      	lsls	r1, r1, #10
1000c60c:	430b      	orrs	r3, r1
1000c60e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c610:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN;
		break;
1000c612:	e045      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c614:	4a24      	ldr	r2, [pc, #144]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c616:	6913      	ldr	r3, [r2, #16]
1000c618:	2180      	movs	r1, #128	; 0x80
1000c61a:	02c9      	lsls	r1, r1, #11
1000c61c:	430b      	orrs	r3, r1
1000c61e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c620:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN;
		break;
1000c622:	e03d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c624:	4a20      	ldr	r2, [pc, #128]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c626:	6913      	ldr	r3, [r2, #16]
1000c628:	2180      	movs	r1, #128	; 0x80
1000c62a:	0309      	lsls	r1, r1, #12
1000c62c:	430b      	orrs	r3, r1
1000c62e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c630:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN;
		break;
1000c632:	e035      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c634:	4a1c      	ldr	r2, [pc, #112]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c636:	6913      	ldr	r3, [r2, #16]
1000c638:	2180      	movs	r1, #128	; 0x80
1000c63a:	0349      	lsls	r1, r1, #13
1000c63c:	430b      	orrs	r3, r1
1000c63e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c640:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN;
		break;
1000c642:	e02d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c644:	4a18      	ldr	r2, [pc, #96]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c646:	6913      	ldr	r3, [r2, #16]
1000c648:	2180      	movs	r1, #128	; 0x80
1000c64a:	0389      	lsls	r1, r1, #14
1000c64c:	430b      	orrs	r3, r1
1000c64e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c650:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN;
		break;
1000c652:	e025      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c654:	4a14      	ldr	r2, [pc, #80]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c656:	6913      	ldr	r3, [r2, #16]
1000c658:	2180      	movs	r1, #128	; 0x80
1000c65a:	03c9      	lsls	r1, r1, #15
1000c65c:	430b      	orrs	r3, r1
1000c65e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c660:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN;
		break;
1000c662:	e01d      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c664:	4a10      	ldr	r2, [pc, #64]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c666:	6913      	ldr	r3, [r2, #16]
1000c668:	2180      	movs	r1, #128	; 0x80
1000c66a:	0409      	lsls	r1, r1, #16
1000c66c:	430b      	orrs	r3, r1
1000c66e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c670:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN;
		break;
1000c672:	e015      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
1000c674:	4a0c      	ldr	r2, [pc, #48]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c676:	7d11      	ldrb	r1, [r2, #20]
1000c678:	2301      	movs	r3, #1
1000c67a:	430b      	orrs	r3, r1
1000c67c:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c67e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN;
		break;
1000c680:	e00e      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
1000c682:	4a09      	ldr	r2, [pc, #36]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c684:	7d11      	ldrb	r1, [r2, #20]
1000c686:	2302      	movs	r3, #2
1000c688:	430b      	orrs	r3, r1
1000c68a:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c68c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN;
		break;
1000c68e:	e007      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
1000c690:	4a05      	ldr	r2, [pc, #20]	; (1000c6a8 <system_clock_peripheral_enable+0x358>)
1000c692:	7d11      	ldrb	r1, [r2, #20]
1000c694:	2304      	movs	r3, #4
1000c696:	430b      	orrs	r3, r1
1000c698:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c69a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN;
		break;
1000c69c:	e000      	b.n	1000c6a0 <system_clock_peripheral_enable+0x350>

		default:
			return STATUS_ERR_INVALID_ARG;
1000c69e:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000c6a0:	bd00      	pop	{pc}
1000c6a2:	46c0      	nop			; (mov r8, r8)
1000c6a4:	10016b3c 	.word	0x10016b3c
1000c6a8:	4000b000 	.word	0x4000b000

1000c6ac <system_clock_peripheral_disable>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_peripheral_disable(enum system_peripheral peripheral)
{
1000c6ac:	b500      	push	{lr}
	switch (peripheral) {
1000c6ae:	2835      	cmp	r0, #53	; 0x35
1000c6b0:	d900      	bls.n	1000c6b4 <system_clock_peripheral_disable+0x8>
1000c6b2:	e17d      	b.n	1000c9b0 <system_clock_peripheral_disable+0x304>
1000c6b4:	0080      	lsls	r0, r0, #2
1000c6b6:	4bbf      	ldr	r3, [pc, #764]	; (1000c9b4 <system_clock_peripheral_disable+0x308>)
1000c6b8:	581b      	ldr	r3, [r3, r0]
1000c6ba:	469f      	mov	pc, r3
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c6bc:	4abe      	ldr	r2, [pc, #760]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c6be:	68d3      	ldr	r3, [r2, #12]
1000c6c0:	2102      	movs	r1, #2
1000c6c2:	438b      	bics	r3, r1
1000c6c4:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6c6:	2000      	movs	r0, #0
{
	switch (peripheral) {
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN;
		break;
1000c6c8:	e173      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c6ca:	4abb      	ldr	r2, [pc, #748]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c6cc:	68d3      	ldr	r3, [r2, #12]
1000c6ce:	2104      	movs	r1, #4
1000c6d0:	438b      	bics	r3, r1
1000c6d2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6d4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN;
		break;
1000c6d6:	e16c      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c6d8:	4ab7      	ldr	r2, [pc, #732]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c6da:	68d3      	ldr	r3, [r2, #12]
1000c6dc:	2108      	movs	r1, #8
1000c6de:	438b      	bics	r3, r1
1000c6e0:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6e2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN;
		break;
1000c6e4:	e165      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c6e6:	4ab4      	ldr	r2, [pc, #720]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c6e8:	68d3      	ldr	r3, [r2, #12]
1000c6ea:	2110      	movs	r1, #16
1000c6ec:	438b      	bics	r3, r1
1000c6ee:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6f0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN;
		break;
1000c6f2:	e15e      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c6f4:	4ab0      	ldr	r2, [pc, #704]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c6f6:	68d3      	ldr	r3, [r2, #12]
1000c6f8:	2120      	movs	r1, #32
1000c6fa:	438b      	bics	r3, r1
1000c6fc:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6fe:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN;
		break;
1000c700:	e157      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c702:	4aad      	ldr	r2, [pc, #692]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c704:	68d3      	ldr	r3, [r2, #12]
1000c706:	2180      	movs	r1, #128	; 0x80
1000c708:	438b      	bics	r3, r1
1000c70a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c70c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN;
		break;
1000c70e:	e150      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c710:	4aa9      	ldr	r2, [pc, #676]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c712:	68d1      	ldr	r1, [r2, #12]
1000c714:	4ba9      	ldr	r3, [pc, #676]	; (1000c9bc <system_clock_peripheral_disable+0x310>)
1000c716:	400b      	ands	r3, r1
1000c718:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c71a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN;
		break;
1000c71c:	e149      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c71e:	4aa6      	ldr	r2, [pc, #664]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c720:	68d1      	ldr	r1, [r2, #12]
1000c722:	4ba7      	ldr	r3, [pc, #668]	; (1000c9c0 <system_clock_peripheral_disable+0x314>)
1000c724:	400b      	ands	r3, r1
1000c726:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c728:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN;
		break;
1000c72a:	e142      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c72c:	4aa2      	ldr	r2, [pc, #648]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c72e:	68d1      	ldr	r1, [r2, #12]
1000c730:	4ba4      	ldr	r3, [pc, #656]	; (1000c9c4 <system_clock_peripheral_disable+0x318>)
1000c732:	400b      	ands	r3, r1
1000c734:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c736:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN;
		break;
1000c738:	e13b      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c73a:	4a9f      	ldr	r2, [pc, #636]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c73c:	68d1      	ldr	r1, [r2, #12]
1000c73e:	4ba2      	ldr	r3, [pc, #648]	; (1000c9c8 <system_clock_peripheral_disable+0x31c>)
1000c740:	400b      	ands	r3, r1
1000c742:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c744:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN;
		break;
1000c746:	e134      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c748:	4a9b      	ldr	r2, [pc, #620]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c74a:	68d1      	ldr	r1, [r2, #12]
1000c74c:	4b9f      	ldr	r3, [pc, #636]	; (1000c9cc <system_clock_peripheral_disable+0x320>)
1000c74e:	400b      	ands	r3, r1
1000c750:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c752:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN;
		break;
1000c754:	e12d      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c756:	4a98      	ldr	r2, [pc, #608]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c758:	68d1      	ldr	r1, [r2, #12]
1000c75a:	4b9d      	ldr	r3, [pc, #628]	; (1000c9d0 <system_clock_peripheral_disable+0x324>)
1000c75c:	400b      	ands	r3, r1
1000c75e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c760:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN;
		break;
1000c762:	e126      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c764:	4a94      	ldr	r2, [pc, #592]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c766:	68d1      	ldr	r1, [r2, #12]
1000c768:	4b9a      	ldr	r3, [pc, #616]	; (1000c9d4 <system_clock_peripheral_disable+0x328>)
1000c76a:	400b      	ands	r3, r1
1000c76c:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c76e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN;
		break;
1000c770:	e11f      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c772:	4a91      	ldr	r2, [pc, #580]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c774:	68d1      	ldr	r1, [r2, #12]
1000c776:	4b98      	ldr	r3, [pc, #608]	; (1000c9d8 <system_clock_peripheral_disable+0x32c>)
1000c778:	400b      	ands	r3, r1
1000c77a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c77c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN;
		break;
1000c77e:	e118      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c780:	4a8d      	ldr	r2, [pc, #564]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c782:	68d1      	ldr	r1, [r2, #12]
1000c784:	4b95      	ldr	r3, [pc, #596]	; (1000c9dc <system_clock_peripheral_disable+0x330>)
1000c786:	400b      	ands	r3, r1
1000c788:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c78a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN;
		break;
1000c78c:	e111      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c78e:	4a8a      	ldr	r2, [pc, #552]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c790:	68d1      	ldr	r1, [r2, #12]
1000c792:	4b93      	ldr	r3, [pc, #588]	; (1000c9e0 <system_clock_peripheral_disable+0x334>)
1000c794:	400b      	ands	r3, r1
1000c796:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c798:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN;
		break;
1000c79a:	e10a      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c79c:	4a86      	ldr	r2, [pc, #536]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c79e:	68d1      	ldr	r1, [r2, #12]
1000c7a0:	4b90      	ldr	r3, [pc, #576]	; (1000c9e4 <system_clock_peripheral_disable+0x338>)
1000c7a2:	400b      	ands	r3, r1
1000c7a4:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7a6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN;
		break;
1000c7a8:	e103      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7aa:	4a83      	ldr	r2, [pc, #524]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c7ac:	68d1      	ldr	r1, [r2, #12]
1000c7ae:	4b8e      	ldr	r3, [pc, #568]	; (1000c9e8 <system_clock_peripheral_disable+0x33c>)
1000c7b0:	400b      	ands	r3, r1
1000c7b2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7b4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN;
		break;
1000c7b6:	e0fc      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7b8:	4a7f      	ldr	r2, [pc, #508]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c7ba:	68d1      	ldr	r1, [r2, #12]
1000c7bc:	4b8b      	ldr	r3, [pc, #556]	; (1000c9ec <system_clock_peripheral_disable+0x340>)
1000c7be:	400b      	ands	r3, r1
1000c7c0:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7c2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN;
		break;
1000c7c4:	e0f5      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7c6:	4a7c      	ldr	r2, [pc, #496]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c7c8:	68d1      	ldr	r1, [r2, #12]
1000c7ca:	4b89      	ldr	r3, [pc, #548]	; (1000c9f0 <system_clock_peripheral_disable+0x344>)
1000c7cc:	400b      	ands	r3, r1
1000c7ce:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7d0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN;
		break;
1000c7d2:	e0ee      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7d4:	4a78      	ldr	r2, [pc, #480]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c7d6:	68d1      	ldr	r1, [r2, #12]
1000c7d8:	4b86      	ldr	r3, [pc, #536]	; (1000c9f4 <system_clock_peripheral_disable+0x348>)
1000c7da:	400b      	ands	r3, r1
1000c7dc:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7de:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN;
		break;
1000c7e0:	e0e7      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7e2:	4a75      	ldr	r2, [pc, #468]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c7e4:	68d1      	ldr	r1, [r2, #12]
1000c7e6:	4b84      	ldr	r3, [pc, #528]	; (1000c9f8 <system_clock_peripheral_disable+0x34c>)
1000c7e8:	400b      	ands	r3, r1
1000c7ea:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7ec:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN;
		break;
1000c7ee:	e0e0      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7f0:	4a71      	ldr	r2, [pc, #452]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c7f2:	68d1      	ldr	r1, [r2, #12]
1000c7f4:	4b81      	ldr	r3, [pc, #516]	; (1000c9fc <system_clock_peripheral_disable+0x350>)
1000c7f6:	400b      	ands	r3, r1
1000c7f8:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7fa:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN;
		break;
1000c7fc:	e0d9      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7fe:	4a6e      	ldr	r2, [pc, #440]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c800:	68d1      	ldr	r1, [r2, #12]
1000c802:	4b7f      	ldr	r3, [pc, #508]	; (1000ca00 <system_clock_peripheral_disable+0x354>)
1000c804:	400b      	ands	r3, r1
1000c806:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c808:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN;
		break;
1000c80a:	e0d2      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c80c:	4a6a      	ldr	r2, [pc, #424]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c80e:	68d1      	ldr	r1, [r2, #12]
1000c810:	4b7c      	ldr	r3, [pc, #496]	; (1000ca04 <system_clock_peripheral_disable+0x358>)
1000c812:	400b      	ands	r3, r1
1000c814:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c816:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN;
		break;
1000c818:	e0cb      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c81a:	4a67      	ldr	r2, [pc, #412]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c81c:	68d1      	ldr	r1, [r2, #12]
1000c81e:	4b7a      	ldr	r3, [pc, #488]	; (1000ca08 <system_clock_peripheral_disable+0x35c>)
1000c820:	400b      	ands	r3, r1
1000c822:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c824:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN;
		break;
1000c826:	e0c4      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c828:	4a63      	ldr	r2, [pc, #396]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c82a:	68d1      	ldr	r1, [r2, #12]
1000c82c:	4b77      	ldr	r3, [pc, #476]	; (1000ca0c <system_clock_peripheral_disable+0x360>)
1000c82e:	400b      	ands	r3, r1
1000c830:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c832:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN;
		break;
1000c834:	e0bd      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c836:	4a60      	ldr	r2, [pc, #384]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c838:	6913      	ldr	r3, [r2, #16]
1000c83a:	2101      	movs	r1, #1
1000c83c:	438b      	bics	r3, r1
1000c83e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c840:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN;
		break;
1000c842:	e0b6      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c844:	4a5c      	ldr	r2, [pc, #368]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c846:	6913      	ldr	r3, [r2, #16]
1000c848:	2102      	movs	r1, #2
1000c84a:	438b      	bics	r3, r1
1000c84c:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c84e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN;
		break;
1000c850:	e0af      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c852:	4a59      	ldr	r2, [pc, #356]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c854:	6913      	ldr	r3, [r2, #16]
1000c856:	2104      	movs	r1, #4
1000c858:	438b      	bics	r3, r1
1000c85a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c85c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN;
		break;
1000c85e:	e0a8      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c860:	4a55      	ldr	r2, [pc, #340]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c862:	6913      	ldr	r3, [r2, #16]
1000c864:	2108      	movs	r1, #8
1000c866:	438b      	bics	r3, r1
1000c868:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c86a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN;
		break;
1000c86c:	e0a1      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c86e:	4a52      	ldr	r2, [pc, #328]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c870:	6913      	ldr	r3, [r2, #16]
1000c872:	2110      	movs	r1, #16
1000c874:	438b      	bics	r3, r1
1000c876:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c878:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN;
		break;
1000c87a:	e09a      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c87c:	4a4e      	ldr	r2, [pc, #312]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c87e:	6913      	ldr	r3, [r2, #16]
1000c880:	2120      	movs	r1, #32
1000c882:	438b      	bics	r3, r1
1000c884:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c886:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN;
		break;
1000c888:	e093      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c88a:	4a4b      	ldr	r2, [pc, #300]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c88c:	6913      	ldr	r3, [r2, #16]
1000c88e:	2140      	movs	r1, #64	; 0x40
1000c890:	438b      	bics	r3, r1
1000c892:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c894:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN;
		break;
1000c896:	e08c      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c898:	4a47      	ldr	r2, [pc, #284]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c89a:	6913      	ldr	r3, [r2, #16]
1000c89c:	2180      	movs	r1, #128	; 0x80
1000c89e:	438b      	bics	r3, r1
1000c8a0:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8a2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN;
		break;
1000c8a4:	e085      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8a6:	4a44      	ldr	r2, [pc, #272]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c8a8:	6911      	ldr	r1, [r2, #16]
1000c8aa:	4b44      	ldr	r3, [pc, #272]	; (1000c9bc <system_clock_peripheral_disable+0x310>)
1000c8ac:	400b      	ands	r3, r1
1000c8ae:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8b0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN;
		break;
1000c8b2:	e07e      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8b4:	4a40      	ldr	r2, [pc, #256]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c8b6:	6911      	ldr	r1, [r2, #16]
1000c8b8:	4b55      	ldr	r3, [pc, #340]	; (1000ca10 <system_clock_peripheral_disable+0x364>)
1000c8ba:	400b      	ands	r3, r1
1000c8bc:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8be:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN;
		break;
1000c8c0:	e077      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8c2:	4a3d      	ldr	r2, [pc, #244]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c8c4:	6911      	ldr	r1, [r2, #16]
1000c8c6:	4b53      	ldr	r3, [pc, #332]	; (1000ca14 <system_clock_peripheral_disable+0x368>)
1000c8c8:	400b      	ands	r3, r1
1000c8ca:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8cc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN;
		break;
1000c8ce:	e070      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8d0:	4a39      	ldr	r2, [pc, #228]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c8d2:	6911      	ldr	r1, [r2, #16]
1000c8d4:	4b3a      	ldr	r3, [pc, #232]	; (1000c9c0 <system_clock_peripheral_disable+0x314>)
1000c8d6:	400b      	ands	r3, r1
1000c8d8:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8da:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN;
		break;
1000c8dc:	e069      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8de:	4a36      	ldr	r2, [pc, #216]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c8e0:	6911      	ldr	r1, [r2, #16]
1000c8e2:	4b38      	ldr	r3, [pc, #224]	; (1000c9c4 <system_clock_peripheral_disable+0x318>)
1000c8e4:	400b      	ands	r3, r1
1000c8e6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8e8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN;
		break;
1000c8ea:	e062      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8ec:	4a32      	ldr	r2, [pc, #200]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c8ee:	6911      	ldr	r1, [r2, #16]
1000c8f0:	4b35      	ldr	r3, [pc, #212]	; (1000c9c8 <system_clock_peripheral_disable+0x31c>)
1000c8f2:	400b      	ands	r3, r1
1000c8f4:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8f6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN;
		break;
1000c8f8:	e05b      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8fa:	4a2f      	ldr	r2, [pc, #188]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c8fc:	6911      	ldr	r1, [r2, #16]
1000c8fe:	4b33      	ldr	r3, [pc, #204]	; (1000c9cc <system_clock_peripheral_disable+0x320>)
1000c900:	400b      	ands	r3, r1
1000c902:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c904:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN;
		break;
1000c906:	e054      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c908:	4a2b      	ldr	r2, [pc, #172]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c90a:	6911      	ldr	r1, [r2, #16]
1000c90c:	4b30      	ldr	r3, [pc, #192]	; (1000c9d0 <system_clock_peripheral_disable+0x324>)
1000c90e:	400b      	ands	r3, r1
1000c910:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c912:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN;
		break;
1000c914:	e04d      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c916:	4a28      	ldr	r2, [pc, #160]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c918:	6911      	ldr	r1, [r2, #16]
1000c91a:	4b2e      	ldr	r3, [pc, #184]	; (1000c9d4 <system_clock_peripheral_disable+0x328>)
1000c91c:	400b      	ands	r3, r1
1000c91e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c920:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN;
		break;
1000c922:	e046      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c924:	4a24      	ldr	r2, [pc, #144]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c926:	6911      	ldr	r1, [r2, #16]
1000c928:	4b2b      	ldr	r3, [pc, #172]	; (1000c9d8 <system_clock_peripheral_disable+0x32c>)
1000c92a:	400b      	ands	r3, r1
1000c92c:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c92e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN;
		break;
1000c930:	e03f      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c932:	4a21      	ldr	r2, [pc, #132]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c934:	6911      	ldr	r1, [r2, #16]
1000c936:	4b29      	ldr	r3, [pc, #164]	; (1000c9dc <system_clock_peripheral_disable+0x330>)
1000c938:	400b      	ands	r3, r1
1000c93a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c93c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN;
		break;
1000c93e:	e038      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c940:	4a1d      	ldr	r2, [pc, #116]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c942:	6911      	ldr	r1, [r2, #16]
1000c944:	4b26      	ldr	r3, [pc, #152]	; (1000c9e0 <system_clock_peripheral_disable+0x334>)
1000c946:	400b      	ands	r3, r1
1000c948:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c94a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN;
		break;
1000c94c:	e031      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c94e:	4a1a      	ldr	r2, [pc, #104]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c950:	6911      	ldr	r1, [r2, #16]
1000c952:	4b24      	ldr	r3, [pc, #144]	; (1000c9e4 <system_clock_peripheral_disable+0x338>)
1000c954:	400b      	ands	r3, r1
1000c956:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c958:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN;
		break;
1000c95a:	e02a      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c95c:	4a16      	ldr	r2, [pc, #88]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c95e:	6911      	ldr	r1, [r2, #16]
1000c960:	4b21      	ldr	r3, [pc, #132]	; (1000c9e8 <system_clock_peripheral_disable+0x33c>)
1000c962:	400b      	ands	r3, r1
1000c964:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c966:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN;
		break;
1000c968:	e023      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c96a:	4a13      	ldr	r2, [pc, #76]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c96c:	6911      	ldr	r1, [r2, #16]
1000c96e:	4b1f      	ldr	r3, [pc, #124]	; (1000c9ec <system_clock_peripheral_disable+0x340>)
1000c970:	400b      	ands	r3, r1
1000c972:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c974:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN;
		break;
1000c976:	e01c      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c978:	4a0f      	ldr	r2, [pc, #60]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c97a:	6911      	ldr	r1, [r2, #16]
1000c97c:	4b1c      	ldr	r3, [pc, #112]	; (1000c9f0 <system_clock_peripheral_disable+0x344>)
1000c97e:	400b      	ands	r3, r1
1000c980:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c982:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN;
		break;
1000c984:	e015      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
1000c986:	4a0c      	ldr	r2, [pc, #48]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c988:	7d13      	ldrb	r3, [r2, #20]
1000c98a:	2101      	movs	r1, #1
1000c98c:	438b      	bics	r3, r1
1000c98e:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c990:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
				~LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN;
		break;
1000c992:	e00e      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
1000c994:	4a08      	ldr	r2, [pc, #32]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c996:	7d13      	ldrb	r3, [r2, #20]
1000c998:	2102      	movs	r1, #2
1000c99a:	438b      	bics	r3, r1
1000c99c:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c99e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
				~LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN;
		break;
1000c9a0:	e007      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
1000c9a2:	4a05      	ldr	r2, [pc, #20]	; (1000c9b8 <system_clock_peripheral_disable+0x30c>)
1000c9a4:	7d13      	ldrb	r3, [r2, #20]
1000c9a6:	2104      	movs	r1, #4
1000c9a8:	438b      	bics	r3, r1
1000c9aa:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c9ac:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
				~LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN;
		break;
1000c9ae:	e000      	b.n	1000c9b2 <system_clock_peripheral_disable+0x306>

		default:
			return STATUS_ERR_INVALID_ARG;
1000c9b0:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000c9b2:	bd00      	pop	{pc}
1000c9b4:	10016c14 	.word	0x10016c14
1000c9b8:	4000b000 	.word	0x4000b000
1000c9bc:	fffffeff 	.word	0xfffffeff
1000c9c0:	fffff7ff 	.word	0xfffff7ff
1000c9c4:	ffffefff 	.word	0xffffefff
1000c9c8:	ffffdfff 	.word	0xffffdfff
1000c9cc:	ffffbfff 	.word	0xffffbfff
1000c9d0:	ffff7fff 	.word	0xffff7fff
1000c9d4:	fffeffff 	.word	0xfffeffff
1000c9d8:	fffdffff 	.word	0xfffdffff
1000c9dc:	fffbffff 	.word	0xfffbffff
1000c9e0:	fff7ffff 	.word	0xfff7ffff
1000c9e4:	ffefffff 	.word	0xffefffff
1000c9e8:	ffdfffff 	.word	0xffdfffff
1000c9ec:	ffbfffff 	.word	0xffbfffff
1000c9f0:	ff7fffff 	.word	0xff7fffff
1000c9f4:	feffffff 	.word	0xfeffffff
1000c9f8:	fdffffff 	.word	0xfdffffff
1000c9fc:	fbffffff 	.word	0xfbffffff
1000ca00:	f7ffffff 	.word	0xf7ffffff
1000ca04:	efffffff 	.word	0xefffffff
1000ca08:	dfffffff 	.word	0xdfffffff
1000ca0c:	bfffffff 	.word	0xbfffffff
1000ca10:	fffffdff 	.word	0xfffffdff
1000ca14:	fffffbff 	.word	0xfffffbff

1000ca18 <system_peripheral_reset>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_peripheral_reset(enum system_peripheral peripheral)
{
1000ca18:	b500      	push	{lr}
	switch (peripheral) {
1000ca1a:	2843      	cmp	r0, #67	; 0x43
1000ca1c:	d900      	bls.n	1000ca20 <system_peripheral_reset+0x8>
1000ca1e:	e223      	b.n	1000ce68 <system_peripheral_reset+0x450>
1000ca20:	0080      	lsls	r0, r0, #2
1000ca22:	4be0      	ldr	r3, [pc, #896]	; (1000cda4 <system_peripheral_reset+0x38c>)
1000ca24:	581b      	ldr	r3, [r3, r0]
1000ca26:	469f      	mov	pc, r3
		case PERIPHERAL_LPMCU_CPU:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca28:	4bdf      	ldr	r3, [pc, #892]	; (1000cda8 <system_peripheral_reset+0x390>)
1000ca2a:	6859      	ldr	r1, [r3, #4]
1000ca2c:	2202      	movs	r2, #2
1000ca2e:	4391      	bics	r1, r2
1000ca30:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca32:	6859      	ldr	r1, [r3, #4]
1000ca34:	430a      	orrs	r2, r1
1000ca36:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca38:	2000      	movs	r0, #0
		case PERIPHERAL_LPMCU_CPU:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
		break;
1000ca3a:	e216      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca3c:	4bda      	ldr	r3, [pc, #872]	; (1000cda8 <system_peripheral_reset+0x390>)
1000ca3e:	6859      	ldr	r1, [r3, #4]
1000ca40:	2204      	movs	r2, #4
1000ca42:	4391      	bics	r1, r2
1000ca44:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca46:	6859      	ldr	r1, [r3, #4]
1000ca48:	430a      	orrs	r2, r1
1000ca4a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca4c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN;
		break;
1000ca4e:	e20c      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI_FLASH_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca50:	4bd5      	ldr	r3, [pc, #852]	; (1000cda8 <system_peripheral_reset+0x390>)
1000ca52:	6859      	ldr	r1, [r3, #4]
1000ca54:	2208      	movs	r2, #8
1000ca56:	4391      	bics	r1, r2
1000ca58:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca5a:	6859      	ldr	r1, [r3, #4]
1000ca5c:	430a      	orrs	r2, r1
1000ca5e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca60:	2000      	movs	r0, #0
		case PERIPHERAL_SPI_FLASH_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN;
		break;
1000ca62:	e202      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca64:	4bd0      	ldr	r3, [pc, #832]	; (1000cda8 <system_peripheral_reset+0x390>)
1000ca66:	6859      	ldr	r1, [r3, #4]
1000ca68:	2210      	movs	r2, #16
1000ca6a:	4391      	bics	r1, r2
1000ca6c:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca6e:	6859      	ldr	r1, [r3, #4]
1000ca70:	430a      	orrs	r2, r1
1000ca72:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca74:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN;
		break;
1000ca76:	e1f8      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca78:	4bcb      	ldr	r3, [pc, #812]	; (1000cda8 <system_peripheral_reset+0x390>)
1000ca7a:	6859      	ldr	r1, [r3, #4]
1000ca7c:	2220      	movs	r2, #32
1000ca7e:	4391      	bics	r1, r2
1000ca80:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca82:	6859      	ldr	r1, [r3, #4]
1000ca84:	430a      	orrs	r2, r1
1000ca86:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca88:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN;
		break;
1000ca8a:	e1ee      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca8c:	4bc6      	ldr	r3, [pc, #792]	; (1000cda8 <system_peripheral_reset+0x390>)
1000ca8e:	6859      	ldr	r1, [r3, #4]
1000ca90:	2240      	movs	r2, #64	; 0x40
1000ca92:	4391      	bics	r1, r2
1000ca94:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca96:	6859      	ldr	r1, [r3, #4]
1000ca98:	430a      	orrs	r2, r1
1000ca9a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca9c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN;
		break;
1000ca9e:	e1e4      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000caa0:	4bc1      	ldr	r3, [pc, #772]	; (1000cda8 <system_peripheral_reset+0x390>)
1000caa2:	6859      	ldr	r1, [r3, #4]
1000caa4:	2280      	movs	r2, #128	; 0x80
1000caa6:	4391      	bics	r1, r2
1000caa8:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000caaa:	6859      	ldr	r1, [r3, #4]
1000caac:	430a      	orrs	r2, r1
1000caae:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cab0:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN;
		break;
1000cab2:	e1da      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cab4:	4bbc      	ldr	r3, [pc, #752]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cab6:	6859      	ldr	r1, [r3, #4]
1000cab8:	4abc      	ldr	r2, [pc, #752]	; (1000cdac <system_peripheral_reset+0x394>)
1000caba:	400a      	ands	r2, r1
1000cabc:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cabe:	685a      	ldr	r2, [r3, #4]
1000cac0:	2180      	movs	r1, #128	; 0x80
1000cac2:	0049      	lsls	r1, r1, #1
1000cac4:	430a      	orrs	r2, r1
1000cac6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cac8:	2000      	movs	r0, #0
		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN;
		break;
1000caca:	e1ce      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cacc:	4bb6      	ldr	r3, [pc, #728]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cace:	6859      	ldr	r1, [r3, #4]
1000cad0:	4ab7      	ldr	r2, [pc, #732]	; (1000cdb0 <system_peripheral_reset+0x398>)
1000cad2:	400a      	ands	r2, r1
1000cad4:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cad6:	685a      	ldr	r2, [r3, #4]
1000cad8:	2180      	movs	r1, #128	; 0x80
1000cada:	0089      	lsls	r1, r1, #2
1000cadc:	430a      	orrs	r2, r1
1000cade:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cae0:	2000      	movs	r0, #0
		case PERIPHERAL_I2C0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN;
		break;
1000cae2:	e1c2      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cae4:	4bb0      	ldr	r3, [pc, #704]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cae6:	6859      	ldr	r1, [r3, #4]
1000cae8:	4ab2      	ldr	r2, [pc, #712]	; (1000cdb4 <system_peripheral_reset+0x39c>)
1000caea:	400a      	ands	r2, r1
1000caec:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000caee:	685a      	ldr	r2, [r3, #4]
1000caf0:	2180      	movs	r1, #128	; 0x80
1000caf2:	00c9      	lsls	r1, r1, #3
1000caf4:	430a      	orrs	r2, r1
1000caf6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000caf8:	2000      	movs	r0, #0
		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
		break;
1000cafa:	e1b6      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cafc:	4baa      	ldr	r3, [pc, #680]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cafe:	6859      	ldr	r1, [r3, #4]
1000cb00:	4aad      	ldr	r2, [pc, #692]	; (1000cdb8 <system_peripheral_reset+0x3a0>)
1000cb02:	400a      	ands	r2, r1
1000cb04:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb06:	685a      	ldr	r2, [r3, #4]
1000cb08:	2180      	movs	r1, #128	; 0x80
1000cb0a:	0109      	lsls	r1, r1, #4
1000cb0c:	430a      	orrs	r2, r1
1000cb0e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb10:	2000      	movs	r0, #0
		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN;
		break;
1000cb12:	e1aa      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb14:	4ba4      	ldr	r3, [pc, #656]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cb16:	6859      	ldr	r1, [r3, #4]
1000cb18:	4aa8      	ldr	r2, [pc, #672]	; (1000cdbc <system_peripheral_reset+0x3a4>)
1000cb1a:	400a      	ands	r2, r1
1000cb1c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb1e:	685a      	ldr	r2, [r3, #4]
1000cb20:	2180      	movs	r1, #128	; 0x80
1000cb22:	0149      	lsls	r1, r1, #5
1000cb24:	430a      	orrs	r2, r1
1000cb26:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb28:	2000      	movs	r0, #0
		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN;
		break;
1000cb2a:	e19e      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb2c:	4b9e      	ldr	r3, [pc, #632]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cb2e:	6859      	ldr	r1, [r3, #4]
1000cb30:	4aa3      	ldr	r2, [pc, #652]	; (1000cdc0 <system_peripheral_reset+0x3a8>)
1000cb32:	400a      	ands	r2, r1
1000cb34:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb36:	685a      	ldr	r2, [r3, #4]
1000cb38:	2180      	movs	r1, #128	; 0x80
1000cb3a:	0189      	lsls	r1, r1, #6
1000cb3c:	430a      	orrs	r2, r1
1000cb3e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb40:	2000      	movs	r0, #0
		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN;
		break;
1000cb42:	e192      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb44:	4b98      	ldr	r3, [pc, #608]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cb46:	6859      	ldr	r1, [r3, #4]
1000cb48:	4a9e      	ldr	r2, [pc, #632]	; (1000cdc4 <system_peripheral_reset+0x3ac>)
1000cb4a:	400a      	ands	r2, r1
1000cb4c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb4e:	685a      	ldr	r2, [r3, #4]
1000cb50:	2180      	movs	r1, #128	; 0x80
1000cb52:	01c9      	lsls	r1, r1, #7
1000cb54:	430a      	orrs	r2, r1
1000cb56:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb58:	2000      	movs	r0, #0
		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN;
		break;
1000cb5a:	e186      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb5c:	4b92      	ldr	r3, [pc, #584]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cb5e:	6859      	ldr	r1, [r3, #4]
1000cb60:	4a99      	ldr	r2, [pc, #612]	; (1000cdc8 <system_peripheral_reset+0x3b0>)
1000cb62:	400a      	ands	r2, r1
1000cb64:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb66:	685a      	ldr	r2, [r3, #4]
1000cb68:	2180      	movs	r1, #128	; 0x80
1000cb6a:	0209      	lsls	r1, r1, #8
1000cb6c:	430a      	orrs	r2, r1
1000cb6e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb70:	2000      	movs	r0, #0
		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN;
		break;
1000cb72:	e17a      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb74:	4b8c      	ldr	r3, [pc, #560]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cb76:	6859      	ldr	r1, [r3, #4]
1000cb78:	4a94      	ldr	r2, [pc, #592]	; (1000cdcc <system_peripheral_reset+0x3b4>)
1000cb7a:	400a      	ands	r2, r1
1000cb7c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb7e:	685a      	ldr	r2, [r3, #4]
1000cb80:	2180      	movs	r1, #128	; 0x80
1000cb82:	0249      	lsls	r1, r1, #9
1000cb84:	430a      	orrs	r2, r1
1000cb86:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb88:	2000      	movs	r0, #0
		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN;
		break;
1000cb8a:	e16e      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb8c:	4b86      	ldr	r3, [pc, #536]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cb8e:	6859      	ldr	r1, [r3, #4]
1000cb90:	4a8f      	ldr	r2, [pc, #572]	; (1000cdd0 <system_peripheral_reset+0x3b8>)
1000cb92:	400a      	ands	r2, r1
1000cb94:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb96:	685a      	ldr	r2, [r3, #4]
1000cb98:	2180      	movs	r1, #128	; 0x80
1000cb9a:	0289      	lsls	r1, r1, #10
1000cb9c:	430a      	orrs	r2, r1
1000cb9e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cba0:	2000      	movs	r0, #0
		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN;
		break;
1000cba2:	e162      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cba4:	4b80      	ldr	r3, [pc, #512]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cba6:	6859      	ldr	r1, [r3, #4]
1000cba8:	4a8a      	ldr	r2, [pc, #552]	; (1000cdd4 <system_peripheral_reset+0x3bc>)
1000cbaa:	400a      	ands	r2, r1
1000cbac:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cbae:	685a      	ldr	r2, [r3, #4]
1000cbb0:	2180      	movs	r1, #128	; 0x80
1000cbb2:	02c9      	lsls	r1, r1, #11
1000cbb4:	430a      	orrs	r2, r1
1000cbb6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cbb8:	2000      	movs	r0, #0
		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
		break;
1000cbba:	e156      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_MBIST:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cbbc:	4b7a      	ldr	r3, [pc, #488]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cbbe:	6859      	ldr	r1, [r3, #4]
1000cbc0:	4a85      	ldr	r2, [pc, #532]	; (1000cdd8 <system_peripheral_reset+0x3c0>)
1000cbc2:	400a      	ands	r2, r1
1000cbc4:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cbc6:	685a      	ldr	r2, [r3, #4]
1000cbc8:	2180      	movs	r1, #128	; 0x80
1000cbca:	0309      	lsls	r1, r1, #12
1000cbcc:	430a      	orrs	r2, r1
1000cbce:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cbd0:	2000      	movs	r0, #0
		case PERIPHERAL_MBIST:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
		break;
1000cbd2:	e14a      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cbd4:	4b74      	ldr	r3, [pc, #464]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cbd6:	6859      	ldr	r1, [r3, #4]
1000cbd8:	4a80      	ldr	r2, [pc, #512]	; (1000cddc <system_peripheral_reset+0x3c4>)
1000cbda:	400a      	ands	r2, r1
1000cbdc:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cbde:	685a      	ldr	r2, [r3, #4]
1000cbe0:	2180      	movs	r1, #128	; 0x80
1000cbe2:	0349      	lsls	r1, r1, #13
1000cbe4:	430a      	orrs	r2, r1
1000cbe6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cbe8:	2000      	movs	r0, #0
		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
		break;
1000cbea:	e13e      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_LOW_POWER_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cbec:	4b6e      	ldr	r3, [pc, #440]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cbee:	6859      	ldr	r1, [r3, #4]
1000cbf0:	4a7b      	ldr	r2, [pc, #492]	; (1000cde0 <system_peripheral_reset+0x3c8>)
1000cbf2:	400a      	ands	r2, r1
1000cbf4:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cbf6:	685a      	ldr	r2, [r3, #4]
1000cbf8:	2180      	movs	r1, #128	; 0x80
1000cbfa:	0389      	lsls	r1, r1, #14
1000cbfc:	430a      	orrs	r2, r1
1000cbfe:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc00:	2000      	movs	r0, #0
		case PERIPHERAL_LOW_POWER_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
		break;
1000cc02:	e132      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_LPMCU_DEBUG:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc04:	4b68      	ldr	r3, [pc, #416]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cc06:	6859      	ldr	r1, [r3, #4]
1000cc08:	4a76      	ldr	r2, [pc, #472]	; (1000cde4 <system_peripheral_reset+0x3cc>)
1000cc0a:	400a      	ands	r2, r1
1000cc0c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc0e:	685a      	ldr	r2, [r3, #4]
1000cc10:	2180      	movs	r1, #128	; 0x80
1000cc12:	03c9      	lsls	r1, r1, #15
1000cc14:	430a      	orrs	r2, r1
1000cc16:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc18:	2000      	movs	r0, #0
		case PERIPHERAL_LPMCU_DEBUG:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
		break;
1000cc1a:	e126      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_ARM_FREE_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc1c:	4b62      	ldr	r3, [pc, #392]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cc1e:	6859      	ldr	r1, [r3, #4]
1000cc20:	4a71      	ldr	r2, [pc, #452]	; (1000cde8 <system_peripheral_reset+0x3d0>)
1000cc22:	400a      	ands	r2, r1
1000cc24:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc26:	685a      	ldr	r2, [r3, #4]
1000cc28:	2180      	movs	r1, #128	; 0x80
1000cc2a:	0409      	lsls	r1, r1, #16
1000cc2c:	430a      	orrs	r2, r1
1000cc2e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc30:	2000      	movs	r0, #0
		case PERIPHERAL_ARM_FREE_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
		break;
1000cc32:	e11a      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_ARM_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc34:	4b5c      	ldr	r3, [pc, #368]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cc36:	6859      	ldr	r1, [r3, #4]
1000cc38:	4a6c      	ldr	r2, [pc, #432]	; (1000cdec <system_peripheral_reset+0x3d4>)
1000cc3a:	400a      	ands	r2, r1
1000cc3c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc3e:	685a      	ldr	r2, [r3, #4]
1000cc40:	2180      	movs	r1, #128	; 0x80
1000cc42:	0449      	lsls	r1, r1, #17
1000cc44:	430a      	orrs	r2, r1
1000cc46:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc48:	2000      	movs	r0, #0
		case PERIPHERAL_ARM_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
		break;
1000cc4a:	e10e      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc4c:	4b56      	ldr	r3, [pc, #344]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cc4e:	6859      	ldr	r1, [r3, #4]
1000cc50:	4a67      	ldr	r2, [pc, #412]	; (1000cdf0 <system_peripheral_reset+0x3d8>)
1000cc52:	400a      	ands	r2, r1
1000cc54:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc56:	685a      	ldr	r2, [r3, #4]
1000cc58:	2180      	movs	r1, #128	; 0x80
1000cc5a:	0489      	lsls	r1, r1, #18
1000cc5c:	430a      	orrs	r2, r1
1000cc5e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc60:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN;
		break;
1000cc62:	e102      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc64:	4b50      	ldr	r3, [pc, #320]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cc66:	6859      	ldr	r1, [r3, #4]
1000cc68:	4a62      	ldr	r2, [pc, #392]	; (1000cdf4 <system_peripheral_reset+0x3dc>)
1000cc6a:	400a      	ands	r2, r1
1000cc6c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc6e:	685a      	ldr	r2, [r3, #4]
1000cc70:	2180      	movs	r1, #128	; 0x80
1000cc72:	04c9      	lsls	r1, r1, #19
1000cc74:	430a      	orrs	r2, r1
1000cc76:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc78:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN;
		break;
1000cc7a:	e0f6      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc7c:	4b4a      	ldr	r3, [pc, #296]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cc7e:	6859      	ldr	r1, [r3, #4]
1000cc80:	4a5d      	ldr	r2, [pc, #372]	; (1000cdf8 <system_peripheral_reset+0x3e0>)
1000cc82:	400a      	ands	r2, r1
1000cc84:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc86:	685a      	ldr	r2, [r3, #4]
1000cc88:	2180      	movs	r1, #128	; 0x80
1000cc8a:	0509      	lsls	r1, r1, #20
1000cc8c:	430a      	orrs	r2, r1
1000cc8e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc90:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN;
		break;
1000cc92:	e0ea      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc94:	4b44      	ldr	r3, [pc, #272]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cc96:	6859      	ldr	r1, [r3, #4]
1000cc98:	4a58      	ldr	r2, [pc, #352]	; (1000cdfc <system_peripheral_reset+0x3e4>)
1000cc9a:	400a      	ands	r2, r1
1000cc9c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc9e:	685a      	ldr	r2, [r3, #4]
1000cca0:	2180      	movs	r1, #128	; 0x80
1000cca2:	0549      	lsls	r1, r1, #21
1000cca4:	430a      	orrs	r2, r1
1000cca6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cca8:	2000      	movs	r0, #0
		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN;
		break;
1000ccaa:	e0de      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ccac:	4b3e      	ldr	r3, [pc, #248]	; (1000cda8 <system_peripheral_reset+0x390>)
1000ccae:	6859      	ldr	r1, [r3, #4]
1000ccb0:	4a53      	ldr	r2, [pc, #332]	; (1000ce00 <system_peripheral_reset+0x3e8>)
1000ccb2:	400a      	ands	r2, r1
1000ccb4:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ccb6:	685a      	ldr	r2, [r3, #4]
1000ccb8:	2180      	movs	r1, #128	; 0x80
1000ccba:	0589      	lsls	r1, r1, #22
1000ccbc:	430a      	orrs	r2, r1
1000ccbe:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ccc0:	2000      	movs	r0, #0
		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN;
		break;
1000ccc2:	e0d2      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ccc4:	4b38      	ldr	r3, [pc, #224]	; (1000cda8 <system_peripheral_reset+0x390>)
1000ccc6:	6859      	ldr	r1, [r3, #4]
1000ccc8:	4a4e      	ldr	r2, [pc, #312]	; (1000ce04 <system_peripheral_reset+0x3ec>)
1000ccca:	400a      	ands	r2, r1
1000cccc:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ccce:	685a      	ldr	r2, [r3, #4]
1000ccd0:	2180      	movs	r1, #128	; 0x80
1000ccd2:	05c9      	lsls	r1, r1, #23
1000ccd4:	430a      	orrs	r2, r1
1000ccd6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ccd8:	2000      	movs	r0, #0
		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN;
		break;
1000ccda:	e0c6      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ccdc:	4a32      	ldr	r2, [pc, #200]	; (1000cda8 <system_peripheral_reset+0x390>)
1000ccde:	6853      	ldr	r3, [r2, #4]
1000cce0:	005b      	lsls	r3, r3, #1
1000cce2:	085b      	lsrs	r3, r3, #1
1000cce4:	6053      	str	r3, [r2, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cce6:	6853      	ldr	r3, [r2, #4]
1000cce8:	2180      	movs	r1, #128	; 0x80
1000ccea:	0609      	lsls	r1, r1, #24
1000ccec:	430b      	orrs	r3, r1
1000ccee:	6053      	str	r3, [r2, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ccf0:	2000      	movs	r0, #0
		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN;
		break;
1000ccf2:	e0ba      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000ccf4:	4b2c      	ldr	r3, [pc, #176]	; (1000cda8 <system_peripheral_reset+0x390>)
1000ccf6:	891a      	ldrh	r2, [r3, #8]
1000ccf8:	2101      	movs	r1, #1
1000ccfa:	438a      	bics	r2, r1
1000ccfc:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000ccfe:	8919      	ldrh	r1, [r3, #8]
1000cd00:	2201      	movs	r2, #1
1000cd02:	430a      	orrs	r2, r1
1000cd04:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd06:	2000      	movs	r0, #0
		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN;
		break;
1000cd08:	e0af      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd0a:	4b27      	ldr	r3, [pc, #156]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cd0c:	891a      	ldrh	r2, [r3, #8]
1000cd0e:	2102      	movs	r1, #2
1000cd10:	438a      	bics	r2, r1
1000cd12:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd14:	8919      	ldrh	r1, [r3, #8]
1000cd16:	2202      	movs	r2, #2
1000cd18:	430a      	orrs	r2, r1
1000cd1a:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd1c:	2000      	movs	r0, #0
		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN;
		break;
1000cd1e:	e0a4      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd20:	4b21      	ldr	r3, [pc, #132]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cd22:	891a      	ldrh	r2, [r3, #8]
1000cd24:	2104      	movs	r1, #4
1000cd26:	438a      	bics	r2, r1
1000cd28:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd2a:	8919      	ldrh	r1, [r3, #8]
1000cd2c:	2204      	movs	r2, #4
1000cd2e:	430a      	orrs	r2, r1
1000cd30:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd32:	2000      	movs	r0, #0
		case PERIPHERAL_I2C1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN;
		break;
1000cd34:	e099      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd36:	4b1c      	ldr	r3, [pc, #112]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cd38:	891a      	ldrh	r2, [r3, #8]
1000cd3a:	2108      	movs	r1, #8
1000cd3c:	438a      	bics	r2, r1
1000cd3e:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd40:	8919      	ldrh	r1, [r3, #8]
1000cd42:	2208      	movs	r2, #8
1000cd44:	430a      	orrs	r2, r1
1000cd46:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd48:	2000      	movs	r0, #0
		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
		break;
1000cd4a:	e08e      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd4c:	4b16      	ldr	r3, [pc, #88]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cd4e:	891a      	ldrh	r2, [r3, #8]
1000cd50:	2110      	movs	r1, #16
1000cd52:	438a      	bics	r2, r1
1000cd54:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd56:	8919      	ldrh	r1, [r3, #8]
1000cd58:	2210      	movs	r2, #16
1000cd5a:	430a      	orrs	r2, r1
1000cd5c:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd5e:	2000      	movs	r0, #0
		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
		break;
1000cd60:	e083      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd62:	4b11      	ldr	r3, [pc, #68]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cd64:	891a      	ldrh	r2, [r3, #8]
1000cd66:	2120      	movs	r1, #32
1000cd68:	438a      	bics	r2, r1
1000cd6a:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd6c:	8919      	ldrh	r1, [r3, #8]
1000cd6e:	2220      	movs	r2, #32
1000cd70:	430a      	orrs	r2, r1
1000cd72:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd74:	2000      	movs	r0, #0
		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
		break;
1000cd76:	e078      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd78:	4b0b      	ldr	r3, [pc, #44]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cd7a:	891a      	ldrh	r2, [r3, #8]
1000cd7c:	2140      	movs	r1, #64	; 0x40
1000cd7e:	438a      	bics	r2, r1
1000cd80:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd82:	8919      	ldrh	r1, [r3, #8]
1000cd84:	2240      	movs	r2, #64	; 0x40
1000cd86:	430a      	orrs	r2, r1
1000cd88:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd8a:	2000      	movs	r0, #0
		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
		break;
1000cd8c:	e06d      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd8e:	4b06      	ldr	r3, [pc, #24]	; (1000cda8 <system_peripheral_reset+0x390>)
1000cd90:	891a      	ldrh	r2, [r3, #8]
1000cd92:	2180      	movs	r1, #128	; 0x80
1000cd94:	438a      	bics	r2, r1
1000cd96:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd98:	8919      	ldrh	r1, [r3, #8]
1000cd9a:	2280      	movs	r2, #128	; 0x80
1000cd9c:	430a      	orrs	r2, r1
1000cd9e:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cda0:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN;
		break;
1000cda2:	e062      	b.n	1000ce6a <system_peripheral_reset+0x452>
1000cda4:	10016cec 	.word	0x10016cec
1000cda8:	4000b000 	.word	0x4000b000
1000cdac:	fffffeff 	.word	0xfffffeff
1000cdb0:	fffffdff 	.word	0xfffffdff
1000cdb4:	fffffbff 	.word	0xfffffbff
1000cdb8:	fffff7ff 	.word	0xfffff7ff
1000cdbc:	ffffefff 	.word	0xffffefff
1000cdc0:	ffffdfff 	.word	0xffffdfff
1000cdc4:	ffffbfff 	.word	0xffffbfff
1000cdc8:	ffff7fff 	.word	0xffff7fff
1000cdcc:	fffeffff 	.word	0xfffeffff
1000cdd0:	fffdffff 	.word	0xfffdffff
1000cdd4:	fffbffff 	.word	0xfffbffff
1000cdd8:	fff7ffff 	.word	0xfff7ffff
1000cddc:	ffefffff 	.word	0xffefffff
1000cde0:	ffdfffff 	.word	0xffdfffff
1000cde4:	ffbfffff 	.word	0xffbfffff
1000cde8:	ff7fffff 	.word	0xff7fffff
1000cdec:	feffffff 	.word	0xfeffffff
1000cdf0:	fdffffff 	.word	0xfdffffff
1000cdf4:	fbffffff 	.word	0xfbffffff
1000cdf8:	f7ffffff 	.word	0xf7ffffff
1000cdfc:	efffffff 	.word	0xefffffff
1000ce00:	dfffffff 	.word	0xdfffffff
1000ce04:	bfffffff 	.word	0xbfffffff

		case PERIPHERAL_SPI1_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000ce08:	4b18      	ldr	r3, [pc, #96]	; (1000ce6c <system_peripheral_reset+0x454>)
1000ce0a:	8919      	ldrh	r1, [r3, #8]
1000ce0c:	4a18      	ldr	r2, [pc, #96]	; (1000ce70 <system_peripheral_reset+0x458>)
1000ce0e:	400a      	ands	r2, r1
1000ce10:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000ce12:	8919      	ldrh	r1, [r3, #8]
1000ce14:	2280      	movs	r2, #128	; 0x80
1000ce16:	0052      	lsls	r2, r2, #1
1000ce18:	430a      	orrs	r2, r1
1000ce1a:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce1c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN;
		break;
1000ce1e:	e024      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000ce20:	4b12      	ldr	r3, [pc, #72]	; (1000ce6c <system_peripheral_reset+0x454>)
1000ce22:	8919      	ldrh	r1, [r3, #8]
1000ce24:	4a13      	ldr	r2, [pc, #76]	; (1000ce74 <system_peripheral_reset+0x45c>)
1000ce26:	400a      	ands	r2, r1
1000ce28:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000ce2a:	8919      	ldrh	r1, [r3, #8]
1000ce2c:	2280      	movs	r2, #128	; 0x80
1000ce2e:	0092      	lsls	r2, r2, #2
1000ce30:	430a      	orrs	r2, r1
1000ce32:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce34:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN;
		break;
1000ce36:	e018      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000ce38:	4b0c      	ldr	r3, [pc, #48]	; (1000ce6c <system_peripheral_reset+0x454>)
1000ce3a:	8919      	ldrh	r1, [r3, #8]
1000ce3c:	4a0e      	ldr	r2, [pc, #56]	; (1000ce78 <system_peripheral_reset+0x460>)
1000ce3e:	400a      	ands	r2, r1
1000ce40:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000ce42:	8919      	ldrh	r1, [r3, #8]
1000ce44:	2280      	movs	r2, #128	; 0x80
1000ce46:	00d2      	lsls	r2, r2, #3
1000ce48:	430a      	orrs	r2, r1
1000ce4a:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce4c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN;
		break;
1000ce4e:	e00c      	b.n	1000ce6a <system_peripheral_reset+0x452>

		case PERIPHERAL_DMA:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000ce50:	4b06      	ldr	r3, [pc, #24]	; (1000ce6c <system_peripheral_reset+0x454>)
1000ce52:	8919      	ldrh	r1, [r3, #8]
1000ce54:	4a09      	ldr	r2, [pc, #36]	; (1000ce7c <system_peripheral_reset+0x464>)
1000ce56:	400a      	ands	r2, r1
1000ce58:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000ce5a:	8919      	ldrh	r1, [r3, #8]
1000ce5c:	2280      	movs	r2, #128	; 0x80
1000ce5e:	0112      	lsls	r2, r2, #4
1000ce60:	430a      	orrs	r2, r1
1000ce62:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce64:	2000      	movs	r0, #0
		case PERIPHERAL_DMA:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN;
		break;
1000ce66:	e000      	b.n	1000ce6a <system_peripheral_reset+0x452>

		default:
			return STATUS_ERR_INVALID_ARG;
1000ce68:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000ce6a:	bd00      	pop	{pc}
1000ce6c:	4000b000 	.word	0x4000b000
1000ce70:	fffffeff 	.word	0xfffffeff
1000ce74:	fffffdff 	.word	0xfffffdff
1000ce78:	fffffbff 	.word	0xfffffbff
1000ce7c:	fffff7ff 	.word	0xfffff7ff

1000ce80 <system_register_isr>:
void system_register_isr(enum ram_isr_table_index isr_index,
		uint32_t isr_address)
{
	uint32_t *temp;
	temp = (uint32_t *)(isr_index * 4 + ISR_RAM_MAP_START_ADDRESS);
	*temp = isr_address;
1000ce80:	2380      	movs	r3, #128	; 0x80
1000ce82:	04db      	lsls	r3, r3, #19
1000ce84:	469c      	mov	ip, r3
1000ce86:	4460      	add	r0, ip
1000ce88:	0080      	lsls	r0, r0, #2
1000ce8a:	6001      	str	r1, [r0, #0]
}
1000ce8c:	4770      	bx	lr
1000ce8e:	46c0      	nop			; (mov r8, r8)

1000ce90 <uart_rx0_isr_handler>:
	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
}

static void uart_rx0_isr_handler(void)
{
1000ce90:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[0];
1000ce92:	4b20      	ldr	r3, [pc, #128]	; (1000cf14 <uart_rx0_isr_handler+0x84>)
1000ce94:	681c      	ldr	r4, [r3, #0]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
1000ce96:	6823      	ldr	r3, [r4, #0]
1000ce98:	7d1d      	ldrb	r5, [r3, #20]
1000ce9a:	b2ed      	uxtb	r5, r5
	if (flags & UART_RECEIVE_STATUS_FIFO_OVERRUN) {
1000ce9c:	066a      	lsls	r2, r5, #25
1000ce9e:	d513      	bpl.n	1000cec8 <uart_rx0_isr_handler+0x38>
		/* Store the error code */
		module->status = STATUS_ERR_OVERFLOW;
1000cea0:	211e      	movs	r1, #30
1000cea2:	2222      	movs	r2, #34	; 0x22
1000cea4:	54a1      	strb	r1, [r4, r2]
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
1000cea6:	7e1a      	ldrb	r2, [r3, #24]
1000cea8:	3123      	adds	r1, #35	; 0x23
1000ceaa:	438a      	bics	r2, r1
1000ceac:	761a      	strb	r2, [r3, #24]
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000ceae:	2321      	movs	r3, #33	; 0x21
1000ceb0:	5ce3      	ldrb	r3, [r4, r3]
1000ceb2:	071b      	lsls	r3, r3, #28
1000ceb4:	d506      	bpl.n	1000cec4 <uart_rx0_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
1000ceb6:	2320      	movs	r3, #32
		module->status = STATUS_ERR_OVERFLOW;
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000ceb8:	5ce3      	ldrb	r3, [r4, r3]
1000ceba:	071b      	lsls	r3, r3, #28
1000cebc:	d502      	bpl.n	1000cec4 <uart_rx0_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
			(module->callback[UART_RX_FIFO_OVERRUN])(module);
1000cebe:	0020      	movs	r0, r4
1000cec0:	6923      	ldr	r3, [r4, #16]
1000cec2:	4798      	blx	r3
		}
		/* Flush */
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
1000cec4:	6823      	ldr	r3, [r4, #0]
1000cec6:	7c1b      	ldrb	r3, [r3, #16]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000cec8:	07eb      	lsls	r3, r5, #31
1000ceca:	d522      	bpl.n	1000cf12 <uart_rx0_isr_handler+0x82>
		struct uart_module *const module)
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	uint16_t received_data = (uart_hw->RECEIVE_DATA.reg & UART_RECEIVE_DATA_MASK);
1000cecc:	6823      	ldr	r3, [r4, #0]
1000cece:	7c1b      	ldrb	r3, [r3, #16]
1000ced0:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
1000ced2:	6962      	ldr	r2, [r4, #20]
1000ced4:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
1000ced6:	6963      	ldr	r3, [r4, #20]
1000ced8:	3301      	adds	r3, #1
1000ceda:	6163      	str	r3, [r4, #20]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
1000cedc:	8ba3      	ldrh	r3, [r4, #28]
1000cede:	3b01      	subs	r3, #1
1000cee0:	b29b      	uxth	r3, r3
1000cee2:	83a3      	strh	r3, [r4, #28]
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
1000cee4:	8ba3      	ldrh	r3, [r4, #28]
1000cee6:	b29b      	uxth	r3, r3
1000cee8:	2b00      	cmp	r3, #0
1000ceea:	d112      	bne.n	1000cf12 <uart_rx0_isr_handler+0x82>
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000ceec:	3321      	adds	r3, #33	; 0x21
1000ceee:	5ce3      	ldrb	r3, [r4, r3]
1000cef0:	075b      	lsls	r3, r3, #29
1000cef2:	d50e      	bpl.n	1000cf12 <uart_rx0_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
1000cef4:	2320      	movs	r3, #32
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000cef6:	5ce3      	ldrb	r3, [r4, r3]
1000cef8:	075b      	lsls	r3, r3, #29
1000cefa:	d50a      	bpl.n	1000cf12 <uart_rx0_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
				module->status = STATUS_OK;
1000cefc:	2200      	movs	r2, #0
1000cefe:	2322      	movs	r3, #34	; 0x22
1000cf00:	54e2      	strb	r2, [r4, r3]
				module->hw->RX_INTERRUPT_MASK.reg &=
1000cf02:	6822      	ldr	r2, [r4, #0]
1000cf04:	7e13      	ldrb	r3, [r2, #24]
1000cf06:	2101      	movs	r1, #1
1000cf08:	438b      	bics	r3, r1
1000cf0a:	7613      	strb	r3, [r2, #24]
					~(UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				(module->callback[UART_RX_COMPLETE])(module);
1000cf0c:	68e3      	ldr	r3, [r4, #12]
1000cf0e:	0020      	movs	r0, r4
1000cf10:	4798      	blx	r3
			}
		}
	}
}
1000cf12:	bd70      	pop	{r4, r5, r6, pc}
1000cf14:	10019aec 	.word	0x10019aec

1000cf18 <uart_tx0_isr_handler>:

static void uart_tx0_isr_handler(void)
{
1000cf18:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[0];
1000cf1a:	4b21      	ldr	r3, [pc, #132]	; (1000cfa0 <uart_tx0_isr_handler+0x88>)
1000cf1c:	681c      	ldr	r4, [r3, #0]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
1000cf1e:	6823      	ldr	r3, [r4, #0]
1000cf20:	791d      	ldrb	r5, [r3, #4]
1000cf22:	b2ed      	uxtb	r5, r5
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
1000cf24:	07ea      	lsls	r2, r5, #31
1000cf26:	d517      	bpl.n	1000cf58 <uart_tx0_isr_handler+0x40>
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint8_t data_to_send = *(module->tx_buffer_ptr);
1000cf28:	69a2      	ldr	r2, [r4, #24]
1000cf2a:	7811      	ldrb	r1, [r2, #0]
1000cf2c:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
1000cf2e:	3201      	adds	r2, #1
1000cf30:	61a2      	str	r2, [r4, #24]

	/* Write the data to send*/
	uart_hw->TRANSMIT_DATA.reg = data_to_send & UART_TRANSMIT_DATA_MASK;
1000cf32:	7019      	strb	r1, [r3, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
1000cf34:	8be3      	ldrh	r3, [r4, #30]
1000cf36:	3b01      	subs	r3, #1
1000cf38:	b29b      	uxth	r3, r3
1000cf3a:	83e3      	strh	r3, [r4, #30]
	struct uart_module *module = _uart_instances[0];
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
		_uart_write(module);
		if (module->remaining_tx_buffer_length == 0) {
1000cf3c:	8be3      	ldrh	r3, [r4, #30]
1000cf3e:	b29b      	uxth	r3, r3
1000cf40:	2b00      	cmp	r3, #0
1000cf42:	d109      	bne.n	1000cf58 <uart_tx0_isr_handler+0x40>
			module->hw->TX_INTERRUPT_MASK.reg &=
1000cf44:	6822      	ldr	r2, [r4, #0]
1000cf46:	7a13      	ldrb	r3, [r2, #8]
1000cf48:	2101      	movs	r1, #1
1000cf4a:	438b      	bics	r3, r1
1000cf4c:	7213      	strb	r3, [r2, #8]
					~UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			module->hw->TX_INTERRUPT_MASK.reg |=
1000cf4e:	6822      	ldr	r2, [r4, #0]
1000cf50:	7a11      	ldrb	r1, [r2, #8]
1000cf52:	2310      	movs	r3, #16
1000cf54:	430b      	orrs	r3, r1
1000cf56:	7213      	strb	r3, [r2, #8]
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
1000cf58:	06eb      	lsls	r3, r5, #27
1000cf5a:	d512      	bpl.n	1000cf82 <uart_tx0_isr_handler+0x6a>
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000cf5c:	2321      	movs	r3, #33	; 0x21
1000cf5e:	5ce3      	ldrb	r3, [r4, r3]
1000cf60:	07db      	lsls	r3, r3, #31
1000cf62:	d50e      	bpl.n	1000cf82 <uart_tx0_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
1000cf64:	2320      	movs	r3, #32
			module->hw->TX_INTERRUPT_MASK.reg |=
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000cf66:	5ce3      	ldrb	r3, [r4, r3]
1000cf68:	07db      	lsls	r3, r3, #31
1000cf6a:	d50a      	bpl.n	1000cf82 <uart_tx0_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
			module->status = STATUS_OK;
1000cf6c:	2200      	movs	r2, #0
1000cf6e:	2322      	movs	r3, #34	; 0x22
1000cf70:	54e2      	strb	r2, [r4, r3]
			/* Disable interrupt */
			module->hw->TX_INTERRUPT_MASK.reg &=
1000cf72:	6822      	ldr	r2, [r4, #0]
1000cf74:	7a13      	ldrb	r3, [r2, #8]
1000cf76:	2110      	movs	r1, #16
1000cf78:	438b      	bics	r3, r1
1000cf7a:	7213      	strb	r3, [r2, #8]
				~UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			(module->callback[UART_TX_COMPLETE])(module);
1000cf7c:	0020      	movs	r0, r4
1000cf7e:	6863      	ldr	r3, [r4, #4]
1000cf80:	4798      	blx	r3
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
1000cf82:	06ab      	lsls	r3, r5, #26
1000cf84:	d50a      	bpl.n	1000cf9c <uart_tx0_isr_handler+0x84>
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000cf86:	2321      	movs	r3, #33	; 0x21
1000cf88:	5ce3      	ldrb	r3, [r4, r3]
1000cf8a:	079b      	lsls	r3, r3, #30
1000cf8c:	d506      	bpl.n	1000cf9c <uart_tx0_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
1000cf8e:	2320      	movs	r3, #32
			(module->callback[UART_TX_COMPLETE])(module);
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000cf90:	5ce3      	ldrb	r3, [r4, r3]
1000cf92:	079b      	lsls	r3, r3, #30
1000cf94:	d502      	bpl.n	1000cf9c <uart_tx0_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
			(module->callback[UART_CTS_ACTIVE])(module);
1000cf96:	68a3      	ldr	r3, [r4, #8]
1000cf98:	0020      	movs	r0, r4
1000cf9a:	4798      	blx	r3
		}

	}
}
1000cf9c:	bd70      	pop	{r4, r5, r6, pc}
1000cf9e:	46c0      	nop			; (mov r8, r8)
1000cfa0:	10019aec 	.word	0x10019aec

1000cfa4 <uart_rx1_isr_handler>:

static void uart_rx1_isr_handler(void)
{
1000cfa4:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[1];
1000cfa6:	4b20      	ldr	r3, [pc, #128]	; (1000d028 <uart_rx1_isr_handler+0x84>)
1000cfa8:	685c      	ldr	r4, [r3, #4]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
1000cfaa:	6823      	ldr	r3, [r4, #0]
1000cfac:	7d1d      	ldrb	r5, [r3, #20]
1000cfae:	b2ed      	uxtb	r5, r5
	if (flags & UART_RECEIVE_STATUS_FIFO_OVERRUN) {
1000cfb0:	066a      	lsls	r2, r5, #25
1000cfb2:	d513      	bpl.n	1000cfdc <uart_rx1_isr_handler+0x38>
		/* Store the error code */
		module->status = STATUS_ERR_OVERFLOW;
1000cfb4:	211e      	movs	r1, #30
1000cfb6:	2222      	movs	r2, #34	; 0x22
1000cfb8:	54a1      	strb	r1, [r4, r2]
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
1000cfba:	7e1a      	ldrb	r2, [r3, #24]
1000cfbc:	3123      	adds	r1, #35	; 0x23
1000cfbe:	438a      	bics	r2, r1
1000cfc0:	761a      	strb	r2, [r3, #24]
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000cfc2:	2321      	movs	r3, #33	; 0x21
1000cfc4:	5ce3      	ldrb	r3, [r4, r3]
1000cfc6:	071b      	lsls	r3, r3, #28
1000cfc8:	d506      	bpl.n	1000cfd8 <uart_rx1_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
1000cfca:	2320      	movs	r3, #32
		module->status = STATUS_ERR_OVERFLOW;
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000cfcc:	5ce3      	ldrb	r3, [r4, r3]
1000cfce:	071b      	lsls	r3, r3, #28
1000cfd0:	d502      	bpl.n	1000cfd8 <uart_rx1_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
			(module->callback[UART_RX_FIFO_OVERRUN])(module);
1000cfd2:	0020      	movs	r0, r4
1000cfd4:	6923      	ldr	r3, [r4, #16]
1000cfd6:	4798      	blx	r3
		}
		/* Flush */
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
1000cfd8:	6823      	ldr	r3, [r4, #0]
1000cfda:	7c1b      	ldrb	r3, [r3, #16]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000cfdc:	07eb      	lsls	r3, r5, #31
1000cfde:	d522      	bpl.n	1000d026 <uart_rx1_isr_handler+0x82>
		struct uart_module *const module)
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	uint16_t received_data = (uart_hw->RECEIVE_DATA.reg & UART_RECEIVE_DATA_MASK);
1000cfe0:	6823      	ldr	r3, [r4, #0]
1000cfe2:	7c1b      	ldrb	r3, [r3, #16]
1000cfe4:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
1000cfe6:	6962      	ldr	r2, [r4, #20]
1000cfe8:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
1000cfea:	6963      	ldr	r3, [r4, #20]
1000cfec:	3301      	adds	r3, #1
1000cfee:	6163      	str	r3, [r4, #20]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
1000cff0:	8ba3      	ldrh	r3, [r4, #28]
1000cff2:	3b01      	subs	r3, #1
1000cff4:	b29b      	uxth	r3, r3
1000cff6:	83a3      	strh	r3, [r4, #28]
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
1000cff8:	8ba3      	ldrh	r3, [r4, #28]
1000cffa:	b29b      	uxth	r3, r3
1000cffc:	2b00      	cmp	r3, #0
1000cffe:	d112      	bne.n	1000d026 <uart_rx1_isr_handler+0x82>
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000d000:	3321      	adds	r3, #33	; 0x21
1000d002:	5ce3      	ldrb	r3, [r4, r3]
1000d004:	075b      	lsls	r3, r3, #29
1000d006:	d50e      	bpl.n	1000d026 <uart_rx1_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
1000d008:	2320      	movs	r3, #32
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000d00a:	5ce3      	ldrb	r3, [r4, r3]
1000d00c:	075b      	lsls	r3, r3, #29
1000d00e:	d50a      	bpl.n	1000d026 <uart_rx1_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
				module->status = STATUS_OK;
1000d010:	2200      	movs	r2, #0
1000d012:	2322      	movs	r3, #34	; 0x22
1000d014:	54e2      	strb	r2, [r4, r3]
				module->hw->RX_INTERRUPT_MASK.reg &=
1000d016:	6822      	ldr	r2, [r4, #0]
1000d018:	7e13      	ldrb	r3, [r2, #24]
1000d01a:	2101      	movs	r1, #1
1000d01c:	438b      	bics	r3, r1
1000d01e:	7613      	strb	r3, [r2, #24]
					~(UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				(module->callback[UART_RX_COMPLETE])(module);
1000d020:	68e3      	ldr	r3, [r4, #12]
1000d022:	0020      	movs	r0, r4
1000d024:	4798      	blx	r3
			}
		}
	}
}
1000d026:	bd70      	pop	{r4, r5, r6, pc}
1000d028:	10019aec 	.word	0x10019aec

1000d02c <uart_tx1_isr_handler>:

static void uart_tx1_isr_handler(void)
{
1000d02c:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[1];
1000d02e:	4b21      	ldr	r3, [pc, #132]	; (1000d0b4 <uart_tx1_isr_handler+0x88>)
1000d030:	685c      	ldr	r4, [r3, #4]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
1000d032:	6823      	ldr	r3, [r4, #0]
1000d034:	791d      	ldrb	r5, [r3, #4]
1000d036:	b2ed      	uxtb	r5, r5
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
1000d038:	07ea      	lsls	r2, r5, #31
1000d03a:	d517      	bpl.n	1000d06c <uart_tx1_isr_handler+0x40>
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint8_t data_to_send = *(module->tx_buffer_ptr);
1000d03c:	69a2      	ldr	r2, [r4, #24]
1000d03e:	7811      	ldrb	r1, [r2, #0]
1000d040:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
1000d042:	3201      	adds	r2, #1
1000d044:	61a2      	str	r2, [r4, #24]

	/* Write the data to send*/
	uart_hw->TRANSMIT_DATA.reg = data_to_send & UART_TRANSMIT_DATA_MASK;
1000d046:	7019      	strb	r1, [r3, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
1000d048:	8be3      	ldrh	r3, [r4, #30]
1000d04a:	3b01      	subs	r3, #1
1000d04c:	b29b      	uxth	r3, r3
1000d04e:	83e3      	strh	r3, [r4, #30]
	struct uart_module *module = _uart_instances[1];
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
		_uart_write(module);
		if (module->remaining_tx_buffer_length == 0) {
1000d050:	8be3      	ldrh	r3, [r4, #30]
1000d052:	b29b      	uxth	r3, r3
1000d054:	2b00      	cmp	r3, #0
1000d056:	d109      	bne.n	1000d06c <uart_tx1_isr_handler+0x40>
			module->hw->TX_INTERRUPT_MASK.reg &=
1000d058:	6822      	ldr	r2, [r4, #0]
1000d05a:	7a13      	ldrb	r3, [r2, #8]
1000d05c:	2101      	movs	r1, #1
1000d05e:	438b      	bics	r3, r1
1000d060:	7213      	strb	r3, [r2, #8]
					~UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			module->hw->TX_INTERRUPT_MASK.reg |=
1000d062:	6822      	ldr	r2, [r4, #0]
1000d064:	7a11      	ldrb	r1, [r2, #8]
1000d066:	2310      	movs	r3, #16
1000d068:	430b      	orrs	r3, r1
1000d06a:	7213      	strb	r3, [r2, #8]
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
1000d06c:	06eb      	lsls	r3, r5, #27
1000d06e:	d512      	bpl.n	1000d096 <uart_tx1_isr_handler+0x6a>
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000d070:	2321      	movs	r3, #33	; 0x21
1000d072:	5ce3      	ldrb	r3, [r4, r3]
1000d074:	07db      	lsls	r3, r3, #31
1000d076:	d50e      	bpl.n	1000d096 <uart_tx1_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
1000d078:	2320      	movs	r3, #32
			module->hw->TX_INTERRUPT_MASK.reg |=
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000d07a:	5ce3      	ldrb	r3, [r4, r3]
1000d07c:	07db      	lsls	r3, r3, #31
1000d07e:	d50a      	bpl.n	1000d096 <uart_tx1_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
			module->status = STATUS_OK;
1000d080:	2200      	movs	r2, #0
1000d082:	2322      	movs	r3, #34	; 0x22
1000d084:	54e2      	strb	r2, [r4, r3]
			/* Disable interrupt */
			module->hw->TX_INTERRUPT_MASK.reg &=
1000d086:	6822      	ldr	r2, [r4, #0]
1000d088:	7a13      	ldrb	r3, [r2, #8]
1000d08a:	2110      	movs	r1, #16
1000d08c:	438b      	bics	r3, r1
1000d08e:	7213      	strb	r3, [r2, #8]
				~UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			(module->callback[UART_TX_COMPLETE])(module);
1000d090:	0020      	movs	r0, r4
1000d092:	6863      	ldr	r3, [r4, #4]
1000d094:	4798      	blx	r3
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
1000d096:	06ab      	lsls	r3, r5, #26
1000d098:	d50a      	bpl.n	1000d0b0 <uart_tx1_isr_handler+0x84>
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000d09a:	2321      	movs	r3, #33	; 0x21
1000d09c:	5ce3      	ldrb	r3, [r4, r3]
1000d09e:	079b      	lsls	r3, r3, #30
1000d0a0:	d506      	bpl.n	1000d0b0 <uart_tx1_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
1000d0a2:	2320      	movs	r3, #32
			(module->callback[UART_TX_COMPLETE])(module);
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000d0a4:	5ce3      	ldrb	r3, [r4, r3]
1000d0a6:	079b      	lsls	r3, r3, #30
1000d0a8:	d502      	bpl.n	1000d0b0 <uart_tx1_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
			(module->callback[UART_CTS_ACTIVE])(module);
1000d0aa:	68a3      	ldr	r3, [r4, #8]
1000d0ac:	0020      	movs	r0, r4
1000d0ae:	4798      	blx	r3
		}

	}
}
1000d0b0:	bd70      	pop	{r4, r5, r6, pc}
1000d0b2:	46c0      	nop			; (mov r8, r8)
1000d0b4:	10019aec 	.word	0x10019aec

1000d0b8 <uart_get_config_defaults>:
 * \param[out] config  Pointer to configuration structure to be initiated
 */
void uart_get_config_defaults(
		struct uart_config *const config)
{
	config->baud_rate = 115200;
1000d0b8:	23e1      	movs	r3, #225	; 0xe1
1000d0ba:	025b      	lsls	r3, r3, #9
1000d0bc:	6003      	str	r3, [r0, #0]
	config->data_bits = UART_8_BITS;
1000d0be:	2300      	movs	r3, #0
1000d0c0:	7103      	strb	r3, [r0, #4]
	config->stop_bits = UART_1_STOP_BIT;
1000d0c2:	7143      	strb	r3, [r0, #5]
	config->parity = UART_NO_PARITY;
1000d0c4:	7183      	strb	r3, [r0, #6]
	config->flow_control = false;
1000d0c6:	71c3      	strb	r3, [r0, #7]

	config->pin_number_pad[0] = PIN_LP_GPIO_2;
1000d0c8:	3302      	adds	r3, #2
1000d0ca:	6083      	str	r3, [r0, #8]
	config->pin_number_pad[1] = PIN_LP_GPIO_3;
1000d0cc:	2203      	movs	r2, #3
1000d0ce:	60c2      	str	r2, [r0, #12]
	config->pin_number_pad[2] = PIN_LP_GPIO_4;
1000d0d0:	3201      	adds	r2, #1
1000d0d2:	6102      	str	r2, [r0, #16]
	config->pin_number_pad[3] = PIN_LP_GPIO_5;
1000d0d4:	3201      	adds	r2, #1
1000d0d6:	6142      	str	r2, [r0, #20]

	config->pinmux_sel_pad[0] = MUX_LP_GPIO_2_UART0_RXD;
1000d0d8:	6183      	str	r3, [r0, #24]
	config->pinmux_sel_pad[1] = MUX_LP_GPIO_3_UART0_TXD;
1000d0da:	61c3      	str	r3, [r0, #28]
	config->pinmux_sel_pad[2] = MUX_LP_GPIO_4_UART0_CTS;
1000d0dc:	6203      	str	r3, [r0, #32]
	config->pinmux_sel_pad[3] = MUX_LP_GPIO_5_UART0_RTS;
1000d0de:	6243      	str	r3, [r0, #36]	; 0x24
}
1000d0e0:	4770      	bx	lr
1000d0e2:	46c0      	nop			; (mov r8, r8)

1000d0e4 <uart_init>:
 *
 * \retval STATUS_OK                       The initialization was successful
 */
enum status_code uart_init(struct uart_module *const module, Uart * const hw,
		const struct uart_config *const config)
{
1000d0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d0e6:	464f      	mov	r7, r9
1000d0e8:	4646      	mov	r6, r8
1000d0ea:	b4c0      	push	{r6, r7}
1000d0ec:	0005      	movs	r5, r0
1000d0ee:	0017      	movs	r7, r2

	uint8_t config_temp = 0;
	uint8_t i,index;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
1000d0f0:	6001      	str	r1, [r0, #0]

	for (i = 0; i < UART_CALLBACK_N; i++) {
		module->callback[i] = NULL;
1000d0f2:	2300      	movs	r3, #0
1000d0f4:	6043      	str	r3, [r0, #4]
1000d0f6:	6083      	str	r3, [r0, #8]
1000d0f8:	60c3      	str	r3, [r0, #12]
1000d0fa:	6103      	str	r3, [r0, #16]
	}
	module->rx_buffer_ptr = NULL;
1000d0fc:	6143      	str	r3, [r0, #20]
	module->tx_buffer_ptr = NULL;
1000d0fe:	6183      	str	r3, [r0, #24]
	module->remaining_rx_buffer_length = 0;
1000d100:	2200      	movs	r2, #0
1000d102:	8383      	strh	r3, [r0, #28]
	module->remaining_tx_buffer_length = 0;
1000d104:	83c3      	strh	r3, [r0, #30]
	module->callback_reg_mask = 0;
1000d106:	3320      	adds	r3, #32
1000d108:	54c2      	strb	r2, [r0, r3]
	module->callback_enable_mask = 0;
1000d10a:	3301      	adds	r3, #1
1000d10c:	54c2      	strb	r2, [r0, r3]
	module->status = STATUS_OK;
1000d10e:	3301      	adds	r3, #1
1000d110:	54c2      	strb	r2, [r0, r3]

	if (hw == UART0) {
1000d112:	4b55      	ldr	r3, [pc, #340]	; (1000d268 <uart_init+0x184>)
1000d114:	4299      	cmp	r1, r3
1000d116:	d118      	bne.n	1000d14a <uart_init+0x66>
		system_peripheral_reset(PERIPHERAL_UART0_CORE);
1000d118:	2009      	movs	r0, #9
1000d11a:	4c54      	ldr	r4, [pc, #336]	; (1000d26c <uart_init+0x188>)
1000d11c:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_UART0_IF);
1000d11e:	200a      	movs	r0, #10
1000d120:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART0_CORE);
1000d122:	2009      	movs	r0, #9
1000d124:	4c52      	ldr	r4, [pc, #328]	; (1000d270 <uart_init+0x18c>)
1000d126:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART0_IF);
1000d128:	200a      	movs	r0, #10
1000d12a:	47a0      	blx	r4
		_uart_instances[0] = module;
1000d12c:	4b51      	ldr	r3, [pc, #324]	; (1000d274 <uart_init+0x190>)
1000d12e:	601d      	str	r5, [r3, #0]
		system_register_isr(RAM_ISR_TABLE_UARTRX0_INDEX, (uint32_t)uart_rx0_isr_handler);
1000d130:	4951      	ldr	r1, [pc, #324]	; (1000d278 <uart_init+0x194>)
1000d132:	2010      	movs	r0, #16
1000d134:	4c51      	ldr	r4, [pc, #324]	; (1000d27c <uart_init+0x198>)
1000d136:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_UARTTX0_INDEX, (uint32_t)uart_tx0_isr_handler);
1000d138:	4951      	ldr	r1, [pc, #324]	; (1000d280 <uart_init+0x19c>)
1000d13a:	2011      	movs	r0, #17
1000d13c:	47a0      	blx	r4
1000d13e:	4b51      	ldr	r3, [pc, #324]	; (1000d284 <uart_init+0x1a0>)
1000d140:	2201      	movs	r2, #1
1000d142:	601a      	str	r2, [r3, #0]
1000d144:	3201      	adds	r2, #1
1000d146:	601a      	str	r2, [r3, #0]
1000d148:	e01a      	b.n	1000d180 <uart_init+0x9c>
		NVIC_EnableIRQ(UART0_RX_IRQn);
		NVIC_EnableIRQ(UART0_TX_IRQn);
	} else if (hw == UART1) {
1000d14a:	4b4f      	ldr	r3, [pc, #316]	; (1000d288 <uart_init+0x1a4>)
1000d14c:	4299      	cmp	r1, r3
1000d14e:	d117      	bne.n	1000d180 <uart_init+0x9c>
		system_peripheral_reset(PERIPHERAL_UART1_CORE);
1000d150:	200b      	movs	r0, #11
1000d152:	4c46      	ldr	r4, [pc, #280]	; (1000d26c <uart_init+0x188>)
1000d154:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_UART1_IF);
1000d156:	200c      	movs	r0, #12
1000d158:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART1_CORE);
1000d15a:	200b      	movs	r0, #11
1000d15c:	4c44      	ldr	r4, [pc, #272]	; (1000d270 <uart_init+0x18c>)
1000d15e:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART1_IF);
1000d160:	200c      	movs	r0, #12
1000d162:	47a0      	blx	r4
		_uart_instances[1] = module;
1000d164:	4b43      	ldr	r3, [pc, #268]	; (1000d274 <uart_init+0x190>)
1000d166:	605d      	str	r5, [r3, #4]
		system_register_isr(RAM_ISR_TABLE_UARTRX1_INDEX, (uint32_t)uart_rx1_isr_handler);
1000d168:	4948      	ldr	r1, [pc, #288]	; (1000d28c <uart_init+0x1a8>)
1000d16a:	2012      	movs	r0, #18
1000d16c:	4c43      	ldr	r4, [pc, #268]	; (1000d27c <uart_init+0x198>)
1000d16e:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_UARTTX1_INDEX, (uint32_t)uart_tx1_isr_handler);
1000d170:	4947      	ldr	r1, [pc, #284]	; (1000d290 <uart_init+0x1ac>)
1000d172:	2013      	movs	r0, #19
1000d174:	47a0      	blx	r4
1000d176:	4b43      	ldr	r3, [pc, #268]	; (1000d284 <uart_init+0x1a0>)
1000d178:	2204      	movs	r2, #4
1000d17a:	601a      	str	r2, [r3, #0]
1000d17c:	3204      	adds	r2, #4
1000d17e:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ(UART1_RX_IRQn);
		NVIC_EnableIRQ(UART1_TX_IRQn);
	}

	/* Set the pinmux for this UART module. */
	if(config->flow_control) {
1000d180:	79fb      	ldrb	r3, [r7, #7]
		index = 4;
1000d182:	2204      	movs	r2, #4
1000d184:	4690      	mov	r8, r2
		NVIC_EnableIRQ(UART1_RX_IRQn);
		NVIC_EnableIRQ(UART1_TX_IRQn);
	}

	/* Set the pinmux for this UART module. */
	if(config->flow_control) {
1000d186:	2b00      	cmp	r3, #0
1000d188:	d152      	bne.n	1000d230 <uart_init+0x14c>
		index = 4;
	} else {
		index = 2;
1000d18a:	3302      	adds	r3, #2
1000d18c:	4698      	mov	r8, r3
1000d18e:	e04f      	b.n	1000d230 <uart_init+0x14c>
#if (BTLC1000)
    index = 2;  /* BTLC1000 has no flow control function. */
#endif

	for(i = 0; i < index; i++) {
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
1000d190:	8a31      	ldrh	r1, [r6, #16]
1000d192:	ce01      	ldmia	r6!, {r0}
1000d194:	b2c0      	uxtb	r0, r0
1000d196:	47c8      	blx	r9

#if (BTLC1000)
    index = 2;  /* BTLC1000 has no flow control function. */
#endif

	for(i = 0; i < index; i++) {
1000d198:	3401      	adds	r4, #1
1000d19a:	b2e4      	uxtb	r4, r4
1000d19c:	4544      	cmp	r4, r8
1000d19e:	d3f7      	bcc.n	1000d190 <uart_init+0xac>
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
								(uint16_t)(config->pinmux_sel_pad[i]));
	}

	/* empty UART FIFO */
	while (module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000d1a0:	682b      	ldr	r3, [r5, #0]
1000d1a2:	7d1a      	ldrb	r2, [r3, #20]
1000d1a4:	07d2      	lsls	r2, r2, #31
1000d1a6:	d504      	bpl.n	1000d1b2 <uart_init+0xce>
1000d1a8:	2101      	movs	r1, #1
		i = module->hw->RECEIVE_DATA.reg;
1000d1aa:	7c1a      	ldrb	r2, [r3, #16]
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
								(uint16_t)(config->pinmux_sel_pad[i]));
	}

	/* empty UART FIFO */
	while (module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000d1ac:	7d1a      	ldrb	r2, [r3, #20]
1000d1ae:	420a      	tst	r2, r1
1000d1b0:	d1fb      	bne.n	1000d1aa <uart_init+0xc6>
		i = module->hw->RECEIVE_DATA.reg;
	}
	
	/* reset configuration register */
	module->hw->UART_CONFIGURATION.reg = 0;
1000d1b2:	2100      	movs	r1, #0
1000d1b4:	2220      	movs	r2, #32
1000d1b6:	5499      	strb	r1, [r3, r2]

	/* program the uart configuration. */
	if(config->flow_control) {
1000d1b8:	79fb      	ldrb	r3, [r7, #7]
		config_temp |= UART_CONFIGURATION_CTS_ENABLE_1;
1000d1ba:	1e59      	subs	r1, r3, #1
1000d1bc:	418b      	sbcs	r3, r1
1000d1be:	0159      	lsls	r1, r3, #5
	}
	config_temp |= config->data_bits;
	config_temp |= config->stop_bits;
1000d1c0:	793b      	ldrb	r3, [r7, #4]
1000d1c2:	797a      	ldrb	r2, [r7, #5]
1000d1c4:	4313      	orrs	r3, r2
1000d1c6:	430b      	orrs	r3, r1
	switch(config->parity) {
1000d1c8:	79ba      	ldrb	r2, [r7, #6]
1000d1ca:	2a02      	cmp	r2, #2
1000d1cc:	d00d      	beq.n	1000d1ea <uart_init+0x106>
1000d1ce:	b2d1      	uxtb	r1, r2
1000d1d0:	2902      	cmp	r1, #2
1000d1d2:	d802      	bhi.n	1000d1da <uart_init+0xf6>
1000d1d4:	2a01      	cmp	r2, #1
1000d1d6:	d005      	beq.n	1000d1e4 <uart_init+0x100>
1000d1d8:	e00f      	b.n	1000d1fa <uart_init+0x116>
1000d1da:	2a03      	cmp	r2, #3
1000d1dc:	d008      	beq.n	1000d1f0 <uart_init+0x10c>
1000d1de:	2a04      	cmp	r2, #4
1000d1e0:	d009      	beq.n	1000d1f6 <uart_init+0x112>
1000d1e2:	e00a      	b.n	1000d1fa <uart_init+0x116>
		case UART_NO_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_0;
			break;

		case UART_EVEN_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
1000d1e4:	2202      	movs	r2, #2
1000d1e6:	4313      	orrs	r3, r2
			config_temp |= UART_CONFIGURATION_PARITY_MODE_0;
			break;
1000d1e8:	e007      	b.n	1000d1fa <uart_init+0x116>

		case UART_ODD_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_CONFIGURATION_PARITY_MODE_1;
1000d1ea:	2206      	movs	r2, #6
1000d1ec:	4313      	orrs	r3, r2
			break;
1000d1ee:	e004      	b.n	1000d1fa <uart_init+0x116>

		case UART_SPACE_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_CONFIGURATION_PARITY_MODE_2;
1000d1f0:	220a      	movs	r2, #10
1000d1f2:	4313      	orrs	r3, r2
			break;
1000d1f4:	e001      	b.n	1000d1fa <uart_init+0x116>

		case UART_MARK_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_CONFIGURATION_PARITY_MODE_3;
1000d1f6:	220e      	movs	r2, #14
1000d1f8:	4313      	orrs	r3, r2
			break;

		default:
			break;
	}	
	module->hw->UART_CONFIGURATION.reg = config_temp;
1000d1fa:	2220      	movs	r2, #32
1000d1fc:	6829      	ldr	r1, [r5, #0]
1000d1fe:	548b      	strb	r3, [r1, r2]

	/* Calculate the baud rate. */
	uart_set_baudrate(module, config->baud_rate);
1000d200:	683e      	ldr	r6, [r7, #0]
	uint16_t integerpart = 0;
	uint8_t fractionalpart = 0;
	uint32_t diff;
	uint8_t i = 0;

	clock = system_clock_get_value();
1000d202:	4b24      	ldr	r3, [pc, #144]	; (1000d294 <uart_init+0x1b0>)
1000d204:	4798      	blx	r3
1000d206:	0004      	movs	r4, r0
	integerpart = clock / baud_rate;
1000d208:	0031      	movs	r1, r6
1000d20a:	4b23      	ldr	r3, [pc, #140]	; (1000d298 <uart_init+0x1b4>)
1000d20c:	4798      	blx	r3
1000d20e:	b282      	uxth	r2, r0
	diff = clock - (baud_rate * integerpart);
1000d210:	0400      	lsls	r0, r0, #16
1000d212:	0c00      	lsrs	r0, r0, #16
1000d214:	4370      	muls	r0, r6
1000d216:	1a20      	subs	r0, r4, r0
	i = 0;
	while(diff > (baud_rate / 16)) {
1000d218:	0931      	lsrs	r1, r6, #4
1000d21a:	4288      	cmp	r0, r1
1000d21c:	d906      	bls.n	1000d22c <uart_init+0x148>
1000d21e:	2300      	movs	r3, #0
		i++;
1000d220:	3301      	adds	r3, #1
1000d222:	b2db      	uxtb	r3, r3
		diff -= (baud_rate / 16);
1000d224:	1a40      	subs	r0, r0, r1

	clock = system_clock_get_value();
	integerpart = clock / baud_rate;
	diff = clock - (baud_rate * integerpart);
	i = 0;
	while(diff > (baud_rate / 16)) {
1000d226:	4288      	cmp	r0, r1
1000d228:	d8fa      	bhi.n	1000d220 <uart_init+0x13c>
1000d22a:	e007      	b.n	1000d23c <uart_init+0x158>
	uint8_t i = 0;

	clock = system_clock_get_value();
	integerpart = clock / baud_rate;
	diff = clock - (baud_rate * integerpart);
	i = 0;
1000d22c:	2300      	movs	r3, #0
1000d22e:	e005      	b.n	1000d23c <uart_init+0x158>
1000d230:	003e      	movs	r6, r7
1000d232:	3608      	adds	r6, #8
 *
 * \retval STATUS_OK                       The initialization was successful
 */
enum status_code uart_init(struct uart_module *const module, Uart * const hw,
		const struct uart_config *const config)
{
1000d234:	2400      	movs	r4, #0
#if (BTLC1000)
    index = 2;  /* BTLC1000 has no flow control function. */
#endif

	for(i = 0; i < index; i++) {
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
1000d236:	4b19      	ldr	r3, [pc, #100]	; (1000d29c <uart_init+0x1b8>)
1000d238:	4699      	mov	r9, r3
1000d23a:	e7a9      	b.n	1000d190 <uart_init+0xac>
		i++;
		diff -= (baud_rate / 16);
	}
	fractionalpart = (i + 1) / 2;

	module->hw->UART_CLOCK_SOURCE.reg = UART_CLOCK_SOURCE_CLOCK_SELECT_0;
1000d23c:	2100      	movs	r1, #0
1000d23e:	2028      	movs	r0, #40	; 0x28
1000d240:	682c      	ldr	r4, [r5, #0]
1000d242:	5421      	strb	r1, [r4, r0]
	module->hw->UART_BAUD_RATE.reg =
1000d244:	3301      	adds	r3, #1
1000d246:	071b      	lsls	r3, r3, #28
1000d248:	0f5b      	lsrs	r3, r3, #29
1000d24a:	00d2      	lsls	r2, r2, #3
1000d24c:	4313      	orrs	r3, r2
1000d24e:	b29b      	uxth	r3, r3
1000d250:	682a      	ldr	r2, [r5, #0]
1000d252:	8493      	strh	r3, [r2, #36]	; 0x24
	module->hw->UART_CONFIGURATION.reg = config_temp;

	/* Calculate the baud rate. */
	uart_set_baudrate(module, config->baud_rate);

	module->hw->RX_INTERRUPT_MASK.reg = 0;	// disable int at initialization, enable it at read time
1000d254:	682b      	ldr	r3, [r5, #0]
1000d256:	7619      	strb	r1, [r3, #24]
	module->hw->TX_INTERRUPT_MASK.reg = 0;	// disable int at initialization, enable it at write time
1000d258:	682b      	ldr	r3, [r5, #0]
1000d25a:	7219      	strb	r1, [r3, #8]
	
	return STATUS_OK;
}
1000d25c:	2000      	movs	r0, #0
1000d25e:	bc0c      	pop	{r2, r3}
1000d260:	4690      	mov	r8, r2
1000d262:	4699      	mov	r9, r3
1000d264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d266:	46c0      	nop			; (mov r8, r8)
1000d268:	40004000 	.word	0x40004000
1000d26c:	1000ca19 	.word	0x1000ca19
1000d270:	1000c351 	.word	0x1000c351
1000d274:	10019aec 	.word	0x10019aec
1000d278:	1000ce91 	.word	0x1000ce91
1000d27c:	1000ce81 	.word	0x1000ce81
1000d280:	1000cf19 	.word	0x1000cf19
1000d284:	e000e100 	.word	0xe000e100
1000d288:	40005000 	.word	0x40005000
1000d28c:	1000cfa5 	.word	0x1000cfa5
1000d290:	1000d02d 	.word	0x1000d02d
1000d294:	1000c345 	.word	0x1000c345
1000d298:	10012c51 	.word	0x10012c51
1000d29c:	1000bfa1 	.word	0x1000bfa1

1000d2a0 <uart_write_wait>:
* \retval STATUS_OK         If the operation was completed
*/
enum status_code uart_write_wait(struct uart_module *const module,
		const uint8_t tx_data)
{
	while (!(module->hw->TRANSMIT_STATUS.reg & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL));
1000d2a0:	6802      	ldr	r2, [r0, #0]
1000d2a2:	2001      	movs	r0, #1
1000d2a4:	7913      	ldrb	r3, [r2, #4]
1000d2a6:	4203      	tst	r3, r0
1000d2a8:	d0fc      	beq.n	1000d2a4 <uart_write_wait+0x4>

	module->hw->TRANSMIT_DATA.reg = tx_data;
1000d2aa:	7011      	strb	r1, [r2, #0]
	
	return STATUS_OK;
}
1000d2ac:	2000      	movs	r0, #0
1000d2ae:	4770      	bx	lr

1000d2b0 <uart_read_wait>:
* \retval STATUS_OK                If the operation was completed
*/
enum status_code uart_read_wait(struct uart_module *const module,
		uint8_t *const rx_data)
{
	while (!(module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY));
1000d2b0:	6802      	ldr	r2, [r0, #0]
1000d2b2:	2001      	movs	r0, #1
1000d2b4:	7d13      	ldrb	r3, [r2, #20]
1000d2b6:	4203      	tst	r3, r0
1000d2b8:	d0fc      	beq.n	1000d2b4 <uart_read_wait+0x4>

	*rx_data = module->hw->RECEIVE_DATA.reg;
1000d2ba:	7c13      	ldrb	r3, [r2, #16]
1000d2bc:	700b      	strb	r3, [r1, #0]
	
	return STATUS_OK;
}
1000d2be:	2000      	movs	r0, #0
1000d2c0:	4770      	bx	lr
1000d2c2:	46c0      	nop			; (mov r8, r8)

1000d2c4 <uart_read_buffer_job>:
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
1000d2c4:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
1000d2c6:	2a00      	cmp	r2, #0
1000d2c8:	d00d      	beq.n	1000d2e6 <uart_read_buffer_job+0x22>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check if the UART is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
1000d2ca:	330b      	adds	r3, #11
1000d2cc:	5cc3      	ldrb	r3, [r0, r3]
1000d2ce:	b2db      	uxtb	r3, r3
1000d2d0:	2b05      	cmp	r3, #5
1000d2d2:	d008      	beq.n	1000d2e6 <uart_read_buffer_job+0x22>
	Assert(module);
	Assert(rx_data);

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
1000d2d4:	8382      	strh	r2, [r0, #28]
	module->rx_buffer_ptr = rx_data;
1000d2d6:	6141      	str	r1, [r0, #20]
	module->status = STATUS_BUSY;
1000d2d8:	2205      	movs	r2, #5
1000d2da:	2322      	movs	r3, #34	; 0x22
1000d2dc:	54c2      	strb	r2, [r0, r3]

	module->hw->RX_INTERRUPT_MASK.reg = UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK;
1000d2de:	6803      	ldr	r3, [r0, #0]
1000d2e0:	3a04      	subs	r2, #4
1000d2e2:	761a      	strb	r2, [r3, #24]
		return STATUS_BUSY;
	}

	/* Issue internal read */
	_uart_read_buffer(module, rx_data, length);
	return STATUS_OK;
1000d2e4:	2300      	movs	r3, #0
}
1000d2e6:	0018      	movs	r0, r3
1000d2e8:	4770      	bx	lr
1000d2ea:	46c0      	nop			; (mov r8, r8)

1000d2ec <uart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
1000d2ec:	0093      	lsls	r3, r2, #2
1000d2ee:	18c3      	adds	r3, r0, r3
1000d2f0:	6059      	str	r1, [r3, #4]
	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
1000d2f2:	2120      	movs	r1, #32
1000d2f4:	2301      	movs	r3, #1
1000d2f6:	4093      	lsls	r3, r2
1000d2f8:	5c42      	ldrb	r2, [r0, r1]
1000d2fa:	4313      	orrs	r3, r2
1000d2fc:	5443      	strb	r3, [r0, r1]
}
1000d2fe:	4770      	bx	lr

1000d300 <uart_enable_callback>:
 * \param[in]  module         Pointer to UART software instance struct
 * \param[in]  callback_type  Callback type given by an enum
 */
void uart_enable_callback(struct uart_module *const module,
		enum uart_callback callback_type)
{
1000d300:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
1000d302:	2221      	movs	r2, #33	; 0x21
1000d304:	2301      	movs	r3, #1
1000d306:	408b      	lsls	r3, r1
1000d308:	5c84      	ldrb	r4, [r0, r2]
1000d30a:	4323      	orrs	r3, r4
1000d30c:	5483      	strb	r3, [r0, r2]

	if (callback_type == UART_CTS_ACTIVE) {
1000d30e:	2901      	cmp	r1, #1
1000d310:	d104      	bne.n	1000d31c <uart_enable_callback+0x1c>
		module->hw->TX_INTERRUPT_MASK.reg |= UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK;
1000d312:	6802      	ldr	r2, [r0, #0]
1000d314:	7a11      	ldrb	r1, [r2, #8]
1000d316:	2320      	movs	r3, #32
1000d318:	430b      	orrs	r3, r1
1000d31a:	7213      	strb	r3, [r2, #8]
	}
}
1000d31c:	bd10      	pop	{r4, pc}
1000d31e:	46c0      	nop			; (mov r8, r8)

1000d320 <uart_disable_callback>:
 * \param[in]  module         Pointer to UART software instance struct
 * \param[in]  callback_type  Callback type given by an enum
 */
void uart_disable_callback(struct uart_module *const module,
		enum uart_callback callback_type)
{
1000d320:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
1000d322:	2201      	movs	r2, #1
1000d324:	408a      	lsls	r2, r1
1000d326:	2421      	movs	r4, #33	; 0x21
1000d328:	5d03      	ldrb	r3, [r0, r4]
1000d32a:	4393      	bics	r3, r2
1000d32c:	5503      	strb	r3, [r0, r4]

	if (callback_type == UART_CTS_ACTIVE) {
1000d32e:	2901      	cmp	r1, #1
1000d330:	d104      	bne.n	1000d33c <uart_disable_callback+0x1c>
		module->hw->TX_INTERRUPT_MASK.reg &= ~UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK;
1000d332:	6802      	ldr	r2, [r0, #0]
1000d334:	7a13      	ldrb	r3, [r2, #8]
1000d336:	311f      	adds	r1, #31
1000d338:	438b      	bics	r3, r1
1000d33a:	7213      	strb	r3, [r2, #8]
	}

}
1000d33c:	bd10      	pop	{r4, pc}
1000d33e:	46c0      	nop			; (mov r8, r8)

1000d340 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
1000d340:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d342:	4647      	mov	r7, r8
1000d344:	b480      	push	{r7}
1000d346:	000c      	movs	r4, r1
1000d348:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
1000d34a:	2800      	cmp	r0, #0
1000d34c:	d10d      	bne.n	1000d36a <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
1000d34e:	2a00      	cmp	r2, #0
1000d350:	dd0e      	ble.n	1000d370 <_read+0x30>
1000d352:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
1000d354:	4e08      	ldr	r6, [pc, #32]	; (1000d378 <_read+0x38>)
1000d356:	4d09      	ldr	r5, [pc, #36]	; (1000d37c <_read+0x3c>)
1000d358:	6830      	ldr	r0, [r6, #0]
1000d35a:	0021      	movs	r1, r4
1000d35c:	682b      	ldr	r3, [r5, #0]
1000d35e:	4798      	blx	r3
		ptr++;
1000d360:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
1000d362:	42a7      	cmp	r7, r4
1000d364:	d1f8      	bne.n	1000d358 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
1000d366:	4640      	mov	r0, r8
1000d368:	e003      	b.n	1000d372 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
1000d36a:	2001      	movs	r0, #1
1000d36c:	4240      	negs	r0, r0
1000d36e:	e000      	b.n	1000d372 <_read+0x32>
	}

	for (; len > 0; --len) {
1000d370:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
1000d372:	bc04      	pop	{r2}
1000d374:	4690      	mov	r8, r2
1000d376:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000d378:	10019afc 	.word	0x10019afc
1000d37c:	10019af4 	.word	0x10019af4

1000d380 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
1000d380:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d382:	4647      	mov	r7, r8
1000d384:	b480      	push	{r7}
1000d386:	000e      	movs	r6, r1
1000d388:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
1000d38a:	3801      	subs	r0, #1
1000d38c:	2802      	cmp	r0, #2
1000d38e:	d811      	bhi.n	1000d3b4 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
1000d390:	2a00      	cmp	r2, #0
1000d392:	d012      	beq.n	1000d3ba <_write+0x3a>
1000d394:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
1000d396:	4b0c      	ldr	r3, [pc, #48]	; (1000d3c8 <_write+0x48>)
1000d398:	4698      	mov	r8, r3
1000d39a:	4f0c      	ldr	r7, [pc, #48]	; (1000d3cc <_write+0x4c>)
1000d39c:	4643      	mov	r3, r8
1000d39e:	6818      	ldr	r0, [r3, #0]
1000d3a0:	5d31      	ldrb	r1, [r6, r4]
1000d3a2:	683b      	ldr	r3, [r7, #0]
1000d3a4:	4798      	blx	r3
1000d3a6:	2800      	cmp	r0, #0
1000d3a8:	db09      	blt.n	1000d3be <_write+0x3e>
			return -1;
		}
		++nChars;
1000d3aa:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
1000d3ac:	42a5      	cmp	r5, r4
1000d3ae:	d1f5      	bne.n	1000d39c <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
1000d3b0:	0020      	movs	r0, r4
1000d3b2:	e006      	b.n	1000d3c2 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
1000d3b4:	2001      	movs	r0, #1
1000d3b6:	4240      	negs	r0, r0
1000d3b8:	e003      	b.n	1000d3c2 <_write+0x42>
	}

	for (; len != 0; --len) {
1000d3ba:	2000      	movs	r0, #0
1000d3bc:	e001      	b.n	1000d3c2 <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
1000d3be:	2001      	movs	r0, #1
1000d3c0:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
1000d3c2:	bc04      	pop	{r2}
1000d3c4:	4690      	mov	r8, r2
1000d3c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000d3c8:	10019afc 	.word	0x10019afc
1000d3cc:	10019af8 	.word	0x10019af8

1000d3d0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
1000d3d0:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
1000d3d2:	4a06      	ldr	r2, [pc, #24]	; (1000d3ec <_sbrk+0x1c>)
1000d3d4:	6812      	ldr	r2, [r2, #0]
1000d3d6:	2a00      	cmp	r2, #0
1000d3d8:	d102      	bne.n	1000d3e0 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
1000d3da:	4905      	ldr	r1, [pc, #20]	; (1000d3f0 <_sbrk+0x20>)
1000d3dc:	4a03      	ldr	r2, [pc, #12]	; (1000d3ec <_sbrk+0x1c>)
1000d3de:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
1000d3e0:	4a02      	ldr	r2, [pc, #8]	; (1000d3ec <_sbrk+0x1c>)
1000d3e2:	6810      	ldr	r0, [r2, #0]

	heap += incr;
1000d3e4:	18c3      	adds	r3, r0, r3
1000d3e6:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
1000d3e8:	4770      	bx	lr
1000d3ea:	46c0      	nop			; (mov r8, r8)
1000d3ec:	10017d98 	.word	0x10017d98
1000d3f0:	1001c408 	.word	0x1001c408

1000d3f4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
1000d3f4:	2001      	movs	r0, #1
1000d3f6:	4240      	negs	r0, r0
1000d3f8:	4770      	bx	lr
1000d3fa:	46c0      	nop			; (mov r8, r8)

1000d3fc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
1000d3fc:	2380      	movs	r3, #128	; 0x80
1000d3fe:	019b      	lsls	r3, r3, #6
1000d400:	604b      	str	r3, [r1, #4]

	return 0;
}
1000d402:	2000      	movs	r0, #0
1000d404:	4770      	bx	lr
1000d406:	46c0      	nop			; (mov r8, r8)

1000d408 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
1000d408:	2001      	movs	r0, #1
1000d40a:	4770      	bx	lr

1000d40c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
1000d40c:	2000      	movs	r0, #0
1000d40e:	4770      	bx	lr

1000d410 <ble_undefined_event_handler>:
	}
	return status;
}

at_ble_status_t ble_undefined_event_handler(void *params)
{
1000d410:	b510      	push	{r4, lr}
	DBG_LOG_DEV("Undefined Event Received");
1000d412:	4804      	ldr	r0, [pc, #16]	; (1000d424 <ble_undefined_event_handler+0x14>)
1000d414:	4b04      	ldr	r3, [pc, #16]	; (1000d428 <ble_undefined_event_handler+0x18>)
1000d416:	4798      	blx	r3
1000d418:	4804      	ldr	r0, [pc, #16]	; (1000d42c <ble_undefined_event_handler+0x1c>)
1000d41a:	4b05      	ldr	r3, [pc, #20]	; (1000d430 <ble_undefined_event_handler+0x20>)
1000d41c:	4798      	blx	r3
    ALL_UNUSED(params);
	return AT_BLE_SUCCESS;
}
1000d41e:	2000      	movs	r0, #0
1000d420:	bd10      	pop	{r4, pc}
1000d422:	46c0      	nop			; (mov r8, r8)
1000d424:	10015df8 	.word	0x10015df8
1000d428:	10014c41 	.word	0x10014c41
1000d42c:	10016f60 	.word	0x10016f60
1000d430:	10014b21 	.word	0x10014b21

1000d434 <ble_scan_report_handler>:
	}
}

/** @brief function handles scan report */
at_ble_status_t ble_scan_report_handler(void *params)
{
1000d434:	b510      	push	{r4, lr}
	at_ble_scan_report_t *scan_report;
	scan_report = (at_ble_scan_report_t *)params;
	if (scan_report->status == AT_BLE_SUCCESS)
1000d436:	7800      	ldrb	r0, [r0, #0]
1000d438:	2800      	cmp	r0, #0
1000d43a:	d006      	beq.n	1000d44a <ble_scan_report_handler+0x16>
		/* All scan data should be handled */
		return AT_BLE_SUCCESS;
	}
	else
	{
		DBG_LOG("Scanning  failed");
1000d43c:	4803      	ldr	r0, [pc, #12]	; (1000d44c <ble_scan_report_handler+0x18>)
1000d43e:	4b04      	ldr	r3, [pc, #16]	; (1000d450 <ble_scan_report_handler+0x1c>)
1000d440:	4798      	blx	r3
1000d442:	4804      	ldr	r0, [pc, #16]	; (1000d454 <ble_scan_report_handler+0x20>)
1000d444:	4b04      	ldr	r3, [pc, #16]	; (1000d458 <ble_scan_report_handler+0x24>)
1000d446:	4798      	blx	r3
	}
	return AT_BLE_FAILURE;
1000d448:	20e2      	movs	r0, #226	; 0xe2
}
1000d44a:	bd10      	pop	{r4, pc}
1000d44c:	10015df8 	.word	0x10015df8
1000d450:	10014c41 	.word	0x10014c41
1000d454:	10016f7c 	.word	0x10016f7c
1000d458:	10014b21 	.word	0x10014b21

1000d45c <ble_adv_report_handler>:

/** @brief function handles advertising report */
at_ble_status_t ble_adv_report_handler(void *params)
{
1000d45c:	b510      	push	{r4, lr}
    at_ble_adv_report_t *adv_report;
    adv_report = (at_ble_adv_report_t *)params;
    if(adv_report->status == AT_BLE_SUCCESS)
1000d45e:	7800      	ldrb	r0, [r0, #0]
1000d460:	2800      	cmp	r0, #0
1000d462:	d006      	beq.n	1000d472 <ble_adv_report_handler+0x16>
    {
        return AT_BLE_SUCCESS;
    }
    else 
    {
        DBG_LOG("Advertising failed");
1000d464:	4803      	ldr	r0, [pc, #12]	; (1000d474 <ble_adv_report_handler+0x18>)
1000d466:	4b04      	ldr	r3, [pc, #16]	; (1000d478 <ble_adv_report_handler+0x1c>)
1000d468:	4798      	blx	r3
1000d46a:	4804      	ldr	r0, [pc, #16]	; (1000d47c <ble_adv_report_handler+0x20>)
1000d46c:	4b04      	ldr	r3, [pc, #16]	; (1000d480 <ble_adv_report_handler+0x24>)
1000d46e:	4798      	blx	r3
    }
    return AT_BLE_FAILURE;
1000d470:	20e2      	movs	r0, #226	; 0xe2
}
1000d472:	bd10      	pop	{r4, pc}
1000d474:	10015df8 	.word	0x10015df8
1000d478:	10014c41 	.word	0x10014c41
1000d47c:	10016f90 	.word	0x10016f90
1000d480:	10014b21 	.word	0x10014b21

1000d484 <ble_mtu_changed_indication_handler>:
	return AT_BLE_SUCCESS;
	
}

at_ble_status_t ble_mtu_changed_indication_handler(void *params)
{
1000d484:	b510      	push	{r4, lr}
1000d486:	0004      	movs	r4, r0
	at_ble_mtu_changed_ind_t *mtu_changed_ind;
	mtu_changed_ind = (at_ble_mtu_changed_ind_t *)params;
	DBG_LOG_DEV("BLE-MTU Changed, Connection Handle: %d, New Value: %d", 
1000d488:	4804      	ldr	r0, [pc, #16]	; (1000d49c <ble_mtu_changed_indication_handler+0x18>)
1000d48a:	4b05      	ldr	r3, [pc, #20]	; (1000d4a0 <ble_mtu_changed_indication_handler+0x1c>)
1000d48c:	4798      	blx	r3
1000d48e:	8862      	ldrh	r2, [r4, #2]
1000d490:	8821      	ldrh	r1, [r4, #0]
1000d492:	4804      	ldr	r0, [pc, #16]	; (1000d4a4 <ble_mtu_changed_indication_handler+0x20>)
1000d494:	4b04      	ldr	r3, [pc, #16]	; (1000d4a8 <ble_mtu_changed_indication_handler+0x24>)
1000d496:	4798      	blx	r3
										mtu_changed_ind->conhdl, 
										mtu_changed_ind->mtu_value);
	return AT_BLE_SUCCESS;
}
1000d498:	2000      	movs	r0, #0
1000d49a:	bd10      	pop	{r4, pc}
1000d49c:	10015df8 	.word	0x10015df8
1000d4a0:	10014c41 	.word	0x10014c41
1000d4a4:	10016fa4 	.word	0x10016fa4
1000d4a8:	10014b21 	.word	0x10014b21

1000d4ac <ble_mtu_changed_cmd_complete_handler>:

at_ble_status_t ble_mtu_changed_cmd_complete_handler(void *params)
{
1000d4ac:	b570      	push	{r4, r5, r6, lr}
1000d4ae:	0004      	movs	r4, r0
	at_ble_cmd_complete_event_t *cmd_complete_event;
	cmd_complete_event = (at_ble_cmd_complete_event_t *)params;
	
	if (cmd_complete_event->status == AT_BLE_SUCCESS)
1000d4b0:	78c5      	ldrb	r5, [r0, #3]
1000d4b2:	2d00      	cmp	r5, #0
1000d4b4:	d108      	bne.n	1000d4c8 <ble_mtu_changed_cmd_complete_handler+0x1c>
	{
		DBG_LOG_DEV("MTU Changed, Connection Handle:%d, Operation:%d", 
1000d4b6:	480a      	ldr	r0, [pc, #40]	; (1000d4e0 <ble_mtu_changed_cmd_complete_handler+0x34>)
1000d4b8:	4b0a      	ldr	r3, [pc, #40]	; (1000d4e4 <ble_mtu_changed_cmd_complete_handler+0x38>)
1000d4ba:	4798      	blx	r3
1000d4bc:	78a2      	ldrb	r2, [r4, #2]
1000d4be:	8821      	ldrh	r1, [r4, #0]
1000d4c0:	4809      	ldr	r0, [pc, #36]	; (1000d4e8 <ble_mtu_changed_cmd_complete_handler+0x3c>)
1000d4c2:	4b0a      	ldr	r3, [pc, #40]	; (1000d4ec <ble_mtu_changed_cmd_complete_handler+0x40>)
1000d4c4:	4798      	blx	r3
		cmd_complete_event->conn_handle, 
		cmd_complete_event->operation);
		return AT_BLE_SUCCESS;
1000d4c6:	e008      	b.n	1000d4da <ble_mtu_changed_cmd_complete_handler+0x2e>
	}
	else
	{
		DBG_LOG("MTU Change Failed, Connection Handle:%d, Operation:%d",
1000d4c8:	4805      	ldr	r0, [pc, #20]	; (1000d4e0 <ble_mtu_changed_cmd_complete_handler+0x34>)
1000d4ca:	4b06      	ldr	r3, [pc, #24]	; (1000d4e4 <ble_mtu_changed_cmd_complete_handler+0x38>)
1000d4cc:	4798      	blx	r3
1000d4ce:	78a2      	ldrb	r2, [r4, #2]
1000d4d0:	8821      	ldrh	r1, [r4, #0]
1000d4d2:	4807      	ldr	r0, [pc, #28]	; (1000d4f0 <ble_mtu_changed_cmd_complete_handler+0x44>)
1000d4d4:	4b05      	ldr	r3, [pc, #20]	; (1000d4ec <ble_mtu_changed_cmd_complete_handler+0x40>)
1000d4d6:	4798      	blx	r3
		cmd_complete_event->conn_handle,
		cmd_complete_event->operation);
	}
	return AT_BLE_FAILURE;
1000d4d8:	25e2      	movs	r5, #226	; 0xe2
}
1000d4da:	0028      	movs	r0, r5
1000d4dc:	bd70      	pop	{r4, r5, r6, pc}
1000d4de:	46c0      	nop			; (mov r8, r8)
1000d4e0:	10015df8 	.word	0x10015df8
1000d4e4:	10014c41 	.word	0x10014c41
1000d4e8:	10016fdc 	.word	0x10016fdc
1000d4ec:	10014b21 	.word	0x10014b21
1000d4f0:	1001700c 	.word	0x1001700c

1000d4f4 <ble_characteristic_write_cmd_complete_handler>:

at_ble_status_t ble_characteristic_write_cmd_complete_handler(void *params)
{
1000d4f4:	b570      	push	{r4, r5, r6, lr}
1000d4f6:	0004      	movs	r4, r0
	at_ble_cmd_complete_event_t *cmd_complete_event;
	cmd_complete_event = (at_ble_cmd_complete_event_t *)params;
	if (cmd_complete_event->status == AT_BLE_SUCCESS)
1000d4f8:	78c5      	ldrb	r5, [r0, #3]
1000d4fa:	2d00      	cmp	r5, #0
1000d4fc:	d108      	bne.n	1000d510 <ble_characteristic_write_cmd_complete_handler+0x1c>
	{
		DBG_LOG_DEV("Char Write Cmd Complete, Connection Handle:%d, Operation:%d",
1000d4fe:	480a      	ldr	r0, [pc, #40]	; (1000d528 <ble_characteristic_write_cmd_complete_handler+0x34>)
1000d500:	4b0a      	ldr	r3, [pc, #40]	; (1000d52c <ble_characteristic_write_cmd_complete_handler+0x38>)
1000d502:	4798      	blx	r3
1000d504:	78a2      	ldrb	r2, [r4, #2]
1000d506:	8821      	ldrh	r1, [r4, #0]
1000d508:	4809      	ldr	r0, [pc, #36]	; (1000d530 <ble_characteristic_write_cmd_complete_handler+0x3c>)
1000d50a:	4b0a      	ldr	r3, [pc, #40]	; (1000d534 <ble_characteristic_write_cmd_complete_handler+0x40>)
1000d50c:	4798      	blx	r3
		cmd_complete_event->conn_handle,
		cmd_complete_event->operation);
		return AT_BLE_SUCCESS;
1000d50e:	e008      	b.n	1000d522 <ble_characteristic_write_cmd_complete_handler+0x2e>
	}
	else
	{
		DBG_LOG_DEV("Char Write Cmd Failed, Connection Handle:%d, Operation:%d",
1000d510:	4805      	ldr	r0, [pc, #20]	; (1000d528 <ble_characteristic_write_cmd_complete_handler+0x34>)
1000d512:	4b06      	ldr	r3, [pc, #24]	; (1000d52c <ble_characteristic_write_cmd_complete_handler+0x38>)
1000d514:	4798      	blx	r3
1000d516:	78a2      	ldrb	r2, [r4, #2]
1000d518:	8821      	ldrh	r1, [r4, #0]
1000d51a:	4807      	ldr	r0, [pc, #28]	; (1000d538 <ble_characteristic_write_cmd_complete_handler+0x44>)
1000d51c:	4b05      	ldr	r3, [pc, #20]	; (1000d534 <ble_characteristic_write_cmd_complete_handler+0x40>)
1000d51e:	4798      	blx	r3
		cmd_complete_event->conn_handle,
		cmd_complete_event->operation);
	}
	return AT_BLE_FAILURE;
1000d520:	25e2      	movs	r5, #226	; 0xe2
}
1000d522:	0028      	movs	r0, r5
1000d524:	bd70      	pop	{r4, r5, r6, pc}
1000d526:	46c0      	nop			; (mov r8, r8)
1000d528:	10015df8 	.word	0x10015df8
1000d52c:	10014c41 	.word	0x10014c41
1000d530:	10017044 	.word	0x10017044
1000d534:	10014b21 	.word	0x10014b21
1000d538:	10017080 	.word	0x10017080

1000d53c <ble_disconnected_state_handler>:

/** @brief function handles disconnection event received from stack */
at_ble_status_t ble_disconnected_state_handler(void *params)
{
1000d53c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d53e:	0006      	movs	r6, r0
1000d540:	4c1d      	ldr	r4, [pc, #116]	; (1000d5b8 <ble_disconnected_state_handler+0x7c>)
1000d542:	239b      	movs	r3, #155	; 0x9b
1000d544:	009b      	lsls	r3, r3, #2
1000d546:	18e7      	adds	r7, r4, r3
1000d548:	0025      	movs	r5, r4
	uint8_t idx;
	disconnect = (at_ble_disconnected_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == disconnect->handle) && 
1000d54a:	0023      	movs	r3, r4
1000d54c:	3b56      	subs	r3, #86	; 0x56
1000d54e:	881a      	ldrh	r2, [r3, #0]
1000d550:	8833      	ldrh	r3, [r6, #0]
1000d552:	429a      	cmp	r2, r3
1000d554:	d122      	bne.n	1000d59c <ble_disconnected_state_handler+0x60>
		((ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRED) || (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_COMPLETED)))
1000d556:	7823      	ldrb	r3, [r4, #0]
	uint8_t idx;
	disconnect = (at_ble_disconnected_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == disconnect->handle) && 
1000d558:	2b05      	cmp	r3, #5
1000d55a:	d001      	beq.n	1000d560 <ble_disconnected_state_handler+0x24>
		((ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRED) || (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_COMPLETED)))
1000d55c:	2b08      	cmp	r3, #8
1000d55e:	d102      	bne.n	1000d566 <ble_disconnected_state_handler+0x2a>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_DISCONNECTED;
1000d560:	2301      	movs	r3, #1
1000d562:	702b      	strb	r3, [r5, #0]
1000d564:	e01a      	b.n	1000d59c <ble_disconnected_state_handler+0x60>
		}		
		else if(ble_dev_info[idx].conn_info.handle == disconnect->handle)
		{
			switch (ble_dev_info[idx].conn_state)
1000d566:	2b07      	cmp	r3, #7
1000d568:	d80f      	bhi.n	1000d58a <ble_disconnected_state_handler+0x4e>
1000d56a:	009b      	lsls	r3, r3, #2
1000d56c:	4a13      	ldr	r2, [pc, #76]	; (1000d5bc <ble_disconnected_state_handler+0x80>)
1000d56e:	58d3      	ldr	r3, [r2, r3]
1000d570:	469f      	mov	pc, r3
				case BLE_DEVICE_PAIRING_FAILED:
				case BLE_DEVICE_ENCRYPTION_STATE:
				case BLE_DEVICE_ENCRYPTION_FAILED:
				{
					/* Device is not paired so remove the device information */
					ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000d572:	2300      	movs	r3, #0
1000d574:	7023      	strb	r3, [r4, #0]
					if (ble_device_count > 0)
1000d576:	4b12      	ldr	r3, [pc, #72]	; (1000d5c0 <ble_disconnected_state_handler+0x84>)
1000d578:	781b      	ldrb	r3, [r3, #0]
1000d57a:	2b00      	cmp	r3, #0
1000d57c:	d00e      	beq.n	1000d59c <ble_disconnected_state_handler+0x60>
					{
						ble_device_count--;
1000d57e:	4a10      	ldr	r2, [pc, #64]	; (1000d5c0 <ble_disconnected_state_handler+0x84>)
1000d580:	7813      	ldrb	r3, [r2, #0]
1000d582:	3b01      	subs	r3, #1
1000d584:	b2db      	uxtb	r3, r3
1000d586:	7013      	strb	r3, [r2, #0]
1000d588:	e008      	b.n	1000d59c <ble_disconnected_state_handler+0x60>
				
				case BLE_DEVICE_DISCONNECTED:
				break;
				
				default:
				DBG_LOG_DEV("State Not Handled %d", ble_dev_info[idx].conn_state);
1000d58a:	480e      	ldr	r0, [pc, #56]	; (1000d5c4 <ble_disconnected_state_handler+0x88>)
1000d58c:	4b0e      	ldr	r3, [pc, #56]	; (1000d5c8 <ble_disconnected_state_handler+0x8c>)
1000d58e:	4798      	blx	r3
1000d590:	7829      	ldrb	r1, [r5, #0]
1000d592:	480e      	ldr	r0, [pc, #56]	; (1000d5cc <ble_disconnected_state_handler+0x90>)
1000d594:	4b0e      	ldr	r3, [pc, #56]	; (1000d5d0 <ble_disconnected_state_handler+0x94>)
1000d596:	4798      	blx	r3
				ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000d598:	2300      	movs	r3, #0
1000d59a:	702b      	strb	r3, [r5, #0]
1000d59c:	347c      	adds	r4, #124	; 0x7c
{
	at_ble_disconnected_t *disconnect;
	uint8_t idx;
	disconnect = (at_ble_disconnected_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d59e:	42bc      	cmp	r4, r7
1000d5a0:	d1d2      	bne.n	1000d548 <ble_disconnected_state_handler+0xc>
				break;				
			}
		} 
	}
	
	DBG_LOG("Device disconnected Reason:0x%02x Handle=0x%x", disconnect->reason, disconnect->handle);
1000d5a2:	4808      	ldr	r0, [pc, #32]	; (1000d5c4 <ble_disconnected_state_handler+0x88>)
1000d5a4:	4b08      	ldr	r3, [pc, #32]	; (1000d5c8 <ble_disconnected_state_handler+0x8c>)
1000d5a6:	4798      	blx	r3
1000d5a8:	8832      	ldrh	r2, [r6, #0]
1000d5aa:	78b1      	ldrb	r1, [r6, #2]
1000d5ac:	4809      	ldr	r0, [pc, #36]	; (1000d5d4 <ble_disconnected_state_handler+0x98>)
1000d5ae:	4b08      	ldr	r3, [pc, #32]	; (1000d5d0 <ble_disconnected_state_handler+0x94>)
1000d5b0:	4798      	blx	r3
	return AT_BLE_SUCCESS;
}
1000d5b2:	2000      	movs	r0, #0
1000d5b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d5b6:	46c0      	nop			; (mov r8, r8)
1000d5b8:	10019b76 	.word	0x10019b76
1000d5bc:	10016dfc 	.word	0x10016dfc
1000d5c0:	10019d84 	.word	0x10019d84
1000d5c4:	10015df8 	.word	0x10015df8
1000d5c8:	10014c41 	.word	0x10014c41
1000d5cc:	100170bc 	.word	0x100170bc
1000d5d0:	10014b21 	.word	0x10014b21
1000d5d4:	100170d4 	.word	0x100170d4

1000d5d8 <ble_conn_param_update>:

/** @brief connection update parameter function */
at_ble_status_t ble_conn_param_update(void *params)
{
1000d5d8:	b510      	push	{r4, lr}
	at_ble_conn_param_update_done_t * conn_param_update;
	conn_param_update = (at_ble_conn_param_update_done_t *)params;
	DBG_LOG_DEV("AT_BLE_CONN_PARAM_UPDATE ");
1000d5da:	4804      	ldr	r0, [pc, #16]	; (1000d5ec <ble_conn_param_update+0x14>)
1000d5dc:	4b04      	ldr	r3, [pc, #16]	; (1000d5f0 <ble_conn_param_update+0x18>)
1000d5de:	4798      	blx	r3
1000d5e0:	4804      	ldr	r0, [pc, #16]	; (1000d5f4 <ble_conn_param_update+0x1c>)
1000d5e2:	4b05      	ldr	r3, [pc, #20]	; (1000d5f8 <ble_conn_param_update+0x20>)
1000d5e4:	4798      	blx	r3
	ALL_UNUSED(conn_param_update);  //To avoid compiler warning
	return AT_BLE_SUCCESS;
}
1000d5e6:	2000      	movs	r0, #0
1000d5e8:	bd10      	pop	{r4, pc}
1000d5ea:	46c0      	nop			; (mov r8, r8)
1000d5ec:	10015df8 	.word	0x10015df8
1000d5f0:	10014c41 	.word	0x10014c41
1000d5f4:	10017104 	.word	0x10017104
1000d5f8:	10014b21 	.word	0x10014b21

1000d5fc <ble_encryption_status_change_handler>:
	return AT_BLE_SUCCESS;
}

/** @brief function handles encryption status change */
at_ble_status_t ble_encryption_status_change_handler(void *params)
{
1000d5fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d5fe:	0006      	movs	r6, r0
	
	enc_status = (at_ble_encryption_status_changed_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == enc_status->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_STATE))
1000d600:	8801      	ldrh	r1, [r0, #0]
1000d602:	4b28      	ldr	r3, [pc, #160]	; (1000d6a4 <ble_encryption_status_change_handler+0xa8>)
	uint8_t idx;
	bool device_found = false;
	
	enc_status = (at_ble_encryption_status_changed_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d604:	2400      	movs	r4, #0
	{
		if((ble_dev_info[idx].conn_info.handle == enc_status->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_STATE))
1000d606:	891a      	ldrh	r2, [r3, #8]
1000d608:	428a      	cmp	r2, r1
1000d60a:	d104      	bne.n	1000d616 <ble_encryption_status_change_handler+0x1a>
1000d60c:	001a      	movs	r2, r3
1000d60e:	325e      	adds	r2, #94	; 0x5e
1000d610:	7812      	ldrb	r2, [r2, #0]
1000d612:	2a06      	cmp	r2, #6
1000d614:	d02e      	beq.n	1000d674 <ble_encryption_status_change_handler+0x78>
	uint8_t idx;
	bool device_found = false;
	
	enc_status = (at_ble_encryption_status_changed_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d616:	3401      	adds	r4, #1
1000d618:	b2e4      	uxtb	r4, r4
1000d61a:	337c      	adds	r3, #124	; 0x7c
1000d61c:	2c05      	cmp	r4, #5
1000d61e:	d1f2      	bne.n	1000d606 <ble_encryption_status_change_handler+0xa>
1000d620:	e039      	b.n	1000d696 <ble_encryption_status_change_handler+0x9a>
			return AT_BLE_FAILURE;
		}
	}
	else
	{
		ble_dev_info[idx].bond_info.status = enc_status->status;
1000d622:	4920      	ldr	r1, [pc, #128]	; (1000d6a4 <ble_encryption_status_change_handler+0xa8>)
1000d624:	0163      	lsls	r3, r4, #5
1000d626:	1b1a      	subs	r2, r3, r4
1000d628:	0092      	lsls	r2, r2, #2
1000d62a:	188a      	adds	r2, r1, r2
1000d62c:	7615      	strb	r5, [r2, #24]
		ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_FAILED;
1000d62e:	0014      	movs	r4, r2
1000d630:	345e      	adds	r4, #94	; 0x5e
1000d632:	2307      	movs	r3, #7
1000d634:	7023      	strb	r3, [r4, #0]
		DBG_LOG("Encryption failed");
1000d636:	481c      	ldr	r0, [pc, #112]	; (1000d6a8 <ble_encryption_status_change_handler+0xac>)
1000d638:	4b1c      	ldr	r3, [pc, #112]	; (1000d6ac <ble_encryption_status_change_handler+0xb0>)
1000d63a:	4798      	blx	r3
1000d63c:	481c      	ldr	r0, [pc, #112]	; (1000d6b0 <ble_encryption_status_change_handler+0xb4>)
1000d63e:	4b1d      	ldr	r3, [pc, #116]	; (1000d6b4 <ble_encryption_status_change_handler+0xb8>)
1000d640:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000d642:	25e2      	movs	r5, #226	; 0xe2
1000d644:	e02b      	b.n	1000d69e <ble_encryption_status_change_handler+0xa2>
		}
	}
	
	if(enc_status->status == AT_BLE_SUCCESS)
	{
		DBG_LOG("Encryption completed successfully");
1000d646:	4818      	ldr	r0, [pc, #96]	; (1000d6a8 <ble_encryption_status_change_handler+0xac>)
1000d648:	4b18      	ldr	r3, [pc, #96]	; (1000d6ac <ble_encryption_status_change_handler+0xb0>)
1000d64a:	4798      	blx	r3
1000d64c:	481a      	ldr	r0, [pc, #104]	; (1000d6b8 <ble_encryption_status_change_handler+0xbc>)
1000d64e:	4b19      	ldr	r3, [pc, #100]	; (1000d6b4 <ble_encryption_status_change_handler+0xb8>)
1000d650:	4798      	blx	r3
		if (device_found)
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_COMPLETED;
1000d652:	4914      	ldr	r1, [pc, #80]	; (1000d6a4 <ble_encryption_status_change_handler+0xa8>)
1000d654:	0163      	lsls	r3, r4, #5
1000d656:	1b1a      	subs	r2, r3, r4
1000d658:	0092      	lsls	r2, r2, #2
1000d65a:	188a      	adds	r2, r1, r2
1000d65c:	0010      	movs	r0, r2
1000d65e:	305e      	adds	r0, #94	; 0x5e
1000d660:	2708      	movs	r7, #8
1000d662:	7007      	strb	r7, [r0, #0]
			ble_dev_info[idx].bond_info.auth = enc_status->authen;
1000d664:	78f0      	ldrb	r0, [r6, #3]
1000d666:	7510      	strb	r0, [r2, #20]
			ble_dev_info[idx].bond_info.status = enc_status->status;
1000d668:	78b2      	ldrb	r2, [r6, #2]
1000d66a:	1b1c      	subs	r4, r3, r4
1000d66c:	00a4      	lsls	r4, r4, #2
1000d66e:	190c      	adds	r4, r1, r4
1000d670:	7622      	strb	r2, [r4, #24]
		ble_dev_info[idx].bond_info.status = enc_status->status;
		ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_FAILED;
		DBG_LOG("Encryption failed");
		return AT_BLE_FAILURE;
	}
	return AT_BLE_SUCCESS;
1000d672:	e014      	b.n	1000d69e <ble_encryption_status_change_handler+0xa2>
			device_found = true;
			break;
		}
	}
	
	if(enc_status->status == AT_BLE_SUCCESS)
1000d674:	78b5      	ldrb	r5, [r6, #2]
1000d676:	2d00      	cmp	r5, #0
1000d678:	d0e5      	beq.n	1000d646 <ble_encryption_status_change_handler+0x4a>
1000d67a:	e7d2      	b.n	1000d622 <ble_encryption_status_change_handler+0x26>
	{
		DBG_LOG("Encryption completed successfully");
1000d67c:	4e0a      	ldr	r6, [pc, #40]	; (1000d6a8 <ble_encryption_status_change_handler+0xac>)
1000d67e:	0030      	movs	r0, r6
1000d680:	4d0a      	ldr	r5, [pc, #40]	; (1000d6ac <ble_encryption_status_change_handler+0xb0>)
1000d682:	47a8      	blx	r5
1000d684:	480c      	ldr	r0, [pc, #48]	; (1000d6b8 <ble_encryption_status_change_handler+0xbc>)
1000d686:	4c0b      	ldr	r4, [pc, #44]	; (1000d6b4 <ble_encryption_status_change_handler+0xb8>)
1000d688:	47a0      	blx	r4
			ble_dev_info[idx].bond_info.auth = enc_status->authen;
			ble_dev_info[idx].bond_info.status = enc_status->status;
		}
		else
		{
			DBG_LOG("BLE Device not found encryption info");
1000d68a:	0030      	movs	r0, r6
1000d68c:	47a8      	blx	r5
1000d68e:	480b      	ldr	r0, [pc, #44]	; (1000d6bc <ble_encryption_status_change_handler+0xc0>)
1000d690:	47a0      	blx	r4
			return AT_BLE_FAILURE;
1000d692:	25e2      	movs	r5, #226	; 0xe2
1000d694:	e003      	b.n	1000d69e <ble_encryption_status_change_handler+0xa2>
			device_found = true;
			break;
		}
	}
	
	if(enc_status->status == AT_BLE_SUCCESS)
1000d696:	78b5      	ldrb	r5, [r6, #2]
1000d698:	2d00      	cmp	r5, #0
1000d69a:	d1c2      	bne.n	1000d622 <ble_encryption_status_change_handler+0x26>
1000d69c:	e7ee      	b.n	1000d67c <ble_encryption_status_change_handler+0x80>
		ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_FAILED;
		DBG_LOG("Encryption failed");
		return AT_BLE_FAILURE;
	}
	return AT_BLE_SUCCESS;
}
1000d69e:	0028      	movs	r0, r5
1000d6a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d6a2:	46c0      	nop			; (mov r8, r8)
1000d6a4:	10019b18 	.word	0x10019b18
1000d6a8:	10015df8 	.word	0x10015df8
1000d6ac:	10014c41 	.word	0x10014c41
1000d6b0:	10017120 	.word	0x10017120
1000d6b4:	10014b21 	.word	0x10014b21
1000d6b8:	10017134 	.word	0x10017134
1000d6bc:	10017158 	.word	0x10017158

1000d6c0 <ble_scan_info_handler>:
	return found;
}
#endif
/** @brief function handling scaned information */
at_ble_status_t ble_scan_info_handler(void *params)
{
1000d6c0:	b530      	push	{r4, r5, lr}
1000d6c2:	b085      	sub	sp, #20
1000d6c4:	0004      	movs	r4, r0
	at_ble_scan_info_t *scan_param;
	scan_param = (at_ble_scan_info_t *)params;
	if(scan_response_count < MAX_SCAN_DEVICE)
1000d6c6:	4b1f      	ldr	r3, [pc, #124]	; (1000d744 <ble_scan_info_handler+0x84>)
1000d6c8:	781b      	ldrb	r3, [r3, #0]
1000d6ca:	b2db      	uxtb	r3, r3
1000d6cc:	2b13      	cmp	r3, #19
1000d6ce:	d824      	bhi.n	1000d71a <ble_scan_info_handler+0x5a>
	{
		memcpy((uint8_t *)&scan_info[scan_response_count], scan_param, sizeof(at_ble_scan_info_t));
1000d6d0:	4d1c      	ldr	r5, [pc, #112]	; (1000d744 <ble_scan_info_handler+0x84>)
1000d6d2:	782b      	ldrb	r3, [r5, #0]
1000d6d4:	b2db      	uxtb	r3, r3
1000d6d6:	0098      	lsls	r0, r3, #2
1000d6d8:	18c0      	adds	r0, r0, r3
1000d6da:	00c0      	lsls	r0, r0, #3
1000d6dc:	18c3      	adds	r3, r0, r3
1000d6de:	481a      	ldr	r0, [pc, #104]	; (1000d748 <ble_scan_info_handler+0x88>)
1000d6e0:	1818      	adds	r0, r3, r0
1000d6e2:	2229      	movs	r2, #41	; 0x29
1000d6e4:	0021      	movs	r1, r4
1000d6e6:	4b19      	ldr	r3, [pc, #100]	; (1000d74c <ble_scan_info_handler+0x8c>)
1000d6e8:	4798      	blx	r3
		DBG_LOG_DEV("Info:Device found address [%d]  0x%02X%02X%02X%02X%02X%02X ",
1000d6ea:	4819      	ldr	r0, [pc, #100]	; (1000d750 <ble_scan_info_handler+0x90>)
1000d6ec:	4b19      	ldr	r3, [pc, #100]	; (1000d754 <ble_scan_info_handler+0x94>)
1000d6ee:	4798      	blx	r3
1000d6f0:	7829      	ldrb	r1, [r5, #0]
1000d6f2:	b2c9      	uxtb	r1, r1
1000d6f4:	79a3      	ldrb	r3, [r4, #6]
1000d6f6:	79e2      	ldrb	r2, [r4, #7]
1000d6f8:	78a0      	ldrb	r0, [r4, #2]
1000d6fa:	9003      	str	r0, [sp, #12]
1000d6fc:	78e0      	ldrb	r0, [r4, #3]
1000d6fe:	9002      	str	r0, [sp, #8]
1000d700:	7920      	ldrb	r0, [r4, #4]
1000d702:	9001      	str	r0, [sp, #4]
1000d704:	7960      	ldrb	r0, [r4, #5]
1000d706:	9000      	str	r0, [sp, #0]
1000d708:	4813      	ldr	r0, [pc, #76]	; (1000d758 <ble_scan_info_handler+0x98>)
1000d70a:	4c14      	ldr	r4, [pc, #80]	; (1000d75c <ble_scan_info_handler+0x9c>)
1000d70c:	47a0      	blx	r4
		scan_param->dev_addr.addr[4],
		scan_param->dev_addr.addr[3],
		scan_param->dev_addr.addr[2],
		scan_param->dev_addr.addr[1],
		scan_param->dev_addr.addr[0]);
		scan_response_count++;
1000d70e:	782b      	ldrb	r3, [r5, #0]
1000d710:	3301      	adds	r3, #1
1000d712:	b2db      	uxtb	r3, r3
1000d714:	702b      	strb	r3, [r5, #0]
		return AT_BLE_SUCCESS;
1000d716:	2300      	movs	r3, #0
1000d718:	e011      	b.n	1000d73e <ble_scan_info_handler+0x7e>
	}
	else
	{
		DBG_LOG("Info:maximum no.of scan device reached...Stopping Scan");
1000d71a:	480d      	ldr	r0, [pc, #52]	; (1000d750 <ble_scan_info_handler+0x90>)
1000d71c:	4b0d      	ldr	r3, [pc, #52]	; (1000d754 <ble_scan_info_handler+0x94>)
1000d71e:	4798      	blx	r3
1000d720:	480f      	ldr	r0, [pc, #60]	; (1000d760 <ble_scan_info_handler+0xa0>)
1000d722:	4b0e      	ldr	r3, [pc, #56]	; (1000d75c <ble_scan_info_handler+0x9c>)
1000d724:	4798      	blx	r3
		if(at_ble_scan_stop() != AT_BLE_SUCCESS)
1000d726:	4b0f      	ldr	r3, [pc, #60]	; (1000d764 <ble_scan_info_handler+0xa4>)
1000d728:	4798      	blx	r3
				}
			}
		}
	
		#endif
		return AT_BLE_FAILURE;
1000d72a:	23e2      	movs	r3, #226	; 0xe2
		return AT_BLE_SUCCESS;
	}
	else
	{
		DBG_LOG("Info:maximum no.of scan device reached...Stopping Scan");
		if(at_ble_scan_stop() != AT_BLE_SUCCESS)
1000d72c:	2800      	cmp	r0, #0
1000d72e:	d006      	beq.n	1000d73e <ble_scan_info_handler+0x7e>
		{
			DBG_LOG("Failed to stop scanning");
1000d730:	4807      	ldr	r0, [pc, #28]	; (1000d750 <ble_scan_info_handler+0x90>)
1000d732:	4b08      	ldr	r3, [pc, #32]	; (1000d754 <ble_scan_info_handler+0x94>)
1000d734:	4798      	blx	r3
1000d736:	480c      	ldr	r0, [pc, #48]	; (1000d768 <ble_scan_info_handler+0xa8>)
1000d738:	4b08      	ldr	r3, [pc, #32]	; (1000d75c <ble_scan_info_handler+0x9c>)
1000d73a:	4798      	blx	r3
				}
			}
		}
	
		#endif
		return AT_BLE_FAILURE;
1000d73c:	23e2      	movs	r3, #226	; 0xe2
	}
}
1000d73e:	0018      	movs	r0, r3
1000d740:	b005      	add	sp, #20
1000d742:	bd30      	pop	{r4, r5, pc}
1000d744:	10018680 	.word	0x10018680
1000d748:	10019dfc 	.word	0x10019dfc
1000d74c:	100149c7 	.word	0x100149c7
1000d750:	10015df8 	.word	0x10015df8
1000d754:	10014c41 	.word	0x10014c41
1000d758:	10017180 	.word	0x10017180
1000d75c:	10014b21 	.word	0x10014b21
1000d760:	100171bc 	.word	0x100171bc
1000d764:	10010565 	.word	0x10010565
1000d768:	100171f4 	.word	0x100171f4

1000d76c <ble_pair_done_handler>:
	return AT_BLE_SUCCESS;	
}

/** @brief function handles pair done event */
at_ble_status_t ble_pair_done_handler(void *params)
{
1000d76c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d76e:	465f      	mov	r7, fp
1000d770:	4656      	mov	r6, sl
1000d772:	464d      	mov	r5, r9
1000d774:	4644      	mov	r4, r8
1000d776:	b4f0      	push	{r4, r5, r6, r7}
1000d778:	b083      	sub	sp, #12
1000d77a:	0005      	movs	r5, r0
	bool device_found = false;
	pairing_params = (at_ble_pair_done_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == pairing_params->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRING))
1000d77c:	8841      	ldrh	r1, [r0, #2]
1000d77e:	4b59      	ldr	r3, [pc, #356]	; (1000d8e4 <ble_pair_done_handler+0x178>)
	at_ble_pair_done_t *pairing_params;
	uint8_t idx;
	bool device_found = false;
	pairing_params = (at_ble_pair_done_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d780:	2400      	movs	r4, #0
	{
		if((ble_dev_info[idx].conn_info.handle == pairing_params->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRING))
1000d782:	891a      	ldrh	r2, [r3, #8]
1000d784:	428a      	cmp	r2, r1
1000d786:	d105      	bne.n	1000d794 <ble_pair_done_handler+0x28>
1000d788:	001a      	movs	r2, r3
1000d78a:	325e      	adds	r2, #94	; 0x5e
1000d78c:	7812      	ldrb	r2, [r2, #0]
1000d78e:	2a03      	cmp	r2, #3
1000d790:	d100      	bne.n	1000d794 <ble_pair_done_handler+0x28>
1000d792:	e09a      	b.n	1000d8ca <ble_pair_done_handler+0x15e>
	at_ble_pair_done_t *pairing_params;
	uint8_t idx;
	bool device_found = false;
	pairing_params = (at_ble_pair_done_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d794:	3401      	adds	r4, #1
1000d796:	b2e4      	uxtb	r4, r4
1000d798:	337c      	adds	r3, #124	; 0x7c
1000d79a:	2c05      	cmp	r4, #5
1000d79c:	d1f1      	bne.n	1000d782 <ble_pair_done_handler+0x16>
1000d79e:	e057      	b.n	1000d850 <ble_pair_done_handler+0xe4>
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_ltk, (uint8_t *)&pairing_params->peer_ltk, sizeof(at_ble_LTK_t));
			
			DBG_LOG_DEV("LTK: ");
			for (idx = 0; idx < 16; idx++)
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_ltk.key[idx]);
1000d7a0:	7821      	ldrb	r1, [r4, #0]
1000d7a2:	0030      	movs	r0, r6
1000d7a4:	47b8      	blx	r7
1000d7a6:	3401      	adds	r4, #1
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_csrk, (uint8_t *)&pairing_params->peer_csrk, sizeof(at_ble_CSRK_t));
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_irk, (uint8_t *)&pairing_params->peer_irk, sizeof(at_ble_IRK_t));
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_ltk, (uint8_t *)&pairing_params->peer_ltk, sizeof(at_ble_LTK_t));
			
			DBG_LOG_DEV("LTK: ");
			for (idx = 0; idx < 16; idx++)
1000d7a8:	454c      	cmp	r4, r9
1000d7aa:	d1f9      	bne.n	1000d7a0 <ble_pair_done_handler+0x34>
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_ltk.key[idx]);
				
			}
			DBG_LOG_DEV("CSRK: ");
1000d7ac:	484e      	ldr	r0, [pc, #312]	; (1000d8e8 <ble_pair_done_handler+0x17c>)
1000d7ae:	4b4f      	ldr	r3, [pc, #316]	; (1000d8ec <ble_pair_done_handler+0x180>)
1000d7b0:	4798      	blx	r3
1000d7b2:	484f      	ldr	r0, [pc, #316]	; (1000d8f0 <ble_pair_done_handler+0x184>)
1000d7b4:	4b4f      	ldr	r3, [pc, #316]	; (1000d8f4 <ble_pair_done_handler+0x188>)
1000d7b6:	4798      	blx	r3
1000d7b8:	002e      	movs	r6, r5
1000d7ba:	3622      	adds	r6, #34	; 0x22
1000d7bc:	002c      	movs	r4, r5
1000d7be:	3432      	adds	r4, #50	; 0x32
			for (idx = 0; idx < 16; idx++)
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_csrk.key[idx]);
1000d7c0:	4f4c      	ldr	r7, [pc, #304]	; (1000d8f4 <ble_pair_done_handler+0x188>)
1000d7c2:	7831      	ldrb	r1, [r6, #0]
1000d7c4:	484c      	ldr	r0, [pc, #304]	; (1000d8f8 <ble_pair_done_handler+0x18c>)
1000d7c6:	47b8      	blx	r7
1000d7c8:	3601      	adds	r6, #1
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_ltk.key[idx]);
				
			}
			DBG_LOG_DEV("CSRK: ");
			for (idx = 0; idx < 16; idx++)
1000d7ca:	42a6      	cmp	r6, r4
1000d7cc:	d1f9      	bne.n	1000d7c2 <ble_pair_done_handler+0x56>
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_csrk.key[idx]);
				
			}
			DBG_LOG_DEV("IRK:");
1000d7ce:	4846      	ldr	r0, [pc, #280]	; (1000d8e8 <ble_pair_done_handler+0x17c>)
1000d7d0:	4b46      	ldr	r3, [pc, #280]	; (1000d8ec <ble_pair_done_handler+0x180>)
1000d7d2:	4798      	blx	r3
1000d7d4:	4849      	ldr	r0, [pc, #292]	; (1000d8fc <ble_pair_done_handler+0x190>)
1000d7d6:	4b47      	ldr	r3, [pc, #284]	; (1000d8f4 <ble_pair_done_handler+0x188>)
1000d7d8:	4798      	blx	r3
1000d7da:	3542      	adds	r5, #66	; 0x42
1000d7dc:	002f      	movs	r7, r5
			for (idx = 0; idx < 16; idx++)
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_irk.key[idx]);
1000d7de:	4e46      	ldr	r6, [pc, #280]	; (1000d8f8 <ble_pair_done_handler+0x18c>)
1000d7e0:	4d44      	ldr	r5, [pc, #272]	; (1000d8f4 <ble_pair_done_handler+0x188>)
1000d7e2:	7821      	ldrb	r1, [r4, #0]
1000d7e4:	0030      	movs	r0, r6
1000d7e6:	47a8      	blx	r5
1000d7e8:	3401      	adds	r4, #1
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_csrk.key[idx]);
				
			}
			DBG_LOG_DEV("IRK:");
			for (idx = 0; idx < 16; idx++)
1000d7ea:	42bc      	cmp	r4, r7
1000d7ec:	d1f9      	bne.n	1000d7e2 <ble_pair_done_handler+0x76>
1000d7ee:	e071      	b.n	1000d8d4 <ble_pair_done_handler+0x168>
			return AT_BLE_FAILURE;
		}		
	}
	else
	{
		if(ble_dev_info[idx].conn_state != BLE_DEVICE_DEFAULT_IDLE && ble_dev_info[idx].conn_state != BLE_DEVICE_DISCONNECTED) {
1000d7f0:	0163      	lsls	r3, r4, #5
1000d7f2:	1b1c      	subs	r4, r3, r4
1000d7f4:	00a4      	lsls	r4, r4, #2
1000d7f6:	4b3b      	ldr	r3, [pc, #236]	; (1000d8e4 <ble_pair_done_handler+0x178>)
1000d7f8:	191c      	adds	r4, r3, r4
1000d7fa:	345e      	adds	r4, #94	; 0x5e
1000d7fc:	7823      	ldrb	r3, [r4, #0]
1000d7fe:	2b01      	cmp	r3, #1
1000d800:	d915      	bls.n	1000d82e <ble_pair_done_handler+0xc2>
			DBG_LOG("Pairing failed...Disconnecting");
1000d802:	4839      	ldr	r0, [pc, #228]	; (1000d8e8 <ble_pair_done_handler+0x17c>)
1000d804:	4b39      	ldr	r3, [pc, #228]	; (1000d8ec <ble_pair_done_handler+0x180>)
1000d806:	4798      	blx	r3
1000d808:	483d      	ldr	r0, [pc, #244]	; (1000d900 <ble_pair_done_handler+0x194>)
1000d80a:	4b3a      	ldr	r3, [pc, #232]	; (1000d8f4 <ble_pair_done_handler+0x188>)
1000d80c:	4798      	blx	r3
			if(!(at_ble_disconnect(pairing_params->handle, AT_BLE_TERMINATED_BY_USER) == AT_BLE_SUCCESS))
1000d80e:	8868      	ldrh	r0, [r5, #2]
1000d810:	2113      	movs	r1, #19
1000d812:	4b3c      	ldr	r3, [pc, #240]	; (1000d904 <ble_pair_done_handler+0x198>)
1000d814:	4798      	blx	r3
1000d816:	9001      	str	r0, [sp, #4]
1000d818:	2800      	cmp	r0, #0
1000d81a:	d05b      	beq.n	1000d8d4 <ble_pair_done_handler+0x168>
			{
				DBG_LOG("Disconnect Request Failed");
1000d81c:	4832      	ldr	r0, [pc, #200]	; (1000d8e8 <ble_pair_done_handler+0x17c>)
1000d81e:	4b33      	ldr	r3, [pc, #204]	; (1000d8ec <ble_pair_done_handler+0x180>)
1000d820:	4798      	blx	r3
1000d822:	4839      	ldr	r0, [pc, #228]	; (1000d908 <ble_pair_done_handler+0x19c>)
1000d824:	4b33      	ldr	r3, [pc, #204]	; (1000d8f4 <ble_pair_done_handler+0x188>)
1000d826:	4798      	blx	r3
				return AT_BLE_FAILURE;
1000d828:	23e2      	movs	r3, #226	; 0xe2
1000d82a:	9301      	str	r3, [sp, #4]
1000d82c:	e052      	b.n	1000d8d4 <ble_pair_done_handler+0x168>
			}
		}
	}
	return AT_BLE_SUCCESS;
1000d82e:	2300      	movs	r3, #0
1000d830:	9301      	str	r3, [sp, #4]
1000d832:	e04f      	b.n	1000d8d4 <ble_pair_done_handler+0x168>
		}
	}
	
	if(pairing_params->status == AT_BLE_SUCCESS)
	{
		DBG_LOG("Pairing procedure completed successfully");
1000d834:	4e2c      	ldr	r6, [pc, #176]	; (1000d8e8 <ble_pair_done_handler+0x17c>)
1000d836:	0030      	movs	r0, r6
1000d838:	4d2c      	ldr	r5, [pc, #176]	; (1000d8ec <ble_pair_done_handler+0x180>)
1000d83a:	47a8      	blx	r5
1000d83c:	4833      	ldr	r0, [pc, #204]	; (1000d90c <ble_pair_done_handler+0x1a0>)
1000d83e:	4c2d      	ldr	r4, [pc, #180]	; (1000d8f4 <ble_pair_done_handler+0x188>)
1000d840:	47a0      	blx	r4
				
			}
		}
		else
		{
			DBG_LOG("BLE Device not found to store the pairing info");
1000d842:	0030      	movs	r0, r6
1000d844:	47a8      	blx	r5
1000d846:	4832      	ldr	r0, [pc, #200]	; (1000d910 <ble_pair_done_handler+0x1a4>)
1000d848:	47a0      	blx	r4
			return AT_BLE_FAILURE;
1000d84a:	23e2      	movs	r3, #226	; 0xe2
1000d84c:	9301      	str	r3, [sp, #4]
1000d84e:	e041      	b.n	1000d8d4 <ble_pair_done_handler+0x168>
			device_found = true;
			break;
		}
	}
	
	if(pairing_params->status == AT_BLE_SUCCESS)
1000d850:	792b      	ldrb	r3, [r5, #4]
1000d852:	2b00      	cmp	r3, #0
1000d854:	d1cc      	bne.n	1000d7f0 <ble_pair_done_handler+0x84>
1000d856:	e7ed      	b.n	1000d834 <ble_pair_done_handler+0xc8>
	{
		DBG_LOG("Pairing procedure completed successfully");
1000d858:	4823      	ldr	r0, [pc, #140]	; (1000d8e8 <ble_pair_done_handler+0x17c>)
1000d85a:	4b24      	ldr	r3, [pc, #144]	; (1000d8ec <ble_pair_done_handler+0x180>)
1000d85c:	469b      	mov	fp, r3
1000d85e:	4798      	blx	r3
1000d860:	482a      	ldr	r0, [pc, #168]	; (1000d90c <ble_pair_done_handler+0x1a0>)
1000d862:	4b24      	ldr	r3, [pc, #144]	; (1000d8f4 <ble_pair_done_handler+0x188>)
1000d864:	469a      	mov	sl, r3
1000d866:	4798      	blx	r3
		if (device_found)
		{
			ble_dev_info[idx].bond_info.auth = pairing_params->auth;
1000d868:	782a      	ldrb	r2, [r5, #0]
1000d86a:	4b1e      	ldr	r3, [pc, #120]	; (1000d8e4 <ble_pair_done_handler+0x178>)
1000d86c:	4698      	mov	r8, r3
1000d86e:	0167      	lsls	r7, r4, #5
1000d870:	1b3b      	subs	r3, r7, r4
1000d872:	009b      	lsls	r3, r3, #2
1000d874:	4443      	add	r3, r8
1000d876:	751a      	strb	r2, [r3, #20]
			ble_dev_info[idx].bond_info.status = pairing_params->status;
1000d878:	792a      	ldrb	r2, [r5, #4]
1000d87a:	761a      	strb	r2, [r3, #24]
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRED;
1000d87c:	335e      	adds	r3, #94	; 0x5e
1000d87e:	2205      	movs	r2, #5
1000d880:	701a      	strb	r2, [r3, #0]
			
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_csrk, (uint8_t *)&pairing_params->peer_csrk, sizeof(at_ble_CSRK_t));
1000d882:	1b38      	subs	r0, r7, r4
1000d884:	0080      	lsls	r0, r0, #2
1000d886:	4440      	add	r0, r8
1000d888:	3036      	adds	r0, #54	; 0x36
1000d88a:	320b      	adds	r2, #11
1000d88c:	0029      	movs	r1, r5
1000d88e:	3122      	adds	r1, #34	; 0x22
1000d890:	4b20      	ldr	r3, [pc, #128]	; (1000d914 <ble_pair_done_handler+0x1a8>)
1000d892:	4699      	mov	r9, r3
1000d894:	4798      	blx	r3
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_irk, (uint8_t *)&pairing_params->peer_irk, sizeof(at_ble_IRK_t));
1000d896:	1b38      	subs	r0, r7, r4
1000d898:	0080      	lsls	r0, r0, #2
1000d89a:	4440      	add	r0, r8
1000d89c:	3046      	adds	r0, #70	; 0x46
1000d89e:	2217      	movs	r2, #23
1000d8a0:	0029      	movs	r1, r5
1000d8a2:	3132      	adds	r1, #50	; 0x32
1000d8a4:	47c8      	blx	r9
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_ltk, (uint8_t *)&pairing_params->peer_ltk, sizeof(at_ble_LTK_t));
1000d8a6:	1b38      	subs	r0, r7, r4
1000d8a8:	0080      	lsls	r0, r0, #2
1000d8aa:	4440      	add	r0, r8
1000d8ac:	301a      	adds	r0, #26
1000d8ae:	1dac      	adds	r4, r5, #6
1000d8b0:	221c      	movs	r2, #28
1000d8b2:	0021      	movs	r1, r4
1000d8b4:	47c8      	blx	r9
			
			DBG_LOG_DEV("LTK: ");
1000d8b6:	480c      	ldr	r0, [pc, #48]	; (1000d8e8 <ble_pair_done_handler+0x17c>)
1000d8b8:	47d8      	blx	fp
1000d8ba:	4817      	ldr	r0, [pc, #92]	; (1000d918 <ble_pair_done_handler+0x1ac>)
1000d8bc:	47d0      	blx	sl
1000d8be:	2316      	movs	r3, #22
1000d8c0:	4699      	mov	r9, r3
1000d8c2:	44a9      	add	r9, r5
			for (idx = 0; idx < 16; idx++)
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_ltk.key[idx]);
1000d8c4:	4e0c      	ldr	r6, [pc, #48]	; (1000d8f8 <ble_pair_done_handler+0x18c>)
1000d8c6:	4f0b      	ldr	r7, [pc, #44]	; (1000d8f4 <ble_pair_done_handler+0x188>)
1000d8c8:	e76a      	b.n	1000d7a0 <ble_pair_done_handler+0x34>
			device_found = true;
			break;
		}
	}
	
	if(pairing_params->status == AT_BLE_SUCCESS)
1000d8ca:	792b      	ldrb	r3, [r5, #4]
1000d8cc:	9301      	str	r3, [sp, #4]
1000d8ce:	2b00      	cmp	r3, #0
1000d8d0:	d0c2      	beq.n	1000d858 <ble_pair_done_handler+0xec>
1000d8d2:	e78d      	b.n	1000d7f0 <ble_pair_done_handler+0x84>
				return AT_BLE_FAILURE;
			}
		}
	}
	return AT_BLE_SUCCESS;
}
1000d8d4:	9801      	ldr	r0, [sp, #4]
1000d8d6:	b003      	add	sp, #12
1000d8d8:	bc3c      	pop	{r2, r3, r4, r5}
1000d8da:	4690      	mov	r8, r2
1000d8dc:	4699      	mov	r9, r3
1000d8de:	46a2      	mov	sl, r4
1000d8e0:	46ab      	mov	fp, r5
1000d8e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000d8e4:	10019b18 	.word	0x10019b18
1000d8e8:	10015df8 	.word	0x10015df8
1000d8ec:	10014c41 	.word	0x10014c41
1000d8f0:	10017218 	.word	0x10017218
1000d8f4:	10014b21 	.word	0x10014b21
1000d8f8:	1001720c 	.word	0x1001720c
1000d8fc:	10017220 	.word	0x10017220
1000d900:	10017228 	.word	0x10017228
1000d904:	10010585 	.word	0x10010585
1000d908:	10017248 	.word	0x10017248
1000d90c:	10017264 	.word	0x10017264
1000d910:	10017290 	.word	0x10017290
1000d914:	100149c7 	.word	0x100149c7
1000d918:	100172c0 	.word	0x100172c0

1000d91c <ble_conn_param_update_req>:
	ALL_UNUSED(conn_param_update);  //To avoid compiler warning
	return AT_BLE_SUCCESS;
}

at_ble_status_t ble_conn_param_update_req(void *params)
{
1000d91c:	b510      	push	{r4, lr}
	at_ble_conn_param_update_request_t * conn_param_req;
	conn_param_req = (at_ble_conn_param_update_request_t *)params;
	at_ble_conn_update_reply(conn_param_req->handle, true, 1, 120);
1000d91e:	8800      	ldrh	r0, [r0, #0]
1000d920:	2378      	movs	r3, #120	; 0x78
1000d922:	2201      	movs	r2, #1
1000d924:	2101      	movs	r1, #1
1000d926:	4c02      	ldr	r4, [pc, #8]	; (1000d930 <ble_conn_param_update_req+0x14>)
1000d928:	47a0      	blx	r4
	return AT_BLE_SUCCESS;
}
1000d92a:	2000      	movs	r0, #0
1000d92c:	bd10      	pop	{r4, pc}
1000d92e:	46c0      	nop			; (mov r8, r8)
1000d930:	100105a5 	.word	0x100105a5

1000d934 <ble_slave_security_request_handler>:

at_ble_status_t ble_slave_security_request_handler(void* params)
{
1000d934:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d936:	4657      	mov	r7, sl
1000d938:	464e      	mov	r6, r9
1000d93a:	4645      	mov	r5, r8
1000d93c:	b4e0      	push	{r5, r6, r7}
1000d93e:	b084      	sub	sp, #16
1000d940:	0004      	movs	r4, r0
	uint8_t i = 0, idx;
	at_ble_slave_sec_request_t* slave_sec_req;
	bool device_found = false;
	
	slave_sec_req = (at_ble_slave_sec_request_t*)params;	
	memset(&features, 0x00, sizeof(at_ble_pair_features_t));
1000d942:	2209      	movs	r2, #9
1000d944:	2100      	movs	r1, #0
1000d946:	a801      	add	r0, sp, #4
1000d948:	4b6a      	ldr	r3, [pc, #424]	; (1000daf4 <ble_slave_security_request_handler+0x1c0>)
1000d94a:	4798      	blx	r3
		//@Todo Status is not handled in the Library
	//}

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == slave_sec_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000d94c:	8825      	ldrh	r5, [r4, #0]
1000d94e:	496a      	ldr	r1, [pc, #424]	; (1000daf8 <ble_slave_security_request_handler+0x1c4>)
1000d950:	000a      	movs	r2, r1
1000d952:	2300      	movs	r3, #0
1000d954:	8910      	ldrh	r0, [r2, #8]
1000d956:	42a8      	cmp	r0, r5
1000d958:	d116      	bne.n	1000d988 <ble_slave_security_request_handler+0x54>
1000d95a:	0010      	movs	r0, r2
1000d95c:	305e      	adds	r0, #94	; 0x5e
1000d95e:	7800      	ldrb	r0, [r0, #0]
1000d960:	2802      	cmp	r0, #2
1000d962:	d111      	bne.n	1000d988 <ble_slave_security_request_handler+0x54>
		{
			device_found = true;
			ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_STATE;
1000d964:	4864      	ldr	r0, [pc, #400]	; (1000daf8 <ble_slave_security_request_handler+0x1c4>)
1000d966:	015a      	lsls	r2, r3, #5
1000d968:	1ad6      	subs	r6, r2, r3
1000d96a:	00b6      	lsls	r6, r6, #2
1000d96c:	1986      	adds	r6, r0, r6
1000d96e:	365e      	adds	r6, #94	; 0x5e
1000d970:	2206      	movs	r2, #6
1000d972:	7032      	strb	r2, [r6, #0]
		}
	}
	
	if (device_found)
	{
		if((ble_dev_info[idx].bond_info.auth & AT_BLE_AUTH_NO_MITM_BOND) && (slave_sec_req->bond == true))
1000d974:	32f9      	adds	r2, #249	; 0xf9
1000d976:	4013      	ands	r3, r2
1000d978:	015a      	lsls	r2, r3, #5
1000d97a:	1ad2      	subs	r2, r2, r3
1000d97c:	0092      	lsls	r2, r2, #2
1000d97e:	1882      	adds	r2, r0, r2
1000d980:	7d12      	ldrb	r2, [r2, #20]
1000d982:	07d0      	lsls	r0, r2, #31
1000d984:	d405      	bmi.n	1000d992 <ble_slave_security_request_handler+0x5e>
1000d986:	e01b      	b.n	1000d9c0 <ble_slave_security_request_handler+0x8c>
1000d988:	3301      	adds	r3, #1
1000d98a:	327c      	adds	r2, #124	; 0x7c
		//at_ble_disconnect(slave_sec_req->handle, AT_BLE_AUTH_FAILURE);		
		//return AT_BLE_FAILURE;
		//@Todo Status is not handled in the Library
	//}

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d98c:	2b05      	cmp	r3, #5
1000d98e:	d1e1      	bne.n	1000d954 <ble_slave_security_request_handler+0x20>
1000d990:	e01e      	b.n	1000d9d0 <ble_slave_security_request_handler+0x9c>
		}
	}
	
	if (device_found)
	{
		if((ble_dev_info[idx].bond_info.auth & AT_BLE_AUTH_NO_MITM_BOND) && (slave_sec_req->bond == true))
1000d992:	78e0      	ldrb	r0, [r4, #3]
1000d994:	2800      	cmp	r0, #0
1000d996:	d013      	beq.n	1000d9c0 <ble_slave_security_request_handler+0x8c>
		{
			if(at_ble_encryption_start(slave_sec_req->handle, &ble_dev_info[idx].bond_info.peer_ltk, ble_dev_info[idx].bond_info.auth) == AT_BLE_SUCCESS)
1000d998:	0159      	lsls	r1, r3, #5
1000d99a:	1ac9      	subs	r1, r1, r3
1000d99c:	008b      	lsls	r3, r1, #2
1000d99e:	4956      	ldr	r1, [pc, #344]	; (1000daf8 <ble_slave_security_request_handler+0x1c4>)
1000d9a0:	18c9      	adds	r1, r1, r3
1000d9a2:	311a      	adds	r1, #26
1000d9a4:	8820      	ldrh	r0, [r4, #0]
1000d9a6:	4b55      	ldr	r3, [pc, #340]	; (1000dafc <ble_slave_security_request_handler+0x1c8>)
1000d9a8:	4798      	blx	r3
1000d9aa:	2800      	cmp	r0, #0
1000d9ac:	d100      	bne.n	1000d9b0 <ble_slave_security_request_handler+0x7c>
1000d9ae:	e09b      	b.n	1000dae8 <ble_slave_security_request_handler+0x1b4>
			{
				return  AT_BLE_SUCCESS;
			}
			else
			{
				DBG_LOG("Encryption Not started");
1000d9b0:	4853      	ldr	r0, [pc, #332]	; (1000db00 <ble_slave_security_request_handler+0x1cc>)
1000d9b2:	4b54      	ldr	r3, [pc, #336]	; (1000db04 <ble_slave_security_request_handler+0x1d0>)
1000d9b4:	4798      	blx	r3
1000d9b6:	4854      	ldr	r0, [pc, #336]	; (1000db08 <ble_slave_security_request_handler+0x1d4>)
1000d9b8:	4b54      	ldr	r3, [pc, #336]	; (1000db0c <ble_slave_security_request_handler+0x1d8>)
1000d9ba:	4798      	blx	r3
				return AT_BLE_FAILURE;
1000d9bc:	20e2      	movs	r0, #226	; 0xe2
1000d9be:	e093      	b.n	1000dae8 <ble_slave_security_request_handler+0x1b4>
			}			
		}
		else
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000d9c0:	015a      	lsls	r2, r3, #5
1000d9c2:	1ad3      	subs	r3, r2, r3
1000d9c4:	009b      	lsls	r3, r3, #2
1000d9c6:	4a4c      	ldr	r2, [pc, #304]	; (1000daf8 <ble_slave_security_request_handler+0x1c4>)
1000d9c8:	18d3      	adds	r3, r2, r3
1000d9ca:	335e      	adds	r3, #94	; 0x5e
1000d9cc:	2202      	movs	r2, #2
1000d9ce:	701a      	strb	r2, [r3, #0]
		}
	}
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == slave_sec_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000d9d0:	8825      	ldrh	r5, [r4, #0]
1000d9d2:	2200      	movs	r2, #0
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
		}
	}
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d9d4:	2300      	movs	r3, #0
	{
		if((ble_dev_info[idx].conn_info.handle == slave_sec_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000d9d6:	0016      	movs	r6, r2
1000d9d8:	8908      	ldrh	r0, [r1, #8]
1000d9da:	42a8      	cmp	r0, r5
1000d9dc:	d10d      	bne.n	1000d9fa <ble_slave_security_request_handler+0xc6>
1000d9de:	0008      	movs	r0, r1
1000d9e0:	305e      	adds	r0, #94	; 0x5e
1000d9e2:	7800      	ldrb	r0, [r0, #0]
1000d9e4:	2802      	cmp	r0, #2
1000d9e6:	d108      	bne.n	1000d9fa <ble_slave_security_request_handler+0xc6>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRING;
1000d9e8:	0152      	lsls	r2, r2, #5
1000d9ea:	1b92      	subs	r2, r2, r6
1000d9ec:	0096      	lsls	r6, r2, #2
1000d9ee:	4a42      	ldr	r2, [pc, #264]	; (1000daf8 <ble_slave_security_request_handler+0x1c4>)
1000d9f0:	1992      	adds	r2, r2, r6
1000d9f2:	325e      	adds	r2, #94	; 0x5e
1000d9f4:	2103      	movs	r1, #3
1000d9f6:	7011      	strb	r1, [r2, #0]
			break;
1000d9f8:	e005      	b.n	1000da06 <ble_slave_security_request_handler+0xd2>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
		}
	}
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d9fa:	3301      	adds	r3, #1
1000d9fc:	b2db      	uxtb	r3, r3
1000d9fe:	3201      	adds	r2, #1
1000da00:	317c      	adds	r1, #124	; 0x7c
1000da02:	2b05      	cmp	r3, #5
1000da04:	d1e7      	bne.n	1000d9d6 <ble_slave_security_request_handler+0xa2>
			break;
		}
	}
	
	features.desired_auth =  BLE_AUTHENTICATION_LEVEL; 
	features.bond = slave_sec_req->bond;
1000da06:	aa01      	add	r2, sp, #4
1000da08:	78e1      	ldrb	r1, [r4, #3]
1000da0a:	7091      	strb	r1, [r2, #2]
	features.mitm_protection = true;
1000da0c:	2101      	movs	r1, #1
1000da0e:	7051      	strb	r1, [r2, #1]
	/* Device capabilities is display only , key will be generated
	and displayed */
	features.io_cababilities = AT_BLE_IO_CAP_KB_DISPLAY;
1000da10:	3103      	adds	r1, #3
1000da12:	7011      	strb	r1, [r2, #0]

	features.oob_avaiable = false;
			
	/* Distribution of LTK is required */
	if (ble_dev_info[idx].conn_info.peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE)
1000da14:	001f      	movs	r7, r3
1000da16:	015a      	lsls	r2, r3, #5
1000da18:	1ad2      	subs	r2, r2, r3
1000da1a:	0092      	lsls	r2, r2, #2
1000da1c:	4936      	ldr	r1, [pc, #216]	; (1000daf8 <ble_slave_security_request_handler+0x1c4>)
1000da1e:	5c52      	ldrb	r2, [r2, r1]
1000da20:	2a02      	cmp	r2, #2
1000da22:	d104      	bne.n	1000da2e <ble_slave_security_request_handler+0xfa>
	{
		features.initiator_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000da24:	aa01      	add	r2, sp, #4
1000da26:	2103      	movs	r1, #3
1000da28:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000da2a:	71d1      	strb	r1, [r2, #7]
1000da2c:	e003      	b.n	1000da36 <ble_slave_security_request_handler+0x102>
	}
	else
	{
		features.initiator_keys =   AT_BLE_KEY_DIST_ENC;
1000da2e:	aa01      	add	r2, sp, #4
1000da30:	2101      	movs	r1, #1
1000da32:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   AT_BLE_KEY_DIST_ENC;
1000da34:	71d1      	strb	r1, [r2, #7]
	}
	features.max_key_size = 16;
1000da36:	aa01      	add	r2, sp, #4
1000da38:	2110      	movs	r1, #16
1000da3a:	7151      	strb	r1, [r2, #5]
	features.min_key_size = 16;
1000da3c:	7111      	strb	r1, [r2, #4]
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
1000da3e:	017a      	lsls	r2, r7, #5
1000da40:	1bd2      	subs	r2, r2, r7
1000da42:	0092      	lsls	r2, r2, #2
1000da44:	492c      	ldr	r1, [pc, #176]	; (1000daf8 <ble_slave_security_request_handler+0x1c4>)
1000da46:	188a      	adds	r2, r1, r2
1000da48:	7e12      	ldrb	r2, [r2, #24]
1000da4a:	2a40      	cmp	r2, #64	; 0x40
1000da4c:	d134      	bne.n	1000dab8 <ble_slave_security_request_handler+0x184>
1000da4e:	015a      	lsls	r2, r3, #5
1000da50:	1ad3      	subs	r3, r2, r3
1000da52:	009b      	lsls	r3, r3, #2
1000da54:	469a      	mov	sl, r3
1000da56:	001e      	movs	r6, r3
1000da58:	3660      	adds	r6, #96	; 0x60
1000da5a:	1876      	adds	r6, r6, r1
1000da5c:	4655      	mov	r5, sl
1000da5e:	3568      	adds	r5, #104	; 0x68
1000da60:	186d      	adds	r5, r5, r1
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
		{			
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000da62:	4b2b      	ldr	r3, [pc, #172]	; (1000db10 <ble_slave_security_request_handler+0x1dc>)
1000da64:	4699      	mov	r9, r3
1000da66:	230f      	movs	r3, #15
1000da68:	4698      	mov	r8, r3
1000da6a:	47c8      	blx	r9
1000da6c:	4643      	mov	r3, r8
1000da6e:	4018      	ands	r0, r3
1000da70:	7030      	strb	r0, [r6, #0]
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
1000da72:	47c8      	blx	r9
1000da74:	4643      	mov	r3, r8
1000da76:	4018      	ands	r0, r3
1000da78:	74b0      	strb	r0, [r6, #18]
1000da7a:	3601      	adds	r6, #1
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
1000da7c:	42ae      	cmp	r6, r5
1000da7e:	d1f4      	bne.n	1000da6a <ble_slave_security_request_handler+0x136>
1000da80:	4656      	mov	r6, sl
1000da82:	3670      	adds	r6, #112	; 0x70
1000da84:	4a1c      	ldr	r2, [pc, #112]	; (1000daf8 <ble_slave_security_request_handler+0x1c4>)
1000da86:	18b6      	adds	r6, r6, r2
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000da88:	4b21      	ldr	r3, [pc, #132]	; (1000db10 <ble_slave_security_request_handler+0x1dc>)
1000da8a:	4699      	mov	r9, r3
1000da8c:	230f      	movs	r3, #15
1000da8e:	4698      	mov	r8, r3
1000da90:	47c8      	blx	r9
1000da92:	4643      	mov	r3, r8
1000da94:	4018      	ands	r0, r3
1000da96:	7028      	strb	r0, [r5, #0]
1000da98:	3501      	adds	r5, #1
		{			
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
1000da9a:	42b5      	cmp	r5, r6
1000da9c:	d1f8      	bne.n	1000da90 <ble_slave_security_request_handler+0x15c>
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
		}
		
		ble_dev_info[idx].host_ltk.ediv = rand()&0xffff;
1000da9e:	4b1c      	ldr	r3, [pc, #112]	; (1000db10 <ble_slave_security_request_handler+0x1dc>)
1000daa0:	4798      	blx	r3
1000daa2:	017b      	lsls	r3, r7, #5
1000daa4:	1bdb      	subs	r3, r3, r7
1000daa6:	009b      	lsls	r3, r3, #2
1000daa8:	4a13      	ldr	r2, [pc, #76]	; (1000daf8 <ble_slave_security_request_handler+0x1c4>)
1000daaa:	18d3      	adds	r3, r2, r3
1000daac:	001a      	movs	r2, r3
1000daae:	3270      	adds	r2, #112	; 0x70
1000dab0:	8010      	strh	r0, [r2, #0]
		ble_dev_info[idx].host_ltk.key_size = 16;
1000dab2:	337a      	adds	r3, #122	; 0x7a
1000dab4:	2210      	movs	r2, #16
1000dab6:	701a      	strb	r2, [r3, #0]
	{
		/* Bonding information already exists */
		
	}

	if(at_ble_authenticate(slave_sec_req->handle, &features, &ble_dev_info[idx].host_ltk, NULL) != AT_BLE_SUCCESS)
1000dab8:	017a      	lsls	r2, r7, #5
1000daba:	1bd7      	subs	r7, r2, r7
1000dabc:	00bf      	lsls	r7, r7, #2
1000dabe:	3760      	adds	r7, #96	; 0x60
1000dac0:	4a0d      	ldr	r2, [pc, #52]	; (1000daf8 <ble_slave_security_request_handler+0x1c4>)
1000dac2:	18ba      	adds	r2, r7, r2
1000dac4:	8820      	ldrh	r0, [r4, #0]
1000dac6:	2300      	movs	r3, #0
1000dac8:	a901      	add	r1, sp, #4
1000daca:	4c12      	ldr	r4, [pc, #72]	; (1000db14 <ble_slave_security_request_handler+0x1e0>)
1000dacc:	47a0      	blx	r4
1000dace:	2800      	cmp	r0, #0
1000dad0:	d00a      	beq.n	1000dae8 <ble_slave_security_request_handler+0x1b4>
	{
		features.bond = false;
1000dad2:	ab01      	add	r3, sp, #4
1000dad4:	2200      	movs	r2, #0
1000dad6:	709a      	strb	r2, [r3, #2]
		features.mitm_protection = false;
1000dad8:	705a      	strb	r2, [r3, #1]
		DBG_LOG("Slave Security Req - Authentication Failed");
1000dada:	4809      	ldr	r0, [pc, #36]	; (1000db00 <ble_slave_security_request_handler+0x1cc>)
1000dadc:	4b09      	ldr	r3, [pc, #36]	; (1000db04 <ble_slave_security_request_handler+0x1d0>)
1000dade:	4798      	blx	r3
1000dae0:	480d      	ldr	r0, [pc, #52]	; (1000db18 <ble_slave_security_request_handler+0x1e4>)
1000dae2:	4b0a      	ldr	r3, [pc, #40]	; (1000db0c <ble_slave_security_request_handler+0x1d8>)
1000dae4:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000dae6:	20e2      	movs	r0, #226	; 0xe2
	}
	return AT_BLE_SUCCESS;
}
1000dae8:	b004      	add	sp, #16
1000daea:	bc1c      	pop	{r2, r3, r4}
1000daec:	4690      	mov	r8, r2
1000daee:	4699      	mov	r9, r3
1000daf0:	46a2      	mov	sl, r4
1000daf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000daf4:	100149d9 	.word	0x100149d9
1000daf8:	10019b18 	.word	0x10019b18
1000dafc:	10011169 	.word	0x10011169
1000db00:	10015df8 	.word	0x10015df8
1000db04:	10014c41 	.word	0x10014c41
1000db08:	100172c8 	.word	0x100172c8
1000db0c:	10014b21 	.word	0x10014b21
1000db10:	10014c55 	.word	0x10014c55
1000db14:	10010f7d 	.word	0x10010f7d
1000db18:	100172e0 	.word	0x100172e0

1000db1c <ble_pair_request_handler>:

/** @brief function handles pair request */
at_ble_status_t ble_pair_request_handler(void *params)
{
1000db1c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000db1e:	465f      	mov	r7, fp
1000db20:	4656      	mov	r6, sl
1000db22:	464d      	mov	r5, r9
1000db24:	4644      	mov	r4, r8
1000db26:	b4f0      	push	{r4, r5, r6, r7}
1000db28:	b085      	sub	sp, #20
1000db2a:	4680      	mov	r8, r0
	at_ble_pair_request_t* pair_req;
	pair_req = (at_ble_pair_request_t*)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == pair_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000db2c:	8804      	ldrh	r4, [r0, #0]
1000db2e:	4a54      	ldr	r2, [pc, #336]	; (1000dc80 <ble_pair_request_handler+0x164>)
1000db30:	2100      	movs	r1, #0
	at_ble_pair_features_t features;
	uint8_t i = 0, idx;
	at_ble_pair_request_t* pair_req;
	pair_req = (at_ble_pair_request_t*)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000db32:	2300      	movs	r3, #0
	{
		if((ble_dev_info[idx].conn_info.handle == pair_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000db34:	8910      	ldrh	r0, [r2, #8]
1000db36:	42a0      	cmp	r0, r4
1000db38:	d10d      	bne.n	1000db56 <ble_pair_request_handler+0x3a>
1000db3a:	0010      	movs	r0, r2
1000db3c:	305e      	adds	r0, #94	; 0x5e
1000db3e:	7800      	ldrb	r0, [r0, #0]
1000db40:	2802      	cmp	r0, #2
1000db42:	d108      	bne.n	1000db56 <ble_pair_request_handler+0x3a>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRING;
1000db44:	014a      	lsls	r2, r1, #5
1000db46:	1a52      	subs	r2, r2, r1
1000db48:	0095      	lsls	r5, r2, #2
1000db4a:	4a4d      	ldr	r2, [pc, #308]	; (1000dc80 <ble_pair_request_handler+0x164>)
1000db4c:	1952      	adds	r2, r2, r5
1000db4e:	325e      	adds	r2, #94	; 0x5e
1000db50:	2103      	movs	r1, #3
1000db52:	7011      	strb	r1, [r2, #0]
			break;
1000db54:	e005      	b.n	1000db62 <ble_pair_request_handler+0x46>
	at_ble_pair_features_t features;
	uint8_t i = 0, idx;
	at_ble_pair_request_t* pair_req;
	pair_req = (at_ble_pair_request_t*)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000db56:	3301      	adds	r3, #1
1000db58:	b2db      	uxtb	r3, r3
1000db5a:	3101      	adds	r1, #1
1000db5c:	327c      	adds	r2, #124	; 0x7c
1000db5e:	2b05      	cmp	r3, #5
1000db60:	d1e8      	bne.n	1000db34 <ble_pair_request_handler+0x18>
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRING;
			break;
		}
	}
	
	features.desired_auth =  BLE_AUTHENTICATION_LEVEL; 
1000db62:	aa01      	add	r2, sp, #4
1000db64:	2100      	movs	r1, #0
1000db66:	7211      	strb	r1, [r2, #8]
	features.bond = BLE_BOND_REQ;
1000db68:	7091      	strb	r1, [r2, #2]
	features.mitm_protection = BLE_MITM_REQ;
1000db6a:	7051      	strb	r1, [r2, #1]
	/* Device capabilities is display only , key will be generated
	and displayed */
	features.io_cababilities = BLE_IO_CAPABALITIES;
1000db6c:	2003      	movs	r0, #3
1000db6e:	7010      	strb	r0, [r2, #0]
	features.oob_avaiable = BLE_OOB_REQ;
1000db70:	70d1      	strb	r1, [r2, #3]
	
	/* Distribution of LTK is required */
	if (ble_dev_info[idx].conn_info.peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE)
1000db72:	001e      	movs	r6, r3
1000db74:	015a      	lsls	r2, r3, #5
1000db76:	1ad2      	subs	r2, r2, r3
1000db78:	0092      	lsls	r2, r2, #2
1000db7a:	4941      	ldr	r1, [pc, #260]	; (1000dc80 <ble_pair_request_handler+0x164>)
1000db7c:	5c52      	ldrb	r2, [r2, r1]
1000db7e:	2a02      	cmp	r2, #2
1000db80:	d104      	bne.n	1000db8c <ble_pair_request_handler+0x70>
	{
		/* Distribution of IRK is required */
		features.initiator_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000db82:	aa01      	add	r2, sp, #4
1000db84:	2103      	movs	r1, #3
1000db86:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000db88:	71d1      	strb	r1, [r2, #7]
1000db8a:	e003      	b.n	1000db94 <ble_pair_request_handler+0x78>
	}
	else
	{
		features.initiator_keys =   AT_BLE_KEY_DIST_ENC;
1000db8c:	aa01      	add	r2, sp, #4
1000db8e:	2101      	movs	r1, #1
1000db90:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   AT_BLE_KEY_DIST_ENC;
1000db92:	71d1      	strb	r1, [r2, #7]
	}
			
	features.max_key_size = 16;
1000db94:	aa01      	add	r2, sp, #4
1000db96:	2110      	movs	r1, #16
1000db98:	7151      	strb	r1, [r2, #5]
	features.min_key_size = 16;
1000db9a:	7111      	strb	r1, [r2, #4]
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
1000db9c:	0172      	lsls	r2, r6, #5
1000db9e:	1b92      	subs	r2, r2, r6
1000dba0:	0092      	lsls	r2, r2, #2
1000dba2:	4937      	ldr	r1, [pc, #220]	; (1000dc80 <ble_pair_request_handler+0x164>)
1000dba4:	188a      	adds	r2, r1, r2
1000dba6:	7e12      	ldrb	r2, [r2, #24]
1000dba8:	2a40      	cmp	r2, #64	; 0x40
1000dbaa:	d142      	bne.n	1000dc32 <ble_pair_request_handler+0x116>
1000dbac:	015f      	lsls	r7, r3, #5
1000dbae:	1afb      	subs	r3, r7, r3
1000dbb0:	009b      	lsls	r3, r3, #2
1000dbb2:	469b      	mov	fp, r3
1000dbb4:	001c      	movs	r4, r3
1000dbb6:	3460      	adds	r4, #96	; 0x60
1000dbb8:	1864      	adds	r4, r4, r1
1000dbba:	465d      	mov	r5, fp
1000dbbc:	3568      	adds	r5, #104	; 0x68
1000dbbe:	186d      	adds	r5, r5, r1
1000dbc0:	0027      	movs	r7, r4
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
		{						
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000dbc2:	4b30      	ldr	r3, [pc, #192]	; (1000dc84 <ble_pair_request_handler+0x168>)
1000dbc4:	469a      	mov	sl, r3
1000dbc6:	230f      	movs	r3, #15
1000dbc8:	4699      	mov	r9, r3
1000dbca:	47d0      	blx	sl
1000dbcc:	464b      	mov	r3, r9
1000dbce:	4018      	ands	r0, r3
1000dbd0:	7038      	strb	r0, [r7, #0]
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
1000dbd2:	47d0      	blx	sl
1000dbd4:	464b      	mov	r3, r9
1000dbd6:	4018      	ands	r0, r3
1000dbd8:	74b8      	strb	r0, [r7, #18]
1000dbda:	3701      	adds	r7, #1
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
1000dbdc:	42af      	cmp	r7, r5
1000dbde:	d1f4      	bne.n	1000dbca <ble_pair_request_handler+0xae>
1000dbe0:	465b      	mov	r3, fp
1000dbe2:	3370      	adds	r3, #112	; 0x70
1000dbe4:	4f26      	ldr	r7, [pc, #152]	; (1000dc80 <ble_pair_request_handler+0x164>)
1000dbe6:	19df      	adds	r7, r3, r7
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000dbe8:	4b26      	ldr	r3, [pc, #152]	; (1000dc84 <ble_pair_request_handler+0x168>)
1000dbea:	469a      	mov	sl, r3
1000dbec:	230f      	movs	r3, #15
1000dbee:	4699      	mov	r9, r3
1000dbf0:	47d0      	blx	sl
1000dbf2:	464b      	mov	r3, r9
1000dbf4:	4018      	ands	r0, r3
1000dbf6:	7028      	strb	r0, [r5, #0]
1000dbf8:	3501      	adds	r5, #1
		{						
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
1000dbfa:	42bd      	cmp	r5, r7
1000dbfc:	d1f8      	bne.n	1000dbf0 <ble_pair_request_handler+0xd4>
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
		}
		DBG_LOG_DEV("Generated LTK: ");
1000dbfe:	4822      	ldr	r0, [pc, #136]	; (1000dc88 <ble_pair_request_handler+0x16c>)
1000dc00:	4b22      	ldr	r3, [pc, #136]	; (1000dc8c <ble_pair_request_handler+0x170>)
1000dc02:	4798      	blx	r3
1000dc04:	4822      	ldr	r0, [pc, #136]	; (1000dc90 <ble_pair_request_handler+0x174>)
1000dc06:	4b23      	ldr	r3, [pc, #140]	; (1000dc94 <ble_pair_request_handler+0x178>)
1000dc08:	4798      	blx	r3
		for (i = 0; i < 16; i++)
		{
			DBG_LOG_CONT_DEV("0x%02X ", ble_dev_info[idx].host_ltk.key[i]);
1000dc0a:	4d22      	ldr	r5, [pc, #136]	; (1000dc94 <ble_pair_request_handler+0x178>)
1000dc0c:	7821      	ldrb	r1, [r4, #0]
1000dc0e:	4822      	ldr	r0, [pc, #136]	; (1000dc98 <ble_pair_request_handler+0x17c>)
1000dc10:	47a8      	blx	r5
1000dc12:	3401      	adds	r4, #1
		for(i=8 ; i<16 ;i++)
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
		}
		DBG_LOG_DEV("Generated LTK: ");
		for (i = 0; i < 16; i++)
1000dc14:	42bc      	cmp	r4, r7
1000dc16:	d1f9      	bne.n	1000dc0c <ble_pair_request_handler+0xf0>
		{
			DBG_LOG_CONT_DEV("0x%02X ", ble_dev_info[idx].host_ltk.key[i]);
		}
		
		ble_dev_info[idx].host_ltk.ediv = rand()&0xffff;
1000dc18:	4b1a      	ldr	r3, [pc, #104]	; (1000dc84 <ble_pair_request_handler+0x168>)
1000dc1a:	4798      	blx	r3
1000dc1c:	0173      	lsls	r3, r6, #5
1000dc1e:	1b9b      	subs	r3, r3, r6
1000dc20:	009b      	lsls	r3, r3, #2
1000dc22:	4a17      	ldr	r2, [pc, #92]	; (1000dc80 <ble_pair_request_handler+0x164>)
1000dc24:	18d3      	adds	r3, r2, r3
1000dc26:	001a      	movs	r2, r3
1000dc28:	3270      	adds	r2, #112	; 0x70
1000dc2a:	8010      	strh	r0, [r2, #0]
		ble_dev_info[idx].host_ltk.key_size = 16;
1000dc2c:	337a      	adds	r3, #122	; 0x7a
1000dc2e:	2210      	movs	r2, #16
1000dc30:	701a      	strb	r2, [r3, #0]
		/* Bonding information already exists */
		
	}

	/* Send pairing response */
	DBG_LOG_DEV("Sending pairing response");
1000dc32:	4815      	ldr	r0, [pc, #84]	; (1000dc88 <ble_pair_request_handler+0x16c>)
1000dc34:	4b15      	ldr	r3, [pc, #84]	; (1000dc8c <ble_pair_request_handler+0x170>)
1000dc36:	4798      	blx	r3
1000dc38:	4818      	ldr	r0, [pc, #96]	; (1000dc9c <ble_pair_request_handler+0x180>)
1000dc3a:	4b16      	ldr	r3, [pc, #88]	; (1000dc94 <ble_pair_request_handler+0x178>)
1000dc3c:	4798      	blx	r3

	if(at_ble_authenticate(pair_req->handle, &features, &ble_dev_info[idx].host_ltk, NULL) != AT_BLE_SUCCESS)
1000dc3e:	0173      	lsls	r3, r6, #5
1000dc40:	1b9b      	subs	r3, r3, r6
1000dc42:	009b      	lsls	r3, r3, #2
1000dc44:	3360      	adds	r3, #96	; 0x60
1000dc46:	4a0e      	ldr	r2, [pc, #56]	; (1000dc80 <ble_pair_request_handler+0x164>)
1000dc48:	189a      	adds	r2, r3, r2
1000dc4a:	4643      	mov	r3, r8
1000dc4c:	8818      	ldrh	r0, [r3, #0]
1000dc4e:	2300      	movs	r3, #0
1000dc50:	a901      	add	r1, sp, #4
1000dc52:	4c13      	ldr	r4, [pc, #76]	; (1000dca0 <ble_pair_request_handler+0x184>)
1000dc54:	47a0      	blx	r4
1000dc56:	2800      	cmp	r0, #0
1000dc58:	d00a      	beq.n	1000dc70 <ble_pair_request_handler+0x154>
	{
		features.bond = false;
1000dc5a:	ab01      	add	r3, sp, #4
1000dc5c:	2200      	movs	r2, #0
1000dc5e:	709a      	strb	r2, [r3, #2]
		features.mitm_protection = false;
1000dc60:	705a      	strb	r2, [r3, #1]
		DBG_LOG("Pair Request - Authentication Failed");
1000dc62:	4809      	ldr	r0, [pc, #36]	; (1000dc88 <ble_pair_request_handler+0x16c>)
1000dc64:	4b09      	ldr	r3, [pc, #36]	; (1000dc8c <ble_pair_request_handler+0x170>)
1000dc66:	4798      	blx	r3
1000dc68:	480e      	ldr	r0, [pc, #56]	; (1000dca4 <ble_pair_request_handler+0x188>)
1000dc6a:	4b0a      	ldr	r3, [pc, #40]	; (1000dc94 <ble_pair_request_handler+0x178>)
1000dc6c:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000dc6e:	20e2      	movs	r0, #226	; 0xe2
	}
	return AT_BLE_SUCCESS;
}
1000dc70:	b005      	add	sp, #20
1000dc72:	bc3c      	pop	{r2, r3, r4, r5}
1000dc74:	4690      	mov	r8, r2
1000dc76:	4699      	mov	r9, r3
1000dc78:	46a2      	mov	sl, r4
1000dc7a:	46ab      	mov	fp, r5
1000dc7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000dc7e:	46c0      	nop			; (mov r8, r8)
1000dc80:	10019b18 	.word	0x10019b18
1000dc84:	10014c55 	.word	0x10014c55
1000dc88:	10015df8 	.word	0x10015df8
1000dc8c:	10014c41 	.word	0x10014c41
1000dc90:	1001730c 	.word	0x1001730c
1000dc94:	10014b21 	.word	0x10014b21
1000dc98:	1001731c 	.word	0x1001731c
1000dc9c:	10017324 	.word	0x10017324
1000dca0:	10010f7d 	.word	0x10010f7d
1000dca4:	10017340 	.word	0x10017340

1000dca8 <ble_pair_key_request_handler>:

/** @brief function handles pair key request */
at_ble_status_t ble_pair_key_request_handler (void *params)
{
1000dca8:	b5f0      	push	{r4, r5, r6, r7, lr}
1000dcaa:	b085      	sub	sp, #20
1000dcac:	0005      	movs	r5, r0
	at_ble_pair_key_request_t *pair_key;
	pair_key = (at_ble_pair_key_request_t *)params;
	/* Passkey has fixed value in this example MSB */
	uint8_t passkey[6]={'1','2','3','4','5','6'};
1000dcae:	2206      	movs	r2, #6
1000dcb0:	493d      	ldr	r1, [pc, #244]	; (1000dda8 <ble_pair_key_request_handler+0x100>)
1000dcb2:	a802      	add	r0, sp, #8
1000dcb4:	4e3d      	ldr	r6, [pc, #244]	; (1000ddac <ble_pair_key_request_handler+0x104>)
1000dcb6:	47b0      	blx	r6
	uint8_t idx = 0;
        uint8_t pin;
        
	at_ble_pair_key_request_t pair_key_request;
        
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
1000dcb8:	ac01      	add	r4, sp, #4
1000dcba:	2204      	movs	r2, #4
1000dcbc:	0029      	movs	r1, r5
1000dcbe:	0020      	movs	r0, r4
1000dcc0:	47b0      	blx	r6
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
1000dcc2:	78e3      	ldrb	r3, [r4, #3]
1000dcc4:	2b00      	cmp	r3, #0
1000dcc6:	d162      	bne.n	1000dd8e <ble_pair_key_request_handler+0xe6>
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
1000dcc8:	4839      	ldr	r0, [pc, #228]	; (1000ddb0 <ble_pair_key_request_handler+0x108>)
1000dcca:	4b3a      	ldr	r3, [pc, #232]	; (1000ddb4 <ble_pair_key_request_handler+0x10c>)
1000dccc:	4798      	blx	r3
1000dcce:	483a      	ldr	r0, [pc, #232]	; (1000ddb8 <ble_pair_key_request_handler+0x110>)
1000dcd0:	4b3a      	ldr	r3, [pc, #232]	; (1000ddbc <ble_pair_key_request_handler+0x114>)
1000dcd2:	4798      	blx	r3
1000dcd4:	2600      	movs	r6, #0
		for (idx = 0; idx < 6;) {          
			pin = getchar_b11_timeout(CHECK_PAIRING_KEY_TIME_OUT);
1000dcd6:	4c3a      	ldr	r4, [pc, #232]	; (1000ddc0 <ble_pair_key_request_handler+0x118>)
				return AT_BLE_FAILURE;
			}
			
			if ((pin >= '0') && ( pin <= '9')) {
			  passkey[idx++] = pin;
			  DBG_LOG_CONT("%c", pin);
1000dcd8:	27ff      	movs	r7, #255	; 0xff
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
		for (idx = 0; idx < 6;) {          
			pin = getchar_b11_timeout(CHECK_PAIRING_KEY_TIME_OUT);
1000dcda:	201e      	movs	r0, #30
1000dcdc:	47a0      	blx	r4
1000dcde:	b2c3      	uxtb	r3, r0

			if (!pin) {
1000dce0:	2b00      	cmp	r3, #0
1000dce2:	d11a      	bne.n	1000dd1a <ble_pair_key_request_handler+0x72>
			DBG_LOG("Pin Timeout");
1000dce4:	4f32      	ldr	r7, [pc, #200]	; (1000ddb0 <ble_pair_key_request_handler+0x108>)
1000dce6:	0038      	movs	r0, r7
1000dce8:	4e32      	ldr	r6, [pc, #200]	; (1000ddb4 <ble_pair_key_request_handler+0x10c>)
1000dcea:	47b0      	blx	r6
1000dcec:	4835      	ldr	r0, [pc, #212]	; (1000ddc4 <ble_pair_key_request_handler+0x11c>)
1000dcee:	4c33      	ldr	r4, [pc, #204]	; (1000ddbc <ble_pair_key_request_handler+0x114>)
1000dcf0:	47a0      	blx	r4
				DBG_LOG("Disconnecting ...");
1000dcf2:	0038      	movs	r0, r7
1000dcf4:	47b0      	blx	r6
1000dcf6:	4834      	ldr	r0, [pc, #208]	; (1000ddc8 <ble_pair_key_request_handler+0x120>)
1000dcf8:	47a0      	blx	r4
				if (!(at_ble_disconnect(pair_key->handle,
1000dcfa:	8828      	ldrh	r0, [r5, #0]
1000dcfc:	2113      	movs	r1, #19
1000dcfe:	4b33      	ldr	r3, [pc, #204]	; (1000ddcc <ble_pair_key_request_handler+0x124>)
1000dd00:	4798      	blx	r3
1000dd02:	0003      	movs	r3, r0
							AT_BLE_TERMINATED_BY_USER) == AT_BLE_SUCCESS)) {
					DBG_LOG("Disconnect Request Failed");
				}
				return AT_BLE_FAILURE;
1000dd04:	20e2      	movs	r0, #226	; 0xe2
			pin = getchar_b11_timeout(CHECK_PAIRING_KEY_TIME_OUT);

			if (!pin) {
			DBG_LOG("Pin Timeout");
				DBG_LOG("Disconnecting ...");
				if (!(at_ble_disconnect(pair_key->handle,
1000dd06:	2b00      	cmp	r3, #0
1000dd08:	d04c      	beq.n	1000dda4 <ble_pair_key_request_handler+0xfc>
							AT_BLE_TERMINATED_BY_USER) == AT_BLE_SUCCESS)) {
					DBG_LOG("Disconnect Request Failed");
1000dd0a:	4829      	ldr	r0, [pc, #164]	; (1000ddb0 <ble_pair_key_request_handler+0x108>)
1000dd0c:	4b29      	ldr	r3, [pc, #164]	; (1000ddb4 <ble_pair_key_request_handler+0x10c>)
1000dd0e:	4798      	blx	r3
1000dd10:	482f      	ldr	r0, [pc, #188]	; (1000ddd0 <ble_pair_key_request_handler+0x128>)
1000dd12:	4b2a      	ldr	r3, [pc, #168]	; (1000ddbc <ble_pair_key_request_handler+0x114>)
1000dd14:	4798      	blx	r3
				}
				return AT_BLE_FAILURE;
1000dd16:	20e2      	movs	r0, #226	; 0xe2
1000dd18:	e044      	b.n	1000dda4 <ble_pair_key_request_handler+0xfc>
			}
			
			if ((pin >= '0') && ( pin <= '9')) {
1000dd1a:	001a      	movs	r2, r3
1000dd1c:	3a30      	subs	r2, #48	; 0x30
1000dd1e:	2a09      	cmp	r2, #9
1000dd20:	d8db      	bhi.n	1000dcda <ble_pair_key_request_handler+0x32>
			  passkey[idx++] = pin;
1000dd22:	aa02      	add	r2, sp, #8
1000dd24:	54b3      	strb	r3, [r6, r2]
			  DBG_LOG_CONT("%c", pin);
1000dd26:	4038      	ands	r0, r7
1000dd28:	4b2a      	ldr	r3, [pc, #168]	; (1000ddd4 <ble_pair_key_request_handler+0x12c>)
1000dd2a:	4798      	blx	r3
1000dd2c:	3601      	adds	r6, #1
        
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
		for (idx = 0; idx < 6;) {          
1000dd2e:	2e06      	cmp	r6, #6
1000dd30:	d026      	beq.n	1000dd80 <ble_pair_key_request_handler+0xd8>
1000dd32:	e7d2      	b.n	1000dcda <ble_pair_key_request_handler+0x32>
          {
            DBG_LOG("Entered Pass-code:");
          }
          else
          {
            DBG_LOG("Please Enter the following Pass-code(on other Device):");
1000dd34:	481e      	ldr	r0, [pc, #120]	; (1000ddb0 <ble_pair_key_request_handler+0x108>)
1000dd36:	4b1f      	ldr	r3, [pc, #124]	; (1000ddb4 <ble_pair_key_request_handler+0x10c>)
1000dd38:	4798      	blx	r3
1000dd3a:	4827      	ldr	r0, [pc, #156]	; (1000ddd8 <ble_pair_key_request_handler+0x130>)
1000dd3c:	4b1f      	ldr	r3, [pc, #124]	; (1000ddbc <ble_pair_key_request_handler+0x114>)
1000dd3e:	4798      	blx	r3
	at_ble_pair_key_request_t pair_key_request;
        
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
1000dd40:	2400      	movs	r4, #0
          
          /* Convert passkey to ASCII format */
          for(idx=0; idx<AT_BLE_PASSKEY_LEN; idx++)
          {
                  passkey[idx] = (passkey[idx]);
                  DBG_LOG_CONT("%c",passkey[idx]);
1000dd42:	4e24      	ldr	r6, [pc, #144]	; (1000ddd4 <ble_pair_key_request_handler+0x12c>)
          }
          
          /* Convert passkey to ASCII format */
          for(idx=0; idx<AT_BLE_PASSKEY_LEN; idx++)
          {
                  passkey[idx] = (passkey[idx]);
1000dd44:	ab02      	add	r3, sp, #8
                  DBG_LOG_CONT("%c",passkey[idx]);
1000dd46:	5ce0      	ldrb	r0, [r4, r3]
1000dd48:	47b0      	blx	r6
1000dd4a:	3401      	adds	r4, #1
          {
            DBG_LOG("Please Enter the following Pass-code(on other Device):");
          }
          
          /* Convert passkey to ASCII format */
          for(idx=0; idx<AT_BLE_PASSKEY_LEN; idx++)
1000dd4c:	2c06      	cmp	r4, #6
1000dd4e:	d1f9      	bne.n	1000dd44 <ble_pair_key_request_handler+0x9c>
          {
                  passkey[idx] = (passkey[idx]);
                  DBG_LOG_CONT("%c",passkey[idx]);
          }		
          
          if(!((at_ble_pair_key_reply(pair_key->handle, pair_key_request.type, passkey)) == AT_BLE_SUCCESS))
1000dd50:	ab01      	add	r3, sp, #4
1000dd52:	7899      	ldrb	r1, [r3, #2]
1000dd54:	8828      	ldrh	r0, [r5, #0]
1000dd56:	aa02      	add	r2, sp, #8
1000dd58:	4b20      	ldr	r3, [pc, #128]	; (1000dddc <ble_pair_key_request_handler+0x134>)
1000dd5a:	4798      	blx	r3
1000dd5c:	2800      	cmp	r0, #0
1000dd5e:	d021      	beq.n	1000dda4 <ble_pair_key_request_handler+0xfc>
          {
                  DBG_LOG("Pair-key reply failed");
1000dd60:	4813      	ldr	r0, [pc, #76]	; (1000ddb0 <ble_pair_key_request_handler+0x108>)
1000dd62:	4b14      	ldr	r3, [pc, #80]	; (1000ddb4 <ble_pair_key_request_handler+0x10c>)
1000dd64:	4798      	blx	r3
1000dd66:	481e      	ldr	r0, [pc, #120]	; (1000dde0 <ble_pair_key_request_handler+0x138>)
1000dd68:	4b14      	ldr	r3, [pc, #80]	; (1000ddbc <ble_pair_key_request_handler+0x114>)
1000dd6a:	4798      	blx	r3
		if(pair_key_request.type == AT_BLE_PAIR_OOB)
		{
			DBG_LOG("OOB Feature Not supported");
		}
	}
	return AT_BLE_SUCCESS;	
1000dd6c:	2000      	movs	r0, #0
1000dd6e:	e019      	b.n	1000dda4 <ble_pair_key_request_handler+0xfc>
	}
	else 
	{
		if(pair_key_request.type == AT_BLE_PAIR_OOB)
		{
			DBG_LOG("OOB Feature Not supported");
1000dd70:	480f      	ldr	r0, [pc, #60]	; (1000ddb0 <ble_pair_key_request_handler+0x108>)
1000dd72:	4b10      	ldr	r3, [pc, #64]	; (1000ddb4 <ble_pair_key_request_handler+0x10c>)
1000dd74:	4798      	blx	r3
1000dd76:	481b      	ldr	r0, [pc, #108]	; (1000dde4 <ble_pair_key_request_handler+0x13c>)
1000dd78:	4b10      	ldr	r3, [pc, #64]	; (1000ddbc <ble_pair_key_request_handler+0x114>)
1000dd7a:	4798      	blx	r3
		}
	}
	return AT_BLE_SUCCESS;	
1000dd7c:	2000      	movs	r0, #0
1000dd7e:	e011      	b.n	1000dda4 <ble_pair_key_request_handler+0xfc>
	if(((pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_DISPLAY) &&
	   (pair_key_request.type == AT_BLE_PAIR_PASSKEY)) || (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY))
	{
          if(pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY)
          {
            DBG_LOG("Entered Pass-code:");
1000dd80:	480b      	ldr	r0, [pc, #44]	; (1000ddb0 <ble_pair_key_request_handler+0x108>)
1000dd82:	4b0c      	ldr	r3, [pc, #48]	; (1000ddb4 <ble_pair_key_request_handler+0x10c>)
1000dd84:	4798      	blx	r3
1000dd86:	4818      	ldr	r0, [pc, #96]	; (1000dde8 <ble_pair_key_request_handler+0x140>)
1000dd88:	4b0c      	ldr	r3, [pc, #48]	; (1000ddbc <ble_pair_key_request_handler+0x114>)
1000dd8a:	4798      	blx	r3
1000dd8c:	e7d8      	b.n	1000dd40 <ble_pair_key_request_handler+0x98>
			} 
	  }
	}	
	
	/* Display passkey */
	if(((pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_DISPLAY) &&
1000dd8e:	ab01      	add	r3, sp, #4
1000dd90:	885a      	ldrh	r2, [r3, #2]
1000dd92:	2380      	movs	r3, #128	; 0x80
1000dd94:	005b      	lsls	r3, r3, #1
1000dd96:	429a      	cmp	r2, r3
1000dd98:	d0cc      	beq.n	1000dd34 <ble_pair_key_request_handler+0x8c>
                  DBG_LOG("Pair-key reply failed");
          }
	}
	else 
	{
		if(pair_key_request.type == AT_BLE_PAIR_OOB)
1000dd9a:	ab01      	add	r3, sp, #4
1000dd9c:	789b      	ldrb	r3, [r3, #2]
1000dd9e:	2b01      	cmp	r3, #1
1000dda0:	d0e6      	beq.n	1000dd70 <ble_pair_key_request_handler+0xc8>
		{
			DBG_LOG("OOB Feature Not supported");
		}
	}
	return AT_BLE_SUCCESS;	
1000dda2:	2000      	movs	r0, #0
}
1000dda4:	b005      	add	sp, #20
1000dda6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000dda8:	10016f28 	.word	0x10016f28
1000ddac:	100149c7 	.word	0x100149c7
1000ddb0:	10015df8 	.word	0x10015df8
1000ddb4:	10014c41 	.word	0x10014c41
1000ddb8:	10017368 	.word	0x10017368
1000ddbc:	10014b21 	.word	0x10014b21
1000ddc0:	1000eac5 	.word	0x1000eac5
1000ddc4:	10017390 	.word	0x10017390
1000ddc8:	1001739c 	.word	0x1001739c
1000ddcc:	10010585 	.word	0x10010585
1000ddd0:	10017248 	.word	0x10017248
1000ddd4:	10014b55 	.word	0x10014b55
1000ddd8:	100173b0 	.word	0x100173b0
1000dddc:	100110ad 	.word	0x100110ad
1000dde0:	100173e8 	.word	0x100173e8
1000dde4:	10017400 	.word	0x10017400
1000dde8:	1001741c 	.word	0x1001741c

1000ddec <ble_encryption_request_handler>:
	return AT_BLE_SUCCESS;
}

/** @brief function handles encryption requests */
at_ble_status_t ble_encryption_request_handler(void *params)
{
1000ddec:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ddee:	465f      	mov	r7, fp
1000ddf0:	4656      	mov	r6, sl
1000ddf2:	464d      	mov	r5, r9
1000ddf4:	b4e0      	push	{r5, r6, r7}
1000ddf6:	0006      	movs	r6, r0
	uint8_t idx;
	enc_req = (at_ble_encryption_request_t *)params;

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == enc_req->handle) && (ble_dev_info[idx].conn_state != BLE_DEVICE_DISCONNECTED) &&
1000ddf8:	8800      	ldrh	r0, [r0, #0]
1000ddfa:	4b49      	ldr	r3, [pc, #292]	; (1000df20 <ble_encryption_request_handler+0x134>)
1000ddfc:	2200      	movs	r2, #0
	bool key_found = false;
	bool device_found = false;
	uint8_t idx;
	enc_req = (at_ble_encryption_request_t *)params;

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000ddfe:	2400      	movs	r4, #0
	{
		if((ble_dev_info[idx].conn_info.handle == enc_req->handle) && (ble_dev_info[idx].conn_state != BLE_DEVICE_DISCONNECTED) &&
1000de00:	8919      	ldrh	r1, [r3, #8]
1000de02:	4281      	cmp	r1, r0
1000de04:	d137      	bne.n	1000de76 <ble_encryption_request_handler+0x8a>
1000de06:	0019      	movs	r1, r3
1000de08:	315e      	adds	r1, #94	; 0x5e
1000de0a:	7809      	ldrb	r1, [r1, #0]
1000de0c:	2901      	cmp	r1, #1
1000de0e:	d932      	bls.n	1000de76 <ble_encryption_request_handler+0x8a>
		(ble_dev_info[idx].conn_state != BLE_DEVICE_DEFAULT_IDLE))
		{
			device_found = true;
			ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_STATE;
1000de10:	4f43      	ldr	r7, [pc, #268]	; (1000df20 <ble_encryption_request_handler+0x134>)
1000de12:	0153      	lsls	r3, r2, #5
1000de14:	1a9d      	subs	r5, r3, r2
1000de16:	00ad      	lsls	r5, r5, #2
1000de18:	197d      	adds	r5, r7, r5
1000de1a:	355e      	adds	r5, #94	; 0x5e
1000de1c:	2306      	movs	r3, #6
1000de1e:	702b      	strb	r3, [r5, #0]
			DBG_LOG_DEV("ENC-Req: Conn Handle Device Found:hdl:%d", enc_req->handle);
1000de20:	4840      	ldr	r0, [pc, #256]	; (1000df24 <ble_encryption_request_handler+0x138>)
1000de22:	4b41      	ldr	r3, [pc, #260]	; (1000df28 <ble_encryption_request_handler+0x13c>)
1000de24:	469a      	mov	sl, r3
1000de26:	4798      	blx	r3
1000de28:	8831      	ldrh	r1, [r6, #0]
1000de2a:	4840      	ldr	r0, [pc, #256]	; (1000df2c <ble_encryption_request_handler+0x140>)
1000de2c:	4b40      	ldr	r3, [pc, #256]	; (1000df30 <ble_encryption_request_handler+0x144>)
1000de2e:	4699      	mov	r9, r3
1000de30:	4798      	blx	r3
		}
	}
	
	if (device_found)
	{
		DBG_LOG_DEV("host device ediv %x",ble_dev_info[idx].host_ltk.ediv);
1000de32:	483c      	ldr	r0, [pc, #240]	; (1000df24 <ble_encryption_request_handler+0x138>)
1000de34:	47d0      	blx	sl
1000de36:	0163      	lsls	r3, r4, #5
1000de38:	1b1b      	subs	r3, r3, r4
1000de3a:	009b      	lsls	r3, r3, #2
1000de3c:	18ff      	adds	r7, r7, r3
1000de3e:	2370      	movs	r3, #112	; 0x70
1000de40:	469b      	mov	fp, r3
1000de42:	44bb      	add	fp, r7
1000de44:	465b      	mov	r3, fp
1000de46:	8819      	ldrh	r1, [r3, #0]
1000de48:	483a      	ldr	r0, [pc, #232]	; (1000df34 <ble_encryption_request_handler+0x148>)
1000de4a:	47c8      	blx	r9
		DBG_LOG_DEV("peer device ediv %x",ble_dev_info[idx].bond_info.peer_ltk.ediv);
1000de4c:	4835      	ldr	r0, [pc, #212]	; (1000df24 <ble_encryption_request_handler+0x138>)
1000de4e:	47d0      	blx	sl
1000de50:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
1000de52:	4839      	ldr	r0, [pc, #228]	; (1000df38 <ble_encryption_request_handler+0x14c>)
1000de54:	47c8      	blx	r9
		DBG_LOG_DEV("enc_req ediv %x", enc_req->ediv);
1000de56:	4833      	ldr	r0, [pc, #204]	; (1000df24 <ble_encryption_request_handler+0x138>)
1000de58:	47d0      	blx	sl
1000de5a:	8871      	ldrh	r1, [r6, #2]
1000de5c:	4837      	ldr	r0, [pc, #220]	; (1000df3c <ble_encryption_request_handler+0x150>)
1000de5e:	47c8      	blx	r9
		DBG_LOG_DEV("The index is %d",idx);
1000de60:	4830      	ldr	r0, [pc, #192]	; (1000df24 <ble_encryption_request_handler+0x138>)
1000de62:	47d0      	blx	sl
1000de64:	0021      	movs	r1, r4
1000de66:	4836      	ldr	r0, [pc, #216]	; (1000df40 <ble_encryption_request_handler+0x154>)
1000de68:	47c8      	blx	r9
		if((ble_dev_info[idx].host_ltk.ediv == enc_req->ediv)
1000de6a:	465b      	mov	r3, fp
1000de6c:	881a      	ldrh	r2, [r3, #0]
1000de6e:	8873      	ldrh	r3, [r6, #2]
1000de70:	429a      	cmp	r2, r3
1000de72:	d12a      	bne.n	1000deca <ble_encryption_request_handler+0xde>
1000de74:	e006      	b.n	1000de84 <ble_encryption_request_handler+0x98>
	bool key_found = false;
	bool device_found = false;
	uint8_t idx;
	enc_req = (at_ble_encryption_request_t *)params;

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000de76:	3401      	adds	r4, #1
1000de78:	b2e4      	uxtb	r4, r4
1000de7a:	3201      	adds	r2, #1
1000de7c:	337c      	adds	r3, #124	; 0x7c
1000de7e:	2c05      	cmp	r4, #5
1000de80:	d1be      	bne.n	1000de00 <ble_encryption_request_handler+0x14>
1000de82:	e022      	b.n	1000deca <ble_encryption_request_handler+0xde>
		DBG_LOG_DEV("host device ediv %x",ble_dev_info[idx].host_ltk.ediv);
		DBG_LOG_DEV("peer device ediv %x",ble_dev_info[idx].bond_info.peer_ltk.ediv);
		DBG_LOG_DEV("enc_req ediv %x", enc_req->ediv);
		DBG_LOG_DEV("The index is %d",idx);
		if((ble_dev_info[idx].host_ltk.ediv == enc_req->ediv)
		&& !memcmp(&enc_req->nb[0],&ble_dev_info[idx].host_ltk.nb[0],8))
1000de84:	0161      	lsls	r1, r4, #5
1000de86:	1b09      	subs	r1, r1, r4
1000de88:	0089      	lsls	r1, r1, #2
1000de8a:	4b25      	ldr	r3, [pc, #148]	; (1000df20 <ble_encryption_request_handler+0x134>)
1000de8c:	1859      	adds	r1, r3, r1
1000de8e:	3172      	adds	r1, #114	; 0x72
1000de90:	1d30      	adds	r0, r6, #4
1000de92:	2208      	movs	r2, #8
1000de94:	4b2b      	ldr	r3, [pc, #172]	; (1000df44 <ble_encryption_request_handler+0x158>)
1000de96:	4798      	blx	r3
1000de98:	2800      	cmp	r0, #0
1000de9a:	d116      	bne.n	1000deca <ble_encryption_request_handler+0xde>
		{
			key_found = true;
			DBG_LOG_DEV("ENC-Req: Key Found");
1000de9c:	4821      	ldr	r0, [pc, #132]	; (1000df24 <ble_encryption_request_handler+0x138>)
1000de9e:	4b22      	ldr	r3, [pc, #136]	; (1000df28 <ble_encryption_request_handler+0x13c>)
1000dea0:	4798      	blx	r3
1000dea2:	4829      	ldr	r0, [pc, #164]	; (1000df48 <ble_encryption_request_handler+0x15c>)
1000dea4:	4b22      	ldr	r3, [pc, #136]	; (1000df30 <ble_encryption_request_handler+0x144>)
1000dea6:	4798      	blx	r3
	    DBG_LOG("Please unpair the device from peer device(mobile) settings menu and start pairing again");
		at_ble_disconnect(ble_dev_info[idx].conn_info.handle, AT_BLE_AUTH_FAILURE);
		return AT_BLE_FAILURE;
    }

	if(!(at_ble_encryption_request_reply(enc_req->handle, ble_dev_info[idx].bond_info.auth, key_found, &ble_dev_info[idx].host_ltk) == AT_BLE_SUCCESS))
1000dea8:	0162      	lsls	r2, r4, #5
1000deaa:	1b13      	subs	r3, r2, r4
1000deac:	009b      	lsls	r3, r3, #2
1000deae:	3360      	adds	r3, #96	; 0x60
1000deb0:	491b      	ldr	r1, [pc, #108]	; (1000df20 <ble_encryption_request_handler+0x134>)
1000deb2:	185b      	adds	r3, r3, r1
1000deb4:	1b12      	subs	r2, r2, r4
1000deb6:	0092      	lsls	r2, r2, #2
1000deb8:	188a      	adds	r2, r1, r2
1000deba:	7d11      	ldrb	r1, [r2, #20]
1000debc:	8830      	ldrh	r0, [r6, #0]
1000debe:	2201      	movs	r2, #1
1000dec0:	4c22      	ldr	r4, [pc, #136]	; (1000df4c <ble_encryption_request_handler+0x160>)
1000dec2:	47a0      	blx	r4
1000dec4:	1e04      	subs	r4, r0, #0
1000dec6:	d01e      	beq.n	1000df06 <ble_encryption_request_handler+0x11a>
1000dec8:	e015      	b.n	1000def6 <ble_encryption_request_handler+0x10a>
	}
	
	
    if(key_found == false)
    {
	    DBG_LOG("Pairing information of peer device is not available.");
1000deca:	4f16      	ldr	r7, [pc, #88]	; (1000df24 <ble_encryption_request_handler+0x138>)
1000decc:	0038      	movs	r0, r7
1000dece:	4e16      	ldr	r6, [pc, #88]	; (1000df28 <ble_encryption_request_handler+0x13c>)
1000ded0:	47b0      	blx	r6
1000ded2:	481f      	ldr	r0, [pc, #124]	; (1000df50 <ble_encryption_request_handler+0x164>)
1000ded4:	4d16      	ldr	r5, [pc, #88]	; (1000df30 <ble_encryption_request_handler+0x144>)
1000ded6:	47a8      	blx	r5
	    DBG_LOG("Please unpair the device from peer device(mobile) settings menu and start pairing again");
1000ded8:	0038      	movs	r0, r7
1000deda:	47b0      	blx	r6
1000dedc:	481d      	ldr	r0, [pc, #116]	; (1000df54 <ble_encryption_request_handler+0x168>)
1000dede:	47a8      	blx	r5
		at_ble_disconnect(ble_dev_info[idx].conn_info.handle, AT_BLE_AUTH_FAILURE);
1000dee0:	0163      	lsls	r3, r4, #5
1000dee2:	1b1c      	subs	r4, r3, r4
1000dee4:	00a4      	lsls	r4, r4, #2
1000dee6:	4b0e      	ldr	r3, [pc, #56]	; (1000df20 <ble_encryption_request_handler+0x134>)
1000dee8:	191c      	adds	r4, r3, r4
1000deea:	8920      	ldrh	r0, [r4, #8]
1000deec:	2105      	movs	r1, #5
1000deee:	4b1a      	ldr	r3, [pc, #104]	; (1000df58 <ble_encryption_request_handler+0x16c>)
1000def0:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000def2:	24e2      	movs	r4, #226	; 0xe2
1000def4:	e00d      	b.n	1000df12 <ble_encryption_request_handler+0x126>
    }

	if(!(at_ble_encryption_request_reply(enc_req->handle, ble_dev_info[idx].bond_info.auth, key_found, &ble_dev_info[idx].host_ltk) == AT_BLE_SUCCESS))
	{
		DBG_LOG("Encryption Request Reply Failed");
1000def6:	480b      	ldr	r0, [pc, #44]	; (1000df24 <ble_encryption_request_handler+0x138>)
1000def8:	4b0b      	ldr	r3, [pc, #44]	; (1000df28 <ble_encryption_request_handler+0x13c>)
1000defa:	4798      	blx	r3
1000defc:	4817      	ldr	r0, [pc, #92]	; (1000df5c <ble_encryption_request_handler+0x170>)
1000defe:	4b0c      	ldr	r3, [pc, #48]	; (1000df30 <ble_encryption_request_handler+0x144>)
1000df00:	4798      	blx	r3
	}
	else
	{      
		DBG_LOG_DEV("Encryption Request Reply");
	}
	return AT_BLE_SUCCESS;
1000df02:	2400      	movs	r4, #0
1000df04:	e005      	b.n	1000df12 <ble_encryption_request_handler+0x126>
	{
		DBG_LOG("Encryption Request Reply Failed");
	}
	else
	{      
		DBG_LOG_DEV("Encryption Request Reply");
1000df06:	4807      	ldr	r0, [pc, #28]	; (1000df24 <ble_encryption_request_handler+0x138>)
1000df08:	4b07      	ldr	r3, [pc, #28]	; (1000df28 <ble_encryption_request_handler+0x13c>)
1000df0a:	4798      	blx	r3
1000df0c:	4814      	ldr	r0, [pc, #80]	; (1000df60 <ble_encryption_request_handler+0x174>)
1000df0e:	4b08      	ldr	r3, [pc, #32]	; (1000df30 <ble_encryption_request_handler+0x144>)
1000df10:	4798      	blx	r3
	}
	return AT_BLE_SUCCESS;
}
1000df12:	0020      	movs	r0, r4
1000df14:	bc1c      	pop	{r2, r3, r4}
1000df16:	4691      	mov	r9, r2
1000df18:	469a      	mov	sl, r3
1000df1a:	46a3      	mov	fp, r4
1000df1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000df1e:	46c0      	nop			; (mov r8, r8)
1000df20:	10019b18 	.word	0x10019b18
1000df24:	10015df8 	.word	0x10015df8
1000df28:	10014c41 	.word	0x10014c41
1000df2c:	10017430 	.word	0x10017430
1000df30:	10014b21 	.word	0x10014b21
1000df34:	1001745c 	.word	0x1001745c
1000df38:	10017470 	.word	0x10017470
1000df3c:	10017484 	.word	0x10017484
1000df40:	10017494 	.word	0x10017494
1000df44:	100149a9 	.word	0x100149a9
1000df48:	100174a4 	.word	0x100174a4
1000df4c:	100111e1 	.word	0x100111e1
1000df50:	100174b8 	.word	0x100174b8
1000df54:	100174f0 	.word	0x100174f0
1000df58:	10010585 	.word	0x10010585
1000df5c:	10017548 	.word	0x10017548
1000df60:	10017568 	.word	0x10017568

1000df64 <ble_mgr_events_callback_handler>:
}

bool ble_mgr_events_callback_handler(ble_mgr_event_cb_t event_cb_type, 
									ble_mgr_event_t event_type,
									const ble_event_callback_t *ble_event_handler)
{
1000df64:	b530      	push	{r4, r5, lr}
	uint8_t idx;
	uint8_t max_event_handler = 0;
	bool status = true;
	const ble_event_callback_t **ble_event_cb_ptr = NULL;
	if (ble_event_handler != NULL)
1000df66:	2a00      	cmp	r2, #0
1000df68:	d047      	beq.n	1000dffa <ble_mgr_events_callback_handler+0x96>
	{
		switch(event_type)
1000df6a:	2906      	cmp	r1, #6
1000df6c:	d847      	bhi.n	1000dffe <ble_mgr_events_callback_handler+0x9a>
1000df6e:	0089      	lsls	r1, r1, #2
1000df70:	4b28      	ldr	r3, [pc, #160]	; (1000e014 <ble_mgr_events_callback_handler+0xb0>)
1000df72:	585b      	ldr	r3, [r3, r1]
1000df74:	469f      	mov	pc, r3
			}
			break;
			
			case BLE_GATT_SERVER_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_gatt_server_event_cb;
1000df76:	4b28      	ldr	r3, [pc, #160]	; (1000e018 <ble_mgr_events_callback_handler+0xb4>)
				max_event_handler = MAX_GATT_SERVER_SUBSCRIBERS;
1000df78:	2405      	movs	r4, #5
1000df7a:	e00a      	b.n	1000df92 <ble_mgr_events_callback_handler+0x2e>
			}
			break;
			
			case BLE_GATT_HTPT_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_htpt_event_cb;
1000df7c:	4b27      	ldr	r3, [pc, #156]	; (1000e01c <ble_mgr_events_callback_handler+0xb8>)
				max_event_handler = MAX_HTPT_EVENT_SUBSCRIBERS;
1000df7e:	2401      	movs	r4, #1
			}
			break;
1000df80:	e007      	b.n	1000df92 <ble_mgr_events_callback_handler+0x2e>
			
			case BLE_DTM_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_dtm_event_cb;
1000df82:	4b27      	ldr	r3, [pc, #156]	; (1000e020 <ble_mgr_events_callback_handler+0xbc>)
				max_event_handler = MAX_DTM_EVENT_SUBSCRIBERS;
1000df84:	2405      	movs	r4, #5
			}
			break;
1000df86:	e004      	b.n	1000df92 <ble_mgr_events_callback_handler+0x2e>
			
			case BLE_CUSTOM_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_custom_event_cb;
1000df88:	4b26      	ldr	r3, [pc, #152]	; (1000e024 <ble_mgr_events_callback_handler+0xc0>)
				max_event_handler = MAX_CUSTOM_EVENT_SUBSCRIBERS;
1000df8a:	2401      	movs	r4, #1
			}
			break;
1000df8c:	e001      	b.n	1000df92 <ble_mgr_events_callback_handler+0x2e>
	{
		switch(event_type)
		{
			case BLE_GAP_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_gap_event_cb;
1000df8e:	4b26      	ldr	r3, [pc, #152]	; (1000e028 <ble_mgr_events_callback_handler+0xc4>)
				max_event_handler = MAX_GAP_EVENT_SUBSCRIBERS;
1000df90:	2405      	movs	r4, #5
		}
		
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
			if (event_cb_type == REGISTER_CALL_BACK)
1000df92:	2800      	cmp	r0, #0
1000df94:	d116      	bne.n	1000dfc4 <ble_mgr_events_callback_handler+0x60>
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == NULL)
1000df96:	6819      	ldr	r1, [r3, #0]
1000df98:	2900      	cmp	r1, #0
1000df9a:	d10b      	bne.n	1000dfb4 <ble_mgr_events_callback_handler+0x50>
1000df9c:	e006      	b.n	1000dfac <ble_mgr_events_callback_handler+0x48>
1000df9e:	001d      	movs	r5, r3
1000dfa0:	3304      	adds	r3, #4
1000dfa2:	1f18      	subs	r0, r3, #4
1000dfa4:	6800      	ldr	r0, [r0, #0]
1000dfa6:	2800      	cmp	r0, #0
1000dfa8:	d106      	bne.n	1000dfb8 <ble_mgr_events_callback_handler+0x54>
1000dfaa:	e000      	b.n	1000dfae <ble_mgr_events_callback_handler+0x4a>
1000dfac:	001d      	movs	r5, r3
					{
						ble_event_cb_ptr[idx] = ble_event_handler;
1000dfae:	602a      	str	r2, [r5, #0]
						status = true; //Successfully registered to table
1000dfb0:	2101      	movs	r1, #1
						break;
1000dfb2:	e02c      	b.n	1000e00e <ble_mgr_events_callback_handler+0xaa>
1000dfb4:	3304      	adds	r3, #4
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
			if (event_cb_type == REGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == NULL)
1000dfb6:	2100      	movs	r1, #0
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
			if (event_cb_type == REGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
1000dfb8:	3101      	adds	r1, #1
1000dfba:	b2c9      	uxtb	r1, r1
1000dfbc:	42a1      	cmp	r1, r4
1000dfbe:	d3ee      	bcc.n	1000df9e <ble_mgr_events_callback_handler+0x3a>
			break;
		}
		
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
1000dfc0:	2100      	movs	r1, #0
1000dfc2:	e024      	b.n	1000e00e <ble_mgr_events_callback_handler+0xaa>
1000dfc4:	2100      	movs	r1, #0
						status = true; //Successfully registered to table
						break;
					}
				}
			}
			else if(event_cb_type == UNREGISTER_CALL_BACK)
1000dfc6:	2801      	cmp	r0, #1
1000dfc8:	d121      	bne.n	1000e00e <ble_mgr_events_callback_handler+0xaa>
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == ble_event_handler)
1000dfca:	6819      	ldr	r1, [r3, #0]
1000dfcc:	428a      	cmp	r2, r1
1000dfce:	d10c      	bne.n	1000dfea <ble_mgr_events_callback_handler+0x86>
1000dfd0:	e006      	b.n	1000dfe0 <ble_mgr_events_callback_handler+0x7c>
1000dfd2:	001d      	movs	r5, r3
1000dfd4:	3304      	adds	r3, #4
1000dfd6:	1f18      	subs	r0, r3, #4
1000dfd8:	6800      	ldr	r0, [r0, #0]
1000dfda:	4282      	cmp	r2, r0
1000dfdc:	d107      	bne.n	1000dfee <ble_mgr_events_callback_handler+0x8a>
1000dfde:	e000      	b.n	1000dfe2 <ble_mgr_events_callback_handler+0x7e>
1000dfe0:	001d      	movs	r5, r3
					{
						ble_event_cb_ptr[idx] = NULL;
1000dfe2:	2300      	movs	r3, #0
1000dfe4:	602b      	str	r3, [r5, #0]
						status = true;//Successfully unregistered from table
1000dfe6:	2101      	movs	r1, #1
						break;
1000dfe8:	e011      	b.n	1000e00e <ble_mgr_events_callback_handler+0xaa>
1000dfea:	3304      	adds	r3, #4
			}
			else if(event_cb_type == UNREGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == ble_event_handler)
1000dfec:	2100      	movs	r1, #0
					}
				}
			}
			else if(event_cb_type == UNREGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
1000dfee:	3101      	adds	r1, #1
1000dff0:	b2c9      	uxtb	r1, r1
1000dff2:	42a1      	cmp	r1, r4
1000dff4:	d3ed      	bcc.n	1000dfd2 <ble_mgr_events_callback_handler+0x6e>
			break;
		}
		
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
1000dff6:	2100      	movs	r1, #0
1000dff8:	e009      	b.n	1000e00e <ble_mgr_events_callback_handler+0xaa>
			}			
		}
	}
	else
	{
		status = false; //Invalid parameter
1000dffa:	2100      	movs	r1, #0
1000dffc:	e007      	b.n	1000e00e <ble_mgr_events_callback_handler+0xaa>
	uint8_t max_event_handler = 0;
	bool status = true;
	const ble_event_callback_t **ble_event_cb_ptr = NULL;
	if (ble_event_handler != NULL)
	{
		switch(event_type)
1000dffe:	2100      	movs	r1, #0
1000e000:	e005      	b.n	1000e00e <ble_mgr_events_callback_handler+0xaa>
			}
			break;
			
			case BLE_GATT_CLIENT_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_gatt_client_event_cb;
1000e002:	4b0a      	ldr	r3, [pc, #40]	; (1000e02c <ble_mgr_events_callback_handler+0xc8>)
				max_event_handler = MAX_GATT_CLIENT_SUBSCRIBERS;
1000e004:	2405      	movs	r4, #5
1000e006:	e7c4      	b.n	1000df92 <ble_mgr_events_callback_handler+0x2e>
			}
			break;
			
			case BLE_L2CAP_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_l2cap_event_cb;
1000e008:	4b09      	ldr	r3, [pc, #36]	; (1000e030 <ble_mgr_events_callback_handler+0xcc>)
				max_event_handler = MAX_L2CAP_EVENT_SUBSCRIBERS;
1000e00a:	2401      	movs	r4, #1
1000e00c:	e7c1      	b.n	1000df92 <ble_mgr_events_callback_handler+0x2e>
	else
	{
		status = false; //Invalid parameter
	}
	return status;
}
1000e00e:	0008      	movs	r0, r1
1000e010:	bd30      	pop	{r4, r5, pc}
1000e012:	46c0      	nop			; (mov r8, r8)
1000e014:	10016e1c 	.word	0x10016e1c
1000e018:	10019b04 	.word	0x10019b04
1000e01c:	10019b00 	.word	0x10019b00
1000e020:	10019d88 	.word	0x10019d88
1000e024:	1001a33c 	.word	0x1001a33c
1000e028:	10019d9c 	.word	0x10019d9c
1000e02c:	10019db0 	.word	0x10019db0
1000e030:	10019df8 	.word	0x10019df8

1000e034 <ble_device_init>:
volatile uint32_t 	event_params_memory[1024] 	= {0};


/** @brief BLE device initialization */
void ble_device_init(at_ble_addr_t *addr)
{
1000e034:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e036:	465f      	mov	r7, fp
1000e038:	4656      	mov	r6, sl
1000e03a:	464d      	mov	r5, r9
1000e03c:	4644      	mov	r4, r8
1000e03e:	b4f0      	push	{r4, r5, r6, r7}
1000e040:	b091      	sub	sp, #68	; 0x44
1000e042:	0005      	movs	r5, r0
static bool ble_scan_duplication_check(at_ble_scan_info_t * info);
#endif

static void init_global_var(void)
{
	ble_user_event_cb = 0;
1000e044:	2400      	movs	r4, #0
1000e046:	4b7e      	ldr	r3, [pc, #504]	; (1000e240 <ble_device_init+0x20c>)
1000e048:	601c      	str	r4, [r3, #0]
	
	memset(&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
1000e04a:	2207      	movs	r2, #7
1000e04c:	2100      	movs	r1, #0
1000e04e:	487d      	ldr	r0, [pc, #500]	; (1000e244 <ble_device_init+0x210>)
1000e050:	4e7d      	ldr	r6, [pc, #500]	; (1000e248 <ble_device_init+0x214>)
1000e052:	47b0      	blx	r6
	memset(&connected_state_info, 0, sizeof(at_ble_connected_t));
1000e054:	2212      	movs	r2, #18
1000e056:	2100      	movs	r1, #0
1000e058:	487c      	ldr	r0, [pc, #496]	; (1000e24c <ble_device_init+0x218>)
1000e05a:	47b0      	blx	r6
		
#if defined ATT_DB_MEMORY
	memset(att_db_data, 0, sizeof(uint32_t) * BLE_ATT_DB_MEMORY_SIZE/4);
1000e05c:	4a7c      	ldr	r2, [pc, #496]	; (1000e250 <ble_device_init+0x21c>)
1000e05e:	2100      	movs	r1, #0
1000e060:	487c      	ldr	r0, [pc, #496]	; (1000e254 <ble_device_init+0x220>)
1000e062:	47b0      	blx	r6
#endif

	scan_response_count = 0;
1000e064:	4b7c      	ldr	r3, [pc, #496]	; (1000e258 <ble_device_init+0x224>)
1000e066:	701c      	strb	r4, [r3, #0]
	memset(scan_info, 0, sizeof(scan_info));
1000e068:	22cd      	movs	r2, #205	; 0xcd
1000e06a:	0092      	lsls	r2, r2, #2
1000e06c:	2100      	movs	r1, #0
1000e06e:	487b      	ldr	r0, [pc, #492]	; (1000e25c <ble_device_init+0x228>)
1000e070:	47b0      	blx	r6

	event = AT_BLE_UNDEFINED_EVENT;
1000e072:	4b7b      	ldr	r3, [pc, #492]	; (1000e260 <ble_device_init+0x22c>)
1000e074:	701c      	strb	r4, [r3, #0]
	memset(ble_event_params, 0, BLE_EVENT_PARAM_MAX_SIZE);
1000e076:	2283      	movs	r2, #131	; 0x83
1000e078:	0092      	lsls	r2, r2, #2
1000e07a:	2100      	movs	r1, #0
1000e07c:	4879      	ldr	r0, [pc, #484]	; (1000e264 <ble_device_init+0x230>)
1000e07e:	47b0      	blx	r6
{
	uint8_t idx;	
	char *dev_name = NULL;
	init_global_var();

	memset((uint8_t *)event_pool_memory, 0, sizeof(event_pool_memory));
1000e080:	4b79      	ldr	r3, [pc, #484]	; (1000e268 <ble_device_init+0x234>)
1000e082:	469b      	mov	fp, r3
1000e084:	2380      	movs	r3, #128	; 0x80
1000e086:	00db      	lsls	r3, r3, #3
1000e088:	469a      	mov	sl, r3
1000e08a:	001a      	movs	r2, r3
1000e08c:	2100      	movs	r1, #0
1000e08e:	4658      	mov	r0, fp
1000e090:	47b0      	blx	r6
	memset((uint8_t *)event_params_memory, 0, sizeof(event_params_memory));
1000e092:	4b76      	ldr	r3, [pc, #472]	; (1000e26c <ble_device_init+0x238>)
1000e094:	4699      	mov	r9, r3
1000e096:	2380      	movs	r3, #128	; 0x80
1000e098:	015b      	lsls	r3, r3, #5
1000e09a:	4698      	mov	r8, r3
1000e09c:	001a      	movs	r2, r3
1000e09e:	2100      	movs	r1, #0
1000e0a0:	4648      	mov	r0, r9
1000e0a2:	47b0      	blx	r6

	memset(&pf_cfg, 0, sizeof(pf_cfg));
1000e0a4:	4f72      	ldr	r7, [pc, #456]	; (1000e270 <ble_device_init+0x23c>)
1000e0a6:	221c      	movs	r2, #28
1000e0a8:	2100      	movs	r1, #0
1000e0aa:	0038      	movs	r0, r7
1000e0ac:	47b0      	blx	r6

	pf_cfg.event_mem_pool.memStartAdd        = (uint8_t *)event_pool_memory;
1000e0ae:	465b      	mov	r3, fp
1000e0b0:	60bb      	str	r3, [r7, #8]
	pf_cfg.event_mem_pool.memSize            = sizeof(event_pool_memory);
1000e0b2:	4653      	mov	r3, sl
1000e0b4:	60fb      	str	r3, [r7, #12]
	pf_cfg.event_params_mem_pool.memStartAdd = (uint8_t *)event_params_memory;
1000e0b6:	464b      	mov	r3, r9
1000e0b8:	613b      	str	r3, [r7, #16]
	pf_cfg.event_params_mem_pool.memSize     = sizeof(event_params_memory);
1000e0ba:	4643      	mov	r3, r8
1000e0bc:	617b      	str	r3, [r7, #20]

	/* Initialize the BLE Event callbacks */
	for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_gap_event_cb[idx] = NULL;
1000e0be:	4b6d      	ldr	r3, [pc, #436]	; (1000e274 <ble_device_init+0x240>)
1000e0c0:	601c      	str	r4, [r3, #0]
1000e0c2:	605c      	str	r4, [r3, #4]
1000e0c4:	609c      	str	r4, [r3, #8]
1000e0c6:	60dc      	str	r4, [r3, #12]
1000e0c8:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_gatt_client_event_cb[idx] = NULL;
1000e0ca:	4b6b      	ldr	r3, [pc, #428]	; (1000e278 <ble_device_init+0x244>)
1000e0cc:	601c      	str	r4, [r3, #0]
1000e0ce:	605c      	str	r4, [r3, #4]
1000e0d0:	609c      	str	r4, [r3, #8]
1000e0d2:	60dc      	str	r4, [r3, #12]
1000e0d4:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
	{
		ble_mgr_gatt_server_event_cb[idx] = NULL;
1000e0d6:	4b69      	ldr	r3, [pc, #420]	; (1000e27c <ble_device_init+0x248>)
1000e0d8:	601c      	str	r4, [r3, #0]
1000e0da:	605c      	str	r4, [r3, #4]
1000e0dc:	609c      	str	r4, [r3, #8]
1000e0de:	60dc      	str	r4, [r3, #12]
1000e0e0:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_L2CAP_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_l2cap_event_cb[idx] = NULL;
1000e0e2:	4b67      	ldr	r3, [pc, #412]	; (1000e280 <ble_device_init+0x24c>)
1000e0e4:	601c      	str	r4, [r3, #0]
	}
	
	for (idx = 0; idx < MAX_HTPT_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_htpt_event_cb[idx] = NULL;
1000e0e6:	4b67      	ldr	r3, [pc, #412]	; (1000e284 <ble_device_init+0x250>)
1000e0e8:	601c      	str	r4, [r3, #0]
	}
	
	for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_dtm_event_cb[idx] = NULL;
1000e0ea:	4b67      	ldr	r3, [pc, #412]	; (1000e288 <ble_device_init+0x254>)
1000e0ec:	601c      	str	r4, [r3, #0]
1000e0ee:	605c      	str	r4, [r3, #4]
1000e0f0:	609c      	str	r4, [r3, #8]
1000e0f2:	60dc      	str	r4, [r3, #12]
1000e0f4:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_CUSTOM_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_custom_event_cb[idx] = NULL;
1000e0f6:	4b65      	ldr	r3, [pc, #404]	; (1000e28c <ble_device_init+0x258>)
1000e0f8:	601c      	str	r4, [r3, #0]
1000e0fa:	4c65      	ldr	r4, [pc, #404]	; (1000e290 <ble_device_init+0x25c>)
1000e0fc:	239b      	movs	r3, #155	; 0x9b
1000e0fe:	009b      	lsls	r3, r3, #2
1000e100:	4698      	mov	r8, r3
1000e102:	44a0      	add	r8, r4
	}
        
    /* Set the BLE Device connection state */
    for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
    {
        memset(&ble_dev_info[idx], 0, sizeof(ble_connected_dev_info_t));
1000e104:	4f50      	ldr	r7, [pc, #320]	; (1000e248 <ble_device_init+0x214>)
		ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
		/* Set Invalid to Bonding information */
		ble_dev_info[idx].bond_info.status = AT_BLE_GAP_INVALID_PARAM;
1000e106:	2640      	movs	r6, #64	; 0x40
	}
        
    /* Set the BLE Device connection state */
    for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
    {
        memset(&ble_dev_info[idx], 0, sizeof(ble_connected_dev_info_t));
1000e108:	227c      	movs	r2, #124	; 0x7c
1000e10a:	2100      	movs	r1, #0
1000e10c:	0020      	movs	r0, r4
1000e10e:	47b8      	blx	r7
		ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000e110:	0023      	movs	r3, r4
1000e112:	335e      	adds	r3, #94	; 0x5e
1000e114:	2200      	movs	r2, #0
1000e116:	701a      	strb	r2, [r3, #0]
		/* Set Invalid to Bonding information */
		ble_dev_info[idx].bond_info.status = AT_BLE_GAP_INVALID_PARAM;
1000e118:	7626      	strb	r6, [r4, #24]
1000e11a:	347c      	adds	r4, #124	; 0x7c
	{
		ble_mgr_custom_event_cb[idx] = NULL;
	}
        
    /* Set the BLE Device connection state */
    for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e11c:	45a0      	cmp	r8, r4
1000e11e:	d1f3      	bne.n	1000e108 <ble_device_init+0xd4>
		ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
		/* Set Invalid to Bonding information */
		ble_dev_info[idx].bond_info.status = AT_BLE_GAP_INVALID_PARAM;
    }
	/* Need to reset the count to 0 for storing it only in SRAM */
	ble_device_count = 0; 
1000e120:	4b5c      	ldr	r3, [pc, #368]	; (1000e294 <ble_device_init+0x260>)
1000e122:	701a      	strb	r2, [r3, #0]
	
	
#if defined ATT_DB_MEMORY
	pf_cfg.memPool.memSize = BLE_ATT_DB_MEMORY_SIZE;
1000e124:	4c52      	ldr	r4, [pc, #328]	; (1000e270 <ble_device_init+0x23c>)
1000e126:	4b4a      	ldr	r3, [pc, #296]	; (1000e250 <ble_device_init+0x21c>)
1000e128:	6063      	str	r3, [r4, #4]
	pf_cfg.memPool.memStartAdd = (uint8_t *)att_db_data;
1000e12a:	4b4a      	ldr	r3, [pc, #296]	; (1000e254 <ble_device_init+0x220>)
1000e12c:	6023      	str	r3, [r4, #0]

/* Initialize the BLE */
static void ble_init(at_ble_init_config_t * args)
{
	/* Initialize the platform */
	DBG_LOG("[ble_init]\t\t\tInitializing SAMB11");
1000e12e:	485a      	ldr	r0, [pc, #360]	; (1000e298 <ble_device_init+0x264>)
1000e130:	4b5a      	ldr	r3, [pc, #360]	; (1000e29c <ble_device_init+0x268>)
1000e132:	4798      	blx	r3
1000e134:	485a      	ldr	r0, [pc, #360]	; (1000e2a0 <ble_device_init+0x26c>)
1000e136:	4b5b      	ldr	r3, [pc, #364]	; (1000e2a4 <ble_device_init+0x270>)
1000e138:	4798      	blx	r3
	
	/* Init BLE device */
	if(at_ble_init(args) != AT_BLE_SUCCESS)
1000e13a:	0020      	movs	r0, r4
1000e13c:	4b5a      	ldr	r3, [pc, #360]	; (1000e2a8 <ble_device_init+0x274>)
1000e13e:	4798      	blx	r3
1000e140:	2800      	cmp	r0, #0
1000e142:	d00b      	beq.n	1000e15c <ble_device_init+0x128>
	{
		DBG_LOG("[ble_init]\t\tSAMB11 Initialization failed");
1000e144:	4e54      	ldr	r6, [pc, #336]	; (1000e298 <ble_device_init+0x264>)
1000e146:	0030      	movs	r0, r6
1000e148:	4d54      	ldr	r5, [pc, #336]	; (1000e29c <ble_device_init+0x268>)
1000e14a:	47a8      	blx	r5
1000e14c:	4857      	ldr	r0, [pc, #348]	; (1000e2ac <ble_device_init+0x278>)
1000e14e:	4c55      	ldr	r4, [pc, #340]	; (1000e2a4 <ble_device_init+0x270>)
1000e150:	47a0      	blx	r4
		DBG_LOG("[ble_init]\t\tPlease check the power and connection / hardware connector");	
1000e152:	0030      	movs	r0, r6
1000e154:	47a8      	blx	r5
1000e156:	4856      	ldr	r0, [pc, #344]	; (1000e2b0 <ble_device_init+0x27c>)
1000e158:	47a0      	blx	r4
1000e15a:	e7fe      	b.n	1000e15a <ble_device_init+0x126>
#endif
	
	ble_init(&pf_cfg);

	/* Register it in first index of callback handler */
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK, 
1000e15c:	4a55      	ldr	r2, [pc, #340]	; (1000e2b4 <ble_device_init+0x280>)
1000e15e:	2100      	movs	r1, #0
1000e160:	2000      	movs	r0, #0
1000e162:	4c55      	ldr	r4, [pc, #340]	; (1000e2b8 <ble_device_init+0x284>)
1000e164:	47a0      	blx	r4
									BLE_GAP_EVENT_TYPE, 
									ble_mgr_gap_handle);
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK,
1000e166:	4a55      	ldr	r2, [pc, #340]	; (1000e2bc <ble_device_init+0x288>)
1000e168:	2102      	movs	r1, #2
1000e16a:	2000      	movs	r0, #0
1000e16c:	47a0      	blx	r4
{
	if ((name == NULL) || (name_len < 1))
	{
		return AT_BLE_INVALID_PARAM;
	}
	return at_ble_device_name_set(name, name_len);
1000e16e:	2109      	movs	r1, #9
1000e170:	4853      	ldr	r0, [pc, #332]	; (1000e2c0 <ble_device_init+0x28c>)
1000e172:	4b54      	ldr	r3, [pc, #336]	; (1000e2c4 <ble_device_init+0x290>)
1000e174:	4798      	blx	r3
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK,
									BLE_GATT_SERVER_EVENT_TYPE,
									ble_mgr_gatt_server_handle);
									
	dev_name = (char *)BLE_DEVICE_NAME;
	if (ble_set_device_name((uint8_t *)dev_name, strlen(dev_name)) != AT_BLE_SUCCESS)
1000e176:	2800      	cmp	r0, #0
1000e178:	d005      	beq.n	1000e186 <ble_device_init+0x152>
	{
		DBG_LOG("Device name set failed");
1000e17a:	4847      	ldr	r0, [pc, #284]	; (1000e298 <ble_device_init+0x264>)
1000e17c:	4b47      	ldr	r3, [pc, #284]	; (1000e29c <ble_device_init+0x268>)
1000e17e:	4798      	blx	r3
1000e180:	4851      	ldr	r0, [pc, #324]	; (1000e2c8 <ble_device_init+0x294>)
1000e182:	4b48      	ldr	r3, [pc, #288]	; (1000e2a4 <ble_device_init+0x270>)
1000e184:	4798      	blx	r3

/* Set BLE Address and device configuration, If address is NULL then it will use BD public address */
static void ble_set_dev_config(at_ble_addr_t *addr)
{
	at_ble_dev_config_t stDevConfig;
	at_ble_addr_t address = {AT_BLE_ADDRESS_PUBLIC, {0xAB, 0xCD, 0xEF, 0xAB, 0xCD, 0xEF}};
1000e186:	2207      	movs	r2, #7
1000e188:	4950      	ldr	r1, [pc, #320]	; (1000e2cc <ble_device_init+0x298>)
1000e18a:	3108      	adds	r1, #8
1000e18c:	a804      	add	r0, sp, #16
1000e18e:	4b50      	ldr	r3, [pc, #320]	; (1000e2d0 <ble_device_init+0x29c>)
1000e190:	4798      	blx	r3
	memset(&stDevConfig, 0, sizeof(at_ble_dev_config_t));
1000e192:	2226      	movs	r2, #38	; 0x26
1000e194:	2100      	movs	r1, #0
1000e196:	a806      	add	r0, sp, #24
1000e198:	4b2b      	ldr	r3, [pc, #172]	; (1000e248 <ble_device_init+0x214>)
1000e19a:	4798      	blx	r3
	
	if (addr == NULL)
1000e19c:	2d00      	cmp	r5, #0
1000e19e:	d10c      	bne.n	1000e1ba <ble_device_init+0x186>
	{		
		/* get BD address from BLE device */
		if(at_ble_addr_get(&address) != AT_BLE_SUCCESS)
1000e1a0:	a804      	add	r0, sp, #16
1000e1a2:	4b4c      	ldr	r3, [pc, #304]	; (1000e2d4 <ble_device_init+0x2a0>)
1000e1a4:	4798      	blx	r3
		{
			DBG_LOG("[ble_set_dev_config]\t\tBD address get failed");
		}
		
		/* Copy the BD address into address pointer */
		addr = &address;
1000e1a6:	ad04      	add	r5, sp, #16
	memset(&stDevConfig, 0, sizeof(at_ble_dev_config_t));
	
	if (addr == NULL)
	{		
		/* get BD address from BLE device */
		if(at_ble_addr_get(&address) != AT_BLE_SUCCESS)
1000e1a8:	2800      	cmp	r0, #0
1000e1aa:	d006      	beq.n	1000e1ba <ble_device_init+0x186>
		{
			DBG_LOG("[ble_set_dev_config]\t\tBD address get failed");
1000e1ac:	483a      	ldr	r0, [pc, #232]	; (1000e298 <ble_device_init+0x264>)
1000e1ae:	4b3b      	ldr	r3, [pc, #236]	; (1000e29c <ble_device_init+0x268>)
1000e1b0:	4798      	blx	r3
1000e1b2:	4849      	ldr	r0, [pc, #292]	; (1000e2d8 <ble_device_init+0x2a4>)
1000e1b4:	4b3b      	ldr	r3, [pc, #236]	; (1000e2a4 <ble_device_init+0x270>)
1000e1b6:	4798      	blx	r3
		}
		
		/* Copy the BD address into address pointer */
		addr = &address;
1000e1b8:	ad04      	add	r5, sp, #16
	}
	
	DBG_LOG("[ble_set_dev_config]\t\tBD Address:0x%02X%02X%02X%02X%02X%02X, Address Type:%d",
1000e1ba:	4837      	ldr	r0, [pc, #220]	; (1000e298 <ble_device_init+0x264>)
1000e1bc:	4b37      	ldr	r3, [pc, #220]	; (1000e29c <ble_device_init+0x268>)
1000e1be:	4798      	blx	r3
1000e1c0:	792b      	ldrb	r3, [r5, #4]
1000e1c2:	796a      	ldrb	r2, [r5, #5]
1000e1c4:	79a9      	ldrb	r1, [r5, #6]
1000e1c6:	7828      	ldrb	r0, [r5, #0]
1000e1c8:	9003      	str	r0, [sp, #12]
1000e1ca:	7868      	ldrb	r0, [r5, #1]
1000e1cc:	9002      	str	r0, [sp, #8]
1000e1ce:	78a8      	ldrb	r0, [r5, #2]
1000e1d0:	9001      	str	r0, [sp, #4]
1000e1d2:	78e8      	ldrb	r0, [r5, #3]
1000e1d4:	9000      	str	r0, [sp, #0]
1000e1d6:	4841      	ldr	r0, [pc, #260]	; (1000e2dc <ble_device_init+0x2a8>)
1000e1d8:	4c32      	ldr	r4, [pc, #200]	; (1000e2a4 <ble_device_init+0x270>)
1000e1da:	47a0      	blx	r4
	addr->addr[1],
	addr->addr[0], addr->type);
	
	/* Set device configuration */
	/* Device role */
	stDevConfig.role = (at_ble_dev_role_t)BLE_DEVICE_ROLE;
1000e1dc:	ac06      	add	r4, sp, #24
1000e1de:	230a      	movs	r3, #10
1000e1e0:	7023      	strb	r3, [r4, #0]
	/* device renew duration */
	stDevConfig.renew_dur = AT_RENEW_DUR_VAL_MIN;
1000e1e2:	4b3f      	ldr	r3, [pc, #252]	; (1000e2e0 <ble_device_init+0x2ac>)
1000e1e4:	8063      	strh	r3, [r4, #2]
	/* device address type */
	memcpy((uint8_t *)&stDevConfig.address, (uint8_t *)addr, sizeof(at_ble_addr_t));
1000e1e6:	2207      	movs	r2, #7
1000e1e8:	0029      	movs	r1, r5
1000e1ea:	a807      	add	r0, sp, #28
1000e1ec:	4b38      	ldr	r3, [pc, #224]	; (1000e2d0 <ble_device_init+0x29c>)
1000e1ee:	4798      	blx	r3
	/* Attributes */
	stDevConfig.att_cfg.b2NamePerm = AT_BLE_WRITE_DISABLE;
1000e1f0:	2300      	movs	r3, #0
1000e1f2:	76e3      	strb	r3, [r4, #27]
	stDevConfig.att_cfg.b2AppearancePerm = AT_BLE_WRITE_DISABLE;
1000e1f4:	7723      	strb	r3, [r4, #28]
	stDevConfig.att_cfg.b1EnableSpcs = 0;
1000e1f6:	7763      	strb	r3, [r4, #29]
	stDevConfig.att_cfg.b1EnableServiceChanged = 0;
1000e1f8:	77a3      	strb	r3, [r4, #30]
	stDevConfig.att_cfg.b2Rfu = AT_BLE_WRITE_DISABLE;
1000e1fa:	77e3      	strb	r3, [r4, #31]
	/* Handles */
	stDevConfig.gap_start_hdl = AT_BLE_AUTO_ALLOC_HANDLE;
1000e1fc:	8423      	strh	r3, [r4, #32]
	stDevConfig.gatt_start_hdl = AT_BLE_AUTO_ALLOC_HANDLE;
1000e1fe:	8463      	strh	r3, [r4, #34]	; 0x22
	/* MTU */
	stDevConfig.max_mtu = AT_MTU_VAL_RECOMMENDED;
1000e200:	2380      	movs	r3, #128	; 0x80
1000e202:	009b      	lsls	r3, r3, #2
1000e204:	84a3      	strh	r3, [r4, #36]	; 0x24
	
	if(at_ble_set_dev_config(&stDevConfig) != AT_BLE_SUCCESS)
1000e206:	0020      	movs	r0, r4
1000e208:	4b36      	ldr	r3, [pc, #216]	; (1000e2e4 <ble_device_init+0x2b0>)
1000e20a:	4798      	blx	r3
1000e20c:	2800      	cmp	r0, #0
1000e20e:	d005      	beq.n	1000e21c <ble_device_init+0x1e8>
	{
		DBG_LOG("[ble_set_dev_config]\tSet BLE Device configuration failed");
1000e210:	4821      	ldr	r0, [pc, #132]	; (1000e298 <ble_device_init+0x264>)
1000e212:	4b22      	ldr	r3, [pc, #136]	; (1000e29c <ble_device_init+0x268>)
1000e214:	4798      	blx	r3
1000e216:	4834      	ldr	r0, [pc, #208]	; (1000e2e8 <ble_device_init+0x2b4>)
1000e218:	4b22      	ldr	r3, [pc, #136]	; (1000e2a4 <ble_device_init+0x270>)
1000e21a:	4798      	blx	r3
	}
	
	if (at_ble_addr_set(addr) != AT_BLE_SUCCESS)
1000e21c:	0028      	movs	r0, r5
1000e21e:	4b33      	ldr	r3, [pc, #204]	; (1000e2ec <ble_device_init+0x2b8>)
1000e220:	4798      	blx	r3
1000e222:	2800      	cmp	r0, #0
1000e224:	d005      	beq.n	1000e232 <ble_device_init+0x1fe>
	{
		DBG_LOG("[ble_set_dev_config]\tSet BLE Device Address failed");
1000e226:	481c      	ldr	r0, [pc, #112]	; (1000e298 <ble_device_init+0x264>)
1000e228:	4b1c      	ldr	r3, [pc, #112]	; (1000e29c <ble_device_init+0x268>)
1000e22a:	4798      	blx	r3
1000e22c:	4830      	ldr	r0, [pc, #192]	; (1000e2f0 <ble_device_init+0x2bc>)
1000e22e:	4b1d      	ldr	r3, [pc, #116]	; (1000e2a4 <ble_device_init+0x270>)
1000e230:	4798      	blx	r3
	{
		DBG_LOG("Device name set failed");
	}
	
	ble_set_dev_config(addr);	
}
1000e232:	b011      	add	sp, #68	; 0x44
1000e234:	bc3c      	pop	{r2, r3, r4, r5}
1000e236:	4690      	mov	r8, r2
1000e238:	4699      	mov	r9, r3
1000e23a:	46a2      	mov	sl, r4
1000e23c:	46ab      	mov	fp, r5
1000e23e:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e240:	1001867c 	.word	0x1001867c
1000e244:	10018684 	.word	0x10018684
1000e248:	100149d9 	.word	0x100149d9
1000e24c:	10019dc4 	.word	0x10019dc4
1000e250:	000004e2 	.word	0x000004e2
1000e254:	1001819c 	.word	0x1001819c
1000e258:	10018680 	.word	0x10018680
1000e25c:	10019dfc 	.word	0x10019dfc
1000e260:	10019df4 	.word	0x10019df4
1000e264:	1001a130 	.word	0x1001a130
1000e268:	10017d9c 	.word	0x10017d9c
1000e26c:	1001868c 	.word	0x1001868c
1000e270:	10019dd8 	.word	0x10019dd8
1000e274:	10019d9c 	.word	0x10019d9c
1000e278:	10019db0 	.word	0x10019db0
1000e27c:	10019b04 	.word	0x10019b04
1000e280:	10019df8 	.word	0x10019df8
1000e284:	10019b00 	.word	0x10019b00
1000e288:	10019d88 	.word	0x10019d88
1000e28c:	1001a33c 	.word	0x1001a33c
1000e290:	10019b18 	.word	0x10019b18
1000e294:	10019d84 	.word	0x10019d84
1000e298:	10015df8 	.word	0x10015df8
1000e29c:	10014c41 	.word	0x10014c41
1000e2a0:	10017584 	.word	0x10017584
1000e2a4:	10014b21 	.word	0x10014b21
1000e2a8:	10010191 	.word	0x10010191
1000e2ac:	100175a8 	.word	0x100175a8
1000e2b0:	100175d4 	.word	0x100175d4
1000e2b4:	10017980 	.word	0x10017980
1000e2b8:	1000df65 	.word	0x1000df65
1000e2bc:	10016f38 	.word	0x10016f38
1000e2c0:	1001761c 	.word	0x1001761c
1000e2c4:	100100a9 	.word	0x100100a9
1000e2c8:	10017628 	.word	0x10017628
1000e2cc:	10016f28 	.word	0x10016f28
1000e2d0:	100149c7 	.word	0x100149c7
1000e2d4:	100100dd 	.word	0x100100dd
1000e2d8:	10017640 	.word	0x10017640
1000e2dc:	1001766c 	.word	0x1001766c
1000e2e0:	00003a98 	.word	0x00003a98
1000e2e4:	10010101 	.word	0x10010101
1000e2e8:	100176bc 	.word	0x100176bc
1000e2ec:	10010345 	.word	0x10010345
1000e2f0:	100176f8 	.word	0x100176f8

1000e2f4 <ble_send_slave_sec_request>:
	return AT_BLE_FAILURE;
}

/** @brief function to send slave security request */
at_ble_status_t ble_send_slave_sec_request(at_ble_handle_t conn_handle)
{
1000e2f4:	b510      	push	{r4, lr}
	#if BLE_PAIR_ENABLE
		if (at_ble_send_slave_sec_request(conn_handle, BLE_MITM_REQ, BLE_BOND_REQ) == AT_BLE_SUCCESS)
1000e2f6:	2200      	movs	r2, #0
1000e2f8:	2100      	movs	r1, #0
1000e2fa:	4b0a      	ldr	r3, [pc, #40]	; (1000e324 <ble_send_slave_sec_request+0x30>)
1000e2fc:	4798      	blx	r3
1000e2fe:	1e04      	subs	r4, r0, #0
1000e300:	d106      	bne.n	1000e310 <ble_send_slave_sec_request+0x1c>
		{
			DBG_LOG_DEV("Slave security request successful");
1000e302:	4809      	ldr	r0, [pc, #36]	; (1000e328 <ble_send_slave_sec_request+0x34>)
1000e304:	4b09      	ldr	r3, [pc, #36]	; (1000e32c <ble_send_slave_sec_request+0x38>)
1000e306:	4798      	blx	r3
1000e308:	4809      	ldr	r0, [pc, #36]	; (1000e330 <ble_send_slave_sec_request+0x3c>)
1000e30a:	4b0a      	ldr	r3, [pc, #40]	; (1000e334 <ble_send_slave_sec_request+0x40>)
1000e30c:	4798      	blx	r3
			return AT_BLE_SUCCESS;
1000e30e:	e006      	b.n	1000e31e <ble_send_slave_sec_request+0x2a>
		}
		else
		{
			DBG_LOG("Slave security request failed");
1000e310:	4805      	ldr	r0, [pc, #20]	; (1000e328 <ble_send_slave_sec_request+0x34>)
1000e312:	4b06      	ldr	r3, [pc, #24]	; (1000e32c <ble_send_slave_sec_request+0x38>)
1000e314:	4798      	blx	r3
1000e316:	4808      	ldr	r0, [pc, #32]	; (1000e338 <ble_send_slave_sec_request+0x44>)
1000e318:	4b06      	ldr	r3, [pc, #24]	; (1000e334 <ble_send_slave_sec_request+0x40>)
1000e31a:	4798      	blx	r3
		}
	#endif
	return AT_BLE_FAILURE;
1000e31c:	24e2      	movs	r4, #226	; 0xe2
}
1000e31e:	0020      	movs	r0, r4
1000e320:	bd10      	pop	{r4, pc}
1000e322:	46c0      	nop			; (mov r8, r8)
1000e324:	10011129 	.word	0x10011129
1000e328:	10015df8 	.word	0x10015df8
1000e32c:	10014c41 	.word	0x10014c41
1000e330:	10017748 	.word	0x10017748
1000e334:	10014b21 	.word	0x10014b21
1000e338:	1001776c 	.word	0x1001776c

1000e33c <ble_connected_state_handler>:
	return status;
}

/** @brief function to handle connected event received from stack */
at_ble_status_t ble_connected_state_handler(void *params)
{
1000e33c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e33e:	465f      	mov	r7, fp
1000e340:	464e      	mov	r6, r9
1000e342:	4645      	mov	r5, r8
1000e344:	b4e0      	push	{r5, r6, r7}
1000e346:	b09a      	sub	sp, #104	; 0x68
1000e348:	0005      	movs	r5, r0
	at_ble_connected_t *conn_params;
	uint8_t idx = 0;
	conn_params = (at_ble_connected_t *)params;
	bool peripheral_device_added = false;
	
	if (conn_params->conn_status == AT_BLE_SUCCESS)
1000e34a:	7a86      	ldrb	r6, [r0, #10]
1000e34c:	2e00      	cmp	r6, #0
1000e34e:	d000      	beq.n	1000e352 <ble_connected_state_handler+0x16>
1000e350:	e0cc      	b.n	1000e4ec <ble_connected_state_handler+0x1b0>
	{
		DBG_LOG("Connected to peer device with address 0x%02x%02x%02x%02x%02x%02x",
1000e352:	4878      	ldr	r0, [pc, #480]	; (1000e534 <ble_connected_state_handler+0x1f8>)
1000e354:	4f78      	ldr	r7, [pc, #480]	; (1000e538 <ble_connected_state_handler+0x1fc>)
1000e356:	47b8      	blx	r7
1000e358:	792b      	ldrb	r3, [r5, #4]
1000e35a:	796a      	ldrb	r2, [r5, #5]
1000e35c:	79a9      	ldrb	r1, [r5, #6]
1000e35e:	7868      	ldrb	r0, [r5, #1]
1000e360:	9002      	str	r0, [sp, #8]
1000e362:	78a8      	ldrb	r0, [r5, #2]
1000e364:	9001      	str	r0, [sp, #4]
1000e366:	78e8      	ldrb	r0, [r5, #3]
1000e368:	9000      	str	r0, [sp, #0]
1000e36a:	4874      	ldr	r0, [pc, #464]	; (1000e53c <ble_connected_state_handler+0x200>)
1000e36c:	4c74      	ldr	r4, [pc, #464]	; (1000e540 <ble_connected_state_handler+0x204>)
1000e36e:	47a0      	blx	r4
		conn_params->peer_addr.addr[3],
		conn_params->peer_addr.addr[2],
		conn_params->peer_addr.addr[1],
		conn_params->peer_addr.addr[0]);
		
		DBG_LOG("Connection Handle %d", conn_params->handle);
1000e370:	4870      	ldr	r0, [pc, #448]	; (1000e534 <ble_connected_state_handler+0x1f8>)
1000e372:	47b8      	blx	r7
1000e374:	8929      	ldrh	r1, [r5, #8]
1000e376:	4873      	ldr	r0, [pc, #460]	; (1000e544 <ble_connected_state_handler+0x208>)
1000e378:	47a0      	blx	r4
		
		memcpy((uint8_t *)&connected_state_info, (uint8_t *)conn_params, sizeof(at_ble_connected_t));	
1000e37a:	2212      	movs	r2, #18
1000e37c:	0029      	movs	r1, r5
1000e37e:	4872      	ldr	r0, [pc, #456]	; (1000e548 <ble_connected_state_handler+0x20c>)
1000e380:	4b72      	ldr	r3, [pc, #456]	; (1000e54c <ble_connected_state_handler+0x210>)
1000e382:	4798      	blx	r3
		if(memcmp((uint8_t *)&ble_peripheral_dev_address, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e384:	9504      	str	r5, [sp, #16]
1000e386:	2207      	movs	r2, #7
1000e388:	0029      	movs	r1, r5
1000e38a:	4871      	ldr	r0, [pc, #452]	; (1000e550 <ble_connected_state_handler+0x214>)
1000e38c:	4b71      	ldr	r3, [pc, #452]	; (1000e554 <ble_connected_state_handler+0x218>)
1000e38e:	4798      	blx	r3
1000e390:	2800      	cmp	r0, #0
1000e392:	d100      	bne.n	1000e396 <ble_connected_state_handler+0x5a>
1000e394:	e0b3      	b.n	1000e4fe <ble_connected_state_handler+0x1c2>
		{
			/* Peripheral Device */
			if (conn_params->peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE) 
1000e396:	782b      	ldrb	r3, [r5, #0]
1000e398:	2b02      	cmp	r3, #2
1000e39a:	d000      	beq.n	1000e39e <ble_connected_state_handler+0x62>
1000e39c:	e0af      	b.n	1000e4fe <ble_connected_state_handler+0x1c2>
			{
				uint8_t idx1, idx2;
				uint16_t key_len = 0;
				uint8_t nb_keys = BLE_MAX_DEVICE_CONNECTED;
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
1000e39e:	2250      	movs	r2, #80	; 0x50
1000e3a0:	2100      	movs	r1, #0
1000e3a2:	a806      	add	r0, sp, #24
1000e3a4:	4b6c      	ldr	r3, [pc, #432]	; (1000e558 <ble_connected_state_handler+0x21c>)
1000e3a6:	4798      	blx	r3
1000e3a8:	4f6c      	ldr	r7, [pc, #432]	; (1000e55c <ble_connected_state_handler+0x220>)
		{
			/* Peripheral Device */
			if (conn_params->peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE) 
			{
				uint8_t idx1, idx2;
				uint16_t key_len = 0;
1000e3aa:	2300      	movs	r3, #0
1000e3ac:	e00b      	b.n	1000e3c6 <ble_connected_state_handler+0x8a>
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
				for (idx1 = 0; idx1 < BLE_MAX_DEVICE_CONNECTED; idx1++)
				{
					for (idx2 = 0; idx2 < AT_BLE_MAX_KEY_LEN; idx2++)
					{
						irk_key[key_len++] = ble_dev_info[idx1].bond_info.peer_irk.key[idx2];
1000e3ae:	1c59      	adds	r1, r3, #1
1000e3b0:	7814      	ldrb	r4, [r2, #0]
1000e3b2:	a806      	add	r0, sp, #24
1000e3b4:	54c4      	strb	r4, [r0, r3]
1000e3b6:	3201      	adds	r2, #1
1000e3b8:	b28b      	uxth	r3, r1
				uint16_t key_len = 0;
				uint8_t nb_keys = BLE_MAX_DEVICE_CONNECTED;
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
				for (idx1 = 0; idx1 < BLE_MAX_DEVICE_CONNECTED; idx1++)
				{
					for (idx2 = 0; idx2 < AT_BLE_MAX_KEY_LEN; idx2++)
1000e3ba:	42b3      	cmp	r3, r6
1000e3bc:	d1f7      	bne.n	1000e3ae <ble_connected_state_handler+0x72>
1000e3be:	377c      	adds	r7, #124	; 0x7c
					{
						irk_key[key_len++] = ble_dev_info[idx1].bond_info.peer_irk.key[idx2];
1000e3c0:	1e33      	subs	r3, r6, #0
			{
				uint8_t idx1, idx2;
				uint16_t key_len = 0;
				uint8_t nb_keys = BLE_MAX_DEVICE_CONNECTED;
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
				for (idx1 = 0; idx1 < BLE_MAX_DEVICE_CONNECTED; idx1++)
1000e3c2:	2b50      	cmp	r3, #80	; 0x50
1000e3c4:	d004      	beq.n	1000e3d0 <ble_connected_state_handler+0x94>
1000e3c6:	001e      	movs	r6, r3
1000e3c8:	3610      	adds	r6, #16
1000e3ca:	b2b6      	uxth	r6, r6
	return status;
}

/** @brief function to handle connected event received from stack */
at_ble_status_t ble_connected_state_handler(void *params)
{
1000e3cc:	003a      	movs	r2, r7
1000e3ce:	e7ee      	b.n	1000e3ae <ble_connected_state_handler+0x72>
					}
					
				}
				if (nb_keys)
				{
					if(at_ble_random_address_resolve(BLE_MAX_DEVICE_CONNECTED, &conn_params->peer_addr, irk_key) == AT_BLE_SUCCESS)
1000e3d0:	aa06      	add	r2, sp, #24
1000e3d2:	0029      	movs	r1, r5
1000e3d4:	2005      	movs	r0, #5
1000e3d6:	4b62      	ldr	r3, [pc, #392]	; (1000e560 <ble_connected_state_handler+0x224>)
1000e3d8:	4798      	blx	r3
1000e3da:	1e06      	subs	r6, r0, #0
1000e3dc:	d106      	bne.n	1000e3ec <ble_connected_state_handler+0xb0>
					{
						DBG_LOG_DEV("Resolving Random address success**");
1000e3de:	4855      	ldr	r0, [pc, #340]	; (1000e534 <ble_connected_state_handler+0x1f8>)
1000e3e0:	4b55      	ldr	r3, [pc, #340]	; (1000e538 <ble_connected_state_handler+0x1fc>)
1000e3e2:	4798      	blx	r3
1000e3e4:	485f      	ldr	r0, [pc, #380]	; (1000e564 <ble_connected_state_handler+0x228>)
1000e3e6:	4b56      	ldr	r3, [pc, #344]	; (1000e540 <ble_connected_state_handler+0x204>)
1000e3e8:	4798      	blx	r3
						return AT_BLE_SUCCESS;
1000e3ea:	e09c      	b.n	1000e526 <ble_connected_state_handler+0x1ea>
					}
					else
					{
						DBG_LOG("Resolving Random address failed**");
1000e3ec:	4851      	ldr	r0, [pc, #324]	; (1000e534 <ble_connected_state_handler+0x1f8>)
1000e3ee:	4b52      	ldr	r3, [pc, #328]	; (1000e538 <ble_connected_state_handler+0x1fc>)
1000e3f0:	4798      	blx	r3
1000e3f2:	485d      	ldr	r0, [pc, #372]	; (1000e568 <ble_connected_state_handler+0x22c>)
1000e3f4:	4b52      	ldr	r3, [pc, #328]	; (1000e540 <ble_connected_state_handler+0x204>)
1000e3f6:	4798      	blx	r3
						return AT_BLE_FAILURE;
1000e3f8:	26e2      	movs	r6, #226	; 0xe2
1000e3fa:	e094      	b.n	1000e526 <ble_connected_state_handler+0x1ea>
1000e3fc:	b2e7      	uxtb	r7, r4
		if (ble_device_count < BLE_MAX_DEVICE_CONNECTED)
		{
			bool conn_exists = false;
			for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
			{
				if(!memcmp((uint8_t *)&ble_dev_info[idx].conn_info.peer_addr, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e3fe:	9405      	str	r4, [sp, #20]
1000e400:	2207      	movs	r2, #7
1000e402:	9904      	ldr	r1, [sp, #16]
1000e404:	4648      	mov	r0, r9
1000e406:	47d8      	blx	fp
1000e408:	2800      	cmp	r0, #0
1000e40a:	d109      	bne.n	1000e420 <ble_connected_state_handler+0xe4>
				{
					ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e40c:	9a05      	ldr	r2, [sp, #20]
1000e40e:	0153      	lsls	r3, r2, #5
1000e410:	1a9b      	subs	r3, r3, r2
1000e412:	009a      	lsls	r2, r3, #2
1000e414:	4b55      	ldr	r3, [pc, #340]	; (1000e56c <ble_connected_state_handler+0x230>)
1000e416:	189b      	adds	r3, r3, r2
1000e418:	335e      	adds	r3, #94	; 0x5e
1000e41a:	2202      	movs	r2, #2
1000e41c:	701a      	strb	r2, [r3, #0]
1000e41e:	e02b      	b.n	1000e478 <ble_connected_state_handler+0x13c>
1000e420:	3401      	adds	r4, #1
1000e422:	237c      	movs	r3, #124	; 0x7c
1000e424:	469c      	mov	ip, r3
1000e426:	44e1      	add	r9, ip
		}
			
		if (ble_device_count < BLE_MAX_DEVICE_CONNECTED)
		{
			bool conn_exists = false;
			for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e428:	2c05      	cmp	r4, #5
1000e42a:	d1e7      	bne.n	1000e3fc <ble_connected_state_handler+0xc0>
1000e42c:	e072      	b.n	1000e514 <ble_connected_state_handler+0x1d8>
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
				{
					if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e42e:	001c      	movs	r4, r3
1000e430:	7811      	ldrb	r1, [r2, #0]
1000e432:	2900      	cmp	r1, #0
1000e434:	d11a      	bne.n	1000e46c <ble_connected_state_handler+0x130>
1000e436:	e001      	b.n	1000e43c <ble_connected_state_handler+0x100>
1000e438:	2400      	movs	r4, #0
1000e43a:	2700      	movs	r7, #0
					{
						/* @Todo Need to Handle Random Address */
						memcpy(&ble_dev_info[idx].conn_info, (uint8_t *)conn_params, sizeof(at_ble_connected_t));
1000e43c:	0163      	lsls	r3, r4, #5
1000e43e:	4699      	mov	r9, r3
1000e440:	1b18      	subs	r0, r3, r4
1000e442:	0080      	lsls	r0, r0, #2
1000e444:	4b49      	ldr	r3, [pc, #292]	; (1000e56c <ble_connected_state_handler+0x230>)
1000e446:	4698      	mov	r8, r3
1000e448:	4440      	add	r0, r8
1000e44a:	2212      	movs	r2, #18
1000e44c:	0029      	movs	r1, r5
1000e44e:	4b3f      	ldr	r3, [pc, #252]	; (1000e54c <ble_connected_state_handler+0x210>)
1000e450:	4798      	blx	r3
						ble_device_count++;
1000e452:	4a47      	ldr	r2, [pc, #284]	; (1000e570 <ble_connected_state_handler+0x234>)
1000e454:	7813      	ldrb	r3, [r2, #0]
1000e456:	3301      	adds	r3, #1
1000e458:	b2db      	uxtb	r3, r3
1000e45a:	7013      	strb	r3, [r2, #0]
						ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e45c:	464b      	mov	r3, r9
1000e45e:	1b1b      	subs	r3, r3, r4
1000e460:	009b      	lsls	r3, r3, #2
1000e462:	4443      	add	r3, r8
1000e464:	335e      	adds	r3, #94	; 0x5e
1000e466:	2202      	movs	r2, #2
1000e468:	701a      	strb	r2, [r3, #0]
						break;
1000e46a:	e005      	b.n	1000e478 <ble_connected_state_handler+0x13c>
				}
			}
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e46c:	1c79      	adds	r1, r7, #1
1000e46e:	b2cf      	uxtb	r7, r1
1000e470:	3301      	adds	r3, #1
1000e472:	327c      	adds	r2, #124	; 0x7c
1000e474:	2f05      	cmp	r7, #5
1000e476:	d1da      	bne.n	1000e42e <ble_connected_state_handler+0xf2>
						break;
					}
				}
			}
			
			if(!memcmp((uint8_t *)&ble_peripheral_dev_address, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e478:	2207      	movs	r2, #7
1000e47a:	0029      	movs	r1, r5
1000e47c:	4834      	ldr	r0, [pc, #208]	; (1000e550 <ble_connected_state_handler+0x214>)
1000e47e:	4b35      	ldr	r3, [pc, #212]	; (1000e554 <ble_connected_state_handler+0x218>)
1000e480:	4798      	blx	r3
1000e482:	2800      	cmp	r0, #0
1000e484:	d10c      	bne.n	1000e4a0 <ble_connected_state_handler+0x164>
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_CENTRAL;
1000e486:	017b      	lsls	r3, r7, #5
1000e488:	1bdb      	subs	r3, r3, r7
1000e48a:	009b      	lsls	r3, r3, #2
1000e48c:	4a37      	ldr	r2, [pc, #220]	; (1000e56c <ble_connected_state_handler+0x230>)
1000e48e:	18d3      	adds	r3, r2, r3
1000e490:	2205      	movs	r2, #5
1000e492:	749a      	strb	r2, [r3, #18]
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
				peripheral_device_added = true;
			}
			/* Reset the ble_peripheral_dev_address to identify the initiator */
			memset((uint8_t *)&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
1000e494:	3202      	adds	r2, #2
1000e496:	2100      	movs	r1, #0
1000e498:	482d      	ldr	r0, [pc, #180]	; (1000e550 <ble_connected_state_handler+0x214>)
1000e49a:	4b2f      	ldr	r3, [pc, #188]	; (1000e558 <ble_connected_state_handler+0x21c>)
1000e49c:	4798      	blx	r3
1000e49e:	e042      	b.n	1000e526 <ble_connected_state_handler+0x1ea>
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_CENTRAL;
			}
			else
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
1000e4a0:	4b32      	ldr	r3, [pc, #200]	; (1000e56c <ble_connected_state_handler+0x230>)
1000e4a2:	4698      	mov	r8, r3
1000e4a4:	017c      	lsls	r4, r7, #5
1000e4a6:	1be3      	subs	r3, r4, r7
1000e4a8:	009b      	lsls	r3, r3, #2
1000e4aa:	4443      	add	r3, r8
1000e4ac:	220a      	movs	r2, #10
1000e4ae:	749a      	strb	r2, [r3, #18]
				peripheral_device_added = true;
			}
			/* Reset the ble_peripheral_dev_address to identify the initiator */
			memset((uint8_t *)&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
1000e4b0:	3a03      	subs	r2, #3
1000e4b2:	2100      	movs	r1, #0
1000e4b4:	4826      	ldr	r0, [pc, #152]	; (1000e550 <ble_connected_state_handler+0x214>)
1000e4b6:	4b28      	ldr	r3, [pc, #160]	; (1000e558 <ble_connected_state_handler+0x21c>)
1000e4b8:	4798      	blx	r3
			at_ble_disconnect(conn_params->handle, AT_BLE_TERMINATED_BY_USER);
		}		
		
#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
		
        if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
1000e4ba:	1be4      	subs	r4, r4, r7
1000e4bc:	00a4      	lsls	r4, r4, #2
1000e4be:	4444      	add	r4, r8
1000e4c0:	7ca3      	ldrb	r3, [r4, #18]
1000e4c2:	2b0a      	cmp	r3, #10
1000e4c4:	d12f      	bne.n	1000e526 <ble_connected_state_handler+0x1ea>
1000e4c6:	e00d      	b.n	1000e4e4 <ble_connected_state_handler+0x1a8>
			memset((uint8_t *)&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
					
		}
		else
		{
			DBG_LOG("Max number of connection reached: %d ===>Disconnecting...", ble_device_count);
1000e4c8:	481a      	ldr	r0, [pc, #104]	; (1000e534 <ble_connected_state_handler+0x1f8>)
1000e4ca:	4b1b      	ldr	r3, [pc, #108]	; (1000e538 <ble_connected_state_handler+0x1fc>)
1000e4cc:	4798      	blx	r3
1000e4ce:	4b28      	ldr	r3, [pc, #160]	; (1000e570 <ble_connected_state_handler+0x234>)
1000e4d0:	7819      	ldrb	r1, [r3, #0]
1000e4d2:	b2c9      	uxtb	r1, r1
1000e4d4:	4827      	ldr	r0, [pc, #156]	; (1000e574 <ble_connected_state_handler+0x238>)
1000e4d6:	4b1a      	ldr	r3, [pc, #104]	; (1000e540 <ble_connected_state_handler+0x204>)
1000e4d8:	4798      	blx	r3
			at_ble_disconnect(conn_params->handle, AT_BLE_TERMINATED_BY_USER);
1000e4da:	8928      	ldrh	r0, [r5, #8]
1000e4dc:	2113      	movs	r1, #19
1000e4de:	4b26      	ldr	r3, [pc, #152]	; (1000e578 <ble_connected_state_handler+0x23c>)
1000e4e0:	4798      	blx	r3
1000e4e2:	e020      	b.n	1000e526 <ble_connected_state_handler+0x1ea>
		
#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
		
        if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
        {
	 		ble_send_slave_sec_request(conn_params->handle);
1000e4e4:	8928      	ldrh	r0, [r5, #8]
1000e4e6:	4b25      	ldr	r3, [pc, #148]	; (1000e57c <ble_connected_state_handler+0x240>)
1000e4e8:	4798      	blx	r3
1000e4ea:	e01c      	b.n	1000e526 <ble_connected_state_handler+0x1ea>
        }
#endif
	} 
	else
	{
		DBG_LOG("Device Connection Failed - Status: %d", conn_params->conn_status);
1000e4ec:	4811      	ldr	r0, [pc, #68]	; (1000e534 <ble_connected_state_handler+0x1f8>)
1000e4ee:	4b12      	ldr	r3, [pc, #72]	; (1000e538 <ble_connected_state_handler+0x1fc>)
1000e4f0:	4798      	blx	r3
1000e4f2:	7aa9      	ldrb	r1, [r5, #10]
1000e4f4:	4822      	ldr	r0, [pc, #136]	; (1000e580 <ble_connected_state_handler+0x244>)
1000e4f6:	4b12      	ldr	r3, [pc, #72]	; (1000e540 <ble_connected_state_handler+0x204>)
1000e4f8:	4798      	blx	r3
	}
	ALL_UNUSED(peripheral_device_added);
	return AT_BLE_SUCCESS;
1000e4fa:	2600      	movs	r6, #0
1000e4fc:	e013      	b.n	1000e526 <ble_connected_state_handler+0x1ea>
					DBG_LOG_DEV("New Connection");
				}				
			}
		}
			
		if (ble_device_count < BLE_MAX_DEVICE_CONNECTED)
1000e4fe:	4b1c      	ldr	r3, [pc, #112]	; (1000e570 <ble_connected_state_handler+0x234>)
1000e500:	781b      	ldrb	r3, [r3, #0]
1000e502:	b2db      	uxtb	r3, r3
1000e504:	2b04      	cmp	r3, #4
1000e506:	d8df      	bhi.n	1000e4c8 <ble_connected_state_handler+0x18c>
1000e508:	4b18      	ldr	r3, [pc, #96]	; (1000e56c <ble_connected_state_handler+0x230>)
1000e50a:	4699      	mov	r9, r3
1000e50c:	2400      	movs	r4, #0
		{
			bool conn_exists = false;
			for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
			{
				if(!memcmp((uint8_t *)&ble_dev_info[idx].conn_info.peer_addr, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e50e:	4b11      	ldr	r3, [pc, #68]	; (1000e554 <ble_connected_state_handler+0x218>)
1000e510:	469b      	mov	fp, r3
1000e512:	e773      	b.n	1000e3fc <ble_connected_state_handler+0xc0>
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
				{
					if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e514:	235e      	movs	r3, #94	; 0x5e
1000e516:	4a15      	ldr	r2, [pc, #84]	; (1000e56c <ble_connected_state_handler+0x230>)
1000e518:	5cd3      	ldrb	r3, [r2, r3]
1000e51a:	2b00      	cmp	r3, #0
1000e51c:	d08c      	beq.n	1000e438 <ble_connected_state_handler+0xfc>
1000e51e:	4a19      	ldr	r2, [pc, #100]	; (1000e584 <ble_connected_state_handler+0x248>)
1000e520:	2301      	movs	r3, #1
				}
			}
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e522:	2701      	movs	r7, #1
1000e524:	e783      	b.n	1000e42e <ble_connected_state_handler+0xf2>
	{
		DBG_LOG("Device Connection Failed - Status: %d", conn_params->conn_status);
	}
	ALL_UNUSED(peripheral_device_added);
	return AT_BLE_SUCCESS;
}
1000e526:	0030      	movs	r0, r6
1000e528:	b01a      	add	sp, #104	; 0x68
1000e52a:	bc1c      	pop	{r2, r3, r4}
1000e52c:	4690      	mov	r8, r2
1000e52e:	4699      	mov	r9, r3
1000e530:	46a3      	mov	fp, r4
1000e532:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e534:	10015df8 	.word	0x10015df8
1000e538:	10014c41 	.word	0x10014c41
1000e53c:	1001778c 	.word	0x1001778c
1000e540:	10014b21 	.word	0x10014b21
1000e544:	100177d0 	.word	0x100177d0
1000e548:	10019dc4 	.word	0x10019dc4
1000e54c:	100149c7 	.word	0x100149c7
1000e550:	10018684 	.word	0x10018684
1000e554:	100149a9 	.word	0x100149a9
1000e558:	100149d9 	.word	0x100149d9
1000e55c:	10019b5e 	.word	0x10019b5e
1000e560:	100105b1 	.word	0x100105b1
1000e564:	100177e8 	.word	0x100177e8
1000e568:	1001780c 	.word	0x1001780c
1000e56c:	10019b18 	.word	0x10019b18
1000e570:	10019d84 	.word	0x10019d84
1000e574:	10017830 	.word	0x10017830
1000e578:	10010585 	.word	0x10010585
1000e57c:	1000e2f5 	.word	0x1000e2f5
1000e580:	1001786c 	.word	0x1001786c
1000e584:	10019bf2 	.word	0x10019bf2

1000e588 <ble_resolv_rand_addr_handler>:

at_ble_status_t ble_resolv_rand_addr_handler(void *params)
{
1000e588:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e58a:	4647      	mov	r7, r8
1000e58c:	b480      	push	{r7}
	uint8_t idx;	
	bool device_found = false;
	bool peripheral_device_added = false;
	ble_resolv_rand_addr_status = (at_ble_resolv_rand_addr_status_t *)params;	
	
	if(ble_resolv_rand_addr_status->status == AT_BLE_SUCCESS)
1000e58e:	7803      	ldrb	r3, [r0, #0]
1000e590:	2b00      	cmp	r3, #0
1000e592:	d152      	bne.n	1000e63a <ble_resolv_rand_addr_handler+0xb2>
1000e594:	4d3e      	ldr	r5, [pc, #248]	; (1000e690 <ble_resolv_rand_addr_handler+0x108>)
1000e596:	2400      	movs	r4, #0
	{		
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
		{
			/* Check the Resolved Address */
			if (!memcmp((uint8_t *)ble_resolv_rand_addr_status->irk, (uint8_t *)ble_dev_info[idx].bond_info.peer_irk.key, AT_BLE_MAX_KEY_LEN))
1000e598:	1c46      	adds	r6, r0, #1
1000e59a:	4f3e      	ldr	r7, [pc, #248]	; (1000e694 <ble_resolv_rand_addr_handler+0x10c>)
1000e59c:	2210      	movs	r2, #16
1000e59e:	0029      	movs	r1, r5
1000e5a0:	0030      	movs	r0, r6
1000e5a2:	47b8      	blx	r7
1000e5a4:	2800      	cmp	r0, #0
1000e5a6:	d031      	beq.n	1000e60c <ble_resolv_rand_addr_handler+0x84>
	bool peripheral_device_added = false;
	ble_resolv_rand_addr_status = (at_ble_resolv_rand_addr_status_t *)params;	
	
	if(ble_resolv_rand_addr_status->status == AT_BLE_SUCCESS)
	{		
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e5a8:	3401      	adds	r4, #1
1000e5aa:	b2e4      	uxtb	r4, r4
1000e5ac:	357c      	adds	r5, #124	; 0x7c
1000e5ae:	2c05      	cmp	r4, #5
1000e5b0:	d1f4      	bne.n	1000e59c <ble_resolv_rand_addr_handler+0x14>
1000e5b2:	e042      	b.n	1000e63a <ble_resolv_rand_addr_handler+0xb2>
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
		{
			if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e5b4:	001d      	movs	r5, r3
1000e5b6:	7811      	ldrb	r1, [r2, #0]
1000e5b8:	2900      	cmp	r1, #0
1000e5ba:	d11b      	bne.n	1000e5f4 <ble_resolv_rand_addr_handler+0x6c>
1000e5bc:	e001      	b.n	1000e5c2 <ble_resolv_rand_addr_handler+0x3a>
1000e5be:	2500      	movs	r5, #0
		peripheral_device_added = true;
	}
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e5c0:	2400      	movs	r4, #0
		{
			if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
			{
				memcpy(&ble_dev_info[idx].conn_info, (uint8_t *)&connected_state_info, sizeof(at_ble_connected_t));
1000e5c2:	4b35      	ldr	r3, [pc, #212]	; (1000e698 <ble_resolv_rand_addr_handler+0x110>)
1000e5c4:	4698      	mov	r8, r3
1000e5c6:	016e      	lsls	r6, r5, #5
1000e5c8:	1b77      	subs	r7, r6, r5
1000e5ca:	00bf      	lsls	r7, r7, #2
1000e5cc:	4447      	add	r7, r8
1000e5ce:	2212      	movs	r2, #18
1000e5d0:	4932      	ldr	r1, [pc, #200]	; (1000e69c <ble_resolv_rand_addr_handler+0x114>)
1000e5d2:	0038      	movs	r0, r7
1000e5d4:	4b32      	ldr	r3, [pc, #200]	; (1000e6a0 <ble_resolv_rand_addr_handler+0x118>)
1000e5d6:	4798      	blx	r3
				ble_device_count++;
1000e5d8:	4a32      	ldr	r2, [pc, #200]	; (1000e6a4 <ble_resolv_rand_addr_handler+0x11c>)
1000e5da:	7813      	ldrb	r3, [r2, #0]
1000e5dc:	3301      	adds	r3, #1
1000e5de:	b2db      	uxtb	r3, r3
1000e5e0:	7013      	strb	r3, [r2, #0]
				ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e5e2:	375e      	adds	r7, #94	; 0x5e
1000e5e4:	2302      	movs	r3, #2
1000e5e6:	703b      	strb	r3, [r7, #0]
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
1000e5e8:	1b75      	subs	r5, r6, r5
1000e5ea:	00ad      	lsls	r5, r5, #2
1000e5ec:	4445      	add	r5, r8
1000e5ee:	3308      	adds	r3, #8
1000e5f0:	74ab      	strb	r3, [r5, #18]
				peripheral_device_added = true;
				break;
1000e5f2:	e031      	b.n	1000e658 <ble_resolv_rand_addr_handler+0xd0>
		peripheral_device_added = true;
	}
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e5f4:	3401      	adds	r4, #1
1000e5f6:	b2e4      	uxtb	r4, r4
1000e5f8:	3301      	adds	r3, #1
1000e5fa:	327c      	adds	r2, #124	; 0x7c
1000e5fc:	2c05      	cmp	r4, #5
1000e5fe:	d1d9      	bne.n	1000e5b4 <ble_resolv_rand_addr_handler+0x2c>
1000e600:	e03a      	b.n	1000e678 <ble_resolv_rand_addr_handler+0xf0>
	}
	DBG_LOG_DEV("Device idx:%d",idx);
	#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
	if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
	{
		ble_send_slave_sec_request(connected_state_info.handle);
1000e602:	4b26      	ldr	r3, [pc, #152]	; (1000e69c <ble_resolv_rand_addr_handler+0x114>)
1000e604:	8918      	ldrh	r0, [r3, #8]
1000e606:	4b28      	ldr	r3, [pc, #160]	; (1000e6a8 <ble_resolv_rand_addr_handler+0x120>)
1000e608:	4798      	blx	r3
1000e60a:	e03c      	b.n	1000e686 <ble_resolv_rand_addr_handler+0xfe>
		
	}
	
	if (device_found)
	{
		DBG_LOG_DEV("##########Device Found");
1000e60c:	4827      	ldr	r0, [pc, #156]	; (1000e6ac <ble_resolv_rand_addr_handler+0x124>)
1000e60e:	4b28      	ldr	r3, [pc, #160]	; (1000e6b0 <ble_resolv_rand_addr_handler+0x128>)
1000e610:	4798      	blx	r3
1000e612:	4828      	ldr	r0, [pc, #160]	; (1000e6b4 <ble_resolv_rand_addr_handler+0x12c>)
1000e614:	4b28      	ldr	r3, [pc, #160]	; (1000e6b8 <ble_resolv_rand_addr_handler+0x130>)
1000e616:	4798      	blx	r3
		ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e618:	481f      	ldr	r0, [pc, #124]	; (1000e698 <ble_resolv_rand_addr_handler+0x110>)
1000e61a:	0163      	lsls	r3, r4, #5
1000e61c:	1b1a      	subs	r2, r3, r4
1000e61e:	0092      	lsls	r2, r2, #2
1000e620:	1882      	adds	r2, r0, r2
1000e622:	0011      	movs	r1, r2
1000e624:	315e      	adds	r1, #94	; 0x5e
1000e626:	2502      	movs	r5, #2
1000e628:	700d      	strb	r5, [r1, #0]
		ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
1000e62a:	210a      	movs	r1, #10
1000e62c:	7491      	strb	r1, [r2, #18]
		memcpy((uint8_t *)&ble_dev_info[idx].conn_info, (uint8_t *)&connected_state_info, sizeof(at_ble_connected_t));
1000e62e:	0010      	movs	r0, r2
1000e630:	2212      	movs	r2, #18
1000e632:	491a      	ldr	r1, [pc, #104]	; (1000e69c <ble_resolv_rand_addr_handler+0x114>)
1000e634:	4b1a      	ldr	r3, [pc, #104]	; (1000e6a0 <ble_resolv_rand_addr_handler+0x118>)
1000e636:	4798      	blx	r3
1000e638:	e00e      	b.n	1000e658 <ble_resolv_rand_addr_handler+0xd0>
		peripheral_device_added = true;
	}
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
1000e63a:	481c      	ldr	r0, [pc, #112]	; (1000e6ac <ble_resolv_rand_addr_handler+0x124>)
1000e63c:	4b1c      	ldr	r3, [pc, #112]	; (1000e6b0 <ble_resolv_rand_addr_handler+0x128>)
1000e63e:	4798      	blx	r3
1000e640:	481e      	ldr	r0, [pc, #120]	; (1000e6bc <ble_resolv_rand_addr_handler+0x134>)
1000e642:	4b1d      	ldr	r3, [pc, #116]	; (1000e6b8 <ble_resolv_rand_addr_handler+0x130>)
1000e644:	4798      	blx	r3
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
		{
			if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e646:	235e      	movs	r3, #94	; 0x5e
1000e648:	4a13      	ldr	r2, [pc, #76]	; (1000e698 <ble_resolv_rand_addr_handler+0x110>)
1000e64a:	5cd3      	ldrb	r3, [r2, r3]
1000e64c:	2b00      	cmp	r3, #0
1000e64e:	d0b6      	beq.n	1000e5be <ble_resolv_rand_addr_handler+0x36>
1000e650:	4a1b      	ldr	r2, [pc, #108]	; (1000e6c0 <ble_resolv_rand_addr_handler+0x138>)
1000e652:	2301      	movs	r3, #1
		peripheral_device_added = true;
	}
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e654:	2401      	movs	r4, #1
1000e656:	e7ad      	b.n	1000e5b4 <ble_resolv_rand_addr_handler+0x2c>
				peripheral_device_added = true;
				break;
			}
		}
	}
	DBG_LOG_DEV("Device idx:%d",idx);
1000e658:	4814      	ldr	r0, [pc, #80]	; (1000e6ac <ble_resolv_rand_addr_handler+0x124>)
1000e65a:	4b15      	ldr	r3, [pc, #84]	; (1000e6b0 <ble_resolv_rand_addr_handler+0x128>)
1000e65c:	4798      	blx	r3
1000e65e:	0021      	movs	r1, r4
1000e660:	4818      	ldr	r0, [pc, #96]	; (1000e6c4 <ble_resolv_rand_addr_handler+0x13c>)
1000e662:	4b15      	ldr	r3, [pc, #84]	; (1000e6b8 <ble_resolv_rand_addr_handler+0x130>)
1000e664:	4798      	blx	r3
	#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
	if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
1000e666:	0163      	lsls	r3, r4, #5
1000e668:	1b1c      	subs	r4, r3, r4
1000e66a:	00a4      	lsls	r4, r4, #2
1000e66c:	4b0a      	ldr	r3, [pc, #40]	; (1000e698 <ble_resolv_rand_addr_handler+0x110>)
1000e66e:	191c      	adds	r4, r3, r4
1000e670:	7ca3      	ldrb	r3, [r4, #18]
1000e672:	2b0a      	cmp	r3, #10
1000e674:	d107      	bne.n	1000e686 <ble_resolv_rand_addr_handler+0xfe>
1000e676:	e7c4      	b.n	1000e602 <ble_resolv_rand_addr_handler+0x7a>
				peripheral_device_added = true;
				break;
			}
		}
	}
	DBG_LOG_DEV("Device idx:%d",idx);
1000e678:	480c      	ldr	r0, [pc, #48]	; (1000e6ac <ble_resolv_rand_addr_handler+0x124>)
1000e67a:	4b0d      	ldr	r3, [pc, #52]	; (1000e6b0 <ble_resolv_rand_addr_handler+0x128>)
1000e67c:	4798      	blx	r3
1000e67e:	2105      	movs	r1, #5
1000e680:	4810      	ldr	r0, [pc, #64]	; (1000e6c4 <ble_resolv_rand_addr_handler+0x13c>)
1000e682:	4b0d      	ldr	r3, [pc, #52]	; (1000e6b8 <ble_resolv_rand_addr_handler+0x130>)
1000e684:	4798      	blx	r3
	#endif
	ALL_UNUSED(peripheral_device_added);

	return AT_BLE_SUCCESS;
	
}
1000e686:	2000      	movs	r0, #0
1000e688:	bc04      	pop	{r2}
1000e68a:	4690      	mov	r8, r2
1000e68c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e68e:	46c0      	nop			; (mov r8, r8)
1000e690:	10019b5e 	.word	0x10019b5e
1000e694:	100149a9 	.word	0x100149a9
1000e698:	10019b18 	.word	0x10019b18
1000e69c:	10019dc4 	.word	0x10019dc4
1000e6a0:	100149c7 	.word	0x100149c7
1000e6a4:	10019d84 	.word	0x10019d84
1000e6a8:	1000e2f5 	.word	0x1000e2f5
1000e6ac:	10015df8 	.word	0x10015df8
1000e6b0:	10014c41 	.word	0x10014c41
1000e6b4:	10017894 	.word	0x10017894
1000e6b8:	10014b21 	.word	0x10014b21
1000e6bc:	100178ac 	.word	0x100178ac
1000e6c0:	10019bf2 	.word	0x10019bf2
1000e6c4:	100178c8 	.word	0x100178c8

1000e6c8 <ble_event_manager>:
	}
	return AT_BLE_SUCCESS;
}

void ble_event_manager(at_ble_events_t events, void *event_params)
{
1000e6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000e6ca:	0004      	movs	r4, r0
1000e6cc:	000d      	movs	r5, r1
	DBG_LOG_DEV("\r\nBLE-Event:%d", events);
1000e6ce:	4848      	ldr	r0, [pc, #288]	; (1000e7f0 <ble_event_manager+0x128>)
1000e6d0:	4b48      	ldr	r3, [pc, #288]	; (1000e7f4 <ble_event_manager+0x12c>)
1000e6d2:	4798      	blx	r3
1000e6d4:	0021      	movs	r1, r4
1000e6d6:	4848      	ldr	r0, [pc, #288]	; (1000e7f8 <ble_event_manager+0x130>)
1000e6d8:	4b48      	ldr	r3, [pc, #288]	; (1000e7fc <ble_event_manager+0x134>)
1000e6da:	4798      	blx	r3
	switch(events)
1000e6dc:	2c3b      	cmp	r4, #59	; 0x3b
1000e6de:	d879      	bhi.n	1000e7d4 <ble_event_manager+0x10c>
1000e6e0:	00a3      	lsls	r3, r4, #2
1000e6e2:	4a47      	ldr	r2, [pc, #284]	; (1000e800 <ble_event_manager+0x138>)
1000e6e4:	58d3      	ldr	r3, [r2, r3]
1000e6e6:	469f      	mov	pc, r3
		for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gap_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gap_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e6e8:	00a4      	lsls	r4, r4, #2
1000e6ea:	2600      	movs	r6, #0
		}
		#endif			
		
		for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gap_event_cb[idx] != NULL)
1000e6ec:	4f45      	ldr	r7, [pc, #276]	; (1000e804 <ble_event_manager+0x13c>)
1000e6ee:	59bb      	ldr	r3, [r7, r6]
1000e6f0:	2b00      	cmp	r3, #0
1000e6f2:	d004      	beq.n	1000e6fe <ble_event_manager+0x36>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gap_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e6f4:	591b      	ldr	r3, [r3, r4]
1000e6f6:	2b00      	cmp	r3, #0
1000e6f8:	d001      	beq.n	1000e6fe <ble_event_manager+0x36>
				{
					event_cb_fn[events](event_params);		
1000e6fa:	0028      	movs	r0, r5
1000e6fc:	4798      	blx	r3
1000e6fe:	3604      	adds	r6, #4
			if( ble_scan_duplication_check((at_ble_scan_info_t*)event_params) )
				return;
		}
		#endif			
		
		for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
1000e700:	2e14      	cmp	r6, #20
1000e702:	d1f4      	bne.n	1000e6ee <ble_event_manager+0x26>
1000e704:	e072      	b.n	1000e7ec <ble_event_manager+0x124>
		for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_client_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_client_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e706:	3c13      	subs	r4, #19
1000e708:	b2e4      	uxtb	r4, r4
1000e70a:	00a4      	lsls	r4, r4, #2
1000e70c:	2600      	movs	r6, #0
	{
		uint8_t idx;
		events -= (AT_BLE_CON_CHANNEL_MAP_IND + 1);
		for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_client_event_cb[idx] != NULL)
1000e70e:	4f3e      	ldr	r7, [pc, #248]	; (1000e808 <ble_event_manager+0x140>)
1000e710:	59bb      	ldr	r3, [r7, r6]
1000e712:	2b00      	cmp	r3, #0
1000e714:	d004      	beq.n	1000e720 <ble_event_manager+0x58>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_client_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e716:	591b      	ldr	r3, [r3, r4]
1000e718:	2b00      	cmp	r3, #0
1000e71a:	d001      	beq.n	1000e720 <ble_event_manager+0x58>
				{
					event_cb_fn[events](event_params);
1000e71c:	0028      	movs	r0, r5
1000e71e:	4798      	blx	r3
1000e720:	3604      	adds	r6, #4
	case AT_BLE_NOTIFICATION_RECIEVED:
	case AT_BLE_INDICATION_RECIEVED:
	{
		uint8_t idx;
		events -= (AT_BLE_CON_CHANNEL_MAP_IND + 1);
		for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
1000e722:	2e14      	cmp	r6, #20
1000e724:	d1f4      	bne.n	1000e710 <ble_event_manager+0x48>
1000e726:	e061      	b.n	1000e7ec <ble_event_manager+0x124>
	case AT_BLE_MTU_CHANGED_CMD_COMPLETE:
	case AT_BLE_CHARACTERISTIC_WRITE_CMD_CMP:
	case AT_BLE_READ_AUTHORIZE_REQUEST:
	{
		uint8_t idx;
		events -= (AT_BLE_INDICATION_RECIEVED + 1);
1000e728:	3c1d      	subs	r4, #29
1000e72a:	b2e4      	uxtb	r4, r4
		DBG_LOG_DEV("GATT_Server Event:%d", events);
1000e72c:	4830      	ldr	r0, [pc, #192]	; (1000e7f0 <ble_event_manager+0x128>)
1000e72e:	4b31      	ldr	r3, [pc, #196]	; (1000e7f4 <ble_event_manager+0x12c>)
1000e730:	4798      	blx	r3
1000e732:	0021      	movs	r1, r4
1000e734:	4835      	ldr	r0, [pc, #212]	; (1000e80c <ble_event_manager+0x144>)
1000e736:	4b31      	ldr	r3, [pc, #196]	; (1000e7fc <ble_event_manager+0x134>)
1000e738:	4798      	blx	r3
		for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_server_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_server_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e73a:	00a4      	lsls	r4, r4, #2
1000e73c:	2600      	movs	r6, #0
		uint8_t idx;
		events -= (AT_BLE_INDICATION_RECIEVED + 1);
		DBG_LOG_DEV("GATT_Server Event:%d", events);
		for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_server_event_cb[idx] != NULL)
1000e73e:	4f34      	ldr	r7, [pc, #208]	; (1000e810 <ble_event_manager+0x148>)
1000e740:	59bb      	ldr	r3, [r7, r6]
1000e742:	2b00      	cmp	r3, #0
1000e744:	d004      	beq.n	1000e750 <ble_event_manager+0x88>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_server_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e746:	591b      	ldr	r3, [r3, r4]
1000e748:	2b00      	cmp	r3, #0
1000e74a:	d001      	beq.n	1000e750 <ble_event_manager+0x88>
				{
					event_cb_fn[events](event_params);
1000e74c:	0028      	movs	r0, r5
1000e74e:	4798      	blx	r3
1000e750:	3604      	adds	r6, #4
	case AT_BLE_READ_AUTHORIZE_REQUEST:
	{
		uint8_t idx;
		events -= (AT_BLE_INDICATION_RECIEVED + 1);
		DBG_LOG_DEV("GATT_Server Event:%d", events);
		for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
1000e752:	2e14      	cmp	r6, #20
1000e754:	d1f4      	bne.n	1000e740 <ble_event_manager+0x78>
1000e756:	e049      	b.n	1000e7ec <ble_event_manager+0x124>
	case AT_BLE_LECB_ADD_CREDIT_IND:
	case AT_BLE_LECB_SEND_RESP:
	case AT_BLE_LECB_DATA_RECIEVED:
	{
		uint8_t idx;
		events -= (AT_BLE_READ_AUTHORIZE_REQUEST + 1);
1000e758:	3c27      	subs	r4, #39	; 0x27
1000e75a:	b2e4      	uxtb	r4, r4
		for (idx = 0; idx < MAX_L2CAP_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_l2cap_event_cb[idx] != NULL)
1000e75c:	4b2d      	ldr	r3, [pc, #180]	; (1000e814 <ble_event_manager+0x14c>)
1000e75e:	681b      	ldr	r3, [r3, #0]
1000e760:	2b00      	cmp	r3, #0
1000e762:	d043      	beq.n	1000e7ec <ble_event_manager+0x124>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_l2cap_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e764:	00a4      	lsls	r4, r4, #2
1000e766:	58e3      	ldr	r3, [r4, r3]
1000e768:	2b00      	cmp	r3, #0
1000e76a:	d03f      	beq.n	1000e7ec <ble_event_manager+0x124>
				{
					event_cb_fn[events](event_params);
1000e76c:	0028      	movs	r0, r5
1000e76e:	4798      	blx	r3
1000e770:	e03c      	b.n	1000e7ec <ble_event_manager+0x124>
	case AT_BLE_HTPT_ENABLE_RSP:
	case AT_BLE_HTPT_MEAS_INTV_UPD_RSP:
	case AT_BLE_HTPT_MEAS_INTV_CHG_REQ:
	{
		uint8_t idx;
		events -= (AT_BLE_LECB_DATA_RECIEVED + 1);
1000e772:	3c2d      	subs	r4, #45	; 0x2d
1000e774:	b2e4      	uxtb	r4, r4
		for (idx = 0; idx < MAX_HTPT_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_htpt_event_cb[idx] != NULL)
1000e776:	4b28      	ldr	r3, [pc, #160]	; (1000e818 <ble_event_manager+0x150>)
1000e778:	681b      	ldr	r3, [r3, #0]
1000e77a:	2b00      	cmp	r3, #0
1000e77c:	d036      	beq.n	1000e7ec <ble_event_manager+0x124>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_htpt_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e77e:	00a4      	lsls	r4, r4, #2
1000e780:	58e3      	ldr	r3, [r4, r3]
1000e782:	2b00      	cmp	r3, #0
1000e784:	d032      	beq.n	1000e7ec <ble_event_manager+0x124>
				{
					event_cb_fn[events](event_params);
1000e786:	0028      	movs	r0, r5
1000e788:	4798      	blx	r3
1000e78a:	e02f      	b.n	1000e7ec <ble_event_manager+0x124>
		for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_dtm_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_dtm_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e78c:	3c36      	subs	r4, #54	; 0x36
1000e78e:	b2e4      	uxtb	r4, r4
1000e790:	00a4      	lsls	r4, r4, #2
1000e792:	2600      	movs	r6, #0
	{
		uint8_t idx;
		events -= (AT_BLE_HTPT_MEAS_INTV_CHG_REQ + 1);
		for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_dtm_event_cb[idx] != NULL)
1000e794:	4f21      	ldr	r7, [pc, #132]	; (1000e81c <ble_event_manager+0x154>)
1000e796:	59bb      	ldr	r3, [r7, r6]
1000e798:	2b00      	cmp	r3, #0
1000e79a:	d004      	beq.n	1000e7a6 <ble_event_manager+0xde>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_dtm_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e79c:	591b      	ldr	r3, [r3, r4]
1000e79e:	2b00      	cmp	r3, #0
1000e7a0:	d001      	beq.n	1000e7a6 <ble_event_manager+0xde>
				{
					event_cb_fn[events](event_params);
1000e7a2:	0028      	movs	r0, r5
1000e7a4:	4798      	blx	r3
1000e7a6:	3604      	adds	r6, #4
	case AT_BLE_LE_TEST_STATUS:
	case AT_BLE_LE_PACKET_REPORT:
	{
		uint8_t idx;
		events -= (AT_BLE_HTPT_MEAS_INTV_CHG_REQ + 1);
		for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
1000e7a8:	2e14      	cmp	r6, #20
1000e7aa:	d1f4      	bne.n	1000e796 <ble_event_manager+0xce>
1000e7ac:	e01e      	b.n	1000e7ec <ble_event_manager+0x124>
	case AT_BLE_CUSTOM_EVENT:
	case AT_BLE_DEVICE_READY:
	case AT_BLE_EVENT_MAX:
	{
		uint8_t idx;
		events -= (AT_BLE_LE_PACKET_REPORT + 1);
1000e7ae:	3c38      	subs	r4, #56	; 0x38
1000e7b0:	b2e4      	uxtb	r4, r4
		for (idx = 0; idx < MAX_CUSTOM_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_custom_event_cb[idx] != NULL)
1000e7b2:	4b1b      	ldr	r3, [pc, #108]	; (1000e820 <ble_event_manager+0x158>)
1000e7b4:	681b      	ldr	r3, [r3, #0]
1000e7b6:	2b00      	cmp	r3, #0
1000e7b8:	d018      	beq.n	1000e7ec <ble_event_manager+0x124>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_custom_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e7ba:	00a4      	lsls	r4, r4, #2
1000e7bc:	58e3      	ldr	r3, [r4, r3]
1000e7be:	2b00      	cmp	r3, #0
1000e7c0:	d014      	beq.n	1000e7ec <ble_event_manager+0x124>
				{
					event_cb_fn[events](event_params);
1000e7c2:	0028      	movs	r0, r5
1000e7c4:	4798      	blx	r3
1000e7c6:	e011      	b.n	1000e7ec <ble_event_manager+0x124>
	}
	break;

	case AT_PLATFORM_EVENT:
	{
		if (ble_user_event_cb) {
1000e7c8:	4b16      	ldr	r3, [pc, #88]	; (1000e824 <ble_event_manager+0x15c>)
1000e7ca:	681b      	ldr	r3, [r3, #0]
1000e7cc:	2b00      	cmp	r3, #0
1000e7ce:	d00d      	beq.n	1000e7ec <ble_event_manager+0x124>
			ble_user_event_cb();
1000e7d0:	4798      	blx	r3
1000e7d2:	e00b      	b.n	1000e7ec <ble_event_manager+0x124>
	}
	break;

	default:
	{
		DBG_LOG_DEV("BLE-Manager:Unknown Event=0x%X", events);
1000e7d4:	4e06      	ldr	r6, [pc, #24]	; (1000e7f0 <ble_event_manager+0x128>)
1000e7d6:	0030      	movs	r0, r6
1000e7d8:	4d06      	ldr	r5, [pc, #24]	; (1000e7f4 <ble_event_manager+0x12c>)
1000e7da:	47a8      	blx	r5
1000e7dc:	0021      	movs	r1, r4
1000e7de:	4812      	ldr	r0, [pc, #72]	; (1000e828 <ble_event_manager+0x160>)
1000e7e0:	4b06      	ldr	r3, [pc, #24]	; (1000e7fc <ble_event_manager+0x134>)
1000e7e2:	4798      	blx	r3
		DBG_LOG("\r\n");
1000e7e4:	0030      	movs	r0, r6
1000e7e6:	47a8      	blx	r5
1000e7e8:	0030      	movs	r0, r6
1000e7ea:	47a8      	blx	r5
	}
	break;		
	}
}
1000e7ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000e7ee:	46c0      	nop			; (mov r8, r8)
1000e7f0:	10015df8 	.word	0x10015df8
1000e7f4:	10014c41 	.word	0x10014c41
1000e7f8:	100178d8 	.word	0x100178d8
1000e7fc:	10014b21 	.word	0x10014b21
1000e800:	10016e38 	.word	0x10016e38
1000e804:	10019d9c 	.word	0x10019d9c
1000e808:	10019db0 	.word	0x10019db0
1000e80c:	100178e8 	.word	0x100178e8
1000e810:	10019b04 	.word	0x10019b04
1000e814:	10019df8 	.word	0x10019df8
1000e818:	10019b00 	.word	0x10019b00
1000e81c:	10019d88 	.word	0x10019d88
1000e820:	1001a33c 	.word	0x1001a33c
1000e824:	1001867c 	.word	0x1001867c
1000e828:	10017900 	.word	0x10017900

1000e82c <ble_event_task>:
	return ulp_status;
}

/** @brief function to get event from stack */
at_ble_status_t ble_event_task(uint32_t timeout)
{
1000e82c:	b570      	push	{r4, r5, r6, lr}
1000e82e:	0004      	movs	r4, r0
	return status;
}

ble_ulp_mode_t ble_get_ulp_status(void)
{
	return ulp_status;
1000e830:	4b0d      	ldr	r3, [pc, #52]	; (1000e868 <ble_event_task+0x3c>)
1000e832:	781b      	ldrb	r3, [r3, #0]
/** @brief function to get event from stack */
at_ble_status_t ble_event_task(uint32_t timeout)
{
	at_ble_status_t status;
	
	if (ble_get_ulp_status() == BLE_ULP_MODE_SET)
1000e834:	2b01      	cmp	r3, #1
1000e836:	d101      	bne.n	1000e83c <ble_event_task+0x10>
	{
		release_sleep_lock();
1000e838:	4b0c      	ldr	r3, [pc, #48]	; (1000e86c <ble_event_task+0x40>)
1000e83a:	4798      	blx	r3
	}	
	status = at_ble_event_get(&event, ble_event_params, timeout);
1000e83c:	0022      	movs	r2, r4
1000e83e:	490c      	ldr	r1, [pc, #48]	; (1000e870 <ble_event_task+0x44>)
1000e840:	480c      	ldr	r0, [pc, #48]	; (1000e874 <ble_event_task+0x48>)
1000e842:	4b0d      	ldr	r3, [pc, #52]	; (1000e878 <ble_event_task+0x4c>)
1000e844:	4798      	blx	r3
1000e846:	0004      	movs	r4, r0
1000e848:	0005      	movs	r5, r0
	return status;
}

ble_ulp_mode_t ble_get_ulp_status(void)
{
	return ulp_status;
1000e84a:	4b07      	ldr	r3, [pc, #28]	; (1000e868 <ble_event_task+0x3c>)
1000e84c:	781b      	ldrb	r3, [r3, #0]
	{
		release_sleep_lock();
	}	
	status = at_ble_event_get(&event, ble_event_params, timeout);
	
	if (ble_get_ulp_status() == BLE_ULP_MODE_SET)
1000e84e:	2b01      	cmp	r3, #1
1000e850:	d101      	bne.n	1000e856 <ble_event_task+0x2a>
	{
		acquire_sleep_lock();
1000e852:	4b0a      	ldr	r3, [pc, #40]	; (1000e87c <ble_event_task+0x50>)
1000e854:	4798      	blx	r3
	}
	
    if (status == AT_BLE_SUCCESS) 
1000e856:	2d00      	cmp	r5, #0
1000e858:	d104      	bne.n	1000e864 <ble_event_task+0x38>
    {		
            ble_event_manager(event, ble_event_params);
1000e85a:	4b06      	ldr	r3, [pc, #24]	; (1000e874 <ble_event_task+0x48>)
1000e85c:	7818      	ldrb	r0, [r3, #0]
1000e85e:	4904      	ldr	r1, [pc, #16]	; (1000e870 <ble_event_task+0x44>)
1000e860:	4b07      	ldr	r3, [pc, #28]	; (1000e880 <ble_event_task+0x54>)
1000e862:	4798      	blx	r3
    }
    
    return status;
}
1000e864:	0020      	movs	r0, r4
1000e866:	bd70      	pop	{r4, r5, r6, pc}
1000e868:	1001868b 	.word	0x1001868b
1000e86c:	1000f23d 	.word	0x1000f23d
1000e870:	1001a130 	.word	0x1001a130
1000e874:	10019df4 	.word	0x10019df4
1000e878:	1000f939 	.word	0x1000f939
1000e87c:	1000f215 	.word	0x1000f215
1000e880:	1000e6c9 	.word	0x1000e6c9

1000e884 <ble_advertisement_data_set>:
	}
}

/* Advertisement Data will be set based on the advertisement configuration */
at_ble_status_t ble_advertisement_data_set(void)
{
1000e884:	b510      	push	{r4, lr}
1000e886:	b090      	sub	sp, #64	; 0x40
		uint8_t length_field_ind;
		uint8_t adv_element_len;
		adv_buf[adv_data_element.len] = adv_data_element.len;
		length_field_ind = adv_data_element.len;
		adv_data_element.len++;
		adv_buf[adv_data_element.len++] = COMPLETE_LIST_16BIT_SERV_UUIDS;
1000e888:	ac08      	add	r4, sp, #32
1000e88a:	2203      	movs	r2, #3
1000e88c:	7062      	strb	r2, [r4, #1]
		MREPEAT(SERVICE_UUID16_MAX_NUM, _CONF_SERVICE_16BIT_UUID, &adv_data_element);
1000e88e:	2302      	movs	r3, #2
1000e890:	70a3      	strb	r3, [r4, #2]
1000e892:	3316      	adds	r3, #22
1000e894:	70e3      	strb	r3, [r4, #3]
1000e896:	7122      	strb	r2, [r4, #4]
1000e898:	7163      	strb	r3, [r4, #5]
1000e89a:	3201      	adds	r2, #1
1000e89c:	71a2      	strb	r2, [r4, #6]
1000e89e:	71e3      	strb	r3, [r4, #7]
1000e8a0:	320b      	adds	r2, #11
1000e8a2:	7222      	strb	r2, [r4, #8]
1000e8a4:	7263      	strb	r3, [r4, #9]
		adv_element_len = adv_data_element.len - (length_field_ind + ADV_ELEMENT_SIZE);
		if(adv_element_len) 
		{			
			adv_buf[length_field_ind] = adv_element_len+ADV_TYPE_SIZE;
1000e8a6:	3b0f      	subs	r3, #15
1000e8a8:	7023      	strb	r3, [r4, #0]
	#endif
	
	#if (BLE_GAP_ADV_COMPLETE_LOCAL_NAME_ENABLE && !BLE_GAP_ADV_SHORTENED_LOCAL_NAME_ENABLE)
	#if (BLE_GAP_ADV_COMPLETE_LOCAL_NAME_SCN_RSP_ENABLE != SCAN_RESPONSE_ONLY_ENABLE)
	if((adv_data_element.len) <= (AT_BLE_ADV_MAX_SIZE - (ADV_TYPE_FLAG_SIZE + ADV_ELEMENT_SIZE + BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME_LENGTH))) {
		adv_buf[adv_data_element.len++] = BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME_LENGTH + ADV_TYPE_SIZE;
1000e8aa:	3a05      	subs	r2, #5
1000e8ac:	72a2      	strb	r2, [r4, #10]
		adv_buf[adv_data_element.len++] = COMPLETE_LOCAL_NAME;
1000e8ae:	72e3      	strb	r3, [r4, #11]
		memcpy(&adv_buf[adv_data_element.len], BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME, BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME_LENGTH);
1000e8b0:	aa0b      	add	r2, sp, #44	; 0x2c
1000e8b2:	4b16      	ldr	r3, [pc, #88]	; (1000e90c <ble_advertisement_data_set+0x88>)
1000e8b4:	cb03      	ldmia	r3!, {r0, r1}
1000e8b6:	c203      	stmia	r2!, {r0, r1}
1000e8b8:	781b      	ldrb	r3, [r3, #0]
1000e8ba:	7013      	strb	r3, [r2, #0]
	#endif
	#if ((BLE_GAP_ADV_SERVICE_SOLTN_128BIT_UUID_SCN_RSP_ENABLE == SCAN_RESPONSE_ENABLE) || (BLE_GAP_ADV_SERVICE_SOLTN_128BIT_UUID_SCN_RSP_ENABLE == SCAN_RESPONSE_ONLY_ENABLE))
	else if((scan_resp_data_element.len) <= (AT_BLE_ADV_MAX_SIZE - (ADV_ELEMENT_SIZE + BLE_GAP_ADV_SERVICE_128BIT_UUID_LENGTH))) {
		uint8_t length_field_ind;
		uint8_t scan_resp_element_len;
		scn_resp[scan_resp_data_element.len] = scan_resp_data_element.len;
1000e8bc:	2300      	movs	r3, #0
1000e8be:	466a      	mov	r2, sp
1000e8c0:	7013      	strb	r3, [r2, #0]
		length_field_ind = scan_resp_data_element.len;
		scan_resp_data_element.len++;
		scn_resp[scan_resp_data_element.len++] = LIST_128BIT_SERV_SOLICITATION_UUIDS;
1000e8c2:	3315      	adds	r3, #21
1000e8c4:	7053      	strb	r3, [r2, #1]
		return AT_BLE_GAP_INVALID_PARAM;
	}
	#endif
	
	#if BLE_GAP_ADV_MANUFACTURER_SPECIFIC_DATA_ENABLE
    DBG_LOG_DEV("[ble_manager]\t\t\tManufacturer specific data enabled");
1000e8c6:	4812      	ldr	r0, [pc, #72]	; (1000e910 <ble_advertisement_data_set+0x8c>)
1000e8c8:	4b12      	ldr	r3, [pc, #72]	; (1000e914 <ble_advertisement_data_set+0x90>)
1000e8ca:	4798      	blx	r3
1000e8cc:	4812      	ldr	r0, [pc, #72]	; (1000e918 <ble_advertisement_data_set+0x94>)
1000e8ce:	4b13      	ldr	r3, [pc, #76]	; (1000e91c <ble_advertisement_data_set+0x98>)
1000e8d0:	4798      	blx	r3
    DBG_LOG_DEV("[ble_manager]\t\tManufacturer specific data NOT enabled");
	if(false){}
	#endif
	#if ((BLE_GAP_ADV_MANUFACTURER_SPECIFIC_DATA_SCN_RSP_ENABLE == SCAN_RESPONSE_ENABLE) || (BLE_GAP_ADV_MANUFACTURER_SPECIFIC_DATA_SCN_RSP_ENABLE == SCAN_RESPONSE_ONLY_ENABLE))
	else if((scan_resp_data_element.len) <= (AT_BLE_ADV_MAX_SIZE - (ADV_ELEMENT_SIZE + BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA_SIZE))) {
		scn_resp[scan_resp_data_element.len++] = BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA_SIZE + ADV_TYPE_SIZE;
1000e8d2:	2307      	movs	r3, #7
1000e8d4:	466a      	mov	r2, sp
1000e8d6:	7013      	strb	r3, [r2, #0]
		scn_resp[scan_resp_data_element.len++] = MANUFACTURER_SPECIFIC_DATA;
1000e8d8:	33f8      	adds	r3, #248	; 0xf8
1000e8da:	7053      	strb	r3, [r2, #1]
		memcpy(&scn_resp[scan_resp_data_element.len], BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA, BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA_SIZE);
1000e8dc:	2206      	movs	r2, #6
1000e8de:	4910      	ldr	r1, [pc, #64]	; (1000e920 <ble_advertisement_data_set+0x9c>)
1000e8e0:	466b      	mov	r3, sp
1000e8e2:	1c98      	adds	r0, r3, #2
1000e8e4:	4b0f      	ldr	r3, [pc, #60]	; (1000e924 <ble_advertisement_data_set+0xa0>)
1000e8e6:	4798      	blx	r3
		DBG_LOG_ADV("Failed to add Manufacturer specific data");
		return AT_BLE_GAP_INVALID_PARAM;
	}
	#endif
	
	if (at_ble_adv_data_set(adv_buf, adv_data_element.len, scn_resp,
1000e8e8:	2308      	movs	r3, #8
1000e8ea:	466a      	mov	r2, sp
1000e8ec:	2115      	movs	r1, #21
1000e8ee:	0020      	movs	r0, r4
1000e8f0:	4c0d      	ldr	r4, [pc, #52]	; (1000e928 <ble_advertisement_data_set+0xa4>)
1000e8f2:	47a0      	blx	r4
1000e8f4:	2800      	cmp	r0, #0
1000e8f6:	d005      	beq.n	1000e904 <ble_advertisement_data_set+0x80>
	scan_resp_data_element.len) != AT_BLE_SUCCESS) {
		DBG_LOG("BLE Advertisement data set failed");
1000e8f8:	4805      	ldr	r0, [pc, #20]	; (1000e910 <ble_advertisement_data_set+0x8c>)
1000e8fa:	4b06      	ldr	r3, [pc, #24]	; (1000e914 <ble_advertisement_data_set+0x90>)
1000e8fc:	4798      	blx	r3
1000e8fe:	480b      	ldr	r0, [pc, #44]	; (1000e92c <ble_advertisement_data_set+0xa8>)
1000e900:	4b06      	ldr	r3, [pc, #24]	; (1000e91c <ble_advertisement_data_set+0x98>)
1000e902:	4798      	blx	r3
            //DBG_LOG_ADV("- 0x%02x(%c) ", adv_buf[i], adv_buf[i]);
        //}
		//DBG_LOG_ADV("BLE Advertisement data set success");
		return AT_BLE_SUCCESS;
    }
}
1000e904:	2000      	movs	r0, #0
1000e906:	b010      	add	sp, #64	; 0x40
1000e908:	bd10      	pop	{r4, pc}
1000e90a:	46c0      	nop			; (mov r8, r8)
1000e90c:	1001761c 	.word	0x1001761c
1000e910:	10015df8 	.word	0x10015df8
1000e914:	10014c41 	.word	0x10014c41
1000e918:	10017920 	.word	0x10017920
1000e91c:	10014b21 	.word	0x10014b21
1000e920:	10017954 	.word	0x10017954
1000e924:	100149c7 	.word	0x100149c7
1000e928:	10010399 	.word	0x10010399
1000e92c:	1001795c 	.word	0x1001795c

1000e930 <uart_read_complete_callback>:

void _time_start(unsigned int sec);
unsigned int _time_done(void);

static void uart_read_complete_callback(struct uart_module *const module)
{
1000e930:	b510      	push	{r4, lr}
	if(read_status == UART_READ_WAITING) {
1000e932:	4b0e      	ldr	r3, [pc, #56]	; (1000e96c <uart_read_complete_callback+0x3c>)
1000e934:	781b      	ldrb	r3, [r3, #0]
1000e936:	2b01      	cmp	r3, #1
1000e938:	d10b      	bne.n	1000e952 <uart_read_complete_callback+0x22>
		read_status = UART_READ_DONE;
1000e93a:	2202      	movs	r2, #2
1000e93c:	4b0b      	ldr	r3, [pc, #44]	; (1000e96c <uart_read_complete_callback+0x3c>)
1000e93e:	701a      	strb	r2, [r3, #0]
		
		if(user_callback_func == NULL)
1000e940:	4b0b      	ldr	r3, [pc, #44]	; (1000e970 <uart_read_complete_callback+0x40>)
1000e942:	681b      	ldr	r3, [r3, #0]
1000e944:	2b00      	cmp	r3, #0
1000e946:	d110      	bne.n	1000e96a <uart_read_complete_callback+0x3a>
			uart_disable_callback(&uart_instance, UART_RX_COMPLETE);
1000e948:	2102      	movs	r1, #2
1000e94a:	480a      	ldr	r0, [pc, #40]	; (1000e974 <uart_read_complete_callback+0x44>)
1000e94c:	4b0a      	ldr	r3, [pc, #40]	; (1000e978 <uart_read_complete_callback+0x48>)
1000e94e:	4798      	blx	r3
1000e950:	e00b      	b.n	1000e96a <uart_read_complete_callback+0x3a>
	}
	else if(user_callback_func != NULL) {
1000e952:	4b07      	ldr	r3, [pc, #28]	; (1000e970 <uart_read_complete_callback+0x40>)
1000e954:	681b      	ldr	r3, [r3, #0]
1000e956:	2b00      	cmp	r3, #0
1000e958:	d007      	beq.n	1000e96a <uart_read_complete_callback+0x3a>
		user_callback_func(string_input[0]);
1000e95a:	4c08      	ldr	r4, [pc, #32]	; (1000e97c <uart_read_complete_callback+0x4c>)
1000e95c:	7820      	ldrb	r0, [r4, #0]
1000e95e:	4798      	blx	r3
		uart_read_buffer_job(&uart_instance, string_input, sizeof(string_input));
1000e960:	2201      	movs	r2, #1
1000e962:	0021      	movs	r1, r4
1000e964:	4803      	ldr	r0, [pc, #12]	; (1000e974 <uart_read_complete_callback+0x44>)
1000e966:	4b06      	ldr	r3, [pc, #24]	; (1000e980 <uart_read_complete_callback+0x50>)
1000e968:	4798      	blx	r3
	}
	else {
		//Nothing to do.
	}
}
1000e96a:	bd10      	pop	{r4, pc}
1000e96c:	10019690 	.word	0x10019690
1000e970:	10019698 	.word	0x10019698
1000e974:	1001a340 	.word	0x1001a340
1000e978:	1000d321 	.word	0x1000d321
1000e97c:	10019694 	.word	0x10019694
1000e980:	1000d2c5 	.word	0x1000d2c5

1000e984 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct uart_module *const module,
		uint8_t *c)
{
1000e984:	b570      	push	{r4, r5, r6, lr}
1000e986:	0006      	movs	r6, r0
1000e988:	000d      	movs	r5, r1
	while(STATUS_OK != uart_read_wait(module, c));
1000e98a:	4c03      	ldr	r4, [pc, #12]	; (1000e998 <usart_serial_getchar+0x14>)
1000e98c:	0029      	movs	r1, r5
1000e98e:	0030      	movs	r0, r6
1000e990:	47a0      	blx	r4
1000e992:	2800      	cmp	r0, #0
1000e994:	d1fa      	bne.n	1000e98c <usart_serial_getchar+0x8>
}
1000e996:	bd70      	pop	{r4, r5, r6, pc}
1000e998:	1000d2b1 	.word	0x1000d2b1

1000e99c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct uart_module *const module,
		uint8_t c)
{
1000e99c:	b570      	push	{r4, r5, r6, lr}
1000e99e:	0006      	movs	r6, r0
1000e9a0:	000d      	movs	r5, r1
	while(STATUS_OK !=uart_write_wait(module, c));
1000e9a2:	4c03      	ldr	r4, [pc, #12]	; (1000e9b0 <usart_serial_putchar+0x14>)
1000e9a4:	0029      	movs	r1, r5
1000e9a6:	0030      	movs	r0, r6
1000e9a8:	47a0      	blx	r4
1000e9aa:	2800      	cmp	r0, #0
1000e9ac:	d1fa      	bne.n	1000e9a4 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
1000e9ae:	bd70      	pop	{r4, r5, r6, pc}
1000e9b0:	1000d2a1 	.word	0x1000d2a1

1000e9b4 <serial_console_init>:

void serial_console_init(void)
{
1000e9b4:	b570      	push	{r4, r5, r6, lr}
	system_clock_config(CLOCK_RESOURCE_XO_26_MHZ, CLOCK_FREQ_26_MHZ);
1000e9b6:	2100      	movs	r1, #0
1000e9b8:	2000      	movs	r0, #0
1000e9ba:	4b19      	ldr	r3, [pc, #100]	; (1000ea20 <serial_console_init+0x6c>)
1000e9bc:	4798      	blx	r3

	uart_get_config_defaults(&config_uart);
1000e9be:	4c19      	ldr	r4, [pc, #100]	; (1000ea24 <serial_console_init+0x70>)
1000e9c0:	0020      	movs	r0, r4
1000e9c2:	4b19      	ldr	r3, [pc, #100]	; (1000ea28 <serial_console_init+0x74>)
1000e9c4:	4798      	blx	r3

	config_uart.baud_rate = CONF_STDIO_BAUDRATE;
1000e9c6:	23e1      	movs	r3, #225	; 0xe1
1000e9c8:	025b      	lsls	r3, r3, #9
1000e9ca:	6023      	str	r3, [r4, #0]
	config_uart.pin_number_pad[0] = EDBG_CDC_PIN_PAD0;
1000e9cc:	2302      	movs	r3, #2
1000e9ce:	60a3      	str	r3, [r4, #8]
	config_uart.pin_number_pad[1] = EDBG_CDC_PIN_PAD1;
1000e9d0:	2203      	movs	r2, #3
1000e9d2:	60e2      	str	r2, [r4, #12]
	config_uart.pin_number_pad[2] = EDBG_CDC_PIN_PAD2;
1000e9d4:	3201      	adds	r2, #1
1000e9d6:	6122      	str	r2, [r4, #16]
	config_uart.pin_number_pad[3] = EDBG_CDC_PIN_PAD3;
1000e9d8:	3201      	adds	r2, #1
1000e9da:	6162      	str	r2, [r4, #20]
	
	config_uart.pinmux_sel_pad[0] = EDBG_CDC_MUX_PAD0;
1000e9dc:	61a3      	str	r3, [r4, #24]
	config_uart.pinmux_sel_pad[1] = EDBG_CDC_MUX_PAD1;
1000e9de:	61e3      	str	r3, [r4, #28]
	config_uart.pinmux_sel_pad[2] = EDBG_CDC_MUX_PAD2;
1000e9e0:	6223      	str	r3, [r4, #32]
	config_uart.pinmux_sel_pad[3] = EDBG_CDC_MUX_PAD3;
1000e9e2:	6263      	str	r3, [r4, #36]	; 0x24
static inline void stdio_serial_init(
		struct uart_module *const module,
		Uart * const hw,
		const struct uart_config *const config)
{
	stdio_base = (void *)module;
1000e9e4:	4d11      	ldr	r5, [pc, #68]	; (1000ea2c <serial_console_init+0x78>)
1000e9e6:	4b12      	ldr	r3, [pc, #72]	; (1000ea30 <serial_console_init+0x7c>)
1000e9e8:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
1000e9ea:	4a12      	ldr	r2, [pc, #72]	; (1000ea34 <serial_console_init+0x80>)
1000e9ec:	4b12      	ldr	r3, [pc, #72]	; (1000ea38 <serial_console_init+0x84>)
1000e9ee:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
1000e9f0:	4a12      	ldr	r2, [pc, #72]	; (1000ea3c <serial_console_init+0x88>)
1000e9f2:	4b13      	ldr	r3, [pc, #76]	; (1000ea40 <serial_console_init+0x8c>)
1000e9f4:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct uart_module *const module,
		Uart * const hw,
		const struct uart_config *const config)
{
	if (uart_init(module, hw, config) == STATUS_OK) {
1000e9f6:	0022      	movs	r2, r4
1000e9f8:	4912      	ldr	r1, [pc, #72]	; (1000ea44 <serial_console_init+0x90>)
1000e9fa:	0028      	movs	r0, r5
1000e9fc:	4b12      	ldr	r3, [pc, #72]	; (1000ea48 <serial_console_init+0x94>)
1000e9fe:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
1000ea00:	4e12      	ldr	r6, [pc, #72]	; (1000ea4c <serial_console_init+0x98>)
1000ea02:	6833      	ldr	r3, [r6, #0]
1000ea04:	6898      	ldr	r0, [r3, #8]
1000ea06:	2100      	movs	r1, #0
1000ea08:	4c11      	ldr	r4, [pc, #68]	; (1000ea50 <serial_console_init+0x9c>)
1000ea0a:	47a0      	blx	r4
	setbuf(stdin, NULL);
1000ea0c:	6833      	ldr	r3, [r6, #0]
1000ea0e:	6858      	ldr	r0, [r3, #4]
1000ea10:	2100      	movs	r1, #0
1000ea12:	47a0      	blx	r4

	stdio_serial_init(&uart_instance, CONF_STDIO_USART_MODULE, &config_uart);
	
	uart_register_callback(&uart_instance, uart_read_complete_callback, UART_RX_COMPLETE);
1000ea14:	2202      	movs	r2, #2
1000ea16:	490f      	ldr	r1, [pc, #60]	; (1000ea54 <serial_console_init+0xa0>)
1000ea18:	0028      	movs	r0, r5
1000ea1a:	4b0f      	ldr	r3, [pc, #60]	; (1000ea58 <serial_console_init+0xa4>)
1000ea1c:	4798      	blx	r3
}
1000ea1e:	bd70      	pop	{r4, r5, r6, pc}
1000ea20:	1000c2c1 	.word	0x1000c2c1
1000ea24:	1001a364 	.word	0x1001a364
1000ea28:	1000d0b9 	.word	0x1000d0b9
1000ea2c:	1001a340 	.word	0x1001a340
1000ea30:	10019afc 	.word	0x10019afc
1000ea34:	1000e99d 	.word	0x1000e99d
1000ea38:	10019af8 	.word	0x10019af8
1000ea3c:	1000e985 	.word	0x1000e985
1000ea40:	10019af4 	.word	0x10019af4
1000ea44:	40004000 	.word	0x40004000
1000ea48:	1000d0e5 	.word	0x1000d0e5
1000ea4c:	10017d5c 	.word	0x10017d5c
1000ea50:	10014cf1 	.word	0x10014cf1
1000ea54:	1000e931 	.word	0x1000e931
1000ea58:	1000d2ed 	.word	0x1000d2ed

1000ea5c <_time_start>:

void _time_start(unsigned int sec)
{
1000ea5c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ea5e:	b083      	sub	sp, #12
1000ea60:	0005      	movs	r5, r0
	system_clock_get_value();
1000ea62:	4c0d      	ldr	r4, [pc, #52]	; (1000ea98 <_time_start+0x3c>)
1000ea64:	47a0      	blx	r4
	unsigned int main_clk = system_clock_get_value();
1000ea66:	47a0      	blx	r4

	tick = (((double)(main_clk)) * ((double)0.0000493)) * (sec * 1000);
1000ea68:	4f0c      	ldr	r7, [pc, #48]	; (1000ea9c <_time_start+0x40>)
1000ea6a:	47b8      	blx	r7
1000ea6c:	4e0c      	ldr	r6, [pc, #48]	; (1000eaa0 <_time_start+0x44>)
1000ea6e:	4a0d      	ldr	r2, [pc, #52]	; (1000eaa4 <_time_start+0x48>)
1000ea70:	4b0d      	ldr	r3, [pc, #52]	; (1000eaa8 <_time_start+0x4c>)
1000ea72:	47b0      	blx	r6
1000ea74:	9000      	str	r0, [sp, #0]
1000ea76:	9101      	str	r1, [sp, #4]
1000ea78:	20fa      	movs	r0, #250	; 0xfa
1000ea7a:	0080      	lsls	r0, r0, #2
1000ea7c:	4368      	muls	r0, r5
1000ea7e:	47b8      	blx	r7
1000ea80:	0002      	movs	r2, r0
1000ea82:	000b      	movs	r3, r1
1000ea84:	9800      	ldr	r0, [sp, #0]
1000ea86:	9901      	ldr	r1, [sp, #4]
1000ea88:	47b0      	blx	r6
1000ea8a:	4b08      	ldr	r3, [pc, #32]	; (1000eaac <_time_start+0x50>)
1000ea8c:	4798      	blx	r3
1000ea8e:	4b08      	ldr	r3, [pc, #32]	; (1000eab0 <_time_start+0x54>)
1000ea90:	6018      	str	r0, [r3, #0]
}
1000ea92:	b003      	add	sp, #12
1000ea94:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ea96:	46c0      	nop			; (mov r8, r8)
1000ea98:	1000c345 	.word	0x1000c345
1000ea9c:	1001489d 	.word	0x1001489d
1000eaa0:	10013c95 	.word	0x10013c95
1000eaa4:	19feaec7 	.word	0x19feaec7
1000eaa8:	3f09d8ef 	.word	0x3f09d8ef
1000eaac:	100130b5 	.word	0x100130b5
1000eab0:	1001968c 	.word	0x1001968c

1000eab4 <_time_done>:

unsigned int _time_done()
{
	return --tick;
1000eab4:	4b02      	ldr	r3, [pc, #8]	; (1000eac0 <_time_done+0xc>)
1000eab6:	681a      	ldr	r2, [r3, #0]
1000eab8:	1e50      	subs	r0, r2, #1
1000eaba:	6018      	str	r0, [r3, #0]
}
1000eabc:	4770      	bx	lr
1000eabe:	46c0      	nop			; (mov r8, r8)
1000eac0:	1001968c 	.word	0x1001968c

1000eac4 <getchar_b11_timeout>:

int getchar_b11_timeout(unsigned int sec)
{
1000eac4:	b570      	push	{r4, r5, r6, lr}
1000eac6:	0004      	movs	r4, r0
	read_status = UART_READ_WAITING;
1000eac8:	2201      	movs	r2, #1
1000eaca:	4b11      	ldr	r3, [pc, #68]	; (1000eb10 <getchar_b11_timeout+0x4c>)
1000eacc:	701a      	strb	r2, [r3, #0]
	
	if(user_callback_func == NULL)
1000eace:	4b11      	ldr	r3, [pc, #68]	; (1000eb14 <getchar_b11_timeout+0x50>)
1000ead0:	681b      	ldr	r3, [r3, #0]
1000ead2:	2b00      	cmp	r3, #0
1000ead4:	d103      	bne.n	1000eade <getchar_b11_timeout+0x1a>
		uart_enable_callback(&uart_instance, UART_RX_COMPLETE);
1000ead6:	2102      	movs	r1, #2
1000ead8:	480f      	ldr	r0, [pc, #60]	; (1000eb18 <getchar_b11_timeout+0x54>)
1000eada:	4b10      	ldr	r3, [pc, #64]	; (1000eb1c <getchar_b11_timeout+0x58>)
1000eadc:	4798      	blx	r3

	_time_start(sec);
1000eade:	0020      	movs	r0, r4
1000eae0:	4b0f      	ldr	r3, [pc, #60]	; (1000eb20 <getchar_b11_timeout+0x5c>)
1000eae2:	4798      	blx	r3
	
	string_input[0] = 0;
1000eae4:	490f      	ldr	r1, [pc, #60]	; (1000eb24 <getchar_b11_timeout+0x60>)
1000eae6:	2300      	movs	r3, #0
1000eae8:	700b      	strb	r3, [r1, #0]
	uart_read_buffer_job(&uart_instance, string_input, sizeof(string_input));
1000eaea:	2201      	movs	r2, #1
1000eaec:	480a      	ldr	r0, [pc, #40]	; (1000eb18 <getchar_b11_timeout+0x54>)
1000eaee:	4b0e      	ldr	r3, [pc, #56]	; (1000eb28 <getchar_b11_timeout+0x64>)
1000eaf0:	4798      	blx	r3
	
	while (read_status != UART_READ_DONE && _time_done() > 0 );
1000eaf2:	4c07      	ldr	r4, [pc, #28]	; (1000eb10 <getchar_b11_timeout+0x4c>)
1000eaf4:	4d0d      	ldr	r5, [pc, #52]	; (1000eb2c <getchar_b11_timeout+0x68>)
1000eaf6:	7823      	ldrb	r3, [r4, #0]
1000eaf8:	2b02      	cmp	r3, #2
1000eafa:	d002      	beq.n	1000eb02 <getchar_b11_timeout+0x3e>
1000eafc:	47a8      	blx	r5
1000eafe:	2800      	cmp	r0, #0
1000eb00:	d1f9      	bne.n	1000eaf6 <getchar_b11_timeout+0x32>
	
	read_status = UART_READ_NONE;
1000eb02:	2200      	movs	r2, #0
1000eb04:	4b02      	ldr	r3, [pc, #8]	; (1000eb10 <getchar_b11_timeout+0x4c>)
1000eb06:	701a      	strb	r2, [r3, #0]

	return string_input[0];
1000eb08:	4b06      	ldr	r3, [pc, #24]	; (1000eb24 <getchar_b11_timeout+0x60>)
1000eb0a:	7818      	ldrb	r0, [r3, #0]
}
1000eb0c:	bd70      	pop	{r4, r5, r6, pc}
1000eb0e:	46c0      	nop			; (mov r8, r8)
1000eb10:	10019690 	.word	0x10019690
1000eb14:	10019698 	.word	0x10019698
1000eb18:	1001a340 	.word	0x1001a340
1000eb1c:	1000d301 	.word	0x1000d301
1000eb20:	1000ea5d 	.word	0x1000ea5d
1000eb24:	10019694 	.word	0x10019694
1000eb28:	1000d2c5 	.word	0x1000d2c5
1000eb2c:	1000eab5 	.word	0x1000eab5

1000eb30 <platform_event_free>:
void platform_event_free(struct platform_event* event);
//struct str_watched_event watched_event;

void platform_event_free(struct platform_event* event)
{
	event->next = platform_event_free_list;
1000eb30:	4b02      	ldr	r3, [pc, #8]	; (1000eb3c <platform_event_free+0xc>)
1000eb32:	681a      	ldr	r2, [r3, #0]
1000eb34:	6002      	str	r2, [r0, #0]
	platform_event_free_list = event;
1000eb36:	6018      	str	r0, [r3, #0]
}
1000eb38:	4770      	bx	lr
1000eb3a:	46c0      	nop			; (mov r8, r8)
1000eb3c:	100196a0 	.word	0x100196a0

1000eb40 <platform_event_post>:

void platform_event_post(uint16_t event_type, void * data, uint16_t data_len)
{
1000eb40:	b530      	push	{r4, r5, lr}
	// get a free event object
	struct platform_event* evt = platform_event_free_list;
1000eb42:	4b0b      	ldr	r3, [pc, #44]	; (1000eb70 <platform_event_post+0x30>)
1000eb44:	681c      	ldr	r4, [r3, #0]
	if(evt != NULL)
1000eb46:	2c00      	cmp	r4, #0
1000eb48:	d011      	beq.n	1000eb6e <platform_event_post+0x2e>
	{
		platform_event_free_list = evt->next;
1000eb4a:	6825      	ldr	r5, [r4, #0]
1000eb4c:	601d      	str	r5, [r3, #0]
		
		evt->next = NULL;
1000eb4e:	2300      	movs	r3, #0
1000eb50:	6023      	str	r3, [r4, #0]
		evt->data = data;
1000eb52:	60a1      	str	r1, [r4, #8]
		evt->data_len = data_len;
1000eb54:	80e2      	strh	r2, [r4, #6]
		evt->event_type = event_type;
1000eb56:	80a0      	strh	r0, [r4, #4]

		if(platform_event_pending_list == NULL)
1000eb58:	4b06      	ldr	r3, [pc, #24]	; (1000eb74 <platform_event_post+0x34>)
1000eb5a:	681a      	ldr	r2, [r3, #0]
1000eb5c:	2a00      	cmp	r2, #0
1000eb5e:	d102      	bne.n	1000eb66 <platform_event_post+0x26>
		{
			platform_event_pending_list = evt;
1000eb60:	601c      	str	r4, [r3, #0]
1000eb62:	e004      	b.n	1000eb6e <platform_event_post+0x2e>
		else
		{
			struct platform_event* cur = platform_event_pending_list;
			while(cur->next != NULL)
			{
				cur = cur->next;
1000eb64:	001a      	movs	r2, r3
			platform_event_pending_list = evt;
		}
		else
		{
			struct platform_event* cur = platform_event_pending_list;
			while(cur->next != NULL)
1000eb66:	6813      	ldr	r3, [r2, #0]
1000eb68:	2b00      	cmp	r3, #0
1000eb6a:	d1fb      	bne.n	1000eb64 <platform_event_post+0x24>
			{
				cur = cur->next;
			}
			cur->next = evt;
1000eb6c:	6014      	str	r4, [r2, #0]
		}
		
		//platform_event_signal();
	}
	
}
1000eb6e:	bd30      	pop	{r4, r5, pc}
1000eb70:	100196a0 	.word	0x100196a0
1000eb74:	1001969c 	.word	0x1001969c

1000eb78 <platform_event_init>:
	return status;
	
}

void platform_event_init()
{
1000eb78:	b570      	push	{r4, r5, r6, lr}
	uint32_t i;
	platform_event_free_list = NULL;
1000eb7a:	2300      	movs	r3, #0
1000eb7c:	4a06      	ldr	r2, [pc, #24]	; (1000eb98 <platform_event_init+0x20>)
1000eb7e:	6013      	str	r3, [r2, #0]
	platform_event_pending_list = NULL;
1000eb80:	4a06      	ldr	r2, [pc, #24]	; (1000eb9c <platform_event_init+0x24>)
1000eb82:	6013      	str	r3, [r2, #0]
1000eb84:	4c06      	ldr	r4, [pc, #24]	; (1000eba0 <platform_event_init+0x28>)
1000eb86:	0026      	movs	r6, r4
1000eb88:	3678      	adds	r6, #120	; 0x78
	//memset(&watched_event,0,sizeof(struct str_watched_event));
	for(i = 0; i < PLATFORM_EVENT_POOL_DEPTH; i++)
	{
		platform_event_free(&platform_event_pool[i]);
1000eb8a:	4d06      	ldr	r5, [pc, #24]	; (1000eba4 <platform_event_init+0x2c>)
1000eb8c:	0020      	movs	r0, r4
1000eb8e:	47a8      	blx	r5
1000eb90:	340c      	adds	r4, #12
{
	uint32_t i;
	platform_event_free_list = NULL;
	platform_event_pending_list = NULL;
	//memset(&watched_event,0,sizeof(struct str_watched_event));
	for(i = 0; i < PLATFORM_EVENT_POOL_DEPTH; i++)
1000eb92:	42b4      	cmp	r4, r6
1000eb94:	d1fa      	bne.n	1000eb8c <platform_event_init+0x14>
	{
		platform_event_free(&platform_event_pool[i]);
	}
}
1000eb96:	bd70      	pop	{r4, r5, r6, pc}
1000eb98:	100196a0 	.word	0x100196a0
1000eb9c:	1001969c 	.word	0x1001969c
1000eba0:	100196a4 	.word	0x100196a4
1000eba4:	1000eb31 	.word	0x1000eb31

1000eba8 <at_ke_msg_send>:
	}
	return status;
}

static void at_ke_msg_send(void const * param_ptr)
{
1000eba8:	b570      	push	{r4, r5, r6, lr}
1000ebaa:	0004      	movs	r4, r0
	struct ke_msg *kemsg;
	uint8_t osc_en = REG_PL_RD(0x4000B1EC)&0x01;
1000ebac:	4b13      	ldr	r3, [pc, #76]	; (1000ebfc <at_ke_msg_send+0x54>)
1000ebae:	681d      	ldr	r5, [r3, #0]
	ke_msg_send(param_ptr);
1000ebb0:	4b13      	ldr	r3, [pc, #76]	; (1000ec00 <at_ke_msg_send+0x58>)
1000ebb2:	681b      	ldr	r3, [r3, #0]
1000ebb4:	4798      	blx	r3
	kemsg = ke_param2msg(param_ptr);

	if((kemsg != NULL) && (kemsg->dest_id != TASK_INTERNAL_APP)) {
1000ebb6:	2c0c      	cmp	r4, #12
1000ebb8:	d01f      	beq.n	1000ebfa <at_ke_msg_send+0x52>
1000ebba:	3c0c      	subs	r4, #12
1000ebbc:	88e3      	ldrh	r3, [r4, #6]
1000ebbe:	2b05      	cmp	r3, #5
1000ebc0:	d01b      	beq.n	1000ebfa <at_ke_msg_send+0x52>
		if(osc_en == 0)
1000ebc2:	07eb      	lsls	r3, r5, #31
1000ebc4:	d414      	bmi.n	1000ebf0 <at_ke_msg_send+0x48>
		{
			/* BLE Core is off, issue a wakeup request*/
			/* First, make sure PD4 is powered up and out of reset */
			pwr_enable_arm_wakeup(1<<1);
1000ebc6:	4b0f      	ldr	r3, [pc, #60]	; (1000ec04 <at_ke_msg_send+0x5c>)
1000ebc8:	681b      	ldr	r3, [r3, #0]
1000ebca:	2002      	movs	r0, #2
1000ebcc:	4798      	blx	r3
			pwr_arm_wakeup_req();
1000ebce:	4b0e      	ldr	r3, [pc, #56]	; (1000ec08 <at_ke_msg_send+0x60>)
1000ebd0:	681b      	ldr	r3, [r3, #0]
1000ebd2:	4798      	blx	r3
			while (pwr_wait_BLE_out_of_reset(3));
1000ebd4:	4c0d      	ldr	r4, [pc, #52]	; (1000ec0c <at_ke_msg_send+0x64>)
1000ebd6:	2003      	movs	r0, #3
1000ebd8:	6823      	ldr	r3, [r4, #0]
1000ebda:	4798      	blx	r3
1000ebdc:	2800      	cmp	r0, #0
1000ebde:	d1fa      	bne.n	1000ebd6 <at_ke_msg_send+0x2e>
			pwr_disable_arm_wakeup(1<<1);
1000ebe0:	4b0b      	ldr	r3, [pc, #44]	; (1000ec10 <at_ke_msg_send+0x68>)
1000ebe2:	681b      	ldr	r3, [r3, #0]
1000ebe4:	3002      	adds	r0, #2
1000ebe6:	4798      	blx	r3
			REG_PL_WR(0x4000B020, 1);
1000ebe8:	2201      	movs	r2, #1
1000ebea:	4b0a      	ldr	r3, [pc, #40]	; (1000ec14 <at_ke_msg_send+0x6c>)
1000ebec:	601a      	str	r2, [r3, #0]
1000ebee:	e004      	b.n	1000ebfa <at_ke_msg_send+0x52>
#endif	//CHIPVERSION_B0
		}
		else
		{
			/*  */
			os_sem_up(gstrFwSem);
1000ebf0:	4b09      	ldr	r3, [pc, #36]	; (1000ec18 <at_ke_msg_send+0x70>)
1000ebf2:	6818      	ldr	r0, [r3, #0]
1000ebf4:	4b09      	ldr	r3, [pc, #36]	; (1000ec1c <at_ke_msg_send+0x74>)
1000ebf6:	681b      	ldr	r3, [r3, #0]
1000ebf8:	4798      	blx	r3
		}
	}
}
1000ebfa:	bd70      	pop	{r4, r5, r6, pc}
1000ebfc:	4000b1ec 	.word	0x4000b1ec
1000ec00:	1001974c 	.word	0x1001974c
1000ec04:	10019744 	.word	0x10019744
1000ec08:	10019758 	.word	0x10019758
1000ec0c:	1001972c 	.word	0x1001972c
1000ec10:	10019734 	.word	0x10019734
1000ec14:	4000b020 	.word	0x4000b020
1000ec18:	10019738 	.word	0x10019738
1000ec1c:	10019728 	.word	0x10019728

1000ec20 <samb11_plf_resume_callback>:
	rwip_prevent_sleep_clear(APP_PREVENT_SLEEP);
	return status;
}

void samb11_plf_resume_callback(void)
{
1000ec20:	b510      	push	{r4, lr}
	//spi_flash_turn_off();
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0,default_samb11_clock_init[0]);
1000ec22:	4b06      	ldr	r3, [pc, #24]	; (1000ec3c <samb11_plf_resume_callback+0x1c>)
1000ec24:	4a06      	ldr	r2, [pc, #24]	; (1000ec40 <samb11_plf_resume_callback+0x20>)
1000ec26:	6819      	ldr	r1, [r3, #0]
1000ec28:	6011      	str	r1, [r2, #0]
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1,default_samb11_clock_init[1]);
1000ec2a:	685a      	ldr	r2, [r3, #4]
1000ec2c:	4b05      	ldr	r3, [pc, #20]	; (1000ec44 <samb11_plf_resume_callback+0x24>)
1000ec2e:	601a      	str	r2, [r3, #0]
	if(samb11_app_resume_cb != NULL)
1000ec30:	4b05      	ldr	r3, [pc, #20]	; (1000ec48 <samb11_plf_resume_callback+0x28>)
1000ec32:	681b      	ldr	r3, [r3, #0]
1000ec34:	2b00      	cmp	r3, #0
1000ec36:	d000      	beq.n	1000ec3a <samb11_plf_resume_callback+0x1a>
	{
		samb11_app_resume_cb();
1000ec38:	4798      	blx	r3
	}
}
1000ec3a:	bd10      	pop	{r4, pc}
1000ec3c:	1001a38c 	.word	0x1001a38c
1000ec40:	4000b00c 	.word	0x4000b00c
1000ec44:	4000b010 	.word	0x4000b010
1000ec48:	1001a668 	.word	0x1001a668

1000ec4c <init_port_list>:
port port_list[LPGPIO_MAX];
uint32_t default_samb11_clock_init[2];
void samb11_plf_resume_callback(void);

void init_port_list(void)
{
1000ec4c:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;
	memset(port_list,0,sizeof(port_list));
1000ec4e:	2232      	movs	r2, #50	; 0x32
1000ec50:	2100      	movs	r1, #0
1000ec52:	480d      	ldr	r0, [pc, #52]	; (1000ec88 <init_port_list+0x3c>)
1000ec54:	4b0d      	ldr	r3, [pc, #52]	; (1000ec8c <init_port_list+0x40>)
1000ec56:	4798      	blx	r3
1000ec58:	2100      	movs	r1, #0
	for(i=0;i<(sizeof(port_list)/sizeof(port_list[0]));i++) {
		port_list[i].bit.gpio_num = i;
1000ec5a:	480b      	ldr	r0, [pc, #44]	; (1000ec88 <init_port_list+0x3c>)
		port_list[i].bit.available = 1;
1000ec5c:	2501      	movs	r5, #1
		port_list[i].bit.configured = 0;
1000ec5e:	2402      	movs	r4, #2
void init_port_list(void)
{
	uint8_t i;
	memset(port_list,0,sizeof(port_list));
	for(i=0;i<(sizeof(port_list)/sizeof(port_list[0]));i++) {
		port_list[i].bit.gpio_num = i;
1000ec60:	004a      	lsls	r2, r1, #1
1000ec62:	5411      	strb	r1, [r2, r0]
		port_list[i].bit.available = 1;
1000ec64:	1882      	adds	r2, r0, r2
1000ec66:	7853      	ldrb	r3, [r2, #1]
1000ec68:	432b      	orrs	r3, r5
		port_list[i].bit.configured = 0;
1000ec6a:	b2db      	uxtb	r3, r3
1000ec6c:	43a3      	bics	r3, r4
1000ec6e:	7053      	strb	r3, [r2, #1]
1000ec70:	3101      	adds	r1, #1

void init_port_list(void)
{
	uint8_t i;
	memset(port_list,0,sizeof(port_list));
	for(i=0;i<(sizeof(port_list)/sizeof(port_list[0]));i++) {
1000ec72:	2919      	cmp	r1, #25
1000ec74:	d1f4      	bne.n	1000ec60 <init_port_list+0x14>
		port_list[i].bit.gpio_num = i;
		port_list[i].bit.available = 1;
		port_list[i].bit.configured = 0;
	}
	//Set the GPIO for SWD is not available
	port_list[0].bit.available = 0;
1000ec76:	4b04      	ldr	r3, [pc, #16]	; (1000ec88 <init_port_list+0x3c>)
1000ec78:	785a      	ldrb	r2, [r3, #1]
1000ec7a:	3918      	subs	r1, #24
1000ec7c:	438a      	bics	r2, r1
1000ec7e:	705a      	strb	r2, [r3, #1]
	port_list[1].bit.available = 0;
1000ec80:	78da      	ldrb	r2, [r3, #3]
1000ec82:	438a      	bics	r2, r1
1000ec84:	70da      	strb	r2, [r3, #3]
	//GPIO 14 is used for Coex and controlled by Firmware
	//port_list[14].bit.available = 0;
}
1000ec86:	bd70      	pop	{r4, r5, r6, pc}
1000ec88:	1001a3a8 	.word	0x1001a3a8
1000ec8c:	100149d9 	.word	0x100149d9

1000ec90 <init_clock>:

void init_clock(void)
{
	uint32_t regval;
	regval = REG_PL_RD(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0);
1000ec90:	4a06      	ldr	r2, [pc, #24]	; (1000ecac <init_clock+0x1c>)
1000ec92:	6811      	ldr	r1, [r2, #0]
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WATCHDOG_1_CLK_EN);
	//disable UART core & interface clocks
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_CORE_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_IF_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_1_CORE_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_1_IF_CLK_EN);
1000ec94:	4b06      	ldr	r3, [pc, #24]	; (1000ecb0 <init_clock+0x20>)
1000ec96:	400b      	ands	r3, r1
	//disable I2C core 1 clocks
	//regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CORTUS_I2C1_CORE_CLK_EN);		//do not disable I2C because I2C driver in ASF will not enable.
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0,regval);
1000ec98:	6013      	str	r3, [r2, #0]
	default_samb11_clock_init[0] = regval;
1000ec9a:	4a06      	ldr	r2, [pc, #24]	; (1000ecb4 <init_clock+0x24>)
1000ec9c:	6013      	str	r3, [r2, #0]
	
	regval = REG_PL_RD(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1);
1000ec9e:	4906      	ldr	r1, [pc, #24]	; (1000ecb8 <init_clock+0x28>)
1000eca0:	6808      	ldr	r0, [r1, #0]
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_4_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_5_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_6_CLK_EN);
	//disable SPI SCK Phase int clock 
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN);
1000eca2:	4b06      	ldr	r3, [pc, #24]	; (1000ecbc <init_clock+0x2c>)
1000eca4:	4003      	ands	r3, r0
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1,regval);
1000eca6:	600b      	str	r3, [r1, #0]
	default_samb11_clock_init[1] = regval;
1000eca8:	6053      	str	r3, [r2, #4]
	//ARM debugger
	
	//store default values
}
1000ecaa:	4770      	bx	lr
1000ecac:	4000b00c 	.word	0x4000b00c
1000ecb0:	fffe0fd3 	.word	0xfffe0fd3
1000ecb4:	1001a38c 	.word	0x1001a38c
1000ecb8:	4000b010 	.word	0x4000b010
1000ecbc:	ffffe7c0 	.word	0xffffe7c0

1000ecc0 <platform_driver_init>:

plf_drv_status platform_driver_init()
{
1000ecc0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ecc2:	4657      	mov	r7, sl
1000ecc4:	464e      	mov	r6, r9
1000ecc6:	4645      	mov	r5, r8
1000ecc8:	b4e0      	push	{r5, r6, r7}
	plf_drv_status status = STATUS_NOT_INITIALIZED;
	if((platform_initialized == 0) || (platform_initialized != 1)) {
1000ecca:	4b4f      	ldr	r3, [pc, #316]	; (1000ee08 <platform_driver_init+0x148>)
1000eccc:	781b      	ldrb	r3, [r3, #0]
1000ecce:	2b00      	cmp	r3, #0
1000ecd0:	d004      	beq.n	1000ecdc <platform_driver_init+0x1c>
1000ecd2:	4b4d      	ldr	r3, [pc, #308]	; (1000ee08 <platform_driver_init+0x148>)
1000ecd4:	781b      	ldrb	r3, [r3, #0]
1000ecd6:	2b01      	cmp	r3, #1
1000ecd8:	d100      	bne.n	1000ecdc <platform_driver_init+0x1c>
1000ecda:	e08c      	b.n	1000edf6 <platform_driver_init+0x136>
		init_port_list();
1000ecdc:	4b4b      	ldr	r3, [pc, #300]	; (1000ee0c <platform_driver_init+0x14c>)
1000ecde:	4798      	blx	r3
		init_clock();
1000ece0:	4b4b      	ldr	r3, [pc, #300]	; (1000ee10 <platform_driver_init+0x150>)
1000ece2:	4798      	blx	r3
		// Initialize the ble stack message handler to NULL
		ble_stack_message_handler = NULL;
1000ece4:	2300      	movs	r3, #0
1000ece6:	4698      	mov	r8, r3
1000ece8:	4b4a      	ldr	r3, [pc, #296]	; (1000ee14 <platform_driver_init+0x154>)
1000ecea:	4642      	mov	r2, r8
1000ecec:	601a      	str	r2, [r3, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000ecee:	4c4a      	ldr	r4, [pc, #296]	; (1000ee18 <platform_driver_init+0x158>)
1000ecf0:	2380      	movs	r3, #128	; 0x80
1000ecf2:	2280      	movs	r2, #128	; 0x80
1000ecf4:	0412      	lsls	r2, r2, #16
1000ecf6:	4692      	mov	sl, r2
1000ecf8:	50e2      	str	r2, [r4, r3]
1000ecfa:	2280      	movs	r2, #128	; 0x80
1000ecfc:	0452      	lsls	r2, r2, #17
1000ecfe:	4691      	mov	r9, r2
1000ed00:	50e2      	str	r2, [r4, r3]
#ifdef CHIPVERSION_B0
		NVIC_DisableIRQ(GPIO0_IRQn);
		NVIC_DisableIRQ(GPIO1_IRQn);
		/* NVIC_DisableIRQ(PORT0_COMB_IRQn); */
		/* NVIC_DisableIRQ(PORT1_COMB_IRQn); */
		platform_register_isr = (uint8_t (*)(uint8_t ,void *))0x000007d7;
1000ed02:	4d46      	ldr	r5, [pc, #280]	; (1000ee1c <platform_driver_init+0x15c>)
1000ed04:	4b46      	ldr	r3, [pc, #280]	; (1000ee20 <platform_driver_init+0x160>)
1000ed06:	602b      	str	r3, [r5, #0]
		platform_unregister_isr = (uint8_t (*)(uint8_t ))0x000007bd;
1000ed08:	4b46      	ldr	r3, [pc, #280]	; (1000ee24 <platform_driver_init+0x164>)
1000ed0a:	4a47      	ldr	r2, [pc, #284]	; (1000ee28 <platform_driver_init+0x168>)
1000ed0c:	6013      	str	r3, [r2, #0]
		handle_ext_wakeup_isr = (void (*)(void))0x1bc51;
1000ed0e:	4947      	ldr	r1, [pc, #284]	; (1000ee2c <platform_driver_init+0x16c>)
1000ed10:	4a47      	ldr	r2, [pc, #284]	; (1000ee30 <platform_driver_init+0x170>)
1000ed12:	6011      	str	r1, [r2, #0]
		gapm_get_task_from_id = (ke_task_id_t (*)(ke_msg_id_t))(*((unsigned int *)0x100400bc));
1000ed14:	4a47      	ldr	r2, [pc, #284]	; (1000ee34 <platform_driver_init+0x174>)
1000ed16:	6811      	ldr	r1, [r2, #0]
1000ed18:	4a47      	ldr	r2, [pc, #284]	; (1000ee38 <platform_driver_init+0x178>)
1000ed1a:	6011      	str	r1, [r2, #0]
		gapm_get_id_from_task = (ke_task_id_t (*)(ke_msg_id_t))(*((unsigned int *)0x100400b8));
1000ed1c:	4a47      	ldr	r2, [pc, #284]	; (1000ee3c <platform_driver_init+0x17c>)
1000ed1e:	6811      	ldr	r1, [r2, #0]
1000ed20:	4a47      	ldr	r2, [pc, #284]	; (1000ee40 <platform_driver_init+0x180>)
1000ed22:	6011      	str	r1, [r2, #0]
		rwip_prevent_sleep_set = (void (*)(uint16_t))0x0001b99f;
1000ed24:	4947      	ldr	r1, [pc, #284]	; (1000ee44 <platform_driver_init+0x184>)
1000ed26:	4a48      	ldr	r2, [pc, #288]	; (1000ee48 <platform_driver_init+0x188>)
1000ed28:	6011      	str	r1, [r2, #0]
		rwip_prevent_sleep_clear = (void (*)(uint16_t))0x0001b9db;
1000ed2a:	4948      	ldr	r1, [pc, #288]	; (1000ee4c <platform_driver_init+0x18c>)
1000ed2c:	4a48      	ldr	r2, [pc, #288]	; (1000ee50 <platform_driver_init+0x190>)
1000ed2e:	6011      	str	r1, [r2, #0]
		apps_resume_cb = (uint32_t *)0x1004003c;
1000ed30:	4f48      	ldr	r7, [pc, #288]	; (1000ee54 <platform_driver_init+0x194>)
1000ed32:	4a49      	ldr	r2, [pc, #292]	; (1000ee58 <platform_driver_init+0x198>)
1000ed34:	603a      	str	r2, [r7, #0]
		actualfreq = (uint32_t *)0x10041FC0; /* set to NULL for now as clock calibration is disabled for the time being */  /*(uint32_t *)0x10006bd8;*/
1000ed36:	4949      	ldr	r1, [pc, #292]	; (1000ee5c <platform_driver_init+0x19c>)
1000ed38:	4a49      	ldr	r2, [pc, #292]	; (1000ee60 <platform_driver_init+0x1a0>)
1000ed3a:	6011      	str	r1, [r2, #0]
		updateuartbr_fp = (void (*)())0x10041FC4;
1000ed3c:	4949      	ldr	r1, [pc, #292]	; (1000ee64 <platform_driver_init+0x1a4>)
1000ed3e:	4a4a      	ldr	r2, [pc, #296]	; (1000ee68 <platform_driver_init+0x1a8>)
1000ed40:	6011      	str	r1, [r2, #0]
		wakeup_source_active_cb = (uint32_t *)0x10041FD4;
1000ed42:	4e4a      	ldr	r6, [pc, #296]	; (1000ee6c <platform_driver_init+0x1ac>)
1000ed44:	4a4a      	ldr	r2, [pc, #296]	; (1000ee70 <platform_driver_init+0x1b0>)
1000ed46:	6032      	str	r2, [r6, #0]
		wakeup_event_pending = (uint32_t *)0x10041FD8;
1000ed48:	494a      	ldr	r1, [pc, #296]	; (1000ee74 <platform_driver_init+0x1b4>)
1000ed4a:	4a4b      	ldr	r2, [pc, #300]	; (1000ee78 <platform_driver_init+0x1b8>)
1000ed4c:	6011      	str	r1, [r2, #0]
		/* power APIs */
		pwr_enable_arm_wakeup = (void (*)(uint32_t wakeup_domain))0x0001cbe9;
1000ed4e:	494b      	ldr	r1, [pc, #300]	; (1000ee7c <platform_driver_init+0x1bc>)
1000ed50:	4a4b      	ldr	r2, [pc, #300]	; (1000ee80 <platform_driver_init+0x1c0>)
1000ed52:	6011      	str	r1, [r2, #0]
		pwr_disable_arm_wakeup = (void (*)(uint32_t wakeup_domain))0x0001cd8f;
1000ed54:	494b      	ldr	r1, [pc, #300]	; (1000ee84 <platform_driver_init+0x1c4>)
1000ed56:	4a4c      	ldr	r2, [pc, #304]	; (1000ee88 <platform_driver_init+0x1c8>)
1000ed58:	6011      	str	r1, [r2, #0]
		pwr_arm_wakeup_req = (int (*)(void))0x0001cea3;
1000ed5a:	494c      	ldr	r1, [pc, #304]	; (1000ee8c <platform_driver_init+0x1cc>)
1000ed5c:	4a4c      	ldr	r2, [pc, #304]	; (1000ee90 <platform_driver_init+0x1d0>)
1000ed5e:	6011      	str	r1, [r2, #0]
		pwr_wait_BLE_out_of_reset = (int (*)(uint32_t threshold))0x0001cbcf;
1000ed60:	494c      	ldr	r1, [pc, #304]	; (1000ee94 <platform_driver_init+0x1d4>)
1000ed62:	4a4d      	ldr	r2, [pc, #308]	; (1000ee98 <platform_driver_init+0x1d8>)
1000ed64:	6011      	str	r1, [r2, #0]
		NVIC_DisableIRQ(PORT1_ALL_IRQn);
		platform_register_isr = register_isr;
		platform_unregister_isr = unregister_isr;
		handle_ext_wakeup_isr = (void (*)(void))0x14085;
#endif
		platform_unregister_isr(GPIO1_COMBINED_VECTOR_TABLE_INDEX);
1000ed66:	2028      	movs	r0, #40	; 0x28
1000ed68:	4798      	blx	r3
		platform_register_isr(GPIO1_COMBINED_VECTOR_TABLE_INDEX,(void*)PORT1_COMB_Handler);
1000ed6a:	494c      	ldr	r1, [pc, #304]	; (1000ee9c <platform_driver_init+0x1dc>)
1000ed6c:	2028      	movs	r0, #40	; 0x28
1000ed6e:	682b      	ldr	r3, [r5, #0]
1000ed70:	4798      	blx	r3
		platform_register_isr(GPIO0_COMBINED_VECTOR_TABLE_INDEX,(void*)gpio0_combined_isr_handler);
1000ed72:	682b      	ldr	r3, [r5, #0]
1000ed74:	494a      	ldr	r1, [pc, #296]	; (1000eea0 <platform_driver_init+0x1e0>)
1000ed76:	2027      	movs	r0, #39	; 0x27
1000ed78:	4798      	blx	r3
		//gstrFwSem               = (void *)0x100004e4;
		//NMI_MsgQueueRecv = (int (*)(void *, void ** )) 0x00017f67;
		//InternalAppMsgQHandle = (void *)0x10001158;
		//ke_free = (void (*)(void *)) 0x00015e3d;
#elif CHIPVERSION_B0
		ke_msg_send 	= (void (*)(void const *))(*((unsigned int *)0x100400e4));
1000ed7a:	4b4a      	ldr	r3, [pc, #296]	; (1000eea4 <platform_driver_init+0x1e4>)
1000ed7c:	681a      	ldr	r2, [r3, #0]
1000ed7e:	4b4a      	ldr	r3, [pc, #296]	; (1000eea8 <platform_driver_init+0x1e8>)
1000ed80:	601a      	str	r2, [r3, #0]
		ke_msg_alloc 	= (void* (*)(ke_msg_id_t const id, ke_task_id_t const dest_id,
1000ed82:	4a4a      	ldr	r2, [pc, #296]	; (1000eeac <platform_driver_init+0x1ec>)
1000ed84:	4b4a      	ldr	r3, [pc, #296]	; (1000eeb0 <platform_driver_init+0x1f0>)
1000ed86:	601a      	str	r2, [r3, #0]
										ke_task_id_t const src_id, uint16_t const param_len) )0x00019fe9;
		os_sem_up 		= (int (*)(void*))0x0001dbdd;
1000ed88:	4a4a      	ldr	r2, [pc, #296]	; (1000eeb4 <platform_driver_init+0x1f4>)
1000ed8a:	4b4b      	ldr	r3, [pc, #300]	; (1000eeb8 <platform_driver_init+0x1f8>)
1000ed8c:	601a      	str	r2, [r3, #0]
		os_sem_down		= (int (*)(void*))0x0001dc5b;
1000ed8e:	4a4b      	ldr	r2, [pc, #300]	; (1000eebc <platform_driver_init+0x1fc>)
1000ed90:	4b4b      	ldr	r3, [pc, #300]	; (1000eec0 <platform_driver_init+0x200>)
1000ed92:	601a      	str	r2, [r3, #0]
		gstrFwSem 		= (void*)0x100405ec;
1000ed94:	4a4b      	ldr	r2, [pc, #300]	; (1000eec4 <platform_driver_init+0x204>)
1000ed96:	4b4c      	ldr	r3, [pc, #304]	; (1000eec8 <platform_driver_init+0x208>)
1000ed98:	601a      	str	r2, [r3, #0]
		NMI_MsgQueueRecv = (int(*)(void*, void ** ))0x0001d5e3;
1000ed9a:	4a4c      	ldr	r2, [pc, #304]	; (1000eecc <platform_driver_init+0x20c>)
1000ed9c:	4b4c      	ldr	r3, [pc, #304]	; (1000eed0 <platform_driver_init+0x210>)
1000ed9e:	601a      	str	r2, [r3, #0]
		InternalAppMsgQHandle = (void*)0x10040c20;
1000eda0:	4a4c      	ldr	r2, [pc, #304]	; (1000eed4 <platform_driver_init+0x214>)
1000eda2:	4b4d      	ldr	r3, [pc, #308]	; (1000eed8 <platform_driver_init+0x218>)
1000eda4:	601a      	str	r2, [r3, #0]
		ke_free = (void(*)(void*))0x00019f09;
1000eda6:	4a4d      	ldr	r2, [pc, #308]	; (1000eedc <platform_driver_init+0x21c>)
1000eda8:	4b4d      	ldr	r3, [pc, #308]	; (1000eee0 <platform_driver_init+0x220>)
1000edaa:	601a      	str	r2, [r3, #0]
#endif
		memset(rx_buffer,0,sizeof(rx_buffer));
1000edac:	22a0      	movs	r2, #160	; 0xa0
1000edae:	0092      	lsls	r2, r2, #2
1000edb0:	2100      	movs	r1, #0
1000edb2:	484c      	ldr	r0, [pc, #304]	; (1000eee4 <platform_driver_init+0x224>)
1000edb4:	4b4c      	ldr	r3, [pc, #304]	; (1000eee8 <platform_driver_init+0x228>)
1000edb6:	4798      	blx	r3
		plf_event_buff_index = PLF_EVENT_BUFFER_START_INDEX;
1000edb8:	2280      	movs	r2, #128	; 0x80
1000edba:	0092      	lsls	r2, r2, #2
1000edbc:	4b4b      	ldr	r3, [pc, #300]	; (1000eeec <platform_driver_init+0x22c>)
1000edbe:	801a      	strh	r2, [r3, #0]
		platform_event_init();
1000edc0:	4b4b      	ldr	r3, [pc, #300]	; (1000eef0 <platform_driver_init+0x230>)
1000edc2:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000edc4:	4653      	mov	r3, sl
1000edc6:	6023      	str	r3, [r4, #0]
1000edc8:	464b      	mov	r3, r9
1000edca:	6023      	str	r3, [r4, #0]
		
#ifndef CHIPVERSION_B0		
		// spi_flash clock fix.
		spi_flash_clock_init();
#endif
		samb11_app_resume_cb = NULL;
1000edcc:	4b49      	ldr	r3, [pc, #292]	; (1000eef4 <platform_driver_init+0x234>)
1000edce:	4642      	mov	r2, r8
1000edd0:	601a      	str	r2, [r3, #0]
		*apps_resume_cb = (uint32_t)((resume_callback)samb11_plf_resume_callback);
1000edd2:	683b      	ldr	r3, [r7, #0]
1000edd4:	4a48      	ldr	r2, [pc, #288]	; (1000eef8 <platform_driver_init+0x238>)
1000edd6:	601a      	str	r2, [r3, #0]
		*wakeup_source_active_cb = (uint32_t)((wakeup_source_active_callback)wakeup_active_event_callback);
1000edd8:	6833      	ldr	r3, [r6, #0]
1000edda:	4a48      	ldr	r2, [pc, #288]	; (1000eefc <platform_driver_init+0x23c>)
1000eddc:	601a      	str	r2, [r3, #0]
		wakeup_int_unregister_callback(0);
1000edde:	2000      	movs	r0, #0
1000ede0:	4c47      	ldr	r4, [pc, #284]	; (1000ef00 <platform_driver_init+0x240>)
1000ede2:	47a0      	blx	r4
		wakeup_int_unregister_callback(1);
1000ede4:	2001      	movs	r0, #1
1000ede6:	47a0      	blx	r4
		wakeup_int_unregister_callback(2);
1000ede8:	2002      	movs	r0, #2
1000edea:	47a0      	blx	r4
		platform_initialized = 1;
1000edec:	2201      	movs	r2, #1
1000edee:	4b06      	ldr	r3, [pc, #24]	; (1000ee08 <platform_driver_init+0x148>)
1000edf0:	701a      	strb	r2, [r3, #0]
		status = STATUS_SUCCESS;
1000edf2:	2000      	movs	r0, #0
1000edf4:	e003      	b.n	1000edfe <platform_driver_init+0x13e>
	}
	else {
		platform_initialized = 1;
1000edf6:	2201      	movs	r2, #1
1000edf8:	4b03      	ldr	r3, [pc, #12]	; (1000ee08 <platform_driver_init+0x148>)
1000edfa:	701a      	strb	r2, [r3, #0]
		status = STATUS_ALREADY_INITIALIZED;
1000edfc:	2001      	movs	r0, #1
	}
	return status;
}
1000edfe:	bc1c      	pop	{r2, r3, r4}
1000ee00:	4690      	mov	r8, r2
1000ee02:	4699      	mov	r9, r3
1000ee04:	46a2      	mov	sl, r4
1000ee06:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ee08:	10019730 	.word	0x10019730
1000ee0c:	1000ec4d 	.word	0x1000ec4d
1000ee10:	1000ec91 	.word	0x1000ec91
1000ee14:	10019750 	.word	0x10019750
1000ee18:	e000e100 	.word	0xe000e100
1000ee1c:	1001a65c 	.word	0x1001a65c
1000ee20:	000007d7 	.word	0x000007d7
1000ee24:	000007bd 	.word	0x000007bd
1000ee28:	1001a398 	.word	0x1001a398
1000ee2c:	0001bc51 	.word	0x0001bc51
1000ee30:	1001a660 	.word	0x1001a660
1000ee34:	100400bc 	.word	0x100400bc
1000ee38:	10019724 	.word	0x10019724
1000ee3c:	100400b8 	.word	0x100400b8
1000ee40:	10019720 	.word	0x10019720
1000ee44:	0001b99f 	.word	0x0001b99f
1000ee48:	1001a394 	.word	0x1001a394
1000ee4c:	0001b9db 	.word	0x0001b9db
1000ee50:	1001a3a0 	.word	0x1001a3a0
1000ee54:	1001a670 	.word	0x1001a670
1000ee58:	1004003c 	.word	0x1004003c
1000ee5c:	10041fc0 	.word	0x10041fc0
1000ee60:	1001a3a4 	.word	0x1001a3a4
1000ee64:	10041fc4 	.word	0x10041fc4
1000ee68:	1001a66c 	.word	0x1001a66c
1000ee6c:	1001a664 	.word	0x1001a664
1000ee70:	10041fd4 	.word	0x10041fd4
1000ee74:	10041fd8 	.word	0x10041fd8
1000ee78:	1001a39c 	.word	0x1001a39c
1000ee7c:	0001cbe9 	.word	0x0001cbe9
1000ee80:	10019744 	.word	0x10019744
1000ee84:	0001cd8f 	.word	0x0001cd8f
1000ee88:	10019734 	.word	0x10019734
1000ee8c:	0001cea3 	.word	0x0001cea3
1000ee90:	10019758 	.word	0x10019758
1000ee94:	0001cbcf 	.word	0x0001cbcf
1000ee98:	1001972c 	.word	0x1001972c
1000ee9c:	1000f349 	.word	0x1000f349
1000eea0:	1000f2dd 	.word	0x1000f2dd
1000eea4:	100400e4 	.word	0x100400e4
1000eea8:	1001974c 	.word	0x1001974c
1000eeac:	00019fe9 	.word	0x00019fe9
1000eeb0:	1001975c 	.word	0x1001975c
1000eeb4:	0001dbdd 	.word	0x0001dbdd
1000eeb8:	10019728 	.word	0x10019728
1000eebc:	0001dc5b 	.word	0x0001dc5b
1000eec0:	1001973c 	.word	0x1001973c
1000eec4:	100405ec 	.word	0x100405ec
1000eec8:	10019738 	.word	0x10019738
1000eecc:	0001d5e3 	.word	0x0001d5e3
1000eed0:	10019748 	.word	0x10019748
1000eed4:	10040c20 	.word	0x10040c20
1000eed8:	10019760 	.word	0x10019760
1000eedc:	00019f09 	.word	0x00019f09
1000eee0:	1001971c 	.word	0x1001971c
1000eee4:	1001a3dc 	.word	0x1001a3dc
1000eee8:	100149d9 	.word	0x100149d9
1000eeec:	1001a674 	.word	0x1001a674
1000eef0:	1000eb79 	.word	0x1000eb79
1000eef4:	1001a668 	.word	0x1001a668
1000eef8:	1000ec21 	.word	0x1000ec21
1000eefc:	1000f3a5 	.word	0x1000f3a5
1000ef00:	1000f38d 	.word	0x1000f38d

1000ef04 <platform_register_ble_msg_handler>:


plf_drv_status platform_register_ble_msg_handler(platform_interface_callback fp)
{
	plf_drv_status status;
	if(platform_initialized == 1) {
1000ef04:	4b04      	ldr	r3, [pc, #16]	; (1000ef18 <platform_register_ble_msg_handler+0x14>)
1000ef06:	781a      	ldrb	r2, [r3, #0]
		ble_stack_message_handler = fp;
		status = STATUS_SUCCESS;
	}
	else {
		status = STATUS_NOT_INITIALIZED;
1000ef08:	2305      	movs	r3, #5


plf_drv_status platform_register_ble_msg_handler(platform_interface_callback fp)
{
	plf_drv_status status;
	if(platform_initialized == 1) {
1000ef0a:	2a01      	cmp	r2, #1
1000ef0c:	d102      	bne.n	1000ef14 <platform_register_ble_msg_handler+0x10>
		ble_stack_message_handler = fp;
1000ef0e:	4b03      	ldr	r3, [pc, #12]	; (1000ef1c <platform_register_ble_msg_handler+0x18>)
1000ef10:	6018      	str	r0, [r3, #0]
		status = STATUS_SUCCESS;
1000ef12:	2300      	movs	r3, #0
	}
	else {
		status = STATUS_NOT_INITIALIZED;
	}
	return status;
}
1000ef14:	0018      	movs	r0, r3
1000ef16:	4770      	bx	lr
1000ef18:	10019730 	.word	0x10019730
1000ef1c:	10019750 	.word	0x10019750

1000ef20 <platform_interface_send>:


//Sends a message through RW kernel messaging API
//struct ke_msg * p_msg;
void platform_interface_send(uint8_t* data, uint32_t len)
{
1000ef20:	b570      	push	{r4, r5, r6, lr}
1000ef22:	0004      	movs	r4, r0
	void* params;
	
	#if (CHIPVERSION_B0)
	ke_task_id_t dest_id;
	dest_id = p_msg_hdr->dest_id;
	if(gapm_get_task_from_id != NULL)
1000ef24:	4b0e      	ldr	r3, [pc, #56]	; (1000ef60 <platform_interface_send+0x40>)
1000ef26:	681b      	ldr	r3, [r3, #0]
1000ef28:	2b00      	cmp	r3, #0
1000ef2a:	d002      	beq.n	1000ef32 <platform_interface_send+0x12>
		p_msg_hdr->dest_id = gapm_get_task_from_id(dest_id);
1000ef2c:	8840      	ldrh	r0, [r0, #2]
1000ef2e:	4798      	blx	r3
1000ef30:	8060      	strh	r0, [r4, #2]
	#endif	//CHIPVERSION_B0
	// Allocate the kernel message
	params = ke_msg_alloc(p_msg_hdr->id, p_msg_hdr->dest_id, p_msg_hdr->src_id, p_msg_hdr->param_len);
1000ef32:	88e3      	ldrh	r3, [r4, #6]
1000ef34:	88a2      	ldrh	r2, [r4, #4]
1000ef36:	8861      	ldrh	r1, [r4, #2]
1000ef38:	8820      	ldrh	r0, [r4, #0]
1000ef3a:	4d0a      	ldr	r5, [pc, #40]	; (1000ef64 <platform_interface_send+0x44>)
1000ef3c:	682d      	ldr	r5, [r5, #0]
1000ef3e:	47a8      	blx	r5
1000ef40:	0005      	movs	r5, r0
											
	//no params
	if (p_msg_hdr->param_len == 0)
1000ef42:	88e2      	ldrh	r2, [r4, #6]
1000ef44:	2a00      	cmp	r2, #0
1000ef46:	d102      	bne.n	1000ef4e <platform_interface_send+0x2e>
	{
		// Send message directly
		at_ke_msg_send(params);
1000ef48:	4b07      	ldr	r3, [pc, #28]	; (1000ef68 <platform_interface_send+0x48>)
1000ef4a:	4798      	blx	r3
1000ef4c:	e006      	b.n	1000ef5c <platform_interface_send+0x3c>
	}
	else
	{
		//copy params
		memcpy(params,&(data[KE_MSG_HDR_LENGTH]),p_msg_hdr->param_len);
1000ef4e:	0021      	movs	r1, r4
1000ef50:	3108      	adds	r1, #8
1000ef52:	4b06      	ldr	r3, [pc, #24]	; (1000ef6c <platform_interface_send+0x4c>)
1000ef54:	4798      	blx	r3
		// Send the kernel message
		at_ke_msg_send(params);
1000ef56:	0028      	movs	r0, r5
1000ef58:	4b03      	ldr	r3, [pc, #12]	; (1000ef68 <platform_interface_send+0x48>)
1000ef5a:	4798      	blx	r3
	}
}
1000ef5c:	bd70      	pop	{r4, r5, r6, pc}
1000ef5e:	46c0      	nop			; (mov r8, r8)
1000ef60:	10019724 	.word	0x10019724
1000ef64:	1001975c 	.word	0x1001975c
1000ef68:	1000eba9 	.word	0x1000eba9
1000ef6c:	100149c7 	.word	0x100149c7

1000ef70 <send_plf_int_msg_ind>:

void send_plf_int_msg_ind(uint8_t intr_index, uint8_t callback_id, void *data, uint16_t data_len)
{
1000ef70:	b570      	push	{r4, r5, r6, lr}
1000ef72:	0015      	movs	r5, r2
1000ef74:	001c      	movs	r4, r3
	void* params;
//#if (CHIPVERSION_A4)	
	//os_sem_up(gstrFwSem);
//#endif
	// Allocate the kernel message
	params = ke_msg_alloc(PERIPHERAL_INTERRUPT_EVENT, TASK_INTERNAL_APP, BUILD_INTR_SRCID(callback_id,intr_index), data_len);
1000ef76:	020a      	lsls	r2, r1, #8
1000ef78:	4302      	orrs	r2, r0
1000ef7a:	4b0a      	ldr	r3, [pc, #40]	; (1000efa4 <send_plf_int_msg_ind+0x34>)
1000ef7c:	681e      	ldr	r6, [r3, #0]
1000ef7e:	0023      	movs	r3, r4
1000ef80:	2105      	movs	r1, #5
1000ef82:	20a0      	movs	r0, #160	; 0xa0
1000ef84:	00c0      	lsls	r0, r0, #3
1000ef86:	47b0      	blx	r6
1000ef88:	1e06      	subs	r6, r0, #0
											
	//no params
	if(params != NULL) {
1000ef8a:	d00a      	beq.n	1000efa2 <send_plf_int_msg_ind+0x32>
		if((data_len != 0) && (NULL != data))
1000ef8c:	2c00      	cmp	r4, #0
1000ef8e:	d005      	beq.n	1000ef9c <send_plf_int_msg_ind+0x2c>
1000ef90:	2d00      	cmp	r5, #0
1000ef92:	d003      	beq.n	1000ef9c <send_plf_int_msg_ind+0x2c>
		{
			//copy params
			memcpy(params, data, data_len);
1000ef94:	0022      	movs	r2, r4
1000ef96:	0029      	movs	r1, r5
1000ef98:	4b03      	ldr	r3, [pc, #12]	; (1000efa8 <send_plf_int_msg_ind+0x38>)
1000ef9a:	4798      	blx	r3
		}
		// Send the kernel message
		at_ke_msg_send(params);
1000ef9c:	0030      	movs	r0, r6
1000ef9e:	4b03      	ldr	r3, [pc, #12]	; (1000efac <send_plf_int_msg_ind+0x3c>)
1000efa0:	4798      	blx	r3
	}
}
1000efa2:	bd70      	pop	{r4, r5, r6, pc}
1000efa4:	1001975c 	.word	0x1001975c
1000efa8:	100149c7 	.word	0x100149c7
1000efac:	1000eba9 	.word	0x1000eba9

1000efb0 <platform_event_wait>:
//Waits on InternalAppMsgQHandle Queue
// This function won't busy wait if nothing on queue but will down the semaphore and go to a blocking state
// The OS then will move control to other higher priority tasks and will only return if these tasks finish processing AND the queue has received 
//a msg
plf_drv_status platform_event_wait(uint32_t timeout)
{
1000efb0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000efb2:	465f      	mov	r7, fp
1000efb4:	4656      	mov	r6, sl
1000efb6:	464d      	mov	r5, r9
1000efb8:	4644      	mov	r4, r8
1000efba:	b4f0      	push	{r4, r5, r6, r7}
1000efbc:	b087      	sub	sp, #28
	static struct ke_msg* rcv_msg;
	static struct ke_msghdr	*ke_msg_hdr;
	plf_drv_status status = STATUS_SUCCESS;
	uint8_t bEventTimeoutFlag = 0;
	uint8_t bLoopAgain = 0;
	if(((uint32_t)-1 != timeout) && ((uint32_t)0 < timeout))
1000efbe:	1e44      	subs	r4, r0, #1
plf_drv_status platform_event_wait(uint32_t timeout)
{
	static struct ke_msg* rcv_msg;
	static struct ke_msghdr	*ke_msg_hdr;
	plf_drv_status status = STATUS_SUCCESS;
	uint8_t bEventTimeoutFlag = 0;
1000efc0:	2300      	movs	r3, #0
1000efc2:	4699      	mov	r9, r3
	uint8_t bLoopAgain = 0;
	if(((uint32_t)-1 != timeout) && ((uint32_t)0 < timeout))
1000efc4:	1ce3      	adds	r3, r4, #3
1000efc6:	d81c      	bhi.n	1000f002 <platform_event_wait+0x52>
	return num_of_freed;
}

static void platform_start_event_timeout(uint32_t timeout)
{
	uint8_t msg[8+5] = {0};
1000efc8:	220d      	movs	r2, #13
1000efca:	2100      	movs	r1, #0
1000efcc:	a802      	add	r0, sp, #8
1000efce:	4b82      	ldr	r3, [pc, #520]	; (1000f1d8 <platform_event_wait+0x228>)
1000efd0:	4798      	blx	r3
	uint8_t u16TxLen = 0;

	msg[u16TxLen++] = ((DBG_KE_TIMER_REQ) & 0x00FF );
1000efd2:	2333      	movs	r3, #51	; 0x33
1000efd4:	aa02      	add	r2, sp, #8
1000efd6:	7013      	strb	r3, [r2, #0]
	msg[u16TxLen++] = (((DBG_KE_TIMER_REQ)>>8) & 0x00FF );
1000efd8:	3b30      	subs	r3, #48	; 0x30
1000efda:	7053      	strb	r3, [r2, #1]
	msg[u16TxLen++] = ((TASK_DBG) & 0x00FF );
1000efdc:	7093      	strb	r3, [r2, #2]
	msg[u16TxLen++] = (((TASK_DBG)>>8) & 0x00FF );	
	msg[u16TxLen++] = ((TASK_INTERNAL_APP) & 0x00FF );
1000efde:	3302      	adds	r3, #2
1000efe0:	7113      	strb	r3, [r2, #4]
	msg[u16TxLen++] = (((TASK_INTERNAL_APP)>>8) & 0x00FF );
	msg[u16TxLen++] = ((5) & 0x00FF );
1000efe2:	7193      	strb	r3, [r2, #6]
	msg[u16TxLen++] = (((5)>>8) & 0x00FF );
	
	msg[u16TxLen++] = (uint8_t)((timeout) & 0x00FF );
1000efe4:	7214      	strb	r4, [r2, #8]
	msg[u16TxLen++] = (uint8_t)(( (timeout) >> 8) & 0x00FF) ;
1000efe6:	0a23      	lsrs	r3, r4, #8
1000efe8:	7253      	strb	r3, [r2, #9]
	msg[u16TxLen++] = (uint8_t)(( (timeout) >> 16) & 0x00FF);
1000efea:	0c23      	lsrs	r3, r4, #16
1000efec:	7293      	strb	r3, [r2, #10]
	msg[u16TxLen++] = (uint8_t)(( (timeout) >> 24) & 0x00FF);
1000efee:	0e24      	lsrs	r4, r4, #24
1000eff0:	72d4      	strb	r4, [r2, #11]
	
	msg[u16TxLen++] = ((1) & 0x00FF );
1000eff2:	2301      	movs	r3, #1
1000eff4:	7313      	strb	r3, [r2, #12]
	
	platform_interface_send(msg, u16TxLen);
1000eff6:	210d      	movs	r1, #13
1000eff8:	0010      	movs	r0, r2
1000effa:	4b78      	ldr	r3, [pc, #480]	; (1000f1dc <platform_event_wait+0x22c>)
1000effc:	4798      	blx	r3
	uint8_t bEventTimeoutFlag = 0;
	uint8_t bLoopAgain = 0;
	if(((uint32_t)-1 != timeout) && ((uint32_t)0 < timeout))
	{			
		platform_start_event_timeout(timeout-1);
		bEventTimeoutFlag = 1;
1000effe:	2301      	movs	r3, #1
1000f000:	4699      	mov	r9, r3
1000f002:	2400      	movs	r4, #0
1000f004:	2500      	movs	r5, #0
	}

	do {
		if(NMI_MsgQueueRecv(InternalAppMsgQHandle, (void**)&rcv_msg) == STATUS_SUCCESS)
1000f006:	4f76      	ldr	r7, [pc, #472]	; (1000f1e0 <platform_event_wait+0x230>)
1000f008:	4e76      	ldr	r6, [pc, #472]	; (1000f1e4 <platform_event_wait+0x234>)
1000f00a:	4977      	ldr	r1, [pc, #476]	; (1000f1e8 <platform_event_wait+0x238>)
1000f00c:	6838      	ldr	r0, [r7, #0]
1000f00e:	6833      	ldr	r3, [r6, #0]
1000f010:	4798      	blx	r3
1000f012:	2800      	cmp	r0, #0
1000f014:	d000      	beq.n	1000f018 <platform_event_wait+0x68>
1000f016:	e088      	b.n	1000f12a <platform_event_wait+0x17a>
		{
			uint16_t msg_id = rcv_msg->id;
1000f018:	4b73      	ldr	r3, [pc, #460]	; (1000f1e8 <platform_event_wait+0x238>)
1000f01a:	681c      	ldr	r4, [r3, #0]
1000f01c:	88a3      	ldrh	r3, [r4, #4]
1000f01e:	469a      	mov	sl, r3
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
			
			if((rcv_msg->id != DBG_KE_TIMER_RESP) && (bEventTimeoutFlag))
1000f020:	23cd      	movs	r3, #205	; 0xcd
1000f022:	009b      	lsls	r3, r3, #2
1000f024:	459a      	cmp	sl, r3
1000f026:	d100      	bne.n	1000f02a <platform_event_wait+0x7a>
1000f028:	e0c7      	b.n	1000f1ba <platform_event_wait+0x20a>

	do {
		if(NMI_MsgQueueRecv(InternalAppMsgQHandle, (void**)&rcv_msg) == STATUS_SUCCESS)
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
1000f02a:	8923      	ldrh	r3, [r4, #8]
1000f02c:	469b      	mov	fp, r3
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
1000f02e:	8963      	ldrh	r3, [r4, #10]
1000f030:	4698      	mov	r8, r3
			bLoopAgain = 0;
			
			if((rcv_msg->id != DBG_KE_TIMER_RESP) && (bEventTimeoutFlag))
1000f032:	464b      	mov	r3, r9
1000f034:	2b00      	cmp	r3, #0
1000f036:	d011      	beq.n	1000f05c <platform_event_wait+0xac>
	platform_interface_send(msg, u16TxLen);
}

static void platform_stop_event_timeout(void)
{
	uint8_t msg[8+5] = {0};
1000f038:	220d      	movs	r2, #13
1000f03a:	2100      	movs	r1, #0
1000f03c:	a802      	add	r0, sp, #8
1000f03e:	4b66      	ldr	r3, [pc, #408]	; (1000f1d8 <platform_event_wait+0x228>)
1000f040:	4798      	blx	r3
	uint8_t u16TxLen = 0;

	msg[u16TxLen++] = ((DBG_KE_TIMER_REQ) & 0x00FF );
1000f042:	2333      	movs	r3, #51	; 0x33
1000f044:	aa02      	add	r2, sp, #8
1000f046:	7013      	strb	r3, [r2, #0]
	msg[u16TxLen++] = (((DBG_KE_TIMER_REQ)>>8) & 0x00FF );
1000f048:	3b30      	subs	r3, #48	; 0x30
1000f04a:	7053      	strb	r3, [r2, #1]
	msg[u16TxLen++] = ((TASK_DBG) & 0x00FF );
1000f04c:	7093      	strb	r3, [r2, #2]
	msg[u16TxLen++] = (((TASK_DBG)>>8) & 0x00FF );	
	msg[u16TxLen++] = ((TASK_INTERNAL_APP) & 0x00FF );
1000f04e:	3302      	adds	r3, #2
1000f050:	7113      	strb	r3, [r2, #4]
	msg[u16TxLen++] = (((TASK_INTERNAL_APP)>>8) & 0x00FF );
	msg[u16TxLen++] = ((5) & 0x00FF );
1000f052:	7193      	strb	r3, [r2, #6]
	msg[u16TxLen++] = (uint8_t)(( (0) >> 16) & 0x00FF);
	msg[u16TxLen++] = (uint8_t)(( (0) >> 24) & 0x00FF);
	
	msg[u16TxLen++] = ((0) & 0x00FF );
	
	platform_interface_send(msg, u16TxLen);
1000f054:	210d      	movs	r1, #13
1000f056:	0010      	movs	r0, r2
1000f058:	4b60      	ldr	r3, [pc, #384]	; (1000f1dc <platform_event_wait+0x22c>)
1000f05a:	4798      	blx	r3
			{
				//Stop timer if it is still running
				platform_stop_event_timeout();
			}
				
			if(msg_id == PERIPHERAL_INTERRUPT_EVENT)
1000f05c:	23a0      	movs	r3, #160	; 0xa0
1000f05e:	00db      	lsls	r3, r3, #3
1000f060:	459a      	cmp	sl, r3
1000f062:	d121      	bne.n	1000f0a8 <platform_event_wait+0xf8>
			{
				if(plf_event_buff_index+len > MAX_EVT_BUFF_LEN)
1000f064:	4b61      	ldr	r3, [pc, #388]	; (1000f1ec <platform_event_wait+0x23c>)
1000f066:	881b      	ldrh	r3, [r3, #0]
1000f068:	4443      	add	r3, r8
1000f06a:	22a0      	movs	r2, #160	; 0xa0
1000f06c:	0092      	lsls	r2, r2, #2
1000f06e:	4293      	cmp	r3, r2
1000f070:	dd02      	ble.n	1000f078 <platform_event_wait+0xc8>
					plf_event_buff_index = PLF_EVENT_BUFFER_START_INDEX;
1000f072:	3a80      	subs	r2, #128	; 0x80
1000f074:	4b5d      	ldr	r3, [pc, #372]	; (1000f1ec <platform_event_wait+0x23c>)
1000f076:	801a      	strh	r2, [r3, #0]
				memcpy(&rx_buffer[plf_event_buff_index],data,len);
1000f078:	4b5c      	ldr	r3, [pc, #368]	; (1000f1ec <platform_event_wait+0x23c>)
1000f07a:	469a      	mov	sl, r3
1000f07c:	881d      	ldrh	r5, [r3, #0]
1000f07e:	4b5c      	ldr	r3, [pc, #368]	; (1000f1f0 <platform_event_wait+0x240>)
1000f080:	18ed      	adds	r5, r5, r3
1000f082:	0021      	movs	r1, r4
1000f084:	310c      	adds	r1, #12
1000f086:	4642      	mov	r2, r8
1000f088:	0028      	movs	r0, r5
1000f08a:	4b5a      	ldr	r3, [pc, #360]	; (1000f1f4 <platform_event_wait+0x244>)
1000f08c:	4798      	blx	r3
				platform_event_post(src_id,&rx_buffer[plf_event_buff_index],len);
1000f08e:	4642      	mov	r2, r8
1000f090:	0029      	movs	r1, r5
1000f092:	4658      	mov	r0, fp
1000f094:	4b58      	ldr	r3, [pc, #352]	; (1000f1f8 <platform_event_wait+0x248>)
1000f096:	4798      	blx	r3
				plf_event_buff_index += len;
1000f098:	4653      	mov	r3, sl
1000f09a:	881b      	ldrh	r3, [r3, #0]
1000f09c:	4443      	add	r3, r8
1000f09e:	4652      	mov	r2, sl
1000f0a0:	8013      	strh	r3, [r2, #0]
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000f0a2:	2400      	movs	r4, #0
				if(plf_event_buff_index+len > MAX_EVT_BUFF_LEN)
					plf_event_buff_index = PLF_EVENT_BUFFER_START_INDEX;
				memcpy(&rx_buffer[plf_event_buff_index],data,len);
				platform_event_post(src_id,&rx_buffer[plf_event_buff_index],len);
				plf_event_buff_index += len;
				status = STATUS_RECEIVED_PLF_EVENT_MSG;
1000f0a4:	2502      	movs	r5, #2
1000f0a6:	e03a      	b.n	1000f11e <platform_event_wait+0x16e>
			}
			else
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
1000f0a8:	4b54      	ldr	r3, [pc, #336]	; (1000f1fc <platform_event_wait+0x24c>)
1000f0aa:	681b      	ldr	r3, [r3, #0]
1000f0ac:	2b00      	cmp	r3, #0
1000f0ae:	d032      	beq.n	1000f116 <platform_event_wait+0x166>
					if(rcv_msg->id == DBG_KE_TIMER_RESP)
1000f0b0:	4b4d      	ldr	r3, [pc, #308]	; (1000f1e8 <platform_event_wait+0x238>)
1000f0b2:	681a      	ldr	r2, [r3, #0]
1000f0b4:	8893      	ldrh	r3, [r2, #4]
1000f0b6:	21cd      	movs	r1, #205	; 0xcd
1000f0b8:	0089      	lsls	r1, r1, #2
1000f0ba:	428b      	cmp	r3, r1
1000f0bc:	d104      	bne.n	1000f0c8 <platform_event_wait+0x118>
					{
						if(bEventTimeoutFlag)
1000f0be:	464b      	mov	r3, r9
						{
							status = STATUS_TIMEOUT;	
						}
						else
						{
							bLoopAgain = 1;
1000f0c0:	2401      	movs	r4, #1
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
					if(rcv_msg->id == DBG_KE_TIMER_RESP)
					{
						if(bEventTimeoutFlag)
1000f0c2:	2b00      	cmp	r3, #0
1000f0c4:	d02b      	beq.n	1000f11e <platform_event_wait+0x16e>
1000f0c6:	e028      	b.n	1000f11a <platform_event_wait+0x16a>
							bLoopAgain = 1;
						}
					}
					else
					{
						ke_msg_hdr = (struct ke_msghdr *)((void *)(rx_buffer+BLE_EVENT_BUFFER_START_INDEX));
1000f0c8:	4c4d      	ldr	r4, [pc, #308]	; (1000f200 <platform_event_wait+0x250>)
1000f0ca:	4d49      	ldr	r5, [pc, #292]	; (1000f1f0 <platform_event_wait+0x240>)
1000f0cc:	6025      	str	r5, [r4, #0]
						ke_msg_hdr->id = rcv_msg->id;
1000f0ce:	702b      	strb	r3, [r5, #0]
1000f0d0:	0a1b      	lsrs	r3, r3, #8
1000f0d2:	706b      	strb	r3, [r5, #1]
//#if (CHIPVERSION_A3 || CHIPVERSION_A4)
					//ke_msg_hdr->src_id = rcv_msg->src_id;
//#else
					ke_msg_hdr->src_id = gapm_get_id_from_task(rcv_msg->src_id);
1000f0d4:	8910      	ldrh	r0, [r2, #8]
1000f0d6:	4b4b      	ldr	r3, [pc, #300]	; (1000f204 <platform_event_wait+0x254>)
1000f0d8:	681b      	ldr	r3, [r3, #0]
1000f0da:	4798      	blx	r3
1000f0dc:	7128      	strb	r0, [r5, #4]
1000f0de:	0a00      	lsrs	r0, r0, #8
1000f0e0:	7168      	strb	r0, [r5, #5]
//#endif  /* (CHIPVERSION_A3 || CHIPVERSION_A4) */
						ke_msg_hdr->dest_id = rcv_msg->dest_id;
1000f0e2:	6820      	ldr	r0, [r4, #0]
1000f0e4:	4b40      	ldr	r3, [pc, #256]	; (1000f1e8 <platform_event_wait+0x238>)
1000f0e6:	681a      	ldr	r2, [r3, #0]
1000f0e8:	88d2      	ldrh	r2, [r2, #6]
1000f0ea:	8042      	strh	r2, [r0, #2]
						ke_msg_hdr->param_len = rcv_msg->param_len;
1000f0ec:	681d      	ldr	r5, [r3, #0]
1000f0ee:	896b      	ldrh	r3, [r5, #10]
1000f0f0:	80c3      	strh	r3, [r0, #6]
						ke_msg_hdr++;
1000f0f2:	3008      	adds	r0, #8
1000f0f4:	6020      	str	r0, [r4, #0]
						if(rcv_msg->param_len > 0) {
1000f0f6:	896a      	ldrh	r2, [r5, #10]
1000f0f8:	2a00      	cmp	r2, #0
1000f0fa:	d003      	beq.n	1000f104 <platform_event_wait+0x154>
							memcpy((void *)ke_msg_hdr,rcv_msg->param,rcv_msg->param_len);
1000f0fc:	0029      	movs	r1, r5
1000f0fe:	310c      	adds	r1, #12
1000f100:	4b3c      	ldr	r3, [pc, #240]	; (1000f1f4 <platform_event_wait+0x244>)
1000f102:	4798      	blx	r3
						}
						ble_stack_message_handler(rx_buffer,(rcv_msg->param_len + sizeof(struct ke_msghdr)));
1000f104:	8969      	ldrh	r1, [r5, #10]
1000f106:	3108      	adds	r1, #8
1000f108:	4b3c      	ldr	r3, [pc, #240]	; (1000f1fc <platform_event_wait+0x24c>)
1000f10a:	681b      	ldr	r3, [r3, #0]
1000f10c:	4838      	ldr	r0, [pc, #224]	; (1000f1f0 <platform_event_wait+0x240>)
1000f10e:	4798      	blx	r3
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000f110:	2400      	movs	r4, #0
						ke_msg_hdr++;
						if(rcv_msg->param_len > 0) {
							memcpy((void *)ke_msg_hdr,rcv_msg->param,rcv_msg->param_len);
						}
						ble_stack_message_handler(rx_buffer,(rcv_msg->param_len + sizeof(struct ke_msghdr)));
						status = STATUS_RECEIVED_BLE_MSG;
1000f112:	2503      	movs	r5, #3
1000f114:	e003      	b.n	1000f11e <platform_event_wait+0x16e>
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000f116:	2400      	movs	r4, #0
1000f118:	e001      	b.n	1000f11e <platform_event_wait+0x16e>
1000f11a:	2400      	movs	r4, #0
				if(ble_stack_message_handler) {
					if(rcv_msg->id == DBG_KE_TIMER_RESP)
					{
						if(bEventTimeoutFlag)
						{
							status = STATUS_TIMEOUT;	
1000f11c:	25d0      	movs	r5, #208	; 0xd0
						ble_stack_message_handler(rx_buffer,(rcv_msg->param_len + sizeof(struct ke_msghdr)));
						status = STATUS_RECEIVED_BLE_MSG;
					}
				}
			}
			ke_free(rcv_msg);
1000f11e:	4b32      	ldr	r3, [pc, #200]	; (1000f1e8 <platform_event_wait+0x238>)
1000f120:	6818      	ldr	r0, [r3, #0]
1000f122:	4b39      	ldr	r3, [pc, #228]	; (1000f208 <platform_event_wait+0x258>)
1000f124:	681b      	ldr	r3, [r3, #0]
1000f126:	4798      	blx	r3
1000f128:	e000      	b.n	1000f12c <platform_event_wait+0x17c>
		}
		else
		{
			status = STATUS_FAILURE;
1000f12a:	2507      	movs	r5, #7
		}
	}while(bLoopAgain);
1000f12c:	2c00      	cmp	r4, #0
1000f12e:	d000      	beq.n	1000f132 <platform_event_wait+0x182>
1000f130:	e76b      	b.n	1000f00a <platform_event_wait+0x5a>
	
	if(bEventTimeoutFlag)
1000f132:	464b      	mov	r3, r9
1000f134:	2b00      	cmp	r3, #0
1000f136:	d046      	beq.n	1000f1c6 <platform_event_wait+0x216>
	{
		//CleanUp if there is any remaining DBG_KE_TIMER_RESP message in queue
		NMI_MsgQueueDestroyOnKeID(InternalAppMsgQHandle, DBG_KE_TIMER_RESP);
1000f138:	4b29      	ldr	r3, [pc, #164]	; (1000f1e0 <platform_event_wait+0x230>)
1000f13a:	681e      	ldr	r6, [r3, #0]
#endif 
static int NMI_MsgQueueDestroyOnKeID(NMI_MsgQueueHandle* pHandle, ke_msg_id_t u16KeMsgId)
{
	int num_of_freed=0;
	Message * current , *prev = NULL;
	if((NULL == pHandle) && (NULL == pHandle->pstrMessageList))
1000f13c:	2e00      	cmp	r6, #0
1000f13e:	d104      	bne.n	1000f14a <platform_event_wait+0x19a>
1000f140:	2300      	movs	r3, #0
1000f142:	6a1c      	ldr	r4, [r3, #32]
1000f144:	2c00      	cmp	r4, #0
1000f146:	d131      	bne.n	1000f1ac <platform_event_wait+0x1fc>
1000f148:	e03d      	b.n	1000f1c6 <platform_event_wait+0x216>
	{
		return num_of_freed;
	}

	current = pHandle->pstrMessageList;
1000f14a:	6a34      	ldr	r4, [r6, #32]
	os_sem_down(&pHandle->strCriticalSection);
1000f14c:	2314      	movs	r3, #20
1000f14e:	469c      	mov	ip, r3
1000f150:	44b4      	add	ip, r6
1000f152:	4663      	mov	r3, ip
1000f154:	4660      	mov	r0, ip
1000f156:	9300      	str	r3, [sp, #0]
1000f158:	4b2c      	ldr	r3, [pc, #176]	; (1000f20c <platform_event_wait+0x25c>)
1000f15a:	681b      	ldr	r3, [r3, #0]
1000f15c:	4798      	blx	r3
	while(NULL != current)
1000f15e:	2c00      	cmp	r4, #0
1000f160:	d01f      	beq.n	1000f1a2 <platform_event_wait+0x1f2>
			}
			ke_free(rcv_msg);
		}
		else
		{
			status = STATUS_FAILURE;
1000f162:	2700      	movs	r7, #0

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
	while(NULL != current)
	{
		if(u16KeMsgId == ((struct ke_msg*)current->pvBuffer)->id)
1000f164:	23cd      	movs	r3, #205	; 0xcd
1000f166:	009b      	lsls	r3, r3, #2
1000f168:	4698      	mov	r8, r3
		{
			num_of_freed++;
			if(NULL != prev)
			{
				prev->pstrNext = current->pstrNext;
				ke_free(current);
1000f16a:	4b27      	ldr	r3, [pc, #156]	; (1000f208 <platform_event_wait+0x258>)
1000f16c:	469a      	mov	sl, r3
1000f16e:	0020      	movs	r0, r4

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
	while(NULL != current)
	{
		if(u16KeMsgId == ((struct ke_msg*)current->pvBuffer)->id)
1000f170:	6803      	ldr	r3, [r0, #0]
1000f172:	889b      	ldrh	r3, [r3, #4]
1000f174:	4543      	cmp	r3, r8
1000f176:	d110      	bne.n	1000f19a <platform_event_wait+0x1ea>
		{
			num_of_freed++;
			if(NULL != prev)
1000f178:	2f00      	cmp	r7, #0
1000f17a:	d006      	beq.n	1000f18a <platform_event_wait+0x1da>
			{
				prev->pstrNext = current->pstrNext;
1000f17c:	6883      	ldr	r3, [r0, #8]
1000f17e:	60bb      	str	r3, [r7, #8]
				ke_free(current);
1000f180:	4653      	mov	r3, sl
1000f182:	681b      	ldr	r3, [r3, #0]
1000f184:	4798      	blx	r3
				current = prev->pstrNext;
1000f186:	68b8      	ldr	r0, [r7, #8]
1000f188:	e009      	b.n	1000f19e <platform_event_wait+0x1ee>
			}
			else
			{
				pHandle->pstrMessageList = current->pstrNext;
1000f18a:	6883      	ldr	r3, [r0, #8]
1000f18c:	6233      	str	r3, [r6, #32]
				ke_free(current);
1000f18e:	4b1e      	ldr	r3, [pc, #120]	; (1000f208 <platform_event_wait+0x258>)
1000f190:	681b      	ldr	r3, [r3, #0]
1000f192:	9301      	str	r3, [sp, #4]
1000f194:	4798      	blx	r3
				current = pHandle->pstrMessageList;
1000f196:	6a30      	ldr	r0, [r6, #32]
1000f198:	e001      	b.n	1000f19e <platform_event_wait+0x1ee>
			}
		}
		else
		{
			prev = current;
			current = current ->pstrNext;
1000f19a:	0007      	movs	r7, r0
1000f19c:	6880      	ldr	r0, [r0, #8]
		return num_of_freed;
	}

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
	while(NULL != current)
1000f19e:	2800      	cmp	r0, #0
1000f1a0:	d1e6      	bne.n	1000f170 <platform_event_wait+0x1c0>
		{
			prev = current;
			current = current ->pstrNext;
		}
	}
	os_sem_up(&pHandle->strCriticalSection);
1000f1a2:	4b1b      	ldr	r3, [pc, #108]	; (1000f210 <platform_event_wait+0x260>)
1000f1a4:	681b      	ldr	r3, [r3, #0]
1000f1a6:	9800      	ldr	r0, [sp, #0]
1000f1a8:	4798      	blx	r3
	if(bEventTimeoutFlag)
	{
		//CleanUp if there is any remaining DBG_KE_TIMER_RESP message in queue
		NMI_MsgQueueDestroyOnKeID(InternalAppMsgQHandle, DBG_KE_TIMER_RESP);
	}
	return status;
1000f1aa:	e00c      	b.n	1000f1c6 <platform_event_wait+0x216>
	{
		return num_of_freed;
	}

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
1000f1ac:	2314      	movs	r3, #20
1000f1ae:	9300      	str	r3, [sp, #0]
1000f1b0:	4b16      	ldr	r3, [pc, #88]	; (1000f20c <platform_event_wait+0x25c>)
1000f1b2:	681b      	ldr	r3, [r3, #0]
1000f1b4:	2014      	movs	r0, #20
1000f1b6:	4798      	blx	r3
1000f1b8:	e7d3      	b.n	1000f162 <platform_event_wait+0x1b2>
				status = STATUS_RECEIVED_PLF_EVENT_MSG;
			}
			else
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
1000f1ba:	4b10      	ldr	r3, [pc, #64]	; (1000f1fc <platform_event_wait+0x24c>)
1000f1bc:	681b      	ldr	r3, [r3, #0]
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000f1be:	2400      	movs	r4, #0
				status = STATUS_RECEIVED_PLF_EVENT_MSG;
			}
			else
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
1000f1c0:	2b00      	cmp	r3, #0
1000f1c2:	d0ac      	beq.n	1000f11e <platform_event_wait+0x16e>
1000f1c4:	e77b      	b.n	1000f0be <platform_event_wait+0x10e>
	{
		//CleanUp if there is any remaining DBG_KE_TIMER_RESP message in queue
		NMI_MsgQueueDestroyOnKeID(InternalAppMsgQHandle, DBG_KE_TIMER_RESP);
	}
	return status;
}
1000f1c6:	0028      	movs	r0, r5
1000f1c8:	b007      	add	sp, #28
1000f1ca:	bc3c      	pop	{r2, r3, r4, r5}
1000f1cc:	4690      	mov	r8, r2
1000f1ce:	4699      	mov	r9, r3
1000f1d0:	46a2      	mov	sl, r4
1000f1d2:	46ab      	mov	fp, r5
1000f1d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000f1d6:	46c0      	nop			; (mov r8, r8)
1000f1d8:	100149d9 	.word	0x100149d9
1000f1dc:	1000ef21 	.word	0x1000ef21
1000f1e0:	10019760 	.word	0x10019760
1000f1e4:	10019748 	.word	0x10019748
1000f1e8:	10019754 	.word	0x10019754
1000f1ec:	1001a674 	.word	0x1001a674
1000f1f0:	1001a3dc 	.word	0x1001a3dc
1000f1f4:	100149c7 	.word	0x100149c7
1000f1f8:	1000eb41 	.word	0x1000eb41
1000f1fc:	10019750 	.word	0x10019750
1000f200:	10019740 	.word	0x10019740
1000f204:	10019720 	.word	0x10019720
1000f208:	1001971c 	.word	0x1001971c
1000f20c:	1001973c 	.word	0x1001973c
1000f210:	10019728 	.word	0x10019728

1000f214 <acquire_sleep_lock>:

plf_drv_status acquire_sleep_lock()
{
1000f214:	b510      	push	{r4, lr}
    //DBG_LOG_DEV("[acquire_sleep_lock]\tDisabling ULP");
	plf_drv_status status = STATUS_RESOURCE_BUSY;
	//uint8_t osc_en = REG_PL_RD(0x4000B1EC)&0x01;
	
	rwip_prevent_sleep_set(APP_PREVENT_SLEEP);
1000f216:	4b03      	ldr	r3, [pc, #12]	; (1000f224 <acquire_sleep_lock+0x10>)
1000f218:	681b      	ldr	r3, [r3, #0]
1000f21a:	2080      	movs	r0, #128	; 0x80
1000f21c:	0200      	lsls	r0, r0, #8
1000f21e:	4798      	blx	r3
		/*  */
		os_sem_up(gstrFwSem);
	}
#endif	//0
	return status;
}
1000f220:	2008      	movs	r0, #8
1000f222:	bd10      	pop	{r4, pc}
1000f224:	1001a394 	.word	0x1001a394

1000f228 <release_message_lock>:

plf_drv_status release_message_lock()
{
1000f228:	b510      	push	{r4, lr}
	plf_drv_status status = STATUS_SUCCESS;
	rwip_prevent_sleep_clear(MSG_PREVENT_SLEEP);
1000f22a:	4b03      	ldr	r3, [pc, #12]	; (1000f238 <release_message_lock+0x10>)
1000f22c:	681b      	ldr	r3, [r3, #0]
1000f22e:	2080      	movs	r0, #128	; 0x80
1000f230:	01c0      	lsls	r0, r0, #7
1000f232:	4798      	blx	r3
	return status;
}
1000f234:	2000      	movs	r0, #0
1000f236:	bd10      	pop	{r4, pc}
1000f238:	1001a3a0 	.word	0x1001a3a0

1000f23c <release_sleep_lock>:

plf_drv_status release_sleep_lock()
{
1000f23c:	b510      	push	{r4, lr}
    //DBG_LOG_DEV("[release_sleep_lock]\tEnabling ULP");
	plf_drv_status status = STATUS_SUCCESS;
	rwip_prevent_sleep_clear(MSG_PREVENT_SLEEP);
1000f23e:	4c05      	ldr	r4, [pc, #20]	; (1000f254 <release_sleep_lock+0x18>)
1000f240:	2080      	movs	r0, #128	; 0x80
1000f242:	01c0      	lsls	r0, r0, #7
1000f244:	6823      	ldr	r3, [r4, #0]
1000f246:	4798      	blx	r3
	rwip_prevent_sleep_clear(APP_PREVENT_SLEEP);
1000f248:	6823      	ldr	r3, [r4, #0]
1000f24a:	2080      	movs	r0, #128	; 0x80
1000f24c:	0200      	lsls	r0, r0, #8
1000f24e:	4798      	blx	r3
	return status;
}
1000f250:	2000      	movs	r0, #0
1000f252:	bd10      	pop	{r4, pc}
1000f254:	1001a3a0 	.word	0x1001a3a0

1000f258 <register_resume_callback>:
}

plf_drv_status register_resume_callback(resume_callback cb)
{
	plf_drv_status status = STATUS_SUCCESS;
	if(cb == NULL)
1000f258:	2800      	cmp	r0, #0
1000f25a:	d003      	beq.n	1000f264 <register_resume_callback+0xc>
	{
		status = STATUS_INVALID_ARGUMENT;
	}
	else 
	{
		samb11_app_resume_cb = cb;
1000f25c:	4b02      	ldr	r3, [pc, #8]	; (1000f268 <register_resume_callback+0x10>)
1000f25e:	6018      	str	r0, [r3, #0]
	}
}

plf_drv_status register_resume_callback(resume_callback cb)
{
	plf_drv_status status = STATUS_SUCCESS;
1000f260:	2000      	movs	r0, #0
1000f262:	e000      	b.n	1000f266 <register_resume_callback+0xe>
	if(cb == NULL)
	{
		status = STATUS_INVALID_ARGUMENT;
1000f264:	2009      	movs	r0, #9
	{
		samb11_app_resume_cb = cb;
		//*apps_resume_cb = (uint32_t)cb;
	}
	return status;
}
1000f266:	4770      	bx	lr
1000f268:	1001a668 	.word	0x1001a668

1000f26c <gpio1_combined_isr_handler>:

enum port_status_code wakeup_int_unregister_callback(enum port_wakeup_source wakeup_source);
void wakeup_active_event_callback(uint32_t wakeup_source);

void gpio1_combined_isr_handler(void)
{
1000f26c:	b530      	push	{r4, r5, lr}
	uint8_t index = 0;
	/* portint_callback_t callback; */
	uint8_t port_gpio1 = LPGPIO_16;
	uint32_t intstatus = GPIO1->INTSTATUSCLEAR.reg; /* jeffy */
1000f26e:	4a18      	ldr	r2, [pc, #96]	; (1000f2d0 <gpio1_combined_isr_handler+0x64>)
1000f270:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000f272:	b29b      	uxth	r3, r3
	GPIO1->INTTYPESET.reg |= (1 << 15); /* jeffy */
1000f274:	8d10      	ldrh	r0, [r2, #40]	; 0x28
1000f276:	2180      	movs	r1, #128	; 0x80
1000f278:	0209      	lsls	r1, r1, #8
1000f27a:	4301      	orrs	r1, r0
1000f27c:	8511      	strh	r1, [r2, #40]	; 0x28
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO1->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO1->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f27e:	0010      	movs	r0, r2
1000f280:	4d14      	ldr	r5, [pc, #80]	; (1000f2d4 <gpio1_combined_isr_handler+0x68>)
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO1->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f282:	2401      	movs	r4, #1
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f284:	2200      	movs	r2, #0
	uint32_t intstatus = GPIO1->INTSTATUSCLEAR.reg; /* jeffy */
	GPIO1->INTTYPESET.reg |= (1 << 15); /* jeffy */

	do {
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f286:	05db      	lsls	r3, r3, #23
1000f288:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
1000f28a:	d011      	beq.n	1000f2b0 <gpio1_combined_isr_handler+0x44>
			port_gpio1 = (intstatus & ~(intstatus - 1));
1000f28c:	b2db      	uxtb	r3, r3
1000f28e:	4259      	negs	r1, r3
1000f290:	400b      	ands	r3, r1
			while (!(port_gpio1 == 1)) {
1000f292:	2b01      	cmp	r3, #1
1000f294:	d006      	beq.n	1000f2a4 <gpio1_combined_isr_handler+0x38>
1000f296:	0011      	movs	r1, r2
				port_gpio1 = port_gpio1 >> 1;
1000f298:	085b      	lsrs	r3, r3, #1
				index++;
1000f29a:	3101      	adds	r1, #1
1000f29c:	b2c9      	uxtb	r1, r1
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
			port_gpio1 = (intstatus & ~(intstatus - 1));
			while (!(port_gpio1 == 1)) {
1000f29e:	2b01      	cmp	r3, #1
1000f2a0:	d1fa      	bne.n	1000f298 <gpio1_combined_isr_handler+0x2c>
1000f2a2:	e000      	b.n	1000f2a6 <gpio1_combined_isr_handler+0x3a>
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f2a4:	0011      	movs	r1, r2
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO1->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f2a6:	0023      	movs	r3, r4
1000f2a8:	408b      	lsls	r3, r1
1000f2aa:	b29b      	uxth	r3, r3
1000f2ac:	8703      	strh	r3, [r0, #56]	; 0x38
1000f2ae:	e003      	b.n	1000f2b8 <gpio1_combined_isr_handler+0x4c>
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO1->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f2b0:	8f03      	ldrh	r3, [r0, #56]	; 0x38
1000f2b2:	432b      	orrs	r3, r5
1000f2b4:	b29b      	uxth	r3, r3
1000f2b6:	8703      	strh	r3, [r0, #56]	; 0x38
			/* REG_GPIO1_INTSTATUSCLEAR = REG_GPIO1_INTENSET; */
		}

		intstatus = GPIO1->INTSTATUSCLEAR.reg;
1000f2b8:	8f03      	ldrh	r3, [r0, #56]	; 0x38
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f2ba:	05db      	lsls	r3, r3, #23
1000f2bc:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
	} while (intstatus != 0);
1000f2be:	d1e2      	bne.n	1000f286 <gpio1_combined_isr_handler+0x1a>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1000f2c0:	2180      	movs	r1, #128	; 0x80
1000f2c2:	0049      	lsls	r1, r1, #1
1000f2c4:	3381      	adds	r3, #129	; 0x81
1000f2c6:	33ff      	adds	r3, #255	; 0xff
1000f2c8:	4a03      	ldr	r2, [pc, #12]	; (1000f2d8 <gpio1_combined_isr_handler+0x6c>)
1000f2ca:	50d1      	str	r1, [r2, r3]

	NVIC_ClearPendingIRQ(8);
}
1000f2cc:	bd30      	pop	{r4, r5, pc}
1000f2ce:	46c0      	nop			; (mov r8, r8)
1000f2d0:	40011000 	.word	0x40011000
1000f2d4:	ffff8000 	.word	0xffff8000
1000f2d8:	e000e100 	.word	0xe000e100

1000f2dc <gpio0_combined_isr_handler>:

void gpio0_combined_isr_handler(void)
{
1000f2dc:	b530      	push	{r4, r5, lr}
	uint8_t index = 0;
	/* portint_callback_t callback; */
	uint8_t port_gpio0 = LPGPIO_0;
	uint32_t intstatus = GPIO0->INTSTATUSCLEAR.reg; /* jeffy */
1000f2de:	4a17      	ldr	r2, [pc, #92]	; (1000f33c <gpio0_combined_isr_handler+0x60>)
1000f2e0:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000f2e2:	b29b      	uxth	r3, r3
	GPIO0->INTTYPESET.reg |= (1 << 15); /* jeffy */
1000f2e4:	8d10      	ldrh	r0, [r2, #40]	; 0x28
1000f2e6:	2180      	movs	r1, #128	; 0x80
1000f2e8:	0209      	lsls	r1, r1, #8
1000f2ea:	4301      	orrs	r1, r0
1000f2ec:	8511      	strh	r1, [r2, #40]	; 0x28
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO0->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO0->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f2ee:	0010      	movs	r0, r2
1000f2f0:	4d13      	ldr	r5, [pc, #76]	; (1000f340 <gpio0_combined_isr_handler+0x64>)
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO0->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f2f2:	2401      	movs	r4, #1
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f2f4:	2200      	movs	r2, #0
	uint32_t intstatus = GPIO0->INTSTATUSCLEAR.reg; /* jeffy */
	GPIO0->INTTYPESET.reg |= (1 << 15); /* jeffy */

	do {
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f2f6:	05db      	lsls	r3, r3, #23
1000f2f8:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
1000f2fa:	d011      	beq.n	1000f320 <gpio0_combined_isr_handler+0x44>
			port_gpio0 = (intstatus & ~(intstatus - 1));
1000f2fc:	b2db      	uxtb	r3, r3
1000f2fe:	4259      	negs	r1, r3
1000f300:	400b      	ands	r3, r1
			while (!(port_gpio0 == 1)) {
1000f302:	2b01      	cmp	r3, #1
1000f304:	d006      	beq.n	1000f314 <gpio0_combined_isr_handler+0x38>
1000f306:	0011      	movs	r1, r2
				port_gpio0 = port_gpio0 >> 1;
1000f308:	085b      	lsrs	r3, r3, #1
				index++;
1000f30a:	3101      	adds	r1, #1
1000f30c:	b2c9      	uxtb	r1, r1
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
			port_gpio0 = (intstatus & ~(intstatus - 1));
			while (!(port_gpio0 == 1)) {
1000f30e:	2b01      	cmp	r3, #1
1000f310:	d1fa      	bne.n	1000f308 <gpio0_combined_isr_handler+0x2c>
1000f312:	e000      	b.n	1000f316 <gpio0_combined_isr_handler+0x3a>
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f314:	0011      	movs	r1, r2
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO0->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f316:	0023      	movs	r3, r4
1000f318:	408b      	lsls	r3, r1
1000f31a:	b29b      	uxth	r3, r3
1000f31c:	8703      	strh	r3, [r0, #56]	; 0x38
1000f31e:	e003      	b.n	1000f328 <gpio0_combined_isr_handler+0x4c>
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO0->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f320:	8f03      	ldrh	r3, [r0, #56]	; 0x38
1000f322:	432b      	orrs	r3, r5
1000f324:	b29b      	uxth	r3, r3
1000f326:	8703      	strh	r3, [r0, #56]	; 0x38
			/* REG_GPIO1_INTSTATUSCLEAR = REG_GPIO1_INTENSET; */
		}

		intstatus = GPIO0->INTSTATUSCLEAR.reg;
1000f328:	8f03      	ldrh	r3, [r0, #56]	; 0x38
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f32a:	05db      	lsls	r3, r3, #23
1000f32c:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
	} while (intstatus != 0);
1000f32e:	d1e2      	bne.n	1000f2f6 <gpio0_combined_isr_handler+0x1a>
1000f330:	2180      	movs	r1, #128	; 0x80
1000f332:	3381      	adds	r3, #129	; 0x81
1000f334:	33ff      	adds	r3, #255	; 0xff
1000f336:	4a03      	ldr	r2, [pc, #12]	; (1000f344 <gpio0_combined_isr_handler+0x68>)
1000f338:	50d1      	str	r1, [r2, r3]

	NVIC_ClearPendingIRQ(7);
}
1000f33a:	bd30      	pop	{r4, r5, pc}
1000f33c:	40010000 	.word	0x40010000
1000f340:	ffff8000 	.word	0xffff8000
1000f344:	e000e100 	.word	0xe000e100

1000f348 <PORT1_COMB_Handler>:

#ifdef CHIPVERSION_B0
void PORT1_COMB_Handler(void)
{
1000f348:	b510      	push	{r4, lr}
	/* if(CMSDK_GPIO1->INTSTATUS & ((1<<15) | (1<<14) | (1<<13))) { */
	if (GPIO1->INTSTATUSCLEAR.reg & ((1 << 15) | (1 << 14) | (1 << 13))) {
1000f34a:	4b0c      	ldr	r3, [pc, #48]	; (1000f37c <PORT1_COMB_Handler+0x34>)
1000f34c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
1000f34e:	0b5b      	lsrs	r3, r3, #13
1000f350:	d010      	beq.n	1000f374 <PORT1_COMB_Handler+0x2c>
		handle_ext_wakeup_isr();
1000f352:	4b0b      	ldr	r3, [pc, #44]	; (1000f380 <PORT1_COMB_Handler+0x38>)
1000f354:	681b      	ldr	r3, [r3, #0]
1000f356:	4798      	blx	r3

		/* clear specific int pin status that caused the Interrupt */
		/* CMSDK_GPIO1->INTCLEAR |= CMSDK_GPIO1->INTSTATUS & ((1<<15) | (1<<14) | (1<<13)); */
		GPIO1->INTSTATUSCLEAR.reg |= GPIO1->INTSTATUSCLEAR.reg & ((1 << 15) | (1 << 14) | (1 << 13));
1000f358:	4a08      	ldr	r2, [pc, #32]	; (1000f37c <PORT1_COMB_Handler+0x34>)
1000f35a:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000f35c:	8f11      	ldrh	r1, [r2, #56]	; 0x38
1000f35e:	0b5b      	lsrs	r3, r3, #13
1000f360:	035b      	lsls	r3, r3, #13
1000f362:	430b      	orrs	r3, r1
1000f364:	8713      	strh	r3, [r2, #56]	; 0x38
1000f366:	2180      	movs	r1, #128	; 0x80
1000f368:	0049      	lsls	r1, r1, #1
1000f36a:	23c0      	movs	r3, #192	; 0xc0
1000f36c:	005b      	lsls	r3, r3, #1
1000f36e:	4a05      	ldr	r2, [pc, #20]	; (1000f384 <PORT1_COMB_Handler+0x3c>)
1000f370:	50d1      	str	r1, [r2, r3]
1000f372:	e001      	b.n	1000f378 <PORT1_COMB_Handler+0x30>
		/* NVIC_ClearPendingIRQ(PORT1_COMB_IRQn); */
		NVIC_ClearPendingIRQ(8);
	} else {
		gpio1_combined_isr_handler();
1000f374:	4b04      	ldr	r3, [pc, #16]	; (1000f388 <PORT1_COMB_Handler+0x40>)
1000f376:	4798      	blx	r3
	}
}
1000f378:	bd10      	pop	{r4, pc}
1000f37a:	46c0      	nop			; (mov r8, r8)
1000f37c:	40011000 	.word	0x40011000
1000f380:	1001a660 	.word	0x1001a660
1000f384:	e000e100 	.word	0xe000e100
1000f388:	1000f26d 	.word	0x1000f26d

1000f38c <wakeup_int_unregister_callback>:
	{
		wakeup_source_callback[wakeup_source] = 0;
	}
	else 
	{
		status = PORT_STATUS_ERR_INVALID_ARG;
1000f38c:	2303      	movs	r3, #3
#endif  /* CHIPVERSION_B0 */

enum port_status_code wakeup_int_unregister_callback(enum port_wakeup_source wakeup_source)
{
	enum port_status_code status = PORT_STATUS_OK;
	if(	(wakeup_source == PORT_WAKEUP_SOURCE_AON_GPIO_0) || 
1000f38e:	2802      	cmp	r0, #2
1000f390:	d804      	bhi.n	1000f39c <wakeup_int_unregister_callback+0x10>
		(wakeup_source == PORT_WAKEUP_SOURCE_AON_GPIO_1) || 
		(wakeup_source == PORT_WAKEUP_SOURCE_AON_GPIO_2) ) 
	{
		wakeup_source_callback[wakeup_source] = 0;
1000f392:	0080      	lsls	r0, r0, #2
1000f394:	2200      	movs	r2, #0
1000f396:	4b02      	ldr	r3, [pc, #8]	; (1000f3a0 <wakeup_int_unregister_callback+0x14>)
1000f398:	50c2      	str	r2, [r0, r3]

#endif  /* CHIPVERSION_B0 */

enum port_status_code wakeup_int_unregister_callback(enum port_wakeup_source wakeup_source)
{
	enum port_status_code status = PORT_STATUS_OK;
1000f39a:	2300      	movs	r3, #0
	else 
	{
		status = PORT_STATUS_ERR_INVALID_ARG;
	}
	return status;
}
1000f39c:	0018      	movs	r0, r3
1000f39e:	4770      	bx	lr
1000f3a0:	1001a678 	.word	0x1001a678

1000f3a4 <wakeup_active_event_callback>:

void wakeup_active_event_callback(uint32_t wakeup_source)
{
1000f3a4:	b510      	push	{r4, lr}
1000f3a6:	0004      	movs	r4, r0
	portint_callback_t callback;
	uint32_t *pu32WakeSource = (uint32_t *)wakeup_source;
	if((*pu32WakeSource & 0xFF) == 1)
1000f3a8:	7803      	ldrb	r3, [r0, #0]
1000f3aa:	2b01      	cmp	r3, #1
1000f3ac:	d108      	bne.n	1000f3c0 <wakeup_active_event_callback+0x1c>
	{
		if(wakeup_source_callback[0] != NULL) {
1000f3ae:	4b11      	ldr	r3, [pc, #68]	; (1000f3f4 <wakeup_active_event_callback+0x50>)
1000f3b0:	681b      	ldr	r3, [r3, #0]
1000f3b2:	2b00      	cmp	r3, #0
1000f3b4:	d000      	beq.n	1000f3b8 <wakeup_active_event_callback+0x14>
			callback = wakeup_source_callback[0];
			callback();
1000f3b6:	4798      	blx	r3
		}
		*pu32WakeSource &= ~(0xFF);
1000f3b8:	23ff      	movs	r3, #255	; 0xff
1000f3ba:	6822      	ldr	r2, [r4, #0]
1000f3bc:	439a      	bics	r2, r3
1000f3be:	6022      	str	r2, [r4, #0]
	}
	if(((*pu32WakeSource >> 8) & 0xFF) == 1)
1000f3c0:	7863      	ldrb	r3, [r4, #1]
1000f3c2:	2b01      	cmp	r3, #1
1000f3c4:	d108      	bne.n	1000f3d8 <wakeup_active_event_callback+0x34>
	{
		if(wakeup_source_callback[1] != NULL) {
1000f3c6:	4b0b      	ldr	r3, [pc, #44]	; (1000f3f4 <wakeup_active_event_callback+0x50>)
1000f3c8:	685b      	ldr	r3, [r3, #4]
1000f3ca:	2b00      	cmp	r3, #0
1000f3cc:	d000      	beq.n	1000f3d0 <wakeup_active_event_callback+0x2c>
			callback = wakeup_source_callback[1];
			callback();
1000f3ce:	4798      	blx	r3
		}
		*pu32WakeSource &= ~(0xFF << 8);
1000f3d0:	4b09      	ldr	r3, [pc, #36]	; (1000f3f8 <wakeup_active_event_callback+0x54>)
1000f3d2:	6822      	ldr	r2, [r4, #0]
1000f3d4:	4013      	ands	r3, r2
1000f3d6:	6023      	str	r3, [r4, #0]
	}
	if(((*pu32WakeSource >> 16) & 0xFF) == 1)
1000f3d8:	78a3      	ldrb	r3, [r4, #2]
1000f3da:	2b01      	cmp	r3, #1
1000f3dc:	d108      	bne.n	1000f3f0 <wakeup_active_event_callback+0x4c>
	{
		if(wakeup_source_callback[2] != NULL) {
1000f3de:	4b05      	ldr	r3, [pc, #20]	; (1000f3f4 <wakeup_active_event_callback+0x50>)
1000f3e0:	689b      	ldr	r3, [r3, #8]
1000f3e2:	2b00      	cmp	r3, #0
1000f3e4:	d000      	beq.n	1000f3e8 <wakeup_active_event_callback+0x44>
			callback = wakeup_source_callback[2];
			callback();
1000f3e6:	4798      	blx	r3
		}
		*pu32WakeSource &= ~(0xFF << 16);
1000f3e8:	4b04      	ldr	r3, [pc, #16]	; (1000f3fc <wakeup_active_event_callback+0x58>)
1000f3ea:	6822      	ldr	r2, [r4, #0]
1000f3ec:	4013      	ands	r3, r2
1000f3ee:	6023      	str	r3, [r4, #0]
	}
}
1000f3f0:	bd10      	pop	{r4, pc}
1000f3f2:	46c0      	nop			; (mov r8, r8)
1000f3f4:	1001a678 	.word	0x1001a678
1000f3f8:	ffff00ff 	.word	0xffff00ff
1000f3fc:	ff00ffff 	.word	0xff00ffff

1000f400 <resume_cb>:
    sms_ble_send_cnt = 0;
}


static void resume_cb(void)
{
1000f400:	b510      	push	{r4, lr}
    init_port_list(); // re-initialize all ports
1000f402:	4b09      	ldr	r3, [pc, #36]	; (1000f428 <resume_cb+0x28>)
1000f404:	4798      	blx	r3
    serial_console_init(); // GPIO (UART) for the console
1000f406:	4b09      	ldr	r3, [pc, #36]	; (1000f42c <resume_cb+0x2c>)
1000f408:	4798      	blx	r3
    sms_dualtimer_init();
1000f40a:	4b09      	ldr	r3, [pc, #36]	; (1000f430 <resume_cb+0x30>)
1000f40c:	4798      	blx	r3
    delay_init();
1000f40e:	4b09      	ldr	r3, [pc, #36]	; (1000f434 <resume_cb+0x34>)
1000f410:	4798      	blx	r3
    sms_button_configure_gpio(); // GPIO (AO_0 & AO_1) for the buttons
1000f412:	4b09      	ldr	r3, [pc, #36]	; (1000f438 <resume_cb+0x38>)
1000f414:	4798      	blx	r3
    sms_led_gpio_init();
1000f416:	4b09      	ldr	r3, [pc, #36]	; (1000f43c <resume_cb+0x3c>)
1000f418:	4798      	blx	r3
    sms_spi_master_configure();
1000f41a:	4b09      	ldr	r3, [pc, #36]	; (1000f440 <resume_cb+0x40>)
1000f41c:	4798      	blx	r3
    sms_i2c_master_configure();
1000f41e:	4b09      	ldr	r3, [pc, #36]	; (1000f444 <resume_cb+0x44>)
1000f420:	4798      	blx	r3
    //sms_mpu_configure_gpio();
    sms_monitor_configure_gpio();
1000f422:	4b09      	ldr	r3, [pc, #36]	; (1000f448 <resume_cb+0x48>)
1000f424:	4798      	blx	r3
    //gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, true);
}
1000f426:	bd10      	pop	{r4, pc}
1000f428:	1000ec4d 	.word	0x1000ec4d
1000f42c:	1000e9b5 	.word	0x1000e9b5
1000f430:	1000b1a1 	.word	0x1000b1a1
1000f434:	100080e9 	.word	0x100080e9
1000f438:	1000a20d 	.word	0x1000a20d
1000f43c:	1000aa39 	.word	0x1000aa39
1000f440:	1000b059 	.word	0x1000b059
1000f444:	1000a6e1 	.word	0x1000a6e1
1000f448:	1000a635 	.word	0x1000a635

1000f44c <sms_init_variables>:
 */
/*- Includes ---------------------------------------------------------------*/
#include "sms_peripheral1.h"

void sms_init_variables(void)
{
1000f44c:	b510      	push	{r4, lr}
    // states
    ble_current_state = BLE_STATE_POWEROFF;
1000f44e:	2300      	movs	r3, #0
1000f450:	4a12      	ldr	r2, [pc, #72]	; (1000f49c <sms_init_variables+0x50>)
1000f452:	7013      	strb	r3, [r2, #0]
    button_instance.current_state = BUTTON_STATE_NONE;
1000f454:	4a12      	ldr	r2, [pc, #72]	; (1000f4a0 <sms_init_variables+0x54>)
1000f456:	7053      	strb	r3, [r2, #1]
    pressure_device.hal.current_state = MS58_STATE_NONE;
1000f458:	4812      	ldr	r0, [pc, #72]	; (1000f4a4 <sms_init_variables+0x58>)
1000f45a:	2225      	movs	r2, #37	; 0x25
1000f45c:	5483      	strb	r3, [r0, r2]
    timer1_current_mode = TIMER1_MODE_NONE;
1000f45e:	4a12      	ldr	r2, [pc, #72]	; (1000f4a8 <sms_init_variables+0x5c>)
1000f460:	7013      	strb	r3, [r2, #0]
    timer2_current_mode = TIMER2_MODE_NONE;
1000f462:	4a12      	ldr	r2, [pc, #72]	; (1000f4ac <sms_init_variables+0x60>)
1000f464:	7013      	strb	r3, [r2, #0]
    sms_working_mode = SMS_MODE_BUTTON_SOLO;
1000f466:	2101      	movs	r1, #1
1000f468:	4a11      	ldr	r2, [pc, #68]	; (1000f4b0 <sms_init_variables+0x64>)
1000f46a:	7011      	strb	r1, [r2, #0]

    // button
    btn0_instance.id = SMS_BTN_0;
1000f46c:	4a11      	ldr	r2, [pc, #68]	; (1000f4b4 <sms_init_variables+0x68>)
1000f46e:	7013      	strb	r3, [r2, #0]
    btn0_instance.gpio_pin = SMS_BTN_0_PIN;
1000f470:	241f      	movs	r4, #31
1000f472:	7054      	strb	r4, [r2, #1]
    btn0_instance.int_enabled = true;
1000f474:	7091      	strb	r1, [r2, #2]
    btn0_instance.char_value = 0;
1000f476:	70d3      	strb	r3, [r2, #3]
    
    pressure_device.state = PRESSURE_STATE_OFF;
1000f478:	2228      	movs	r2, #40	; 0x28
1000f47a:	5483      	strb	r3, [r0, r2]
    ulp_ready = false;
1000f47c:	4a0e      	ldr	r2, [pc, #56]	; (1000f4b8 <sms_init_variables+0x6c>)
1000f47e:	7013      	strb	r3, [r2, #0]
    
    
    btn1_instance.id = SMS_BTN_1;
1000f480:	4a0e      	ldr	r2, [pc, #56]	; (1000f4bc <sms_init_variables+0x70>)
1000f482:	7011      	strb	r1, [r2, #0]
    btn1_instance.gpio_pin = SMS_BTN_1_PIN;
1000f484:	201d      	movs	r0, #29
1000f486:	7050      	strb	r0, [r2, #1]
    btn1_instance.int_enabled = true;
1000f488:	7091      	strb	r1, [r2, #2]
    btn1_instance.char_value = 0;
1000f48a:	70d3      	strb	r3, [r2, #3]
    
	for(uint8_t i = 0; i < 3; i++) {
		ready_to_send[i] = false;
1000f48c:	4a0c      	ldr	r2, [pc, #48]	; (1000f4c0 <sms_init_variables+0x74>)
1000f48e:	7013      	strb	r3, [r2, #0]
1000f490:	7053      	strb	r3, [r2, #1]
1000f492:	7093      	strb	r3, [r2, #2]
	}
    sms_ble_send_cnt = 0;
1000f494:	4a0b      	ldr	r2, [pc, #44]	; (1000f4c4 <sms_init_variables+0x78>)
1000f496:	8013      	strh	r3, [r2, #0]
}
1000f498:	bd10      	pop	{r4, pc}
1000f49a:	46c0      	nop			; (mov r8, r8)
1000f49c:	100199e4 	.word	0x100199e4
1000f4a0:	100198d4 	.word	0x100198d4
1000f4a4:	10019948 	.word	0x10019948
1000f4a8:	10019838 	.word	0x10019838
1000f4ac:	100199e5 	.word	0x100199e5
1000f4b0:	100198cc 	.word	0x100198cc
1000f4b4:	10019834 	.word	0x10019834
1000f4b8:	100198cd 	.word	0x100198cd
1000f4bc:	100198d0 	.word	0x100198d0
1000f4c0:	100199e8 	.word	0x100199e8
1000f4c4:	10019a04 	.word	0x10019a04

1000f4c8 <main>:
    //sms_current_interrupt.int_on = true;
//}


int main(void)
{
1000f4c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    int res;
    
    /* Define current BLE state
     * ------------------------ */
    ble_current_state = BLE_STATE_STARTING;
1000f4ca:	2210      	movs	r2, #16
1000f4cc:	4b99      	ldr	r3, [pc, #612]	; (1000f734 <main+0x26c>)
1000f4ce:	701a      	strb	r2, [r3, #0]
    
    /* Initialize platform
     * ------------------- */
	platform_driver_init();
1000f4d0:	4b99      	ldr	r3, [pc, #612]	; (1000f738 <main+0x270>)
1000f4d2:	4798      	blx	r3
	gpio_init(); // GPIO
1000f4d4:	4b99      	ldr	r3, [pc, #612]	; (1000f73c <main+0x274>)
1000f4d6:	4798      	blx	r3
	serial_console_init(); // serial console for debugging
1000f4d8:	4b99      	ldr	r3, [pc, #612]	; (1000f740 <main+0x278>)
1000f4da:	4798      	blx	r3
    
    /* Disable ULP
     * ----------- */
	acquire_sleep_lock();
1000f4dc:	4b99      	ldr	r3, [pc, #612]	; (1000f744 <main+0x27c>)
1000f4de:	4798      	blx	r3
    

    /* Initialize SMS flags
     * -------------------- */
    sms_init_variables();
1000f4e0:	4b99      	ldr	r3, [pc, #612]	; (1000f748 <main+0x280>)
1000f4e2:	4798      	blx	r3
    
    
    /* Initialize hardware components
     * ------------------------------ */
    // Dualtimer
    sms_dualtimer_init();
1000f4e4:	4b99      	ldr	r3, [pc, #612]	; (1000f74c <main+0x284>)
1000f4e6:	4798      	blx	r3
	
    // Blocking delay (hacked from other SAM platforms)
    delay_init();
1000f4e8:	4b99      	ldr	r3, [pc, #612]	; (1000f750 <main+0x288>)
1000f4ea:	4798      	blx	r3

	// Buttons
    sms_button_configure_gpio();
1000f4ec:	4b99      	ldr	r3, [pc, #612]	; (1000f754 <main+0x28c>)
1000f4ee:	4798      	blx	r3
    
    // LED
    sms_led_gpio_init();
1000f4f0:	4b99      	ldr	r3, [pc, #612]	; (1000f758 <main+0x290>)
1000f4f2:	4798      	blx	r3
    
    // I2C
    sms_i2c_master_configure();
1000f4f4:	4b99      	ldr	r3, [pc, #612]	; (1000f75c <main+0x294>)
1000f4f6:	4798      	blx	r3
    
    // SPI
    sms_spi_master_configure();
1000f4f8:	4b99      	ldr	r3, [pc, #612]	; (1000f760 <main+0x298>)
1000f4fa:	4798      	blx	r3
    
    // MPU
    sms_mpu_configure_gpio();
1000f4fc:	4b99      	ldr	r3, [pc, #612]	; (1000f764 <main+0x29c>)
1000f4fe:	4798      	blx	r3
    
	// monitoring...
    sms_monitor_configure_gpio();
1000f500:	4b99      	ldr	r3, [pc, #612]	; (1000f768 <main+0x2a0>)
1000f502:	4798      	blx	r3
    
    /* Initialize the BLE module
     * ------------------------- */
	ble_device_init(NULL); // initialize the BLE chip and set the device address 
1000f504:	2000      	movs	r0, #0
1000f506:	4b99      	ldr	r3, [pc, #612]	; (1000f76c <main+0x2a4>)
1000f508:	4798      	blx	r3
	
    
    /* Define BLE services
     * ------------------- */
    sms_button_define_services();
1000f50a:	4b99      	ldr	r3, [pc, #612]	; (1000f770 <main+0x2a8>)
1000f50c:	4798      	blx	r3
    sms_pressure_define_services();
1000f50e:	4b99      	ldr	r3, [pc, #612]	; (1000f774 <main+0x2ac>)
1000f510:	4798      	blx	r3
    sms_mpu_define_services();
1000f512:	4b99      	ldr	r3, [pc, #612]	; (1000f778 <main+0x2b0>)
1000f514:	4798      	blx	r3
    
    
    /* Register callbacks
     * ------------------ */
    // Recovering from ULP
    register_resume_callback(resume_cb); // register resume callback
1000f516:	4899      	ldr	r0, [pc, #612]	; (1000f77c <main+0x2b4>)
1000f518:	4b99      	ldr	r3, [pc, #612]	; (1000f780 <main+0x2b8>)
1000f51a:	4798      	blx	r3

    // Dualtimer (AON timer enables on registration... so do it later)    
    sms_dualtimer_register_callback(DUALTIMER_TIMER1, sms_dualtimer1_cb); // button pressing timer
1000f51c:	4999      	ldr	r1, [pc, #612]	; (1000f784 <main+0x2bc>)
1000f51e:	2000      	movs	r0, #0
1000f520:	4c99      	ldr	r4, [pc, #612]	; (1000f788 <main+0x2c0>)
1000f522:	47a0      	blx	r4
    sms_dualtimer_register_callback(DUALTIMER_TIMER2, sms_dualtimer2_cb); // LED blinking timer
1000f524:	4999      	ldr	r1, [pc, #612]	; (1000f78c <main+0x2c4>)
1000f526:	2001      	movs	r0, #1
1000f528:	47a0      	blx	r4

    // Buttons
    sms_button_register_callbacks();
1000f52a:	4b99      	ldr	r3, [pc, #612]	; (1000f790 <main+0x2c8>)
1000f52c:	4798      	blx	r3
    
    // MPU
    //sms_mpu_register_callbacks();

    // BLE
    ble_mgr_events_callback_handler(REGISTER_CALL_BACK, BLE_GAP_EVENT_TYPE, sms_ble_gap_cb);
1000f52e:	4a99      	ldr	r2, [pc, #612]	; (1000f794 <main+0x2cc>)
1000f530:	2100      	movs	r1, #0
1000f532:	2000      	movs	r0, #0
1000f534:	4c98      	ldr	r4, [pc, #608]	; (1000f798 <main+0x2d0>)
1000f536:	47a0      	blx	r4
    ble_mgr_events_callback_handler(REGISTER_CALL_BACK, BLE_GATT_SERVER_EVENT_TYPE, sms_ble_gatt_server_cb);
1000f538:	4a98      	ldr	r2, [pc, #608]	; (1000f79c <main+0x2d4>)
1000f53a:	2102      	movs	r1, #2
1000f53c:	2000      	movs	r0, #0
1000f53e:	47a0      	blx	r4

    //ble_set_ulp_mode(BLE_ULP_MODE_SET);
    
    /* Enable buttons interrupts
     * ------------------------- */
    sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
1000f540:	2100      	movs	r1, #0
1000f542:	2000      	movs	r0, #0
1000f544:	4b96      	ldr	r3, [pc, #600]	; (1000f7a0 <main+0x2d8>)
1000f546:	4798      	blx	r3
    //sms_sensors_interrupt_toggle(true, false);
    //while(1) {}
    
    /* Goto sleep
     * ---------- */
    sms_ble_power_down();
1000f548:	4b96      	ldr	r3, [pc, #600]	; (1000f7a4 <main+0x2dc>)
1000f54a:	4798      	blx	r3

    
	while(true)
	{
		/* BLE Event task */
		ble_event_task(BLE_EVENT_TIMEOUT);
1000f54c:	4d96      	ldr	r5, [pc, #600]	; (1000f7a8 <main+0x2e0>)
		
		/* Write application task */
        if(sms_current_interrupt.int_on)
1000f54e:	4c97      	ldr	r4, [pc, #604]	; (1000f7ac <main+0x2e4>)
        {
            if(ulp_active) {
1000f550:	4e97      	ldr	r6, [pc, #604]	; (1000f7b0 <main+0x2e8>)

    
	while(true)
	{
		/* BLE Event task */
		ble_event_task(BLE_EVENT_TIMEOUT);
1000f552:	2001      	movs	r0, #1
1000f554:	4240      	negs	r0, r0
1000f556:	47a8      	blx	r5
		
		/* Write application task */
        if(sms_current_interrupt.int_on)
1000f558:	7863      	ldrb	r3, [r4, #1]
1000f55a:	2b00      	cmp	r3, #0
1000f55c:	d100      	bne.n	1000f560 <main+0x98>
1000f55e:	e0ba      	b.n	1000f6d6 <main+0x20e>
        {
            if(ulp_active) {
1000f560:	7833      	ldrb	r3, [r6, #0]
1000f562:	2b00      	cmp	r3, #0
1000f564:	d009      	beq.n	1000f57a <main+0xb2>
                DBG_LOG_DEV("[main]\t\t\t\tWaking up...");
1000f566:	4893      	ldr	r0, [pc, #588]	; (1000f7b4 <main+0x2ec>)
1000f568:	4b93      	ldr	r3, [pc, #588]	; (1000f7b8 <main+0x2f0>)
1000f56a:	4798      	blx	r3
1000f56c:	4893      	ldr	r0, [pc, #588]	; (1000f7bc <main+0x2f4>)
1000f56e:	4f94      	ldr	r7, [pc, #592]	; (1000f7c0 <main+0x2f8>)
1000f570:	47b8      	blx	r7
                acquire_sleep_lock();
1000f572:	4b74      	ldr	r3, [pc, #464]	; (1000f744 <main+0x27c>)
1000f574:	4798      	blx	r3
                DBG_LOG_CONT_DEV(" done!");
1000f576:	4893      	ldr	r0, [pc, #588]	; (1000f7c4 <main+0x2fc>)
1000f578:	47b8      	blx	r7
            }                
            //ulp_ready = false;
            DBG_LOG_DEV("[main]\t\t\t\tDisabling button int...");
1000f57a:	488e      	ldr	r0, [pc, #568]	; (1000f7b4 <main+0x2ec>)
1000f57c:	4b8e      	ldr	r3, [pc, #568]	; (1000f7b8 <main+0x2f0>)
1000f57e:	4798      	blx	r3
1000f580:	4891      	ldr	r0, [pc, #580]	; (1000f7c8 <main+0x300>)
1000f582:	4f8f      	ldr	r7, [pc, #572]	; (1000f7c0 <main+0x2f8>)
1000f584:	47b8      	blx	r7
            sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
1000f586:	2101      	movs	r1, #1
1000f588:	2001      	movs	r0, #1
1000f58a:	4b85      	ldr	r3, [pc, #532]	; (1000f7a0 <main+0x2d8>)
1000f58c:	4798      	blx	r3
            DBG_LOG_CONT_DEV(" done!");
1000f58e:	488d      	ldr	r0, [pc, #564]	; (1000f7c4 <main+0x2fc>)
1000f590:	47b8      	blx	r7
            switch(sms_current_interrupt.source)
1000f592:	4b86      	ldr	r3, [pc, #536]	; (1000f7ac <main+0x2e4>)
1000f594:	781b      	ldrb	r3, [r3, #0]
1000f596:	b2db      	uxtb	r3, r3
1000f598:	2b06      	cmp	r3, #6
1000f59a:	d900      	bls.n	1000f59e <main+0xd6>
1000f59c:	e08d      	b.n	1000f6ba <main+0x1f2>
1000f59e:	009b      	lsls	r3, r3, #2
1000f5a0:	4a8a      	ldr	r2, [pc, #552]	; (1000f7cc <main+0x304>)
1000f5a2:	58d3      	ldr	r3, [r2, r3]
1000f5a4:	469f      	mov	pc, r3
            {
                case INT_NONE:
                //sms_monitor_states("NONE");
                DBG_LOG_DEV("...NO SOURCE!!");
1000f5a6:	4883      	ldr	r0, [pc, #524]	; (1000f7b4 <main+0x2ec>)
1000f5a8:	4b83      	ldr	r3, [pc, #524]	; (1000f7b8 <main+0x2f0>)
1000f5aa:	4798      	blx	r3
1000f5ac:	4888      	ldr	r0, [pc, #544]	; (1000f7d0 <main+0x308>)
1000f5ae:	4b84      	ldr	r3, [pc, #528]	; (1000f7c0 <main+0x2f8>)
1000f5b0:	4798      	blx	r3
                //if(ulp_ready) {
                    //DBG_LOG_DEV("[main]\t\t\tULP...");
                    //release_sleep_lock();
                //}
                //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
                break;
1000f5b2:	e088      	b.n	1000f6c6 <main+0x1fe>
                
                case INT_BTN0:
                //sms_monitor_states("INT_BTN0");
                DBG_LOG_DEV("...BTN0");
1000f5b4:	487f      	ldr	r0, [pc, #508]	; (1000f7b4 <main+0x2ec>)
1000f5b6:	4b80      	ldr	r3, [pc, #512]	; (1000f7b8 <main+0x2f0>)
1000f5b8:	4798      	blx	r3
1000f5ba:	4886      	ldr	r0, [pc, #536]	; (1000f7d4 <main+0x30c>)
1000f5bc:	4b80      	ldr	r3, [pc, #512]	; (1000f7c0 <main+0x2f8>)
1000f5be:	4798      	blx	r3
                if((sms_working_mode == SMS_MODE_BUTTON_MPU) || (sms_working_mode == SMS_MODE_COMPLETE) || (sms_working_mode == SMS_MODE_BUTTON_SOLO) || (sms_working_mode == SMS_MODE_BUTTON_PRESSURE)) {
1000f5c0:	4b85      	ldr	r3, [pc, #532]	; (1000f7d8 <main+0x310>)
1000f5c2:	781b      	ldrb	r3, [r3, #0]
1000f5c4:	2b04      	cmp	r3, #4
1000f5c6:	d00b      	beq.n	1000f5e0 <main+0x118>
1000f5c8:	4b83      	ldr	r3, [pc, #524]	; (1000f7d8 <main+0x310>)
1000f5ca:	781b      	ldrb	r3, [r3, #0]
1000f5cc:	2b07      	cmp	r3, #7
1000f5ce:	d007      	beq.n	1000f5e0 <main+0x118>
1000f5d0:	4b81      	ldr	r3, [pc, #516]	; (1000f7d8 <main+0x310>)
1000f5d2:	781b      	ldrb	r3, [r3, #0]
1000f5d4:	2b01      	cmp	r3, #1
1000f5d6:	d003      	beq.n	1000f5e0 <main+0x118>
1000f5d8:	4b7f      	ldr	r3, [pc, #508]	; (1000f7d8 <main+0x310>)
1000f5da:	781b      	ldrb	r3, [r3, #0]
1000f5dc:	2b05      	cmp	r3, #5
1000f5de:	d172      	bne.n	1000f6c6 <main+0x1fe>
                        //DBG_LOG_DEV("[main]\t\t\t\tDisabling sensor int...");
                        //sms_sensors_toggle_interrupt(SMS_EXTINT_DISABLE);
                        //DBG_LOG_CONT_DEV(" done!");
                    //}                        
                    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
                    if(sms_button_fn(SMS_BTN_0) < 0) {
1000f5e0:	2000      	movs	r0, #0
1000f5e2:	4b7e      	ldr	r3, [pc, #504]	; (1000f7dc <main+0x314>)
1000f5e4:	4798      	blx	r3
1000f5e6:	2800      	cmp	r0, #0
1000f5e8:	da6d      	bge.n	1000f6c6 <main+0x1fe>
                        DBG_LOG("[main]\t\t\t\tError in sms_button_fn()!");
1000f5ea:	4872      	ldr	r0, [pc, #456]	; (1000f7b4 <main+0x2ec>)
1000f5ec:	4b72      	ldr	r3, [pc, #456]	; (1000f7b8 <main+0x2f0>)
1000f5ee:	4798      	blx	r3
1000f5f0:	487b      	ldr	r0, [pc, #492]	; (1000f7e0 <main+0x318>)
1000f5f2:	4b73      	ldr	r3, [pc, #460]	; (1000f7c0 <main+0x2f8>)
1000f5f4:	4798      	blx	r3
1000f5f6:	e066      	b.n	1000f6c6 <main+0x1fe>
                }                    
                break;
                
                case INT_BTN1:
                //sms_monitor_states("INT_BTN1");
                DBG_LOG_DEV("...BTN1");
1000f5f8:	486e      	ldr	r0, [pc, #440]	; (1000f7b4 <main+0x2ec>)
1000f5fa:	4b6f      	ldr	r3, [pc, #444]	; (1000f7b8 <main+0x2f0>)
1000f5fc:	4798      	blx	r3
1000f5fe:	4879      	ldr	r0, [pc, #484]	; (1000f7e4 <main+0x31c>)
1000f600:	4b6f      	ldr	r3, [pc, #444]	; (1000f7c0 <main+0x2f8>)
1000f602:	4798      	blx	r3
                if((sms_working_mode == SMS_MODE_BUTTON_MPU) || (sms_working_mode == SMS_MODE_COMPLETE) || (sms_working_mode == SMS_MODE_BUTTON_SOLO) || (sms_working_mode == SMS_MODE_BUTTON_PRESSURE)) {
1000f604:	4b74      	ldr	r3, [pc, #464]	; (1000f7d8 <main+0x310>)
1000f606:	781b      	ldrb	r3, [r3, #0]
1000f608:	2b04      	cmp	r3, #4
1000f60a:	d00b      	beq.n	1000f624 <main+0x15c>
1000f60c:	4b72      	ldr	r3, [pc, #456]	; (1000f7d8 <main+0x310>)
1000f60e:	781b      	ldrb	r3, [r3, #0]
1000f610:	2b07      	cmp	r3, #7
1000f612:	d007      	beq.n	1000f624 <main+0x15c>
1000f614:	4b70      	ldr	r3, [pc, #448]	; (1000f7d8 <main+0x310>)
1000f616:	781b      	ldrb	r3, [r3, #0]
1000f618:	2b01      	cmp	r3, #1
1000f61a:	d003      	beq.n	1000f624 <main+0x15c>
1000f61c:	4b6e      	ldr	r3, [pc, #440]	; (1000f7d8 <main+0x310>)
1000f61e:	781b      	ldrb	r3, [r3, #0]
1000f620:	2b05      	cmp	r3, #5
1000f622:	d150      	bne.n	1000f6c6 <main+0x1fe>
                        //DBG_LOG_DEV("[main]\t\t\t\tDisabling sensor int...");
                        //sms_sensors_toggle_interrupt(SMS_EXTINT_DISABLE);
                        //DBG_LOG_CONT_DEV(" done!");
                    //}                        
                    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
                    if(sms_button_fn(SMS_BTN_1) < 0) {
1000f624:	2001      	movs	r0, #1
1000f626:	4b6d      	ldr	r3, [pc, #436]	; (1000f7dc <main+0x314>)
1000f628:	4798      	blx	r3
1000f62a:	2800      	cmp	r0, #0
1000f62c:	da4b      	bge.n	1000f6c6 <main+0x1fe>
                        DBG_LOG("[main]\t\t\t\tError in sms_button_fn()!");
1000f62e:	4861      	ldr	r0, [pc, #388]	; (1000f7b4 <main+0x2ec>)
1000f630:	4b61      	ldr	r3, [pc, #388]	; (1000f7b8 <main+0x2f0>)
1000f632:	4798      	blx	r3
1000f634:	486a      	ldr	r0, [pc, #424]	; (1000f7e0 <main+0x318>)
1000f636:	4b62      	ldr	r3, [pc, #392]	; (1000f7c0 <main+0x2f8>)
1000f638:	4798      	blx	r3
1000f63a:	e044      	b.n	1000f6c6 <main+0x1fe>
                }                    
                break;
                
                case INT_MPU_DRDY:
                //sms_monitor_states("INT_IMU_DRDY");
                DBG_LOG_DEV("...MPU_DRDY");
1000f63c:	485d      	ldr	r0, [pc, #372]	; (1000f7b4 <main+0x2ec>)
1000f63e:	4b5e      	ldr	r3, [pc, #376]	; (1000f7b8 <main+0x2f0>)
1000f640:	4798      	blx	r3
1000f642:	4869      	ldr	r0, [pc, #420]	; (1000f7e8 <main+0x320>)
1000f644:	4b5e      	ldr	r3, [pc, #376]	; (1000f7c0 <main+0x2f8>)
1000f646:	4798      	blx	r3
                //if((sms_working_mode == SMS_MODE_BUTTON_MPU) || (sms_working_mode == SMS_MODE_COMPLETE) || (sms_working_mode == SMS_MODE_MPU_SOLO) || (sms_working_mode == SMS_MODE_MPU_PRESSURE)) {
                    //sms_mpu_poll_data();
                //}                    
                break;
1000f648:	e03d      	b.n	1000f6c6 <main+0x1fe>
                
                case INT_AON_TIMER:
                DBG_LOG_DEV("...AON_TIMER");
1000f64a:	485a      	ldr	r0, [pc, #360]	; (1000f7b4 <main+0x2ec>)
1000f64c:	4b5a      	ldr	r3, [pc, #360]	; (1000f7b8 <main+0x2f0>)
1000f64e:	4798      	blx	r3
1000f650:	4866      	ldr	r0, [pc, #408]	; (1000f7ec <main+0x324>)
1000f652:	4b5b      	ldr	r3, [pc, #364]	; (1000f7c0 <main+0x2f8>)
1000f654:	4798      	blx	r3
                if((sms_working_mode == SMS_MODE_BUTTON_PRESSURE) || (sms_working_mode == SMS_MODE_COMPLETE) || (sms_working_mode == SMS_MODE_PRESSURE_SOLO) || (sms_working_mode == SMS_MODE_MPU_PRESSURE)) {
1000f656:	4b60      	ldr	r3, [pc, #384]	; (1000f7d8 <main+0x310>)
1000f658:	781b      	ldrb	r3, [r3, #0]
1000f65a:	2b05      	cmp	r3, #5
1000f65c:	d00b      	beq.n	1000f676 <main+0x1ae>
1000f65e:	4b5e      	ldr	r3, [pc, #376]	; (1000f7d8 <main+0x310>)
1000f660:	781b      	ldrb	r3, [r3, #0]
1000f662:	2b07      	cmp	r3, #7
1000f664:	d007      	beq.n	1000f676 <main+0x1ae>
1000f666:	4b5c      	ldr	r3, [pc, #368]	; (1000f7d8 <main+0x310>)
1000f668:	781b      	ldrb	r3, [r3, #0]
1000f66a:	2b03      	cmp	r3, #3
1000f66c:	d003      	beq.n	1000f676 <main+0x1ae>
1000f66e:	4b5a      	ldr	r3, [pc, #360]	; (1000f7d8 <main+0x310>)
1000f670:	781b      	ldrb	r3, [r3, #0]
1000f672:	2b06      	cmp	r3, #6
1000f674:	d127      	bne.n	1000f6c6 <main+0x1fe>
                    if(ble_current_state == BLE_STATE_PAIRED) {
1000f676:	4b2f      	ldr	r3, [pc, #188]	; (1000f734 <main+0x26c>)
1000f678:	781b      	ldrb	r3, [r3, #0]
1000f67a:	2b22      	cmp	r3, #34	; 0x22
1000f67c:	d102      	bne.n	1000f684 <main+0x1bc>
                        sms_pressure_poll_data();
1000f67e:	4b5c      	ldr	r3, [pc, #368]	; (1000f7f0 <main+0x328>)
1000f680:	4798      	blx	r3
1000f682:	e020      	b.n	1000f6c6 <main+0x1fe>
                    }
                    else if(ble_current_state == BLE_STATE_INDICATING) {
1000f684:	4b2b      	ldr	r3, [pc, #172]	; (1000f734 <main+0x26c>)
1000f686:	781b      	ldrb	r3, [r3, #0]
1000f688:	e01d      	b.n	1000f6c6 <main+0x1fe>
                }                    
                break;
                
                case INT_DUALTIMER1:
                //sms_monitor_states("INT_DUALTIMER1");
                DBG_LOG_DEV("...DUALTIMER1");
1000f68a:	484a      	ldr	r0, [pc, #296]	; (1000f7b4 <main+0x2ec>)
1000f68c:	4b4a      	ldr	r3, [pc, #296]	; (1000f7b8 <main+0x2f0>)
1000f68e:	4798      	blx	r3
1000f690:	4858      	ldr	r0, [pc, #352]	; (1000f7f4 <main+0x32c>)
1000f692:	4b4b      	ldr	r3, [pc, #300]	; (1000f7c0 <main+0x2f8>)
1000f694:	4798      	blx	r3
                sms_dualtimer_stop(DUALTIMER_TIMER1);
1000f696:	2000      	movs	r0, #0
1000f698:	4b57      	ldr	r3, [pc, #348]	; (1000f7f8 <main+0x330>)
1000f69a:	4798      	blx	r3
                sms_dualtimer1_fn();
1000f69c:	4b57      	ldr	r3, [pc, #348]	; (1000f7fc <main+0x334>)
1000f69e:	4798      	blx	r3
                break;
1000f6a0:	e011      	b.n	1000f6c6 <main+0x1fe>
                
                case INT_DUALTIMER2:
                //sms_monitor_states("INT_DUALTIMER2");
                DBG_LOG_DEV("...DUALTIMER2");
1000f6a2:	4844      	ldr	r0, [pc, #272]	; (1000f7b4 <main+0x2ec>)
1000f6a4:	4b44      	ldr	r3, [pc, #272]	; (1000f7b8 <main+0x2f0>)
1000f6a6:	4798      	blx	r3
1000f6a8:	4855      	ldr	r0, [pc, #340]	; (1000f800 <main+0x338>)
1000f6aa:	4b45      	ldr	r3, [pc, #276]	; (1000f7c0 <main+0x2f8>)
1000f6ac:	4798      	blx	r3
                sms_dualtimer_stop(DUALTIMER_TIMER2);
1000f6ae:	2001      	movs	r0, #1
1000f6b0:	4b51      	ldr	r3, [pc, #324]	; (1000f7f8 <main+0x330>)
1000f6b2:	4798      	blx	r3
                sms_dualtimer2_fn();
1000f6b4:	4b53      	ldr	r3, [pc, #332]	; (1000f804 <main+0x33c>)
1000f6b6:	4798      	blx	r3
                break;
1000f6b8:	e005      	b.n	1000f6c6 <main+0x1fe>
                
                default:
                DBG_LOG_DEV("...??");
1000f6ba:	483e      	ldr	r0, [pc, #248]	; (1000f7b4 <main+0x2ec>)
1000f6bc:	4b3e      	ldr	r3, [pc, #248]	; (1000f7b8 <main+0x2f0>)
1000f6be:	4798      	blx	r3
1000f6c0:	4851      	ldr	r0, [pc, #324]	; (1000f808 <main+0x340>)
1000f6c2:	4b3f      	ldr	r3, [pc, #252]	; (1000f7c0 <main+0x2f8>)
1000f6c4:	4798      	blx	r3
                //sms_monitor_states("ERROR!!");
                break;
            }
            
            //DBG_LOG_DEV("[main]\t\t\t\tEnabling button int...");
            sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
1000f6c6:	2100      	movs	r1, #0
1000f6c8:	2000      	movs	r0, #0
1000f6ca:	4b35      	ldr	r3, [pc, #212]	; (1000f7a0 <main+0x2d8>)
1000f6cc:	4798      	blx	r3
            //DBG_LOG_CONT_DEV(" done!");
            sms_current_interrupt.int_on = false;
1000f6ce:	4b37      	ldr	r3, [pc, #220]	; (1000f7ac <main+0x2e4>)
1000f6d0:	2200      	movs	r2, #0
1000f6d2:	705a      	strb	r2, [r3, #1]
            sms_current_interrupt.source = INT_NONE;
1000f6d4:	701a      	strb	r2, [r3, #0]
        }
		
		if(ready_to_send[RTS_BUTTON_POS]) {
1000f6d6:	4b4d      	ldr	r3, [pc, #308]	; (1000f80c <main+0x344>)
1000f6d8:	781b      	ldrb	r3, [r3, #0]
1000f6da:	2b00      	cmp	r3, #0
1000f6dc:	d002      	beq.n	1000f6e4 <main+0x21c>
			ready_to_send[RTS_BUTTON_POS] = false;
1000f6de:	2200      	movs	r2, #0
1000f6e0:	4b4a      	ldr	r3, [pc, #296]	; (1000f80c <main+0x344>)
1000f6e2:	701a      	strb	r2, [r3, #0]
		}
		if(ready_to_send[RTS_PRESSURE_POS]) {
1000f6e4:	4b49      	ldr	r3, [pc, #292]	; (1000f80c <main+0x344>)
1000f6e6:	785b      	ldrb	r3, [r3, #1]
1000f6e8:	2b00      	cmp	r3, #0
1000f6ea:	d005      	beq.n	1000f6f8 <main+0x230>
			sms_ble_send_characteristic(BLE_CHAR_PRESS);
1000f6ec:	2002      	movs	r0, #2
1000f6ee:	4b48      	ldr	r3, [pc, #288]	; (1000f810 <main+0x348>)
1000f6f0:	4798      	blx	r3
			ready_to_send[RTS_PRESSURE_POS] = false;
1000f6f2:	2200      	movs	r2, #0
1000f6f4:	4b45      	ldr	r3, [pc, #276]	; (1000f80c <main+0x344>)
1000f6f6:	705a      	strb	r2, [r3, #1]
		}
		if(ready_to_send[RTS_MPU_POS]) {
1000f6f8:	4b44      	ldr	r3, [pc, #272]	; (1000f80c <main+0x344>)
1000f6fa:	789b      	ldrb	r3, [r3, #2]
1000f6fc:	2b00      	cmp	r3, #0
1000f6fe:	d005      	beq.n	1000f70c <main+0x244>
			sms_ble_send_characteristic(BLE_CHAR_MPU);
1000f700:	2003      	movs	r0, #3
1000f702:	4b43      	ldr	r3, [pc, #268]	; (1000f810 <main+0x348>)
1000f704:	4798      	blx	r3
			ready_to_send[RTS_MPU_POS] = false;
1000f706:	2200      	movs	r2, #0
1000f708:	4b40      	ldr	r3, [pc, #256]	; (1000f80c <main+0x344>)
1000f70a:	709a      	strb	r2, [r3, #2]
		}
        
        
        if(ulp_ready) {
1000f70c:	4b41      	ldr	r3, [pc, #260]	; (1000f814 <main+0x34c>)
1000f70e:	781b      	ldrb	r3, [r3, #0]
1000f710:	2b00      	cmp	r3, #0
1000f712:	d00b      	beq.n	1000f72c <main+0x264>
            DBG_LOG_DEV("[main]\t\t\t\tULP...");
1000f714:	4827      	ldr	r0, [pc, #156]	; (1000f7b4 <main+0x2ec>)
1000f716:	4b28      	ldr	r3, [pc, #160]	; (1000f7b8 <main+0x2f0>)
1000f718:	4798      	blx	r3
1000f71a:	483f      	ldr	r0, [pc, #252]	; (1000f818 <main+0x350>)
1000f71c:	4f28      	ldr	r7, [pc, #160]	; (1000f7c0 <main+0x2f8>)
1000f71e:	47b8      	blx	r7
            ulp_active = true;
1000f720:	2201      	movs	r2, #1
1000f722:	4b23      	ldr	r3, [pc, #140]	; (1000f7b0 <main+0x2e8>)
1000f724:	701a      	strb	r2, [r3, #0]
            //release_sleep_lock();
            //DBG_LOG_CONT_DEV(" zzzz");
            DBG_LOG_CONT_DEV(" !!");
1000f726:	483d      	ldr	r0, [pc, #244]	; (1000f81c <main+0x354>)
1000f728:	47b8      	blx	r7
1000f72a:	e712      	b.n	1000f552 <main+0x8a>
        }            
        else {
            ulp_active = false;
1000f72c:	2200      	movs	r2, #0
1000f72e:	4b20      	ldr	r3, [pc, #128]	; (1000f7b0 <main+0x2e8>)
1000f730:	701a      	strb	r2, [r3, #0]
1000f732:	e70e      	b.n	1000f552 <main+0x8a>
1000f734:	100199e4 	.word	0x100199e4
1000f738:	1000ecc1 	.word	0x1000ecc1
1000f73c:	1000c255 	.word	0x1000c255
1000f740:	1000e9b5 	.word	0x1000e9b5
1000f744:	1000f215 	.word	0x1000f215
1000f748:	1000f44d 	.word	0x1000f44d
1000f74c:	1000b1a1 	.word	0x1000b1a1
1000f750:	100080e9 	.word	0x100080e9
1000f754:	1000a20d 	.word	0x1000a20d
1000f758:	1000aa39 	.word	0x1000aa39
1000f75c:	1000a6e1 	.word	0x1000a6e1
1000f760:	1000b059 	.word	0x1000b059
1000f764:	1000a84d 	.word	0x1000a84d
1000f768:	1000a635 	.word	0x1000a635
1000f76c:	1000e035 	.word	0x1000e035
1000f770:	1000a5cd 	.word	0x1000a5cd
1000f774:	1000aee1 	.word	0x1000aee1
1000f778:	1000a9ad 	.word	0x1000a9ad
1000f77c:	1000f401 	.word	0x1000f401
1000f780:	1000f259 	.word	0x1000f259
1000f784:	1000b261 	.word	0x1000b261
1000f788:	1000b1dd 	.word	0x1000b1dd
1000f78c:	1000b285 	.word	0x1000b285
1000f790:	1000a2c1 	.word	0x1000a2c1
1000f794:	1001639c 	.word	0x1001639c
1000f798:	1000df65 	.word	0x1000df65
1000f79c:	100163e8 	.word	0x100163e8
1000f7a0:	1000a581 	.word	0x1000a581
1000f7a4:	10009c05 	.word	0x10009c05
1000f7a8:	1000e82d 	.word	0x1000e82d
1000f7ac:	100199cc 	.word	0x100199cc
1000f7b0:	100199ef 	.word	0x100199ef
1000f7b4:	10015df8 	.word	0x10015df8
1000f7b8:	10014c41 	.word	0x10014c41
1000f7bc:	100179e8 	.word	0x100179e8
1000f7c0:	10014b21 	.word	0x10014b21
1000f7c4:	10017a00 	.word	0x10017a00
1000f7c8:	10017a08 	.word	0x10017a08
1000f7cc:	100179cc 	.word	0x100179cc
1000f7d0:	10017a2c 	.word	0x10017a2c
1000f7d4:	10017a3c 	.word	0x10017a3c
1000f7d8:	100198cc 	.word	0x100198cc
1000f7dc:	1000a33d 	.word	0x1000a33d
1000f7e0:	10017a44 	.word	0x10017a44
1000f7e4:	10017a68 	.word	0x10017a68
1000f7e8:	10017a70 	.word	0x10017a70
1000f7ec:	10017a7c 	.word	0x10017a7c
1000f7f0:	1000ae71 	.word	0x1000ae71
1000f7f4:	10017a8c 	.word	0x10017a8c
1000f7f8:	1000b255 	.word	0x1000b255
1000f7fc:	1000b2a9 	.word	0x1000b2a9
1000f800:	10017a9c 	.word	0x10017a9c
1000f804:	1000b4e9 	.word	0x1000b4e9
1000f808:	10017aac 	.word	0x10017aac
1000f80c:	100199e8 	.word	0x100199e8
1000f810:	10009efd 	.word	0x10009efd
1000f814:	100198cd 	.word	0x100198cd
1000f818:	10017ab4 	.word	0x10017ab4
1000f81c:	10017ac8 	.word	0x10017ac8

1000f820 <internal_event_post>:
1000f820:	b570      	push	{r4, r5, r6, lr}
1000f822:	4d12      	ldr	r5, [pc, #72]	; (1000f86c <internal_event_post+0x4c>)
1000f824:	682c      	ldr	r4, [r5, #0]
1000f826:	2c00      	cmp	r4, #0
1000f828:	d014      	beq.n	1000f854 <internal_event_post+0x34>
1000f82a:	6826      	ldr	r6, [r4, #0]
1000f82c:	60e2      	str	r2, [r4, #12]
1000f82e:	602e      	str	r6, [r5, #0]
1000f830:	2500      	movs	r5, #0
1000f832:	4a0f      	ldr	r2, [pc, #60]	; (1000f870 <internal_event_post+0x50>)
1000f834:	8123      	strh	r3, [r4, #8]
1000f836:	6813      	ldr	r3, [r2, #0]
1000f838:	6025      	str	r5, [r4, #0]
1000f83a:	80a0      	strh	r0, [r4, #4]
1000f83c:	80e1      	strh	r1, [r4, #6]
1000f83e:	42ab      	cmp	r3, r5
1000f840:	d101      	bne.n	1000f846 <internal_event_post+0x26>
1000f842:	6014      	str	r4, [r2, #0]
1000f844:	e011      	b.n	1000f86a <internal_event_post+0x4a>
1000f846:	681a      	ldr	r2, [r3, #0]
1000f848:	2a00      	cmp	r2, #0
1000f84a:	d001      	beq.n	1000f850 <internal_event_post+0x30>
1000f84c:	1c13      	adds	r3, r2, #0
1000f84e:	e7fa      	b.n	1000f846 <internal_event_post+0x26>
1000f850:	601c      	str	r4, [r3, #0]
1000f852:	e00a      	b.n	1000f86a <internal_event_post+0x4a>
1000f854:	b2c4      	uxtb	r4, r0
1000f856:	2c00      	cmp	r4, #0
1000f858:	d107      	bne.n	1000f86a <internal_event_post+0x4a>
1000f85a:	4c06      	ldr	r4, [pc, #24]	; (1000f874 <internal_event_post+0x54>)
1000f85c:	60e2      	str	r2, [r4, #12]
1000f85e:	2201      	movs	r2, #1
1000f860:	8123      	strh	r3, [r4, #8]
1000f862:	4b05      	ldr	r3, [pc, #20]	; (1000f878 <internal_event_post+0x58>)
1000f864:	80a0      	strh	r0, [r4, #4]
1000f866:	80e1      	strh	r1, [r4, #6]
1000f868:	701a      	strb	r2, [r3, #0]
1000f86a:	bd70      	pop	{r4, r5, r6, pc}
1000f86c:	1001977c 	.word	0x1001977c
1000f870:	10019778 	.word	0x10019778
1000f874:	10019764 	.word	0x10019764
1000f878:	10019774 	.word	0x10019774

1000f87c <internal_event_init>:
1000f87c:	b510      	push	{r4, lr}
1000f87e:	4b08      	ldr	r3, [pc, #32]	; (1000f8a0 <internal_event_init+0x24>)
1000f880:	0900      	lsrs	r0, r0, #4
1000f882:	0100      	lsls	r0, r0, #4
1000f884:	681a      	ldr	r2, [r3, #0]
1000f886:	1808      	adds	r0, r1, r0
1000f888:	4281      	cmp	r1, r0
1000f88a:	d003      	beq.n	1000f894 <internal_event_init+0x18>
1000f88c:	600a      	str	r2, [r1, #0]
1000f88e:	1c0a      	adds	r2, r1, #0
1000f890:	3110      	adds	r1, #16
1000f892:	e7f9      	b.n	1000f888 <internal_event_init+0xc>
1000f894:	601a      	str	r2, [r3, #0]
1000f896:	2200      	movs	r2, #0
1000f898:	4b02      	ldr	r3, [pc, #8]	; (1000f8a4 <internal_event_init+0x28>)
1000f89a:	601a      	str	r2, [r3, #0]
1000f89c:	bd10      	pop	{r4, pc}
1000f89e:	46c0      	nop			; (mov r8, r8)
1000f8a0:	1001977c 	.word	0x1001977c
1000f8a4:	10019778 	.word	0x10019778

1000f8a8 <special_events_handler>:
1000f8a8:	b538      	push	{r3, r4, r5, lr}
1000f8aa:	4c1b      	ldr	r4, [pc, #108]	; (1000f918 <special_events_handler+0x70>)
1000f8ac:	1c03      	adds	r3, r0, #0
1000f8ae:	8825      	ldrh	r5, [r4, #0]
1000f8b0:	1c08      	adds	r0, r1, #0
1000f8b2:	1c21      	adds	r1, r4, #0
1000f8b4:	429d      	cmp	r5, r3
1000f8b6:	d107      	bne.n	1000f8c8 <special_events_handler+0x20>
1000f8b8:	88a5      	ldrh	r5, [r4, #4]
1000f8ba:	4285      	cmp	r5, r0
1000f8bc:	d104      	bne.n	1000f8c8 <special_events_handler+0x20>
1000f8be:	2301      	movs	r3, #1
1000f8c0:	425b      	negs	r3, r3
1000f8c2:	8023      	strh	r3, [r4, #0]
1000f8c4:	60a2      	str	r2, [r4, #8]
1000f8c6:	e009      	b.n	1000f8dc <special_events_handler+0x34>
1000f8c8:	884c      	ldrh	r4, [r1, #2]
1000f8ca:	429c      	cmp	r4, r3
1000f8cc:	d10a      	bne.n	1000f8e4 <special_events_handler+0x3c>
1000f8ce:	888c      	ldrh	r4, [r1, #4]
1000f8d0:	4284      	cmp	r4, r0
1000f8d2:	d107      	bne.n	1000f8e4 <special_events_handler+0x3c>
1000f8d4:	2301      	movs	r3, #1
1000f8d6:	425b      	negs	r3, r3
1000f8d8:	804b      	strh	r3, [r1, #2]
1000f8da:	608a      	str	r2, [r1, #8]
1000f8dc:	4b0f      	ldr	r3, [pc, #60]	; (1000f91c <special_events_handler+0x74>)
1000f8de:	4798      	blx	r3
1000f8e0:	2001      	movs	r0, #1
1000f8e2:	e017      	b.n	1000f914 <special_events_handler+0x6c>
1000f8e4:	490e      	ldr	r1, [pc, #56]	; (1000f920 <special_events_handler+0x78>)
1000f8e6:	428b      	cmp	r3, r1
1000f8e8:	d00e      	beq.n	1000f908 <special_events_handler+0x60>
1000f8ea:	490e      	ldr	r1, [pc, #56]	; (1000f924 <special_events_handler+0x7c>)
1000f8ec:	428b      	cmp	r3, r1
1000f8ee:	d007      	beq.n	1000f900 <special_events_handler+0x58>
1000f8f0:	490d      	ldr	r1, [pc, #52]	; (1000f928 <special_events_handler+0x80>)
1000f8f2:	2000      	movs	r0, #0
1000f8f4:	428b      	cmp	r3, r1
1000f8f6:	d10d      	bne.n	1000f914 <special_events_handler+0x6c>
1000f8f8:	1c10      	adds	r0, r2, #0
1000f8fa:	4b0c      	ldr	r3, [pc, #48]	; (1000f92c <special_events_handler+0x84>)
1000f8fc:	4798      	blx	r3
1000f8fe:	e7ef      	b.n	1000f8e0 <special_events_handler+0x38>
1000f900:	1c11      	adds	r1, r2, #0
1000f902:	4b0b      	ldr	r3, [pc, #44]	; (1000f930 <special_events_handler+0x88>)
1000f904:	2200      	movs	r2, #0
1000f906:	e002      	b.n	1000f90e <special_events_handler+0x66>
1000f908:	1c11      	adds	r1, r2, #0
1000f90a:	2200      	movs	r2, #0
1000f90c:	4b09      	ldr	r3, [pc, #36]	; (1000f934 <special_events_handler+0x8c>)
1000f90e:	4798      	blx	r3
1000f910:	4243      	negs	r3, r0
1000f912:	4158      	adcs	r0, r3
1000f914:	bd38      	pop	{r3, r4, r5, pc}
1000f916:	46c0      	nop			; (mov r8, r8)
1000f918:	1001a684 	.word	0x1001a684
1000f91c:	10011305 	.word	0x10011305
1000f920:	00000e13 	.word	0x00000e13
1000f924:	00000e15 	.word	0x00000e15
1000f928:	00000e01 	.word	0x00000e01
1000f92c:	10011675 	.word	0x10011675
1000f930:	10011835 	.word	0x10011835
1000f934:	1001190d 	.word	0x1001190d

1000f938 <at_ble_event_get>:
1000f938:	2300      	movs	r3, #0
1000f93a:	b5f0      	push	{r4, r5, r6, r7, lr}
1000f93c:	b087      	sub	sp, #28
1000f93e:	9204      	str	r2, [sp, #16]
1000f940:	7003      	strb	r3, [r0, #0]
1000f942:	9b04      	ldr	r3, [sp, #16]
1000f944:	9003      	str	r0, [sp, #12]
1000f946:	3b01      	subs	r3, #1
1000f948:	1c0d      	adds	r5, r1, #0
1000f94a:	9305      	str	r3, [sp, #20]
1000f94c:	3303      	adds	r3, #3
1000f94e:	d802      	bhi.n	1000f956 <at_ble_event_get+0x1e>
1000f950:	9804      	ldr	r0, [sp, #16]
1000f952:	4bae      	ldr	r3, [pc, #696]	; (1000fc0c <at_ble_event_get+0x2d4>)
1000f954:	4798      	blx	r3
1000f956:	9b05      	ldr	r3, [sp, #20]
1000f958:	4cad      	ldr	r4, [pc, #692]	; (1000fc10 <at_ble_event_get+0x2d8>)
1000f95a:	3303      	adds	r3, #3
1000f95c:	d902      	bls.n	1000f964 <at_ble_event_get+0x2c>
1000f95e:	2300      	movs	r3, #0
1000f960:	9302      	str	r3, [sp, #8]
1000f962:	e015      	b.n	1000f990 <at_ble_event_get+0x58>
1000f964:	2300      	movs	r3, #0
1000f966:	9302      	str	r3, [sp, #8]
1000f968:	6823      	ldr	r3, [r4, #0]
1000f96a:	2b00      	cmp	r3, #0
1000f96c:	d113      	bne.n	1000f996 <at_ble_event_get+0x5e>
1000f96e:	9b02      	ldr	r3, [sp, #8]
1000f970:	2bd0      	cmp	r3, #208	; 0xd0
1000f972:	d100      	bne.n	1000f976 <at_ble_event_get+0x3e>
1000f974:	e2da      	b.n	1000ff2c <at_ble_event_get+0x5f4>
1000f976:	9804      	ldr	r0, [sp, #16]
1000f978:	4ba6      	ldr	r3, [pc, #664]	; (1000fc14 <at_ble_event_get+0x2dc>)
1000f97a:	4798      	blx	r3
1000f97c:	9002      	str	r0, [sp, #8]
1000f97e:	2802      	cmp	r0, #2
1000f980:	d1f2      	bne.n	1000f968 <at_ble_event_get+0x30>
1000f982:	e03f      	b.n	1000fa04 <at_ble_event_get+0xcc>
1000f984:	9804      	ldr	r0, [sp, #16]
1000f986:	4ba3      	ldr	r3, [pc, #652]	; (1000fc14 <at_ble_event_get+0x2dc>)
1000f988:	4798      	blx	r3
1000f98a:	9002      	str	r0, [sp, #8]
1000f98c:	2802      	cmp	r0, #2
1000f98e:	d039      	beq.n	1000fa04 <at_ble_event_get+0xcc>
1000f990:	6823      	ldr	r3, [r4, #0]
1000f992:	2b00      	cmp	r3, #0
1000f994:	d0f6      	beq.n	1000f984 <at_ble_event_get+0x4c>
1000f996:	9b02      	ldr	r3, [sp, #8]
1000f998:	2bd0      	cmp	r3, #208	; 0xd0
1000f99a:	d100      	bne.n	1000f99e <at_ble_event_get+0x66>
1000f99c:	e2c6      	b.n	1000ff2c <at_ble_event_get+0x5f4>
1000f99e:	9b02      	ldr	r3, [sp, #8]
1000f9a0:	3b03      	subs	r3, #3
1000f9a2:	1e5a      	subs	r2, r3, #1
1000f9a4:	4193      	sbcs	r3, r2
1000f9a6:	9a02      	ldr	r2, [sp, #8]
1000f9a8:	425b      	negs	r3, r3
1000f9aa:	401a      	ands	r2, r3
1000f9ac:	6823      	ldr	r3, [r4, #0]
1000f9ae:	9202      	str	r2, [sp, #8]
1000f9b0:	2b00      	cmp	r3, #0
1000f9b2:	d100      	bne.n	1000f9b6 <at_ble_event_get+0x7e>
1000f9b4:	e2c2      	b.n	1000ff3c <at_ble_event_get+0x604>
1000f9b6:	681a      	ldr	r2, [r3, #0]
1000f9b8:	68de      	ldr	r6, [r3, #12]
1000f9ba:	6022      	str	r2, [r4, #0]
1000f9bc:	88da      	ldrh	r2, [r3, #6]
1000f9be:	9201      	str	r2, [sp, #4]
1000f9c0:	4a95      	ldr	r2, [pc, #596]	; (1000fc18 <at_ble_event_get+0x2e0>)
1000f9c2:	889c      	ldrh	r4, [r3, #4]
1000f9c4:	6811      	ldr	r1, [r2, #0]
1000f9c6:	6013      	str	r3, [r2, #0]
1000f9c8:	6019      	str	r1, [r3, #0]
1000f9ca:	4b94      	ldr	r3, [pc, #592]	; (1000fc1c <at_ble_event_get+0x2e4>)
1000f9cc:	781b      	ldrb	r3, [r3, #0]
1000f9ce:	2b01      	cmp	r3, #1
1000f9d0:	d10f      	bne.n	1000f9f2 <at_ble_event_get+0xba>
1000f9d2:	4b93      	ldr	r3, [pc, #588]	; (1000fc20 <at_ble_event_get+0x2e8>)
1000f9d4:	4a92      	ldr	r2, [pc, #584]	; (1000fc20 <at_ble_event_get+0x2e8>)
1000f9d6:	8898      	ldrh	r0, [r3, #4]
1000f9d8:	88d9      	ldrh	r1, [r3, #6]
1000f9da:	68d2      	ldr	r2, [r2, #12]
1000f9dc:	891b      	ldrh	r3, [r3, #8]
1000f9de:	4f91      	ldr	r7, [pc, #580]	; (1000fc24 <at_ble_event_get+0x2ec>)
1000f9e0:	47b8      	blx	r7
1000f9e2:	2210      	movs	r2, #16
1000f9e4:	4b90      	ldr	r3, [pc, #576]	; (1000fc28 <at_ble_event_get+0x2f0>)
1000f9e6:	488e      	ldr	r0, [pc, #568]	; (1000fc20 <at_ble_event_get+0x2e8>)
1000f9e8:	2100      	movs	r1, #0
1000f9ea:	4798      	blx	r3
1000f9ec:	2300      	movs	r3, #0
1000f9ee:	4a8b      	ldr	r2, [pc, #556]	; (1000fc1c <at_ble_event_get+0x2e4>)
1000f9f0:	7013      	strb	r3, [r2, #0]
1000f9f2:	9b02      	ldr	r3, [sp, #8]
1000f9f4:	2b00      	cmp	r3, #0
1000f9f6:	d114      	bne.n	1000fa22 <at_ble_event_get+0xea>
1000f9f8:	4b8c      	ldr	r3, [pc, #560]	; (1000fc2c <at_ble_event_get+0x2f4>)
1000f9fa:	429c      	cmp	r4, r3
1000f9fc:	d009      	beq.n	1000fa12 <at_ble_event_get+0xda>
1000f9fe:	4b8c      	ldr	r3, [pc, #560]	; (1000fc30 <at_ble_event_get+0x2f8>)
1000fa00:	429c      	cmp	r4, r3
1000fa02:	d127      	bne.n	1000fa54 <at_ble_event_get+0x11c>
1000fa04:	233a      	movs	r3, #58	; 0x3a
1000fa06:	9a03      	ldr	r2, [sp, #12]
1000fa08:	7013      	strb	r3, [r2, #0]
1000fa0a:	2300      	movs	r3, #0
1000fa0c:	9302      	str	r3, [sp, #8]
1000fa0e:	1c1d      	adds	r5, r3, #0
1000fa10:	e007      	b.n	1000fa22 <at_ble_event_get+0xea>
1000fa12:	9b01      	ldr	r3, [sp, #4]
1000fa14:	42a3      	cmp	r3, r4
1000fa16:	d000      	beq.n	1000fa1a <at_ble_event_get+0xe2>
1000fa18:	e28a      	b.n	1000ff30 <at_ble_event_get+0x5f8>
1000fa1a:	2338      	movs	r3, #56	; 0x38
1000fa1c:	9a03      	ldr	r2, [sp, #12]
1000fa1e:	7013      	strb	r3, [r2, #0]
1000fa20:	602e      	str	r6, [r5, #0]
1000fa22:	9b03      	ldr	r3, [sp, #12]
1000fa24:	781b      	ldrb	r3, [r3, #0]
1000fa26:	2b3b      	cmp	r3, #59	; 0x3b
1000fa28:	d101      	bne.n	1000fa2e <at_ble_event_get+0xf6>
1000fa2a:	4b82      	ldr	r3, [pc, #520]	; (1000fc34 <at_ble_event_get+0x2fc>)
1000fa2c:	4798      	blx	r3
1000fa2e:	9b03      	ldr	r3, [sp, #12]
1000fa30:	781b      	ldrb	r3, [r3, #0]
1000fa32:	2b3b      	cmp	r3, #59	; 0x3b
1000fa34:	d003      	beq.n	1000fa3e <at_ble_event_get+0x106>
1000fa36:	9b05      	ldr	r3, [sp, #20]
1000fa38:	3303      	adds	r3, #3
1000fa3a:	d904      	bls.n	1000fa46 <at_ble_event_get+0x10e>
1000fa3c:	e283      	b.n	1000ff46 <at_ble_event_get+0x60e>
1000fa3e:	9b02      	ldr	r3, [sp, #8]
1000fa40:	2b00      	cmp	r3, #0
1000fa42:	d088      	beq.n	1000f956 <at_ble_event_get+0x1e>
1000fa44:	e7f7      	b.n	1000fa36 <at_ble_event_get+0xfe>
1000fa46:	9b02      	ldr	r3, [sp, #8]
1000fa48:	2bd0      	cmp	r3, #208	; 0xd0
1000fa4a:	d100      	bne.n	1000fa4e <at_ble_event_get+0x116>
1000fa4c:	e27b      	b.n	1000ff46 <at_ble_event_get+0x60e>
1000fa4e:	4b7a      	ldr	r3, [pc, #488]	; (1000fc38 <at_ble_event_get+0x300>)
1000fa50:	4798      	blx	r3
1000fa52:	e278      	b.n	1000ff46 <at_ble_event_get+0x60e>
1000fa54:	9b01      	ldr	r3, [sp, #4]
1000fa56:	2bbb      	cmp	r3, #187	; 0xbb
1000fa58:	d125      	bne.n	1000faa6 <at_ble_event_get+0x16e>
1000fa5a:	2cbb      	cmp	r4, #187	; 0xbb
1000fa5c:	d123      	bne.n	1000faa6 <at_ble_event_get+0x16e>
1000fa5e:	466b      	mov	r3, sp
1000fa60:	891b      	ldrh	r3, [r3, #8]
1000fa62:	80ab      	strh	r3, [r5, #4]
1000fa64:	78b3      	ldrb	r3, [r6, #2]
1000fa66:	7872      	ldrb	r2, [r6, #1]
1000fa68:	78f0      	ldrb	r0, [r6, #3]
1000fa6a:	021b      	lsls	r3, r3, #8
1000fa6c:	4313      	orrs	r3, r2
1000fa6e:	7971      	ldrb	r1, [r6, #5]
1000fa70:	7932      	ldrb	r2, [r6, #4]
1000fa72:	70a8      	strb	r0, [r5, #2]
1000fa74:	4871      	ldr	r0, [pc, #452]	; (1000fc3c <at_ble_event_get+0x304>)
1000fa76:	802b      	strh	r3, [r5, #0]
1000fa78:	4283      	cmp	r3, r0
1000fa7a:	d806      	bhi.n	1000fa8a <at_ble_event_get+0x152>
1000fa7c:	4a70      	ldr	r2, [pc, #448]	; (1000fc40 <at_ble_event_get+0x308>)
1000fa7e:	4293      	cmp	r3, r2
1000fa80:	d20b      	bcs.n	1000fa9a <at_ble_event_get+0x162>
1000fa82:	4a70      	ldr	r2, [pc, #448]	; (1000fc44 <at_ble_event_get+0x30c>)
1000fa84:	4293      	cmp	r3, r2
1000fa86:	d008      	beq.n	1000fa9a <at_ble_event_get+0x162>
1000fa88:	e009      	b.n	1000fa9e <at_ble_event_get+0x166>
1000fa8a:	486f      	ldr	r0, [pc, #444]	; (1000fc48 <at_ble_event_get+0x310>)
1000fa8c:	4283      	cmp	r3, r0
1000fa8e:	d106      	bne.n	1000fa9e <at_ble_event_get+0x166>
1000fa90:	020b      	lsls	r3, r1, #8
1000fa92:	4313      	orrs	r3, r2
1000fa94:	80ab      	strh	r3, [r5, #4]
1000fa96:	2337      	movs	r3, #55	; 0x37
1000fa98:	e002      	b.n	1000faa0 <at_ble_event_get+0x168>
1000fa9a:	2336      	movs	r3, #54	; 0x36
1000fa9c:	e000      	b.n	1000faa0 <at_ble_event_get+0x168>
1000fa9e:	2300      	movs	r3, #0
1000faa0:	9a03      	ldr	r2, [sp, #12]
1000faa2:	7013      	strb	r3, [r2, #0]
1000faa4:	e7bd      	b.n	1000fa22 <at_ble_event_get+0xea>
1000faa6:	4b69      	ldr	r3, [pc, #420]	; (1000fc4c <at_ble_event_get+0x314>)
1000faa8:	429c      	cmp	r4, r3
1000faaa:	d100      	bne.n	1000faae <at_ble_event_get+0x176>
1000faac:	e144      	b.n	1000fd38 <at_ble_event_get+0x400>
1000faae:	d865      	bhi.n	1000fb7c <at_ble_event_get+0x244>
1000fab0:	4b67      	ldr	r3, [pc, #412]	; (1000fc50 <at_ble_event_get+0x318>)
1000fab2:	429c      	cmp	r4, r3
1000fab4:	d100      	bne.n	1000fab8 <at_ble_event_get+0x180>
1000fab6:	e1d5      	b.n	1000fe64 <at_ble_event_get+0x52c>
1000fab8:	d82f      	bhi.n	1000fb1a <at_ble_event_get+0x1e2>
1000faba:	4b66      	ldr	r3, [pc, #408]	; (1000fc54 <at_ble_event_get+0x31c>)
1000fabc:	429c      	cmp	r4, r3
1000fabe:	d100      	bne.n	1000fac2 <at_ble_event_get+0x18a>
1000fac0:	e1e0      	b.n	1000fe84 <at_ble_event_get+0x54c>
1000fac2:	d813      	bhi.n	1000faec <at_ble_event_get+0x1b4>
1000fac4:	4b64      	ldr	r3, [pc, #400]	; (1000fc58 <at_ble_event_get+0x320>)
1000fac6:	429c      	cmp	r4, r3
1000fac8:	d100      	bne.n	1000facc <at_ble_event_get+0x194>
1000faca:	e1a3      	b.n	1000fe14 <at_ble_event_get+0x4dc>
1000facc:	d804      	bhi.n	1000fad8 <at_ble_event_get+0x1a0>
1000face:	2638      	movs	r6, #56	; 0x38
1000fad0:	42b4      	cmp	r4, r6
1000fad2:	d100      	bne.n	1000fad6 <at_ble_event_get+0x19e>
1000fad4:	e225      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fad6:	e117      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fad8:	4b60      	ldr	r3, [pc, #384]	; (1000fc5c <at_ble_event_get+0x324>)
1000fada:	429c      	cmp	r4, r3
1000fadc:	d100      	bne.n	1000fae0 <at_ble_event_get+0x1a8>
1000fade:	e19f      	b.n	1000fe20 <at_ble_event_get+0x4e8>
1000fae0:	33fe      	adds	r3, #254	; 0xfe
1000fae2:	33ff      	adds	r3, #255	; 0xff
1000fae4:	429c      	cmp	r4, r3
1000fae6:	d100      	bne.n	1000faea <at_ble_event_get+0x1b2>
1000fae8:	e1d3      	b.n	1000fe92 <at_ble_event_get+0x55a>
1000faea:	e10d      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000faec:	4b5c      	ldr	r3, [pc, #368]	; (1000fc60 <at_ble_event_get+0x328>)
1000faee:	429c      	cmp	r4, r3
1000faf0:	d100      	bne.n	1000faf4 <at_ble_event_get+0x1bc>
1000faf2:	e1a9      	b.n	1000fe48 <at_ble_event_get+0x510>
1000faf4:	d808      	bhi.n	1000fb08 <at_ble_event_get+0x1d0>
1000faf6:	4b5b      	ldr	r3, [pc, #364]	; (1000fc64 <at_ble_event_get+0x32c>)
1000faf8:	429c      	cmp	r4, r3
1000fafa:	d100      	bne.n	1000fafe <at_ble_event_get+0x1c6>
1000fafc:	e196      	b.n	1000fe2c <at_ble_event_get+0x4f4>
1000fafe:	4b5a      	ldr	r3, [pc, #360]	; (1000fc68 <at_ble_event_get+0x330>)
1000fb00:	429c      	cmp	r4, r3
1000fb02:	d100      	bne.n	1000fb06 <at_ble_event_get+0x1ce>
1000fb04:	e199      	b.n	1000fe3a <at_ble_event_get+0x502>
1000fb06:	e0ff      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fb08:	4b58      	ldr	r3, [pc, #352]	; (1000fc6c <at_ble_event_get+0x334>)
1000fb0a:	429c      	cmp	r4, r3
1000fb0c:	d100      	bne.n	1000fb10 <at_ble_event_get+0x1d8>
1000fb0e:	e1a2      	b.n	1000fe56 <at_ble_event_get+0x51e>
1000fb10:	4b57      	ldr	r3, [pc, #348]	; (1000fc70 <at_ble_event_get+0x338>)
1000fb12:	429c      	cmp	r4, r3
1000fb14:	d100      	bne.n	1000fb18 <at_ble_event_get+0x1e0>
1000fb16:	e1d4      	b.n	1000fec2 <at_ble_event_get+0x58a>
1000fb18:	e0f6      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fb1a:	4b56      	ldr	r3, [pc, #344]	; (1000fc74 <at_ble_event_get+0x33c>)
1000fb1c:	429c      	cmp	r4, r3
1000fb1e:	d100      	bne.n	1000fb22 <at_ble_event_get+0x1ea>
1000fb20:	e1c8      	b.n	1000feb4 <at_ble_event_get+0x57c>
1000fb22:	d812      	bhi.n	1000fb4a <at_ble_event_get+0x212>
1000fb24:	4b54      	ldr	r3, [pc, #336]	; (1000fc78 <at_ble_event_get+0x340>)
1000fb26:	429c      	cmp	r4, r3
1000fb28:	d100      	bne.n	1000fb2c <at_ble_event_get+0x1f4>
1000fb2a:	e1d1      	b.n	1000fed0 <at_ble_event_get+0x598>
1000fb2c:	d804      	bhi.n	1000fb38 <at_ble_event_get+0x200>
1000fb2e:	4b53      	ldr	r3, [pc, #332]	; (1000fc7c <at_ble_event_get+0x344>)
1000fb30:	429c      	cmp	r4, r3
1000fb32:	d100      	bne.n	1000fb36 <at_ble_event_get+0x1fe>
1000fb34:	e19b      	b.n	1000fe6e <at_ble_event_get+0x536>
1000fb36:	e0e7      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fb38:	4b51      	ldr	r3, [pc, #324]	; (1000fc80 <at_ble_event_get+0x348>)
1000fb3a:	429c      	cmp	r4, r3
1000fb3c:	d100      	bne.n	1000fb40 <at_ble_event_get+0x208>
1000fb3e:	e1ad      	b.n	1000fe9c <at_ble_event_get+0x564>
1000fb40:	4b50      	ldr	r3, [pc, #320]	; (1000fc84 <at_ble_event_get+0x34c>)
1000fb42:	429c      	cmp	r4, r3
1000fb44:	d100      	bne.n	1000fb48 <at_ble_event_get+0x210>
1000fb46:	e1b0      	b.n	1000feaa <at_ble_event_get+0x572>
1000fb48:	e0de      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fb4a:	4b4f      	ldr	r3, [pc, #316]	; (1000fc88 <at_ble_event_get+0x350>)
1000fb4c:	429c      	cmp	r4, r3
1000fb4e:	d100      	bne.n	1000fb52 <at_ble_event_get+0x21a>
1000fb50:	e0e0      	b.n	1000fd14 <at_ble_event_get+0x3dc>
1000fb52:	d809      	bhi.n	1000fb68 <at_ble_event_get+0x230>
1000fb54:	3b08      	subs	r3, #8
1000fb56:	429c      	cmp	r4, r3
1000fb58:	d100      	bne.n	1000fb5c <at_ble_event_get+0x224>
1000fb5a:	e0d7      	b.n	1000fd0c <at_ble_event_get+0x3d4>
1000fb5c:	4b4b      	ldr	r3, [pc, #300]	; (1000fc8c <at_ble_event_get+0x354>)
1000fb5e:	2639      	movs	r6, #57	; 0x39
1000fb60:	429c      	cmp	r4, r3
1000fb62:	d100      	bne.n	1000fb66 <at_ble_event_get+0x22e>
1000fb64:	e1dd      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fb66:	e0cf      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fb68:	23d1      	movs	r3, #209	; 0xd1
1000fb6a:	011b      	lsls	r3, r3, #4
1000fb6c:	429c      	cmp	r4, r3
1000fb6e:	d100      	bne.n	1000fb72 <at_ble_event_get+0x23a>
1000fb70:	e0d6      	b.n	1000fd20 <at_ble_event_get+0x3e8>
1000fb72:	4b47      	ldr	r3, [pc, #284]	; (1000fc90 <at_ble_event_get+0x358>)
1000fb74:	429c      	cmp	r4, r3
1000fb76:	d100      	bne.n	1000fb7a <at_ble_event_get+0x242>
1000fb78:	e0d8      	b.n	1000fd2c <at_ble_event_get+0x3f4>
1000fb7a:	e0c5      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fb7c:	4b45      	ldr	r3, [pc, #276]	; (1000fc94 <at_ble_event_get+0x35c>)
1000fb7e:	429c      	cmp	r4, r3
1000fb80:	d100      	bne.n	1000fb84 <at_ble_event_get+0x24c>
1000fb82:	e117      	b.n	1000fdb4 <at_ble_event_get+0x47c>
1000fb84:	d82e      	bhi.n	1000fbe4 <at_ble_event_get+0x2ac>
1000fb86:	4b44      	ldr	r3, [pc, #272]	; (1000fc98 <at_ble_event_get+0x360>)
1000fb88:	429c      	cmp	r4, r3
1000fb8a:	d100      	bne.n	1000fb8e <at_ble_event_get+0x256>
1000fb8c:	e13d      	b.n	1000fe0a <at_ble_event_get+0x4d2>
1000fb8e:	d812      	bhi.n	1000fbb6 <at_ble_event_get+0x27e>
1000fb90:	4b42      	ldr	r3, [pc, #264]	; (1000fc9c <at_ble_event_get+0x364>)
1000fb92:	429c      	cmp	r4, r3
1000fb94:	d100      	bne.n	1000fb98 <at_ble_event_get+0x260>
1000fb96:	e0e8      	b.n	1000fd6a <at_ble_event_get+0x432>
1000fb98:	d804      	bhi.n	1000fba4 <at_ble_event_get+0x26c>
1000fb9a:	3b03      	subs	r3, #3
1000fb9c:	429c      	cmp	r4, r3
1000fb9e:	d100      	bne.n	1000fba2 <at_ble_event_get+0x26a>
1000fba0:	e0d0      	b.n	1000fd44 <at_ble_event_get+0x40c>
1000fba2:	e0b1      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fba4:	4b3e      	ldr	r3, [pc, #248]	; (1000fca0 <at_ble_event_get+0x368>)
1000fba6:	429c      	cmp	r4, r3
1000fba8:	d100      	bne.n	1000fbac <at_ble_event_get+0x274>
1000fbaa:	e0d0      	b.n	1000fd4e <at_ble_event_get+0x416>
1000fbac:	4b3d      	ldr	r3, [pc, #244]	; (1000fca4 <at_ble_event_get+0x36c>)
1000fbae:	429c      	cmp	r4, r3
1000fbb0:	d100      	bne.n	1000fbb4 <at_ble_event_get+0x27c>
1000fbb2:	e0f9      	b.n	1000fda8 <at_ble_event_get+0x470>
1000fbb4:	e0a8      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fbb6:	4b3c      	ldr	r3, [pc, #240]	; (1000fca8 <at_ble_event_get+0x370>)
1000fbb8:	429c      	cmp	r4, r3
1000fbba:	d100      	bne.n	1000fbbe <at_ble_event_get+0x286>
1000fbbc:	e0db      	b.n	1000fd76 <at_ble_event_get+0x43e>
1000fbbe:	d808      	bhi.n	1000fbd2 <at_ble_event_get+0x29a>
1000fbc0:	4b3a      	ldr	r3, [pc, #232]	; (1000fcac <at_ble_event_get+0x374>)
1000fbc2:	429c      	cmp	r4, r3
1000fbc4:	d100      	bne.n	1000fbc8 <at_ble_event_get+0x290>
1000fbc6:	e11b      	b.n	1000fe00 <at_ble_event_get+0x4c8>
1000fbc8:	4b39      	ldr	r3, [pc, #228]	; (1000fcb0 <at_ble_event_get+0x378>)
1000fbca:	429c      	cmp	r4, r3
1000fbcc:	d100      	bne.n	1000fbd0 <at_ble_event_get+0x298>
1000fbce:	e0d8      	b.n	1000fd82 <at_ble_event_get+0x44a>
1000fbd0:	e09a      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fbd2:	4b38      	ldr	r3, [pc, #224]	; (1000fcb4 <at_ble_event_get+0x37c>)
1000fbd4:	429c      	cmp	r4, r3
1000fbd6:	d100      	bne.n	1000fbda <at_ble_event_get+0x2a2>
1000fbd8:	e0d8      	b.n	1000fd8c <at_ble_event_get+0x454>
1000fbda:	4b37      	ldr	r3, [pc, #220]	; (1000fcb8 <at_ble_event_get+0x380>)
1000fbdc:	429c      	cmp	r4, r3
1000fbde:	d100      	bne.n	1000fbe2 <at_ble_event_get+0x2aa>
1000fbe0:	e0db      	b.n	1000fd9a <at_ble_event_get+0x462>
1000fbe2:	e091      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fbe4:	4b35      	ldr	r3, [pc, #212]	; (1000fcbc <at_ble_event_get+0x384>)
1000fbe6:	429c      	cmp	r4, r3
1000fbe8:	d100      	bne.n	1000fbec <at_ble_event_get+0x2b4>
1000fbea:	e0f7      	b.n	1000fddc <at_ble_event_get+0x4a4>
1000fbec:	d876      	bhi.n	1000fcdc <at_ble_event_get+0x3a4>
1000fbee:	4b34      	ldr	r3, [pc, #208]	; (1000fcc0 <at_ble_event_get+0x388>)
1000fbf0:	429c      	cmp	r4, r3
1000fbf2:	d100      	bne.n	1000fbf6 <at_ble_event_get+0x2be>
1000fbf4:	e0f8      	b.n	1000fde8 <at_ble_event_get+0x4b0>
1000fbf6:	d869      	bhi.n	1000fccc <at_ble_event_get+0x394>
1000fbf8:	4b32      	ldr	r3, [pc, #200]	; (1000fcc4 <at_ble_event_get+0x38c>)
1000fbfa:	429c      	cmp	r4, r3
1000fbfc:	d100      	bne.n	1000fc00 <at_ble_event_get+0x2c8>
1000fbfe:	e0e0      	b.n	1000fdc2 <at_ble_event_get+0x48a>
1000fc00:	4b31      	ldr	r3, [pc, #196]	; (1000fcc8 <at_ble_event_get+0x390>)
1000fc02:	429c      	cmp	r4, r3
1000fc04:	d100      	bne.n	1000fc08 <at_ble_event_get+0x2d0>
1000fc06:	e0a9      	b.n	1000fd5c <at_ble_event_get+0x424>
1000fc08:	e07e      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fc0a:	46c0      	nop			; (mov r8, r8)
1000fc0c:	1001133d 	.word	0x1001133d
1000fc10:	10019778 	.word	0x10019778
1000fc14:	1000efb1 	.word	0x1000efb1
1000fc18:	1001977c 	.word	0x1001977c
1000fc1c:	10019774 	.word	0x10019774
1000fc20:	10019764 	.word	0x10019764
1000fc24:	1000f821 	.word	0x1000f821
1000fc28:	100149d9 	.word	0x100149d9
1000fc2c:	0000ffff 	.word	0x0000ffff
1000fc30:	0000fffe 	.word	0x0000fffe
1000fc34:	1000f229 	.word	0x1000f229
1000fc38:	1001133f 	.word	0x1001133f
1000fc3c:	0000201e 	.word	0x0000201e
1000fc40:	0000201d 	.word	0x0000201d
1000fc44:	00000c03 	.word	0x00000c03
1000fc48:	0000201f 	.word	0x0000201f
1000fc4c:	00000d1c 	.word	0x00000d1c
1000fc50:	00000c0c 	.word	0x00000c0c
1000fc54:	00000c02 	.word	0x00000c02
1000fc58:	00000a02 	.word	0x00000a02
1000fc5c:	00000a03 	.word	0x00000a03
1000fc60:	00000c06 	.word	0x00000c06
1000fc64:	00000c04 	.word	0x00000c04
1000fc68:	00000c05 	.word	0x00000c05
1000fc6c:	00000c07 	.word	0x00000c07
1000fc70:	00000c09 	.word	0x00000c09
1000fc74:	00000c17 	.word	0x00000c17
1000fc78:	00000c12 	.word	0x00000c12
1000fc7c:	00000c0d 	.word	0x00000c0d
1000fc80:	00000c13 	.word	0x00000c13
1000fc84:	00000c15 	.word	0x00000c15
1000fc88:	00000d08 	.word	0x00000d08
1000fc8c:	00000d01 	.word	0x00000d01
1000fc90:	00000d15 	.word	0x00000d15
1000fc94:	00000e1b 	.word	0x00000e1b
1000fc98:	00000e0f 	.word	0x00000e0f
1000fc9c:	00000e03 	.word	0x00000e03
1000fca0:	00000e06 	.word	0x00000e06
1000fca4:	00000e0a 	.word	0x00000e0a
1000fca8:	00000e15 	.word	0x00000e15
1000fcac:	00000e11 	.word	0x00000e11
1000fcb0:	00000e13 	.word	0x00000e13
1000fcb4:	00000e17 	.word	0x00000e17
1000fcb8:	00000e19 	.word	0x00000e19
1000fcbc:	00000e27 	.word	0x00000e27
1000fcc0:	00000e21 	.word	0x00000e21
1000fcc4:	00000e1c 	.word	0x00000e1c
1000fcc8:	00000e1d 	.word	0x00000e1d
1000fccc:	4b9f      	ldr	r3, [pc, #636]	; (1000ff4c <at_ble_event_get+0x614>)
1000fcce:	429c      	cmp	r4, r3
1000fcd0:	d07e      	beq.n	1000fdd0 <at_ble_event_get+0x498>
1000fcd2:	4b9f      	ldr	r3, [pc, #636]	; (1000ff50 <at_ble_event_get+0x618>)
1000fcd4:	429c      	cmp	r4, r3
1000fcd6:	d100      	bne.n	1000fcda <at_ble_event_get+0x3a2>
1000fcd8:	e08c      	b.n	1000fdf4 <at_ble_event_get+0x4bc>
1000fcda:	e015      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fcdc:	4b9d      	ldr	r3, [pc, #628]	; (1000ff54 <at_ble_event_get+0x61c>)
1000fcde:	429c      	cmp	r4, r3
1000fce0:	d100      	bne.n	1000fce4 <at_ble_event_get+0x3ac>
1000fce2:	e10a      	b.n	1000fefa <at_ble_event_get+0x5c2>
1000fce4:	d808      	bhi.n	1000fcf8 <at_ble_event_get+0x3c0>
1000fce6:	4b9c      	ldr	r3, [pc, #624]	; (1000ff58 <at_ble_event_get+0x620>)
1000fce8:	429c      	cmp	r4, r3
1000fcea:	d100      	bne.n	1000fcee <at_ble_event_get+0x3b6>
1000fcec:	e0f7      	b.n	1000fede <at_ble_event_get+0x5a6>
1000fcee:	4b9b      	ldr	r3, [pc, #620]	; (1000ff5c <at_ble_event_get+0x624>)
1000fcf0:	429c      	cmp	r4, r3
1000fcf2:	d100      	bne.n	1000fcf6 <at_ble_event_get+0x3be>
1000fcf4:	e0fa      	b.n	1000feec <at_ble_event_get+0x5b4>
1000fcf6:	e007      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000fcf8:	4b99      	ldr	r3, [pc, #612]	; (1000ff60 <at_ble_event_get+0x628>)
1000fcfa:	429c      	cmp	r4, r3
1000fcfc:	d100      	bne.n	1000fd00 <at_ble_event_get+0x3c8>
1000fcfe:	e103      	b.n	1000ff08 <at_ble_event_get+0x5d0>
1000fd00:	4b98      	ldr	r3, [pc, #608]	; (1000ff64 <at_ble_event_get+0x62c>)
1000fd02:	429c      	cmp	r4, r3
1000fd04:	d100      	bne.n	1000fd08 <at_ble_event_get+0x3d0>
1000fd06:	e106      	b.n	1000ff16 <at_ble_event_get+0x5de>
1000fd08:	2600      	movs	r6, #0
1000fd0a:	e10a      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fd0c:	1c30      	adds	r0, r6, #0
1000fd0e:	1c29      	adds	r1, r5, #0
1000fd10:	4b95      	ldr	r3, [pc, #596]	; (1000ff68 <at_ble_event_get+0x630>)
1000fd12:	e014      	b.n	1000fd3e <at_ble_event_get+0x406>
1000fd14:	1c30      	adds	r0, r6, #0
1000fd16:	1c29      	adds	r1, r5, #0
1000fd18:	4b94      	ldr	r3, [pc, #592]	; (1000ff6c <at_ble_event_get+0x634>)
1000fd1a:	4798      	blx	r3
1000fd1c:	2604      	movs	r6, #4
1000fd1e:	e100      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fd20:	1c30      	adds	r0, r6, #0
1000fd22:	1c29      	adds	r1, r5, #0
1000fd24:	4b92      	ldr	r3, [pc, #584]	; (1000ff70 <at_ble_event_get+0x638>)
1000fd26:	4798      	blx	r3
1000fd28:	2601      	movs	r6, #1
1000fd2a:	e0fa      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fd2c:	1c30      	adds	r0, r6, #0
1000fd2e:	1c29      	adds	r1, r5, #0
1000fd30:	4b90      	ldr	r3, [pc, #576]	; (1000ff74 <at_ble_event_get+0x63c>)
1000fd32:	4798      	blx	r3
1000fd34:	260f      	movs	r6, #15
1000fd36:	e0f4      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fd38:	1c30      	adds	r0, r6, #0
1000fd3a:	1c29      	adds	r1, r5, #0
1000fd3c:	4b8e      	ldr	r3, [pc, #568]	; (1000ff78 <at_ble_event_get+0x640>)
1000fd3e:	4798      	blx	r3
1000fd40:	1c06      	adds	r6, r0, #0
1000fd42:	e0ee      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fd44:	9801      	ldr	r0, [sp, #4]
1000fd46:	1c31      	adds	r1, r6, #0
1000fd48:	1c2a      	adds	r2, r5, #0
1000fd4a:	4b8c      	ldr	r3, [pc, #560]	; (1000ff7c <at_ble_event_get+0x644>)
1000fd4c:	e017      	b.n	1000fd7e <at_ble_event_get+0x446>
1000fd4e:	1c31      	adds	r1, r6, #0
1000fd50:	9801      	ldr	r0, [sp, #4]
1000fd52:	1c2a      	adds	r2, r5, #0
1000fd54:	4b8a      	ldr	r3, [pc, #552]	; (1000ff80 <at_ble_event_get+0x648>)
1000fd56:	4798      	blx	r3
1000fd58:	2611      	movs	r6, #17
1000fd5a:	e0e2      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fd5c:	1c31      	adds	r1, r6, #0
1000fd5e:	9801      	ldr	r0, [sp, #4]
1000fd60:	1c2a      	adds	r2, r5, #0
1000fd62:	4b88      	ldr	r3, [pc, #544]	; (1000ff84 <at_ble_event_get+0x64c>)
1000fd64:	4798      	blx	r3
1000fd66:	2612      	movs	r6, #18
1000fd68:	e0db      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fd6a:	1c30      	adds	r0, r6, #0
1000fd6c:	1c29      	adds	r1, r5, #0
1000fd6e:	4b86      	ldr	r3, [pc, #536]	; (1000ff88 <at_ble_event_get+0x650>)
1000fd70:	4798      	blx	r3
1000fd72:	2606      	movs	r6, #6
1000fd74:	e0d5      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fd76:	1c31      	adds	r1, r6, #0
1000fd78:	1c2a      	adds	r2, r5, #0
1000fd7a:	9801      	ldr	r0, [sp, #4]
1000fd7c:	4b83      	ldr	r3, [pc, #524]	; (1000ff8c <at_ble_event_get+0x654>)
1000fd7e:	4798      	blx	r3
1000fd80:	e7de      	b.n	1000fd40 <at_ble_event_get+0x408>
1000fd82:	9801      	ldr	r0, [sp, #4]
1000fd84:	1c31      	adds	r1, r6, #0
1000fd86:	1c2a      	adds	r2, r5, #0
1000fd88:	4b81      	ldr	r3, [pc, #516]	; (1000ff90 <at_ble_event_get+0x658>)
1000fd8a:	e7f8      	b.n	1000fd7e <at_ble_event_get+0x446>
1000fd8c:	1c31      	adds	r1, r6, #0
1000fd8e:	9801      	ldr	r0, [sp, #4]
1000fd90:	1c2a      	adds	r2, r5, #0
1000fd92:	4b80      	ldr	r3, [pc, #512]	; (1000ff94 <at_ble_event_get+0x65c>)
1000fd94:	4798      	blx	r3
1000fd96:	260d      	movs	r6, #13
1000fd98:	e0c3      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fd9a:	1c31      	adds	r1, r6, #0
1000fd9c:	9801      	ldr	r0, [sp, #4]
1000fd9e:	1c2a      	adds	r2, r5, #0
1000fda0:	4b7d      	ldr	r3, [pc, #500]	; (1000ff98 <at_ble_event_get+0x660>)
1000fda2:	4798      	blx	r3
1000fda4:	260e      	movs	r6, #14
1000fda6:	e0bc      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fda8:	9801      	ldr	r0, [sp, #4]
1000fdaa:	1c31      	adds	r1, r6, #0
1000fdac:	1c2a      	adds	r2, r5, #0
1000fdae:	4b7b      	ldr	r3, [pc, #492]	; (1000ff9c <at_ble_event_get+0x664>)
1000fdb0:	4798      	blx	r3
1000fdb2:	e084      	b.n	1000febe <at_ble_event_get+0x586>
1000fdb4:	1c31      	adds	r1, r6, #0
1000fdb6:	9801      	ldr	r0, [sp, #4]
1000fdb8:	1c2a      	adds	r2, r5, #0
1000fdba:	4b79      	ldr	r3, [pc, #484]	; (1000ffa0 <at_ble_event_get+0x668>)
1000fdbc:	4798      	blx	r3
1000fdbe:	260b      	movs	r6, #11
1000fdc0:	e0af      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fdc2:	1c31      	adds	r1, r6, #0
1000fdc4:	9801      	ldr	r0, [sp, #4]
1000fdc6:	1c2a      	adds	r2, r5, #0
1000fdc8:	4b76      	ldr	r3, [pc, #472]	; (1000ffa4 <at_ble_event_get+0x66c>)
1000fdca:	4798      	blx	r3
1000fdcc:	2610      	movs	r6, #16
1000fdce:	e0a8      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fdd0:	1c30      	adds	r0, r6, #0
1000fdd2:	1c29      	adds	r1, r5, #0
1000fdd4:	4b74      	ldr	r3, [pc, #464]	; (1000ffa8 <at_ble_event_get+0x670>)
1000fdd6:	4798      	blx	r3
1000fdd8:	2628      	movs	r6, #40	; 0x28
1000fdda:	e0a2      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fddc:	1c30      	adds	r0, r6, #0
1000fdde:	1c29      	adds	r1, r5, #0
1000fde0:	4b72      	ldr	r3, [pc, #456]	; (1000ffac <at_ble_event_get+0x674>)
1000fde2:	4798      	blx	r3
1000fde4:	2629      	movs	r6, #41	; 0x29
1000fde6:	e09c      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fde8:	1c30      	adds	r0, r6, #0
1000fdea:	1c29      	adds	r1, r5, #0
1000fdec:	4b70      	ldr	r3, [pc, #448]	; (1000ffb0 <at_ble_event_get+0x678>)
1000fdee:	4798      	blx	r3
1000fdf0:	2627      	movs	r6, #39	; 0x27
1000fdf2:	e096      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fdf4:	1c30      	adds	r0, r6, #0
1000fdf6:	1c29      	adds	r1, r5, #0
1000fdf8:	4b6e      	ldr	r3, [pc, #440]	; (1000ffb4 <at_ble_event_get+0x67c>)
1000fdfa:	4798      	blx	r3
1000fdfc:	262a      	movs	r6, #42	; 0x2a
1000fdfe:	e090      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fe00:	9801      	ldr	r0, [sp, #4]
1000fe02:	1c31      	adds	r1, r6, #0
1000fe04:	1c2a      	adds	r2, r5, #0
1000fe06:	4b6c      	ldr	r3, [pc, #432]	; (1000ffb8 <at_ble_event_get+0x680>)
1000fe08:	e7b9      	b.n	1000fd7e <at_ble_event_get+0x446>
1000fe0a:	9801      	ldr	r0, [sp, #4]
1000fe0c:	1c31      	adds	r1, r6, #0
1000fe0e:	1c2a      	adds	r2, r5, #0
1000fe10:	4b6a      	ldr	r3, [pc, #424]	; (1000ffbc <at_ble_event_get+0x684>)
1000fe12:	e7b4      	b.n	1000fd7e <at_ble_event_get+0x446>
1000fe14:	1c30      	adds	r0, r6, #0
1000fe16:	1c29      	adds	r1, r5, #0
1000fe18:	4b69      	ldr	r3, [pc, #420]	; (1000ffc0 <at_ble_event_get+0x688>)
1000fe1a:	4798      	blx	r3
1000fe1c:	262b      	movs	r6, #43	; 0x2b
1000fe1e:	e080      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fe20:	1c30      	adds	r0, r6, #0
1000fe22:	1c29      	adds	r1, r5, #0
1000fe24:	4b67      	ldr	r3, [pc, #412]	; (1000ffc4 <at_ble_event_get+0x68c>)
1000fe26:	4798      	blx	r3
1000fe28:	262c      	movs	r6, #44	; 0x2c
1000fe2a:	e07a      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fe2c:	1c31      	adds	r1, r6, #0
1000fe2e:	9801      	ldr	r0, [sp, #4]
1000fe30:	1c2a      	adds	r2, r5, #0
1000fe32:	4b65      	ldr	r3, [pc, #404]	; (1000ffc8 <at_ble_event_get+0x690>)
1000fe34:	4798      	blx	r3
1000fe36:	2613      	movs	r6, #19
1000fe38:	e073      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fe3a:	1c31      	adds	r1, r6, #0
1000fe3c:	9801      	ldr	r0, [sp, #4]
1000fe3e:	1c2a      	adds	r2, r5, #0
1000fe40:	4b62      	ldr	r3, [pc, #392]	; (1000ffcc <at_ble_event_get+0x694>)
1000fe42:	4798      	blx	r3
1000fe44:	2614      	movs	r6, #20
1000fe46:	e06c      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fe48:	1c31      	adds	r1, r6, #0
1000fe4a:	9801      	ldr	r0, [sp, #4]
1000fe4c:	1c2a      	adds	r2, r5, #0
1000fe4e:	4b60      	ldr	r3, [pc, #384]	; (1000ffd0 <at_ble_event_get+0x698>)
1000fe50:	4798      	blx	r3
1000fe52:	2615      	movs	r6, #21
1000fe54:	e065      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fe56:	1c31      	adds	r1, r6, #0
1000fe58:	9801      	ldr	r0, [sp, #4]
1000fe5a:	1c2a      	adds	r2, r5, #0
1000fe5c:	4b5d      	ldr	r3, [pc, #372]	; (1000ffd4 <at_ble_event_get+0x69c>)
1000fe5e:	4798      	blx	r3
1000fe60:	2616      	movs	r6, #22
1000fe62:	e05e      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fe64:	9801      	ldr	r0, [sp, #4]
1000fe66:	1c31      	adds	r1, r6, #0
1000fe68:	1c2a      	adds	r2, r5, #0
1000fe6a:	4b5b      	ldr	r3, [pc, #364]	; (1000ffd8 <at_ble_event_get+0x6a0>)
1000fe6c:	e787      	b.n	1000fd7e <at_ble_event_get+0x446>
1000fe6e:	1c31      	adds	r1, r6, #0
1000fe70:	9801      	ldr	r0, [sp, #4]
1000fe72:	1c2a      	adds	r2, r5, #0
1000fe74:	4b58      	ldr	r3, [pc, #352]	; (1000ffd8 <at_ble_event_get+0x6a0>)
1000fe76:	4798      	blx	r3
1000fe78:	88a9      	ldrh	r1, [r5, #4]
1000fe7a:	1c06      	adds	r6, r0, #0
1000fe7c:	4b57      	ldr	r3, [pc, #348]	; (1000ffdc <at_ble_event_get+0x6a4>)
1000fe7e:	8828      	ldrh	r0, [r5, #0]
1000fe80:	4798      	blx	r3
1000fe82:	e04e      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fe84:	1c31      	adds	r1, r6, #0
1000fe86:	9801      	ldr	r0, [sp, #4]
1000fe88:	1c2a      	adds	r2, r5, #0
1000fe8a:	4b55      	ldr	r3, [pc, #340]	; (1000ffe0 <at_ble_event_get+0x6a8>)
1000fe8c:	4798      	blx	r3
1000fe8e:	2623      	movs	r6, #35	; 0x23
1000fe90:	e047      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fe92:	9801      	ldr	r0, [sp, #4]
1000fe94:	1c31      	adds	r1, r6, #0
1000fe96:	1c2a      	adds	r2, r5, #0
1000fe98:	4b52      	ldr	r3, [pc, #328]	; (1000ffe4 <at_ble_event_get+0x6ac>)
1000fe9a:	e770      	b.n	1000fd7e <at_ble_event_get+0x446>
1000fe9c:	9b01      	ldr	r3, [sp, #4]
1000fe9e:	1c30      	adds	r0, r6, #0
1000fea0:	0a1f      	lsrs	r7, r3, #8
1000fea2:	802f      	strh	r7, [r5, #0]
1000fea4:	1c29      	adds	r1, r5, #0
1000fea6:	4b50      	ldr	r3, [pc, #320]	; (1000ffe8 <at_ble_event_get+0x6b0>)
1000fea8:	e749      	b.n	1000fd3e <at_ble_event_get+0x406>
1000feaa:	9801      	ldr	r0, [sp, #4]
1000feac:	1c31      	adds	r1, r6, #0
1000feae:	1c2a      	adds	r2, r5, #0
1000feb0:	4b4e      	ldr	r3, [pc, #312]	; (1000ffec <at_ble_event_get+0x6b4>)
1000feb2:	e764      	b.n	1000fd7e <at_ble_event_get+0x446>
1000feb4:	1c30      	adds	r0, r6, #0
1000feb6:	1c29      	adds	r1, r5, #0
1000feb8:	9a01      	ldr	r2, [sp, #4]
1000feba:	4b4d      	ldr	r3, [pc, #308]	; (1000fff0 <at_ble_event_get+0x6b8>)
1000febc:	4798      	blx	r3
1000febe:	263b      	movs	r6, #59	; 0x3b
1000fec0:	e02f      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fec2:	1c31      	adds	r1, r6, #0
1000fec4:	9801      	ldr	r0, [sp, #4]
1000fec6:	1c2a      	adds	r2, r5, #0
1000fec8:	4b4a      	ldr	r3, [pc, #296]	; (1000fff4 <at_ble_event_get+0x6bc>)
1000feca:	4798      	blx	r3
1000fecc:	2618      	movs	r6, #24
1000fece:	e028      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fed0:	1c31      	adds	r1, r6, #0
1000fed2:	9801      	ldr	r0, [sp, #4]
1000fed4:	1c2a      	adds	r2, r5, #0
1000fed6:	4b48      	ldr	r3, [pc, #288]	; (1000fff8 <at_ble_event_get+0x6c0>)
1000fed8:	4798      	blx	r3
1000feda:	2620      	movs	r6, #32
1000fedc:	e021      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fede:	1c31      	adds	r1, r6, #0
1000fee0:	9801      	ldr	r0, [sp, #4]
1000fee2:	1c2a      	adds	r2, r5, #0
1000fee4:	4b45      	ldr	r3, [pc, #276]	; (1000fffc <at_ble_event_get+0x6c4>)
1000fee6:	4798      	blx	r3
1000fee8:	2633      	movs	r6, #51	; 0x33
1000feea:	e01a      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000feec:	1c31      	adds	r1, r6, #0
1000feee:	9801      	ldr	r0, [sp, #4]
1000fef0:	1c2a      	adds	r2, r5, #0
1000fef2:	4b43      	ldr	r3, [pc, #268]	; (10010000 <at_ble_event_get+0x6c8>)
1000fef4:	4798      	blx	r3
1000fef6:	2630      	movs	r6, #48	; 0x30
1000fef8:	e013      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000fefa:	1c31      	adds	r1, r6, #0
1000fefc:	9801      	ldr	r0, [sp, #4]
1000fefe:	1c2a      	adds	r2, r5, #0
1000ff00:	4b40      	ldr	r3, [pc, #256]	; (10010004 <at_ble_event_get+0x6cc>)
1000ff02:	4798      	blx	r3
1000ff04:	2634      	movs	r6, #52	; 0x34
1000ff06:	e00c      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000ff08:	1c31      	adds	r1, r6, #0
1000ff0a:	9801      	ldr	r0, [sp, #4]
1000ff0c:	1c2a      	adds	r2, r5, #0
1000ff0e:	4b3e      	ldr	r3, [pc, #248]	; (10010008 <at_ble_event_get+0x6d0>)
1000ff10:	4798      	blx	r3
1000ff12:	2635      	movs	r6, #53	; 0x35
1000ff14:	e005      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000ff16:	1c31      	adds	r1, r6, #0
1000ff18:	9801      	ldr	r0, [sp, #4]
1000ff1a:	1c2a      	adds	r2, r5, #0
1000ff1c:	4b3b      	ldr	r3, [pc, #236]	; (1001000c <at_ble_event_get+0x6d4>)
1000ff1e:	4798      	blx	r3
1000ff20:	2632      	movs	r6, #50	; 0x32
1000ff22:	9b03      	ldr	r3, [sp, #12]
1000ff24:	701e      	strb	r6, [r3, #0]
1000ff26:	2300      	movs	r3, #0
1000ff28:	9302      	str	r3, [sp, #8]
1000ff2a:	e57a      	b.n	1000fa22 <at_ble_event_get+0xea>
1000ff2c:	23d0      	movs	r3, #208	; 0xd0
1000ff2e:	e7fb      	b.n	1000ff28 <at_ble_event_get+0x5f0>
1000ff30:	9b01      	ldr	r3, [sp, #4]
1000ff32:	9e02      	ldr	r6, [sp, #8]
1000ff34:	2bbb      	cmp	r3, #187	; 0xbb
1000ff36:	d000      	beq.n	1000ff3a <at_ble_event_get+0x602>
1000ff38:	e6e6      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000ff3a:	e7f2      	b.n	1000ff22 <at_ble_event_get+0x5ea>
1000ff3c:	9b02      	ldr	r3, [sp, #8]
1000ff3e:	2b00      	cmp	r3, #0
1000ff40:	d000      	beq.n	1000ff44 <at_ble_event_get+0x60c>
1000ff42:	e56e      	b.n	1000fa22 <at_ble_event_get+0xea>
1000ff44:	e6e0      	b.n	1000fd08 <at_ble_event_get+0x3d0>
1000ff46:	9802      	ldr	r0, [sp, #8]
1000ff48:	b007      	add	sp, #28
1000ff4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ff4c:	00000e22 	.word	0x00000e22
1000ff50:	00000e25 	.word	0x00000e25
1000ff54:	00001b05 	.word	0x00001b05
1000ff58:	00001b01 	.word	0x00001b01
1000ff5c:	00001b03 	.word	0x00001b03
1000ff60:	00001b06 	.word	0x00001b06
1000ff64:	00001b08 	.word	0x00001b08
1000ff68:	10012169 	.word	0x10012169
1000ff6c:	1001214d 	.word	0x1001214d
1000ff70:	100123e9 	.word	0x100123e9
1000ff74:	100124d9 	.word	0x100124d9
1000ff78:	100124fd 	.word	0x100124fd
1000ff7c:	100114e1 	.word	0x100114e1
1000ff80:	10011d61 	.word	0x10011d61
1000ff84:	10011ddd 	.word	0x10011ddd
1000ff88:	10011799 	.word	0x10011799
1000ff8c:	10011835 	.word	0x10011835
1000ff90:	1001190d 	.word	0x1001190d
1000ff94:	10011b95 	.word	0x10011b95
1000ff98:	10011c35 	.word	0x10011c35
1000ff9c:	10011ced 	.word	0x10011ced
1000ffa0:	10011d15 	.word	0x10011d15
1000ffa4:	10011d2b 	.word	0x10011d2b
1000ffa8:	10011df5 	.word	0x10011df5
1000ffac:	10011e23 	.word	0x10011e23
1000ffb0:	10011e39 	.word	0x10011e39
1000ffb4:	10011e63 	.word	0x10011e63
1000ffb8:	10011c91 	.word	0x10011c91
1000ffbc:	10011cbb 	.word	0x10011cbb
1000ffc0:	10010f21 	.word	0x10010f21
1000ffc4:	10010f4d 	.word	0x10010f4d
1000ffc8:	1001271d 	.word	0x1001271d
1000ffcc:	10012759 	.word	0x10012759
1000ffd0:	100127a1 	.word	0x100127a1
1000ffd4:	100127e5 	.word	0x100127e5
1000ffd8:	10012819 	.word	0x10012819
1000ffdc:	100126dd 	.word	0x100126dd
1000ffe0:	100128e5 	.word	0x100128e5
1000ffe4:	1001286d 	.word	0x1001286d
1000ffe8:	10010e05 	.word	0x10010e05
1000ffec:	10010e71 	.word	0x10010e71
1000fff0:	10010e35 	.word	0x10010e35
1000fff4:	100128f5 	.word	0x100128f5
1000fff8:	10012935 	.word	0x10012935
1000fffc:	10012bfd 	.word	0x10012bfd
10010000:	10012c07 	.word	0x10012c07
10010004:	10012c0d 	.word	0x10012c0d
10010008:	10012c13 	.word	0x10012c13
1001000c:	10012c1f 	.word	0x10012c1f

10010010 <internal_event_flush>:
10010010:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10010012:	490e      	ldr	r1, [pc, #56]	; (1001004c <internal_event_flush+0x3c>)
10010014:	2400      	movs	r4, #0
10010016:	680b      	ldr	r3, [r1, #0]
10010018:	1c0f      	adds	r7, r1, #0
1001001a:	1c1e      	adds	r6, r3, #0
1001001c:	4a0c      	ldr	r2, [pc, #48]	; (10010050 <internal_event_flush+0x40>)
1001001e:	6815      	ldr	r5, [r2, #0]
10010020:	9201      	str	r2, [sp, #4]
10010022:	2b00      	cmp	r3, #0
10010024:	d00e      	beq.n	10010044 <internal_event_flush+0x34>
10010026:	889a      	ldrh	r2, [r3, #4]
10010028:	6819      	ldr	r1, [r3, #0]
1001002a:	4282      	cmp	r2, r0
1001002c:	d107      	bne.n	1001003e <internal_event_flush+0x2e>
1001002e:	2c00      	cmp	r4, #0
10010030:	d001      	beq.n	10010036 <internal_event_flush+0x26>
10010032:	6021      	str	r1, [r4, #0]
10010034:	e000      	b.n	10010038 <internal_event_flush+0x28>
10010036:	1c0e      	adds	r6, r1, #0
10010038:	601d      	str	r5, [r3, #0]
1001003a:	1c1d      	adds	r5, r3, #0
1001003c:	1c23      	adds	r3, r4, #0
1001003e:	1c1c      	adds	r4, r3, #0
10010040:	1c0b      	adds	r3, r1, #0
10010042:	e7ee      	b.n	10010022 <internal_event_flush+0x12>
10010044:	9b01      	ldr	r3, [sp, #4]
10010046:	603e      	str	r6, [r7, #0]
10010048:	601d      	str	r5, [r3, #0]
1001004a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
1001004c:	10019778 	.word	0x10019778
10010050:	1001977c 	.word	0x1001977c

10010054 <internal_conn_flush>:
10010054:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10010056:	4a12      	ldr	r2, [pc, #72]	; (100100a0 <internal_conn_flush+0x4c>)
10010058:	9000      	str	r0, [sp, #0]
1001005a:	6813      	ldr	r3, [r2, #0]
1001005c:	4811      	ldr	r0, [pc, #68]	; (100100a4 <internal_conn_flush+0x50>)
1001005e:	1c1f      	adds	r7, r3, #0
10010060:	2100      	movs	r1, #0
10010062:	4684      	mov	ip, r0
10010064:	6804      	ldr	r4, [r0, #0]
10010066:	9201      	str	r2, [sp, #4]
10010068:	2b00      	cmp	r3, #0
1001006a:	d014      	beq.n	10010096 <internal_conn_flush+0x42>
1001006c:	88d8      	ldrh	r0, [r3, #6]
1001006e:	9a00      	ldr	r2, [sp, #0]
10010070:	681d      	ldr	r5, [r3, #0]
10010072:	0a06      	lsrs	r6, r0, #8
10010074:	4296      	cmp	r6, r2
10010076:	d10b      	bne.n	10010090 <internal_conn_flush+0x3c>
10010078:	26fd      	movs	r6, #253	; 0xfd
1001007a:	4006      	ands	r6, r0
1001007c:	2e0c      	cmp	r6, #12
1001007e:	d107      	bne.n	10010090 <internal_conn_flush+0x3c>
10010080:	2900      	cmp	r1, #0
10010082:	d001      	beq.n	10010088 <internal_conn_flush+0x34>
10010084:	600d      	str	r5, [r1, #0]
10010086:	e000      	b.n	1001008a <internal_conn_flush+0x36>
10010088:	1c2f      	adds	r7, r5, #0
1001008a:	601c      	str	r4, [r3, #0]
1001008c:	1c1c      	adds	r4, r3, #0
1001008e:	1c0b      	adds	r3, r1, #0
10010090:	1c19      	adds	r1, r3, #0
10010092:	1c2b      	adds	r3, r5, #0
10010094:	e7e8      	b.n	10010068 <internal_conn_flush+0x14>
10010096:	9b01      	ldr	r3, [sp, #4]
10010098:	601f      	str	r7, [r3, #0]
1001009a:	4663      	mov	r3, ip
1001009c:	601c      	str	r4, [r3, #0]
1001009e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
100100a0:	10019778 	.word	0x10019778
100100a4:	1001977c 	.word	0x1001977c

100100a8 <at_ble_device_name_set>:
100100a8:	b530      	push	{r4, r5, lr}
100100aa:	23cf      	movs	r3, #207	; 0xcf
100100ac:	2800      	cmp	r0, #0
100100ae:	d010      	beq.n	100100d2 <at_ble_device_name_set+0x2a>
100100b0:	1e4a      	subs	r2, r1, #1
100100b2:	2a1f      	cmp	r2, #31
100100b4:	d80d      	bhi.n	100100d2 <at_ble_device_name_set+0x2a>
100100b6:	4a08      	ldr	r2, [pc, #32]	; (100100d8 <at_ble_device_name_set+0x30>)
100100b8:	1c13      	adds	r3, r2, #0
100100ba:	33aa      	adds	r3, #170	; 0xaa
100100bc:	8019      	strh	r1, [r3, #0]
100100be:	2300      	movs	r3, #0
100100c0:	1c1c      	adds	r4, r3, #0
100100c2:	5cc5      	ldrb	r5, [r0, r3]
100100c4:	34ac      	adds	r4, #172	; 0xac
100100c6:	3301      	adds	r3, #1
100100c8:	5515      	strb	r5, [r2, r4]
100100ca:	b2dc      	uxtb	r4, r3
100100cc:	428c      	cmp	r4, r1
100100ce:	d3f7      	bcc.n	100100c0 <at_ble_device_name_set+0x18>
100100d0:	2300      	movs	r3, #0
100100d2:	1c18      	adds	r0, r3, #0
100100d4:	bd30      	pop	{r4, r5, pc}
100100d6:	46c0      	nop			; (mov r8, r8)
100100d8:	1001a722 	.word	0x1001a722

100100dc <at_ble_addr_get>:
100100dc:	b510      	push	{r4, lr}
100100de:	1c04      	adds	r4, r0, #0
100100e0:	20cf      	movs	r0, #207	; 0xcf
100100e2:	2c00      	cmp	r4, #0
100100e4:	d006      	beq.n	100100f4 <at_ble_addr_get+0x18>
100100e6:	4b04      	ldr	r3, [pc, #16]	; (100100f8 <at_ble_addr_get+0x1c>)
100100e8:	38ce      	subs	r0, #206	; 0xce
100100ea:	1c21      	adds	r1, r4, #0
100100ec:	4798      	blx	r3
100100ee:	4b03      	ldr	r3, [pc, #12]	; (100100fc <at_ble_addr_get+0x20>)
100100f0:	791b      	ldrb	r3, [r3, #4]
100100f2:	7023      	strb	r3, [r4, #0]
100100f4:	bd10      	pop	{r4, pc}
100100f6:	46c0      	nop			; (mov r8, r8)
100100f8:	10011ffd 	.word	0x10011ffd
100100fc:	1001a722 	.word	0x1001a722

10010100 <at_ble_set_dev_config>:
10010100:	b5f0      	push	{r4, r5, r6, r7, lr}
10010102:	7906      	ldrb	r6, [r0, #4]
10010104:	b089      	sub	sp, #36	; 0x24
10010106:	25cf      	movs	r5, #207	; 0xcf
10010108:	2e03      	cmp	r6, #3
1001010a:	d838      	bhi.n	1001017e <at_ble_set_dev_config+0x7e>
1001010c:	7803      	ldrb	r3, [r0, #0]
1001010e:	3511      	adds	r5, #17
10010110:	2b0f      	cmp	r3, #15
10010112:	d834      	bhi.n	1001017e <at_ble_set_dev_config+0x7e>
10010114:	2380      	movs	r3, #128	; 0x80
10010116:	8c87      	ldrh	r7, [r0, #36]	; 0x24
10010118:	3d11      	subs	r5, #17
1001011a:	009b      	lsls	r3, r3, #2
1001011c:	429f      	cmp	r7, r3
1001011e:	d82e      	bhi.n	1001017e <at_ble_set_dev_config+0x7e>
10010120:	7fc5      	ldrb	r5, [r0, #31]
10010122:	7f83      	ldrb	r3, [r0, #30]
10010124:	01ad      	lsls	r5, r5, #6
10010126:	015b      	lsls	r3, r3, #5
10010128:	431d      	orrs	r5, r3
1001012a:	7ec3      	ldrb	r3, [r0, #27]
1001012c:	431d      	orrs	r5, r3
1001012e:	7f43      	ldrb	r3, [r0, #29]
10010130:	011b      	lsls	r3, r3, #4
10010132:	431d      	orrs	r5, r3
10010134:	7f03      	ldrb	r3, [r0, #28]
10010136:	009b      	lsls	r3, r3, #2
10010138:	431d      	orrs	r5, r3
1001013a:	4b12      	ldr	r3, [pc, #72]	; (10010184 <at_ble_set_dev_config+0x84>)
1001013c:	b2ed      	uxtb	r5, r5
1001013e:	711e      	strb	r6, [r3, #4]
10010140:	7903      	ldrb	r3, [r0, #4]
10010142:	3b02      	subs	r3, #2
10010144:	2b01      	cmp	r3, #1
10010146:	d801      	bhi.n	1001014c <at_ble_set_dev_config+0x4c>
10010148:	2302      	movs	r3, #2
1001014a:	7103      	strb	r3, [r0, #4]
1001014c:	1c04      	adds	r4, r0, #0
1001014e:	1c23      	adds	r3, r4, #0
10010150:	330b      	adds	r3, #11
10010152:	8861      	ldrh	r1, [r4, #2]
10010154:	9307      	str	r3, [sp, #28]
10010156:	7923      	ldrb	r3, [r4, #4]
10010158:	7800      	ldrb	r0, [r0, #0]
1001015a:	9300      	str	r3, [sp, #0]
1001015c:	9501      	str	r5, [sp, #4]
1001015e:	8c25      	ldrh	r5, [r4, #32]
10010160:	1d62      	adds	r2, r4, #5
10010162:	9502      	str	r5, [sp, #8]
10010164:	8c65      	ldrh	r5, [r4, #34]	; 0x22
10010166:	9b07      	ldr	r3, [sp, #28]
10010168:	9503      	str	r5, [sp, #12]
1001016a:	9704      	str	r7, [sp, #16]
1001016c:	4d06      	ldr	r5, [pc, #24]	; (10010188 <at_ble_set_dev_config+0x88>)
1001016e:	47a8      	blx	r5
10010170:	7126      	strb	r6, [r4, #4]
10010172:	1c05      	adds	r5, r0, #0
10010174:	1c21      	adds	r1, r4, #0
10010176:	4803      	ldr	r0, [pc, #12]	; (10010184 <at_ble_set_dev_config+0x84>)
10010178:	2226      	movs	r2, #38	; 0x26
1001017a:	4b04      	ldr	r3, [pc, #16]	; (1001018c <at_ble_set_dev_config+0x8c>)
1001017c:	4798      	blx	r3
1001017e:	1c28      	adds	r0, r5, #0
10010180:	b009      	add	sp, #36	; 0x24
10010182:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010184:	1001a722 	.word	0x1001a722
10010188:	10011ef5 	.word	0x10011ef5
1001018c:	100149c7 	.word	0x100149c7

10010190 <at_ble_init>:
10010190:	b5f0      	push	{r4, r5, r6, r7, lr}
10010192:	b087      	sub	sp, #28
10010194:	af03      	add	r7, sp, #12
10010196:	4954      	ldr	r1, [pc, #336]	; (100102e8 <at_ble_init+0x158>)
10010198:	220b      	movs	r2, #11
1001019a:	4b54      	ldr	r3, [pc, #336]	; (100102ec <at_ble_init+0x15c>)
1001019c:	1c04      	adds	r4, r0, #0
1001019e:	1c38      	adds	r0, r7, #0
100101a0:	4798      	blx	r3
100101a2:	2205      	movs	r2, #5
100101a4:	4b52      	ldr	r3, [pc, #328]	; (100102f0 <at_ble_init+0x160>)
100101a6:	2640      	movs	r6, #64	; 0x40
100101a8:	801a      	strh	r2, [r3, #0]
100101aa:	2300      	movs	r3, #0
100101ac:	4a51      	ldr	r2, [pc, #324]	; (100102f4 <at_ble_init+0x164>)
100101ae:	6013      	str	r3, [r2, #0]
100101b0:	4a51      	ldr	r2, [pc, #324]	; (100102f8 <at_ble_init+0x168>)
100101b2:	7013      	strb	r3, [r2, #0]
100101b4:	4a51      	ldr	r2, [pc, #324]	; (100102fc <at_ble_init+0x16c>)
100101b6:	7013      	strb	r3, [r2, #0]
100101b8:	4b51      	ldr	r3, [pc, #324]	; (10010300 <at_ble_init+0x170>)
100101ba:	4798      	blx	r3
100101bc:	4b51      	ldr	r3, [pc, #324]	; (10010304 <at_ble_init+0x174>)
100101be:	4798      	blx	r3
100101c0:	4b51      	ldr	r3, [pc, #324]	; (10010308 <at_ble_init+0x178>)
100101c2:	4798      	blx	r3
100101c4:	4b51      	ldr	r3, [pc, #324]	; (1001030c <at_ble_init+0x17c>)
100101c6:	4798      	blx	r3
100101c8:	2c00      	cmp	r4, #0
100101ca:	d100      	bne.n	100101ce <at_ble_init+0x3e>
100101cc:	e089      	b.n	100102e2 <at_ble_init+0x152>
100101ce:	68a3      	ldr	r3, [r4, #8]
100101d0:	2b00      	cmp	r3, #0
100101d2:	d100      	bne.n	100101d6 <at_ble_init+0x46>
100101d4:	e085      	b.n	100102e2 <at_ble_init+0x152>
100101d6:	6923      	ldr	r3, [r4, #16]
100101d8:	2b00      	cmp	r3, #0
100101da:	d100      	bne.n	100101de <at_ble_init+0x4e>
100101dc:	e081      	b.n	100102e2 <at_ble_init+0x152>
100101de:	6820      	ldr	r0, [r4, #0]
100101e0:	2800      	cmp	r0, #0
100101e2:	d102      	bne.n	100101ea <at_ble_init+0x5a>
100101e4:	6863      	ldr	r3, [r4, #4]
100101e6:	2b00      	cmp	r3, #0
100101e8:	d17b      	bne.n	100102e2 <at_ble_init+0x152>
100101ea:	4b49      	ldr	r3, [pc, #292]	; (10010310 <at_ble_init+0x180>)
100101ec:	6861      	ldr	r1, [r4, #4]
100101ee:	4798      	blx	r3
100101f0:	4b48      	ldr	r3, [pc, #288]	; (10010314 <at_ble_init+0x184>)
100101f2:	4798      	blx	r3
100101f4:	2801      	cmp	r0, #1
100101f6:	d901      	bls.n	100101fc <at_ble_init+0x6c>
100101f8:	26e2      	movs	r6, #226	; 0xe2
100101fa:	e072      	b.n	100102e2 <at_ble_init+0x152>
100101fc:	4846      	ldr	r0, [pc, #280]	; (10010318 <at_ble_init+0x188>)
100101fe:	4b47      	ldr	r3, [pc, #284]	; (1001031c <at_ble_init+0x18c>)
10010200:	4798      	blx	r3
10010202:	2800      	cmp	r0, #0
10010204:	d1f8      	bne.n	100101f8 <at_ble_init+0x68>
10010206:	1c20      	adds	r0, r4, #0
10010208:	4b45      	ldr	r3, [pc, #276]	; (10010320 <at_ble_init+0x190>)
1001020a:	4798      	blx	r3
1001020c:	68e0      	ldr	r0, [r4, #12]
1001020e:	68a1      	ldr	r1, [r4, #8]
10010210:	4b44      	ldr	r3, [pc, #272]	; (10010324 <at_ble_init+0x194>)
10010212:	4798      	blx	r3
10010214:	466b      	mov	r3, sp
10010216:	2201      	movs	r2, #1
10010218:	1cdc      	adds	r4, r3, #3
1001021a:	1c20      	adds	r0, r4, #0
1001021c:	a901      	add	r1, sp, #4
1001021e:	4252      	negs	r2, r2
10010220:	4b41      	ldr	r3, [pc, #260]	; (10010328 <at_ble_init+0x198>)
10010222:	4798      	blx	r3
10010224:	2800      	cmp	r0, #0
10010226:	d102      	bne.n	1001022e <at_ble_init+0x9e>
10010228:	7823      	ldrb	r3, [r4, #0]
1001022a:	2b39      	cmp	r3, #57	; 0x39
1001022c:	d1f2      	bne.n	10010214 <at_ble_init+0x84>
1001022e:	4b3f      	ldr	r3, [pc, #252]	; (1001032c <at_ble_init+0x19c>)
10010230:	4798      	blx	r3
10010232:	1e06      	subs	r6, r0, #0
10010234:	d155      	bne.n	100102e2 <at_ble_init+0x152>
10010236:	1c03      	adds	r3, r0, #0
10010238:	2101      	movs	r1, #1
1001023a:	4a3d      	ldr	r2, [pc, #244]	; (10010330 <at_ble_init+0x1a0>)
1001023c:	4249      	negs	r1, r1
1001023e:	189a      	adds	r2, r3, r2
10010240:	3312      	adds	r3, #18
10010242:	8151      	strh	r1, [r2, #10]
10010244:	2b90      	cmp	r3, #144	; 0x90
10010246:	d1f7      	bne.n	10010238 <at_ble_init+0xa8>
10010248:	4c3a      	ldr	r4, [pc, #232]	; (10010334 <at_ble_init+0x1a4>)
1001024a:	3b81      	subs	r3, #129	; 0x81
1001024c:	7023      	strb	r3, [r4, #0]
1001024e:	4b3a      	ldr	r3, [pc, #232]	; (10010338 <at_ble_init+0x1a8>)
10010250:	4a3a      	ldr	r2, [pc, #232]	; (1001033c <at_ble_init+0x1ac>)
10010252:	8063      	strh	r3, [r4, #2]
10010254:	2300      	movs	r3, #0
10010256:	7123      	strb	r3, [r4, #4]
10010258:	3301      	adds	r3, #1
1001025a:	1e58      	subs	r0, r3, #1
1001025c:	0119      	lsls	r1, r3, #4
1001025e:	4301      	orrs	r1, r0
10010260:	3302      	adds	r3, #2
10010262:	7011      	strb	r1, [r2, #0]
10010264:	3201      	adds	r2, #1
10010266:	2b21      	cmp	r3, #33	; 0x21
10010268:	d1f7      	bne.n	1001025a <at_ble_init+0xca>
1001026a:	33e0      	adds	r3, #224	; 0xe0
1001026c:	33ff      	adds	r3, #255	; 0xff
1001026e:	84a3      	strh	r3, [r4, #36]	; 0x24
10010270:	1c23      	adds	r3, r4, #0
10010272:	2500      	movs	r5, #0
10010274:	3373      	adds	r3, #115	; 0x73
10010276:	701d      	strb	r5, [r3, #0]
10010278:	1c23      	adds	r3, r4, #0
1001027a:	3372      	adds	r3, #114	; 0x72
1001027c:	701d      	strb	r5, [r3, #0]
1001027e:	1c23      	adds	r3, r4, #0
10010280:	3376      	adds	r3, #118	; 0x76
10010282:	701d      	strb	r5, [r3, #0]
10010284:	1c23      	adds	r3, r4, #0
10010286:	33cc      	adds	r3, #204	; 0xcc
10010288:	801d      	strh	r5, [r3, #0]
1001028a:	1c22      	adds	r2, r4, #0
1001028c:	23a0      	movs	r3, #160	; 0xa0
1001028e:	32d0      	adds	r2, #208	; 0xd0
10010290:	005b      	lsls	r3, r3, #1
10010292:	8013      	strh	r3, [r2, #0]
10010294:	1c22      	adds	r2, r4, #0
10010296:	32ce      	adds	r2, #206	; 0xce
10010298:	8013      	strh	r3, [r2, #0]
1001029a:	1c23      	adds	r3, r4, #0
1001029c:	33d2      	adds	r3, #210	; 0xd2
1001029e:	801d      	strh	r5, [r3, #0]
100102a0:	22fa      	movs	r2, #250	; 0xfa
100102a2:	1c23      	adds	r3, r4, #0
100102a4:	0052      	lsls	r2, r2, #1
100102a6:	33d4      	adds	r3, #212	; 0xd4
100102a8:	801a      	strh	r2, [r3, #0]
100102aa:	1c23      	adds	r3, r4, #0
100102ac:	33d6      	adds	r3, #214	; 0xd6
100102ae:	701d      	strb	r5, [r3, #0]
100102b0:	1c20      	adds	r0, r4, #0
100102b2:	4b23      	ldr	r3, [pc, #140]	; (10010340 <at_ble_init+0x1b0>)
100102b4:	76e5      	strb	r5, [r4, #27]
100102b6:	7725      	strb	r5, [r4, #28]
100102b8:	7765      	strb	r5, [r4, #29]
100102ba:	77a5      	strb	r5, [r4, #30]
100102bc:	77e5      	strb	r5, [r4, #31]
100102be:	8425      	strh	r5, [r4, #32]
100102c0:	8465      	strh	r5, [r4, #34]	; 0x22
100102c2:	4798      	blx	r3
100102c4:	1c23      	adds	r3, r4, #0
100102c6:	2207      	movs	r2, #7
100102c8:	3374      	adds	r3, #116	; 0x74
100102ca:	701a      	strb	r2, [r3, #0]
100102cc:	1c23      	adds	r3, r4, #0
100102ce:	3204      	adds	r2, #4
100102d0:	33aa      	adds	r3, #170	; 0xaa
100102d2:	801a      	strh	r2, [r3, #0]
100102d4:	1c2b      	adds	r3, r5, #0
100102d6:	5d7a      	ldrb	r2, [r7, r5]
100102d8:	33ac      	adds	r3, #172	; 0xac
100102da:	3501      	adds	r5, #1
100102dc:	54e2      	strb	r2, [r4, r3]
100102de:	2d0b      	cmp	r5, #11
100102e0:	d1f8      	bne.n	100102d4 <at_ble_init+0x144>
100102e2:	1c30      	adds	r0, r6, #0
100102e4:	b007      	add	sp, #28
100102e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100102e8:	10017acc 	.word	0x10017acc
100102ec:	100149c7 	.word	0x100149c7
100102f0:	1001a690 	.word	0x1001a690
100102f4:	10019828 	.word	0x10019828
100102f8:	10019788 	.word	0x10019788
100102fc:	10017cf4 	.word	0x10017cf4
10010300:	10012945 	.word	0x10012945
10010304:	10010601 	.word	0x10010601
10010308:	10010c61 	.word	0x10010c61
1001030c:	10010f15 	.word	0x10010f15
10010310:	10010c9d 	.word	0x10010c9d
10010314:	1000ecc1 	.word	0x1000ecc1
10010318:	10011215 	.word	0x10011215
1001031c:	1000ef05 	.word	0x1000ef05
10010320:	100112bd 	.word	0x100112bd
10010324:	1000f87d 	.word	0x1000f87d
10010328:	1000f939 	.word	0x1000f939
1001032c:	10011e85 	.word	0x10011e85
10010330:	1001a692 	.word	0x1001a692
10010334:	1001a722 	.word	0x1001a722
10010338:	00003a98 	.word	0x00003a98
1001033c:	1001a72d 	.word	0x1001a72d
10010340:	10010101 	.word	0x10010101

10010344 <at_ble_addr_set>:
10010344:	b538      	push	{r3, r4, r5, lr}
10010346:	1c45      	adds	r5, r0, #1
10010348:	1c03      	adds	r3, r0, #0
1001034a:	20cf      	movs	r0, #207	; 0xcf
1001034c:	2d00      	cmp	r5, #0
1001034e:	d018      	beq.n	10010382 <at_ble_addr_set+0x3e>
10010350:	781a      	ldrb	r2, [r3, #0]
10010352:	2a03      	cmp	r2, #3
10010354:	d815      	bhi.n	10010382 <at_ble_addr_set+0x3e>
10010356:	2a01      	cmp	r2, #1
10010358:	d102      	bne.n	10010360 <at_ble_addr_set+0x1c>
1001035a:	785a      	ldrb	r2, [r3, #1]
1001035c:	2a00      	cmp	r2, #0
1001035e:	d010      	beq.n	10010382 <at_ble_addr_set+0x3e>
10010360:	1c1c      	adds	r4, r3, #0
10010362:	1c29      	adds	r1, r5, #0
10010364:	2206      	movs	r2, #6
10010366:	4b07      	ldr	r3, [pc, #28]	; (10010384 <at_ble_addr_set+0x40>)
10010368:	4807      	ldr	r0, [pc, #28]	; (10010388 <at_ble_addr_set+0x44>)
1001036a:	4798      	blx	r3
1001036c:	7823      	ldrb	r3, [r4, #0]
1001036e:	4807      	ldr	r0, [pc, #28]	; (1001038c <at_ble_addr_set+0x48>)
10010370:	7103      	strb	r3, [r0, #4]
10010372:	4b07      	ldr	r3, [pc, #28]	; (10010390 <at_ble_addr_set+0x4c>)
10010374:	4798      	blx	r3
10010376:	7823      	ldrb	r3, [r4, #0]
10010378:	2b00      	cmp	r3, #0
1001037a:	d102      	bne.n	10010382 <at_ble_addr_set+0x3e>
1001037c:	1c28      	adds	r0, r5, #0
1001037e:	4b05      	ldr	r3, [pc, #20]	; (10010394 <at_ble_addr_set+0x50>)
10010380:	4798      	blx	r3
10010382:	bd38      	pop	{r3, r4, r5, pc}
10010384:	100149c7 	.word	0x100149c7
10010388:	1001a727 	.word	0x1001a727
1001038c:	1001a722 	.word	0x1001a722
10010390:	10010101 	.word	0x10010101
10010394:	10011341 	.word	0x10011341

10010398 <at_ble_adv_data_set>:
10010398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1001039a:	4684      	mov	ip, r0
1001039c:	1c0f      	adds	r7, r1, #0
1001039e:	1c16      	adds	r6, r2, #0
100103a0:	1c1c      	adds	r4, r3, #0
100103a2:	2800      	cmp	r0, #0
100103a4:	d102      	bne.n	100103ac <at_ble_adv_data_set+0x14>
100103a6:	20e2      	movs	r0, #226	; 0xe2
100103a8:	2a00      	cmp	r2, #0
100103aa:	d02b      	beq.n	10010404 <at_ble_adv_data_set+0x6c>
100103ac:	20cf      	movs	r0, #207	; 0xcf
100103ae:	2f1f      	cmp	r7, #31
100103b0:	d828      	bhi.n	10010404 <at_ble_adv_data_set+0x6c>
100103b2:	2c1f      	cmp	r4, #31
100103b4:	d826      	bhi.n	10010404 <at_ble_adv_data_set+0x6c>
100103b6:	4663      	mov	r3, ip
100103b8:	2b00      	cmp	r3, #0
100103ba:	d00e      	beq.n	100103da <at_ble_adv_data_set+0x42>
100103bc:	4812      	ldr	r0, [pc, #72]	; (10010408 <at_ble_adv_data_set+0x70>)
100103be:	4d13      	ldr	r5, [pc, #76]	; (1001040c <at_ble_adv_data_set+0x74>)
100103c0:	2f00      	cmp	r7, #0
100103c2:	d104      	bne.n	100103ce <at_ble_adv_data_set+0x36>
100103c4:	1c39      	adds	r1, r7, #0
100103c6:	221f      	movs	r2, #31
100103c8:	4b11      	ldr	r3, [pc, #68]	; (10010410 <at_ble_adv_data_set+0x78>)
100103ca:	4798      	blx	r3
100103cc:	e003      	b.n	100103d6 <at_ble_adv_data_set+0x3e>
100103ce:	4661      	mov	r1, ip
100103d0:	1c3a      	adds	r2, r7, #0
100103d2:	4b10      	ldr	r3, [pc, #64]	; (10010414 <at_ble_adv_data_set+0x7c>)
100103d4:	4798      	blx	r3
100103d6:	3572      	adds	r5, #114	; 0x72
100103d8:	702f      	strb	r7, [r5, #0]
100103da:	1e30      	subs	r0, r6, #0
100103dc:	d012      	beq.n	10010404 <at_ble_adv_data_set+0x6c>
100103de:	4d0b      	ldr	r5, [pc, #44]	; (1001040c <at_ble_adv_data_set+0x74>)
100103e0:	480d      	ldr	r0, [pc, #52]	; (10010418 <at_ble_adv_data_set+0x80>)
100103e2:	2c00      	cmp	r4, #0
100103e4:	d107      	bne.n	100103f6 <at_ble_adv_data_set+0x5e>
100103e6:	1c21      	adds	r1, r4, #0
100103e8:	221f      	movs	r2, #31
100103ea:	4b09      	ldr	r3, [pc, #36]	; (10010410 <at_ble_adv_data_set+0x78>)
100103ec:	3573      	adds	r5, #115	; 0x73
100103ee:	4798      	blx	r3
100103f0:	702c      	strb	r4, [r5, #0]
100103f2:	1c20      	adds	r0, r4, #0
100103f4:	e006      	b.n	10010404 <at_ble_adv_data_set+0x6c>
100103f6:	1c31      	adds	r1, r6, #0
100103f8:	1c22      	adds	r2, r4, #0
100103fa:	4b06      	ldr	r3, [pc, #24]	; (10010414 <at_ble_adv_data_set+0x7c>)
100103fc:	4798      	blx	r3
100103fe:	2000      	movs	r0, #0
10010400:	3573      	adds	r5, #115	; 0x73
10010402:	702c      	strb	r4, [r5, #0]
10010404:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10010406:	46c0      	nop			; (mov r8, r8)
10010408:	1001a756 	.word	0x1001a756
1001040c:	1001a722 	.word	0x1001a722
10010410:	100149d9 	.word	0x100149d9
10010414:	100149c7 	.word	0x100149c7
10010418:	1001a775 	.word	0x1001a775

1001041c <at_ble_adv_start>:
1001041c:	b5f0      	push	{r4, r5, r6, r7, lr}
1001041e:	b091      	sub	sp, #68	; 0x44
10010420:	1c1f      	adds	r7, r3, #0
10010422:	ab16      	add	r3, sp, #88	; 0x58
10010424:	881d      	ldrh	r5, [r3, #0]
10010426:	ab17      	add	r3, sp, #92	; 0x5c
10010428:	881b      	ldrh	r3, [r3, #0]
1001042a:	910d      	str	r1, [sp, #52]	; 0x34
1001042c:	930e      	str	r3, [sp, #56]	; 0x38
1001042e:	ab18      	add	r3, sp, #96	; 0x60
10010430:	781b      	ldrb	r3, [r3, #0]
10010432:	1c04      	adds	r4, r0, #0
10010434:	930f      	str	r3, [sp, #60]	; 0x3c
10010436:	4b42      	ldr	r3, [pc, #264]	; (10010540 <at_ble_adv_start+0x124>)
10010438:	1c16      	adds	r6, r2, #0
1001043a:	3373      	adds	r3, #115	; 0x73
1001043c:	781b      	ldrb	r3, [r3, #0]
1001043e:	20cf      	movs	r0, #207	; 0xcf
10010440:	930c      	str	r3, [sp, #48]	; 0x30
10010442:	2c01      	cmp	r4, #1
10010444:	d103      	bne.n	1001044e <at_ble_adv_start+0x32>
10010446:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10010448:	2b00      	cmp	r3, #0
1001044a:	d176      	bne.n	1001053a <at_ble_adv_start+0x11e>
1001044c:	e024      	b.n	10010498 <at_ble_adv_start+0x7c>
1001044e:	2c04      	cmp	r4, #4
10010450:	d873      	bhi.n	1001053a <at_ble_adv_start+0x11e>
10010452:	2380      	movs	r3, #128	; 0x80
10010454:	01db      	lsls	r3, r3, #7
10010456:	429d      	cmp	r5, r3
10010458:	d86f      	bhi.n	1001053a <at_ble_adv_start+0x11e>
1001045a:	2c00      	cmp	r4, #0
1001045c:	d102      	bne.n	10010464 <at_ble_adv_start+0x48>
1001045e:	2d1f      	cmp	r5, #31
10010460:	d96b      	bls.n	1001053a <at_ble_adv_start+0x11e>
10010462:	e003      	b.n	1001046c <at_ble_adv_start+0x50>
10010464:	2d9f      	cmp	r5, #159	; 0x9f
10010466:	d801      	bhi.n	1001046c <at_ble_adv_start+0x50>
10010468:	2c01      	cmp	r4, #1
1001046a:	d166      	bne.n	1001053a <at_ble_adv_start+0x11e>
1001046c:	2f00      	cmp	r7, #0
1001046e:	d009      	beq.n	10010484 <at_ble_adv_start+0x68>
10010470:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10010472:	20cf      	movs	r0, #207	; 0xcf
10010474:	3b01      	subs	r3, #1
10010476:	2b01      	cmp	r3, #1
10010478:	d95f      	bls.n	1001053a <at_ble_adv_start+0x11e>
1001047a:	2c01      	cmp	r4, #1
1001047c:	d102      	bne.n	10010484 <at_ble_adv_start+0x68>
1001047e:	2d00      	cmp	r5, #0
10010480:	d100      	bne.n	10010484 <at_ble_adv_start+0x68>
10010482:	3520      	adds	r5, #32
10010484:	4b2f      	ldr	r3, [pc, #188]	; (10010544 <at_ble_adv_start+0x128>)
10010486:	4798      	blx	r3
10010488:	1c01      	adds	r1, r0, #0
1001048a:	2e00      	cmp	r6, #0
1001048c:	d043      	beq.n	10010516 <at_ble_adv_start+0xfa>
1001048e:	7833      	ldrb	r3, [r6, #0]
10010490:	1e60      	subs	r0, r4, #1
10010492:	2b00      	cmp	r3, #0
10010494:	d109      	bne.n	100104aa <at_ble_adv_start+0x8e>
10010496:	e03b      	b.n	10010510 <at_ble_adv_start+0xf4>
10010498:	2380      	movs	r3, #128	; 0x80
1001049a:	01db      	lsls	r3, r3, #7
1001049c:	429d      	cmp	r5, r3
1001049e:	d84c      	bhi.n	1001053a <at_ble_adv_start+0x11e>
100104a0:	2e00      	cmp	r6, #0
100104a2:	d04a      	beq.n	1001053a <at_ble_adv_start+0x11e>
100104a4:	2f00      	cmp	r7, #0
100104a6:	d1e3      	bne.n	10010470 <at_ble_adv_start+0x54>
100104a8:	e02b      	b.n	10010502 <at_ble_adv_start+0xe6>
100104aa:	2301      	movs	r3, #1
100104ac:	2803      	cmp	r0, #3
100104ae:	d93a      	bls.n	10010526 <at_ble_adv_start+0x10a>
100104b0:	200d      	movs	r0, #13
100104b2:	1c72      	adds	r2, r6, #1
100104b4:	e002      	b.n	100104bc <at_ble_adv_start+0xa0>
100104b6:	200e      	movs	r0, #14
100104b8:	1e32      	subs	r2, r6, #0
100104ba:	d1fa      	bne.n	100104b2 <at_ble_adv_start+0x96>
100104bc:	4c20      	ldr	r4, [pc, #128]	; (10010540 <at_ble_adv_start+0x124>)
100104be:	3474      	adds	r4, #116	; 0x74
100104c0:	7826      	ldrb	r6, [r4, #0]
100104c2:	2407      	movs	r4, #7
100104c4:	2e00      	cmp	r6, #0
100104c6:	d000      	beq.n	100104ca <at_ble_adv_start+0xae>
100104c8:	1c34      	adds	r4, r6, #0
100104ca:	9200      	str	r2, [sp, #0]
100104cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
100104ce:	9403      	str	r4, [sp, #12]
100104d0:	9204      	str	r2, [sp, #16]
100104d2:	4a1b      	ldr	r2, [pc, #108]	; (10010540 <at_ble_adv_start+0x124>)
100104d4:	9501      	str	r5, [sp, #4]
100104d6:	9502      	str	r5, [sp, #8]
100104d8:	9705      	str	r7, [sp, #20]
100104da:	3272      	adds	r2, #114	; 0x72
100104dc:	7812      	ldrb	r2, [r2, #0]
100104de:	9c0e      	ldr	r4, [sp, #56]	; 0x38
100104e0:	9206      	str	r2, [sp, #24]
100104e2:	4a19      	ldr	r2, [pc, #100]	; (10010548 <at_ble_adv_start+0x12c>)
100104e4:	9207      	str	r2, [sp, #28]
100104e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
100104e8:	9208      	str	r2, [sp, #32]
100104ea:	4a18      	ldr	r2, [pc, #96]	; (1001054c <at_ble_adv_start+0x130>)
100104ec:	9209      	str	r2, [sp, #36]	; 0x24
100104ee:	2264      	movs	r2, #100	; 0x64
100104f0:	4362      	muls	r2, r4
100104f2:	b292      	uxth	r2, r2
100104f4:	920a      	str	r2, [sp, #40]	; 0x28
100104f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
100104f8:	4c15      	ldr	r4, [pc, #84]	; (10010550 <at_ble_adv_start+0x134>)
100104fa:	920b      	str	r2, [sp, #44]	; 0x2c
100104fc:	4a15      	ldr	r2, [pc, #84]	; (10010554 <at_ble_adv_start+0x138>)
100104fe:	47a0      	blx	r4
10010500:	e01b      	b.n	1001053a <at_ble_adv_start+0x11e>
10010502:	2d00      	cmp	r5, #0
10010504:	d1be      	bne.n	10010484 <at_ble_adv_start+0x68>
10010506:	4b0f      	ldr	r3, [pc, #60]	; (10010544 <at_ble_adv_start+0x128>)
10010508:	4798      	blx	r3
1001050a:	2520      	movs	r5, #32
1001050c:	1c01      	adds	r1, r0, #0
1001050e:	e7be      	b.n	1001048e <at_ble_adv_start+0x72>
10010510:	2803      	cmp	r0, #3
10010512:	d8cd      	bhi.n	100104b0 <at_ble_adv_start+0x94>
10010514:	e006      	b.n	10010524 <at_ble_adv_start+0x108>
10010516:	1e60      	subs	r0, r4, #1
10010518:	2803      	cmp	r0, #3
1001051a:	d903      	bls.n	10010524 <at_ble_adv_start+0x108>
1001051c:	1c33      	adds	r3, r6, #0
1001051e:	200d      	movs	r0, #13
10010520:	1c32      	adds	r2, r6, #0
10010522:	e7cb      	b.n	100104bc <at_ble_adv_start+0xa0>
10010524:	2300      	movs	r3, #0
10010526:	f002 fb7f 	bl	10012c28 <__gnu_thumb1_case_sqi>
1001052a:	06c6      	.short	0x06c6
1001052c:	0204      	.short	0x0204
1001052e:	200f      	movs	r0, #15
10010530:	e7c2      	b.n	100104b8 <at_ble_adv_start+0x9c>
10010532:	2200      	movs	r2, #0
10010534:	920c      	str	r2, [sp, #48]	; 0x30
10010536:	200c      	movs	r0, #12
10010538:	e7be      	b.n	100104b8 <at_ble_adv_start+0x9c>
1001053a:	b011      	add	sp, #68	; 0x44
1001053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001053e:	46c0      	nop			; (mov r8, r8)
10010540:	1001a722 	.word	0x1001a722
10010544:	100123d1 	.word	0x100123d1
10010548:	1001a756 	.word	0x1001a756
1001054c:	1001a775 	.word	0x1001a775
10010550:	100122b1 	.word	0x100122b1
10010554:	00003a98 	.word	0x00003a98

10010558 <at_ble_adv_stop>:
10010558:	b508      	push	{r3, lr}
1001055a:	4b01      	ldr	r3, [pc, #4]	; (10010560 <at_ble_adv_stop+0x8>)
1001055c:	4798      	blx	r3
1001055e:	bd08      	pop	{r3, pc}
10010560:	100120dd 	.word	0x100120dd

10010564 <at_ble_scan_stop>:
10010564:	b510      	push	{r4, lr}
10010566:	4b05      	ldr	r3, [pc, #20]	; (1001057c <at_ble_scan_stop+0x18>)
10010568:	4798      	blx	r3
1001056a:	1e04      	subs	r4, r0, #0
1001056c:	d103      	bne.n	10010576 <at_ble_scan_stop+0x12>
1001056e:	20d1      	movs	r0, #209	; 0xd1
10010570:	4b03      	ldr	r3, [pc, #12]	; (10010580 <at_ble_scan_stop+0x1c>)
10010572:	0100      	lsls	r0, r0, #4
10010574:	4798      	blx	r3
10010576:	1c20      	adds	r0, r4, #0
10010578:	bd10      	pop	{r4, pc}
1001057a:	46c0      	nop			; (mov r8, r8)
1001057c:	100120dd 	.word	0x100120dd
10010580:	10010011 	.word	0x10010011

10010584 <at_ble_disconnect>:
10010584:	b538      	push	{r3, r4, r5, lr}
10010586:	1c04      	adds	r4, r0, #0
10010588:	4b04      	ldr	r3, [pc, #16]	; (1001059c <at_ble_disconnect+0x18>)
1001058a:	1c08      	adds	r0, r1, #0
1001058c:	1c21      	adds	r1, r4, #0
1001058e:	4798      	blx	r3
10010590:	1c05      	adds	r5, r0, #0
10010592:	4b03      	ldr	r3, [pc, #12]	; (100105a0 <at_ble_disconnect+0x1c>)
10010594:	1c20      	adds	r0, r4, #0
10010596:	4798      	blx	r3
10010598:	1c28      	adds	r0, r5, #0
1001059a:	bd38      	pop	{r3, r4, r5, pc}
1001059c:	10011755 	.word	0x10011755
100105a0:	10010055 	.word	0x10010055

100105a4 <at_ble_conn_update_reply>:
100105a4:	b510      	push	{r4, lr}
100105a6:	4c01      	ldr	r4, [pc, #4]	; (100105ac <at_ble_conn_update_reply+0x8>)
100105a8:	47a0      	blx	r4
100105aa:	bd10      	pop	{r4, pc}
100105ac:	10011c45 	.word	0x10011c45

100105b0 <at_ble_random_address_resolve>:
100105b0:	b510      	push	{r4, lr}
100105b2:	23cf      	movs	r3, #207	; 0xcf
100105b4:	2800      	cmp	r0, #0
100105b6:	d00a      	beq.n	100105ce <at_ble_random_address_resolve+0x1e>
100105b8:	2900      	cmp	r1, #0
100105ba:	d008      	beq.n	100105ce <at_ble_random_address_resolve+0x1e>
100105bc:	2a00      	cmp	r2, #0
100105be:	d006      	beq.n	100105ce <at_ble_random_address_resolve+0x1e>
100105c0:	780c      	ldrb	r4, [r1, #0]
100105c2:	2c02      	cmp	r4, #2
100105c4:	d103      	bne.n	100105ce <at_ble_random_address_resolve+0x1e>
100105c6:	4b03      	ldr	r3, [pc, #12]	; (100105d4 <at_ble_random_address_resolve+0x24>)
100105c8:	3101      	adds	r1, #1
100105ca:	4798      	blx	r3
100105cc:	2300      	movs	r3, #0
100105ce:	1c18      	adds	r0, r3, #0
100105d0:	bd10      	pop	{r4, pc}
100105d2:	46c0      	nop			; (mov r8, r8)
100105d4:	10012471 	.word	0x10012471

100105d8 <at_ble_uuid_type2len>:
100105d8:	23cf      	movs	r3, #207	; 0xcf
100105da:	2802      	cmp	r0, #2
100105dc:	d801      	bhi.n	100105e2 <at_ble_uuid_type2len+0xa>
100105de:	4b02      	ldr	r3, [pc, #8]	; (100105e8 <at_ble_uuid_type2len+0x10>)
100105e0:	5c1b      	ldrb	r3, [r3, r0]
100105e2:	1c18      	adds	r0, r3, #0
100105e4:	4770      	bx	lr
100105e6:	46c0      	nop			; (mov r8, r8)
100105e8:	10017ad7 	.word	0x10017ad7

100105ec <at_ble_uuid_len2type>:
100105ec:	1e83      	subs	r3, r0, #2
100105ee:	b2db      	uxtb	r3, r3
100105f0:	2003      	movs	r0, #3
100105f2:	2b0e      	cmp	r3, #14
100105f4:	d801      	bhi.n	100105fa <at_ble_uuid_len2type+0xe>
100105f6:	4a01      	ldr	r2, [pc, #4]	; (100105fc <at_ble_uuid_len2type+0x10>)
100105f8:	5cd0      	ldrb	r0, [r2, r3]
100105fa:	4770      	bx	lr
100105fc:	10017ada 	.word	0x10017ada

10010600 <init_gatt_client_module>:
10010600:	2200      	movs	r2, #0
10010602:	4b01      	ldr	r3, [pc, #4]	; (10010608 <init_gatt_client_module+0x8>)
10010604:	801a      	strh	r2, [r3, #0]
10010606:	4770      	bx	lr
10010608:	10019780 	.word	0x10019780

1001060c <db_searchATT>:
1001060c:	b570      	push	{r4, r5, r6, lr}
1001060e:	1c05      	adds	r5, r0, #0
10010610:	2400      	movs	r4, #0
10010612:	4b0c      	ldr	r3, [pc, #48]	; (10010644 <db_searchATT+0x38>)
10010614:	6819      	ldr	r1, [r3, #0]
10010616:	4b0c      	ldr	r3, [pc, #48]	; (10010648 <db_searchATT+0x3c>)
10010618:	681e      	ldr	r6, [r3, #0]
1001061a:	428c      	cmp	r4, r1
1001061c:	dc10      	bgt.n	10010640 <db_searchATT+0x34>
1001061e:	200c      	movs	r0, #12
10010620:	1863      	adds	r3, r4, r1
10010622:	0fda      	lsrs	r2, r3, #31
10010624:	18d3      	adds	r3, r2, r3
10010626:	1c02      	adds	r2, r0, #0
10010628:	105b      	asrs	r3, r3, #1
1001062a:	435a      	muls	r2, r3
1001062c:	18b0      	adds	r0, r6, r2
1001062e:	8802      	ldrh	r2, [r0, #0]
10010630:	42aa      	cmp	r2, r5
10010632:	d201      	bcs.n	10010638 <db_searchATT+0x2c>
10010634:	1e59      	subs	r1, r3, #1
10010636:	e7f0      	b.n	1001061a <db_searchATT+0xe>
10010638:	42aa      	cmp	r2, r5
1001063a:	d902      	bls.n	10010642 <db_searchATT+0x36>
1001063c:	1c5c      	adds	r4, r3, #1
1001063e:	e7ec      	b.n	1001061a <db_searchATT+0xe>
10010640:	2000      	movs	r0, #0
10010642:	bd70      	pop	{r4, r5, r6, pc}
10010644:	10019794 	.word	0x10019794
10010648:	1001978c 	.word	0x1001978c

1001064c <att_permissions>:
1001064c:	b530      	push	{r4, r5, lr}
1001064e:	2403      	movs	r4, #3
10010650:	1c05      	adds	r5, r0, #0
10010652:	2301      	movs	r3, #1
10010654:	4025      	ands	r5, r4
10010656:	42a5      	cmp	r5, r4
10010658:	d009      	beq.n	1001066e <att_permissions+0x22>
1001065a:	1c23      	adds	r3, r4, #0
1001065c:	1924      	adds	r4, r4, r4
1001065e:	4220      	tst	r0, r4
10010660:	d105      	bne.n	1001066e <att_permissions+0x22>
10010662:	3b02      	subs	r3, #2
10010664:	4218      	tst	r0, r3
10010666:	d102      	bne.n	1001066e <att_permissions+0x22>
10010668:	1e4b      	subs	r3, r1, #1
1001066a:	4199      	sbcs	r1, r3
1001066c:	b28b      	uxth	r3, r1
1001066e:	2130      	movs	r1, #48	; 0x30
10010670:	4001      	ands	r1, r0
10010672:	2930      	cmp	r1, #48	; 0x30
10010674:	d007      	beq.n	10010686 <att_permissions+0x3a>
10010676:	0641      	lsls	r1, r0, #25
10010678:	d401      	bmi.n	1001067e <att_permissions+0x32>
1001067a:	0681      	lsls	r1, r0, #26
1001067c:	d501      	bpl.n	10010682 <att_permissions+0x36>
1001067e:	4807      	ldr	r0, [pc, #28]	; (1001069c <att_permissions+0x50>)
10010680:	e009      	b.n	10010696 <att_permissions+0x4a>
10010682:	06c1      	lsls	r1, r0, #27
10010684:	d501      	bpl.n	1001068a <att_permissions+0x3e>
10010686:	4806      	ldr	r0, [pc, #24]	; (100106a0 <att_permissions+0x54>)
10010688:	e005      	b.n	10010696 <att_permissions+0x4a>
1001068a:	2a00      	cmp	r2, #0
1001068c:	d001      	beq.n	10010692 <att_permissions+0x46>
1001068e:	2204      	movs	r2, #4
10010690:	4313      	orrs	r3, r2
10010692:	2080      	movs	r0, #128	; 0x80
10010694:	0180      	lsls	r0, r0, #6
10010696:	4318      	orrs	r0, r3
10010698:	bd30      	pop	{r4, r5, pc}
1001069a:	46c0      	nop			; (mov r8, r8)
1001069c:	0000200c 	.word	0x0000200c
100106a0:	00002004 	.word	0x00002004

100106a4 <char_permissions>:
100106a4:	b530      	push	{r4, r5, lr}
100106a6:	2300      	movs	r3, #0
100106a8:	0784      	lsls	r4, r0, #30
100106aa:	d503      	bpl.n	100106b4 <char_permissions+0x10>
100106ac:	3301      	adds	r3, #1
100106ae:	4219      	tst	r1, r3
100106b0:	d100      	bne.n	100106b4 <char_permissions+0x10>
100106b2:	3302      	adds	r3, #2
100106b4:	0704      	lsls	r4, r0, #28
100106b6:	d508      	bpl.n	100106ca <char_permissions+0x26>
100106b8:	06cc      	lsls	r4, r1, #27
100106ba:	d501      	bpl.n	100106c0 <char_permissions+0x1c>
100106bc:	2404      	movs	r4, #4
100106be:	e000      	b.n	100106c2 <char_permissions+0x1e>
100106c0:	240c      	movs	r4, #12
100106c2:	4323      	orrs	r3, r4
100106c4:	2480      	movs	r4, #128	; 0x80
100106c6:	01a4      	lsls	r4, r4, #6
100106c8:	4323      	orrs	r3, r4
100106ca:	0684      	lsls	r4, r0, #26
100106cc:	d506      	bpl.n	100106dc <char_permissions+0x38>
100106ce:	2406      	movs	r4, #6
100106d0:	4221      	tst	r1, r4
100106d2:	d101      	bne.n	100106d8 <char_permissions+0x34>
100106d4:	340a      	adds	r4, #10
100106d6:	e000      	b.n	100106da <char_permissions+0x36>
100106d8:	2430      	movs	r4, #48	; 0x30
100106da:	4323      	orrs	r3, r4
100106dc:	06c4      	lsls	r4, r0, #27
100106de:	d506      	bpl.n	100106ee <char_permissions+0x4a>
100106e0:	2406      	movs	r4, #6
100106e2:	4221      	tst	r1, r4
100106e4:	d101      	bne.n	100106ea <char_permissions+0x46>
100106e6:	343a      	adds	r4, #58	; 0x3a
100106e8:	e000      	b.n	100106ec <char_permissions+0x48>
100106ea:	24c0      	movs	r4, #192	; 0xc0
100106ec:	4323      	orrs	r3, r4
100106ee:	2480      	movs	r4, #128	; 0x80
100106f0:	0064      	lsls	r4, r4, #1
100106f2:	4220      	tst	r0, r4
100106f4:	d000      	beq.n	100106f8 <char_permissions+0x54>
100106f6:	4323      	orrs	r3, r4
100106f8:	07c4      	lsls	r4, r0, #31
100106fa:	d502      	bpl.n	10010702 <char_permissions+0x5e>
100106fc:	2480      	movs	r4, #128	; 0x80
100106fe:	00a4      	lsls	r4, r4, #2
10010700:	4323      	orrs	r3, r4
10010702:	2404      	movs	r4, #4
10010704:	4220      	tst	r0, r4
10010706:	d006      	beq.n	10010716 <char_permissions+0x72>
10010708:	06cd      	lsls	r5, r1, #27
1001070a:	d400      	bmi.n	1001070e <char_permissions+0x6a>
1001070c:	240c      	movs	r4, #12
1001070e:	4323      	orrs	r3, r4
10010710:	2480      	movs	r4, #128	; 0x80
10010712:	0124      	lsls	r4, r4, #4
10010714:	4323      	orrs	r3, r4
10010716:	0644      	lsls	r4, r0, #25
10010718:	d501      	bpl.n	1001071e <char_permissions+0x7a>
1001071a:	4c08      	ldr	r4, [pc, #32]	; (1001073c <char_permissions+0x98>)
1001071c:	4323      	orrs	r3, r4
1001071e:	0600      	lsls	r0, r0, #24
10010720:	d507      	bpl.n	10010732 <char_permissions+0x8e>
10010722:	2004      	movs	r0, #4
10010724:	06c9      	lsls	r1, r1, #27
10010726:	d400      	bmi.n	1001072a <char_permissions+0x86>
10010728:	200c      	movs	r0, #12
1001072a:	4303      	orrs	r3, r0
1001072c:	2084      	movs	r0, #132	; 0x84
1001072e:	0180      	lsls	r0, r0, #6
10010730:	4303      	orrs	r3, r0
10010732:	0390      	lsls	r0, r2, #14
10010734:	4303      	orrs	r3, r0
10010736:	b298      	uxth	r0, r3
10010738:	bd30      	pop	{r4, r5, pc}
1001073a:	46c0      	nop			; (mov r8, r8)
1001073c:	00001004 	.word	0x00001004

10010740 <presentation_format_define>:
10010740:	b507      	push	{r0, r1, r2, lr}
10010742:	466a      	mov	r2, sp
10010744:	780b      	ldrb	r3, [r1, #0]
10010746:	7013      	strb	r3, [r2, #0]
10010748:	784b      	ldrb	r3, [r1, #1]
1001074a:	7053      	strb	r3, [r2, #1]
1001074c:	884b      	ldrh	r3, [r1, #2]
1001074e:	7093      	strb	r3, [r2, #2]
10010750:	0a1b      	lsrs	r3, r3, #8
10010752:	70d3      	strb	r3, [r2, #3]
10010754:	790b      	ldrb	r3, [r1, #4]
10010756:	7113      	strb	r3, [r2, #4]
10010758:	88cb      	ldrh	r3, [r1, #6]
1001075a:	2107      	movs	r1, #7
1001075c:	7153      	strb	r3, [r2, #5]
1001075e:	0a1b      	lsrs	r3, r3, #8
10010760:	7193      	strb	r3, [r2, #6]
10010762:	4b01      	ldr	r3, [pc, #4]	; (10010768 <presentation_format_define+0x28>)
10010764:	4798      	blx	r3
10010766:	bd0e      	pop	{r1, r2, r3, pc}
10010768:	10012ad5 	.word	0x10012ad5

1001076c <db_addATT>:
1001076c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001076e:	4c29      	ldr	r4, [pc, #164]	; (10010814 <db_addATT+0xa8>)
10010770:	1c1d      	adds	r5, r3, #0
10010772:	6823      	ldr	r3, [r4, #0]
10010774:	9001      	str	r0, [sp, #4]
10010776:	26d3      	movs	r6, #211	; 0xd3
10010778:	2b00      	cmp	r3, #0
1001077a:	d048      	beq.n	1001080e <db_addATT+0xa2>
1001077c:	1c1e      	adds	r6, r3, #0
1001077e:	3e0c      	subs	r6, #12
10010780:	6026      	str	r6, [r4, #0]
10010782:	2900      	cmp	r1, #0
10010784:	d005      	beq.n	10010792 <db_addATT+0x26>
10010786:	4f24      	ldr	r7, [pc, #144]	; (10010818 <db_addATT+0xac>)
10010788:	46bc      	mov	ip, r7
1001078a:	4660      	mov	r0, ip
1001078c:	683f      	ldr	r7, [r7, #0]
1001078e:	18bf      	adds	r7, r7, r2
10010790:	6007      	str	r7, [r0, #0]
10010792:	4821      	ldr	r0, [pc, #132]	; (10010818 <db_addATT+0xac>)
10010794:	6807      	ldr	r7, [r0, #0]
10010796:	4684      	mov	ip, r0
10010798:	42be      	cmp	r6, r7
1001079a:	d932      	bls.n	10010802 <db_addATT+0x96>
1001079c:	4668      	mov	r0, sp
1001079e:	8880      	ldrh	r0, [r0, #4]
100107a0:	3b0c      	subs	r3, #12
100107a2:	8018      	strh	r0, [r3, #0]
100107a4:	6823      	ldr	r3, [r4, #0]
100107a6:	2900      	cmp	r1, #0
100107a8:	d009      	beq.n	100107be <db_addATT+0x52>
100107aa:	2a00      	cmp	r2, #0
100107ac:	d007      	beq.n	100107be <db_addATT+0x52>
100107ae:	4660      	mov	r0, ip
100107b0:	6800      	ldr	r0, [r0, #0]
100107b2:	809a      	strh	r2, [r3, #4]
100107b4:	1a80      	subs	r0, r0, r2
100107b6:	6098      	str	r0, [r3, #8]
100107b8:	4b18      	ldr	r3, [pc, #96]	; (1001081c <db_addATT+0xb0>)
100107ba:	4798      	blx	r3
100107bc:	e002      	b.n	100107c4 <db_addATT+0x58>
100107be:	2100      	movs	r1, #0
100107c0:	809a      	strh	r2, [r3, #4]
100107c2:	6099      	str	r1, [r3, #8]
100107c4:	2300      	movs	r3, #0
100107c6:	6822      	ldr	r2, [r4, #0]
100107c8:	7093      	strb	r3, [r2, #2]
100107ca:	3303      	adds	r3, #3
100107cc:	402b      	ands	r3, r5
100107ce:	2b03      	cmp	r3, #3
100107d0:	d001      	beq.n	100107d6 <db_addATT+0x6a>
100107d2:	076b      	lsls	r3, r5, #29
100107d4:	d504      	bpl.n	100107e0 <db_addATT+0x74>
100107d6:	2101      	movs	r1, #1
100107d8:	6822      	ldr	r2, [r4, #0]
100107da:	7893      	ldrb	r3, [r2, #2]
100107dc:	430b      	orrs	r3, r1
100107de:	7093      	strb	r3, [r2, #2]
100107e0:	2330      	movs	r3, #48	; 0x30
100107e2:	402b      	ands	r3, r5
100107e4:	2b30      	cmp	r3, #48	; 0x30
100107e6:	d001      	beq.n	100107ec <db_addATT+0x80>
100107e8:	066b      	lsls	r3, r5, #25
100107ea:	d504      	bpl.n	100107f6 <db_addATT+0x8a>
100107ec:	2102      	movs	r1, #2
100107ee:	6822      	ldr	r2, [r4, #0]
100107f0:	7893      	ldrb	r3, [r2, #2]
100107f2:	430b      	orrs	r3, r1
100107f4:	7093      	strb	r3, [r2, #2]
100107f6:	4a0a      	ldr	r2, [pc, #40]	; (10010820 <db_addATT+0xb4>)
100107f8:	2600      	movs	r6, #0
100107fa:	6813      	ldr	r3, [r2, #0]
100107fc:	3301      	adds	r3, #1
100107fe:	6013      	str	r3, [r2, #0]
10010800:	e005      	b.n	1001080e <db_addATT+0xa2>
10010802:	6023      	str	r3, [r4, #0]
10010804:	2611      	movs	r6, #17
10010806:	2900      	cmp	r1, #0
10010808:	d001      	beq.n	1001080e <db_addATT+0xa2>
1001080a:	1aba      	subs	r2, r7, r2
1001080c:	6002      	str	r2, [r0, #0]
1001080e:	1c30      	adds	r0, r6, #0
10010810:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10010812:	46c0      	nop			; (mov r8, r8)
10010814:	1001978c 	.word	0x1001978c
10010818:	10019790 	.word	0x10019790
1001081c:	100149c7 	.word	0x100149c7
10010820:	10019794 	.word	0x10019794

10010824 <user_description_define>:
10010824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10010826:	1c05      	adds	r5, r0, #0
10010828:	20cf      	movs	r0, #207	; 0xcf
1001082a:	2a00      	cmp	r2, #0
1001082c:	d01c      	beq.n	10010868 <user_description_define+0x44>
1001082e:	1c14      	adds	r4, r2, #0
10010830:	2203      	movs	r2, #3
10010832:	1c1e      	adds	r6, r3, #0
10010834:	400a      	ands	r2, r1
10010836:	1c0b      	adds	r3, r1, #0
10010838:	3a03      	subs	r2, #3
1001083a:	4251      	negs	r1, r2
1001083c:	4151      	adcs	r1, r2
1001083e:	075a      	lsls	r2, r3, #29
10010840:	0fd2      	lsrs	r2, r2, #31
10010842:	430a      	orrs	r2, r1
10010844:	03d2      	lsls	r2, r2, #15
10010846:	4f09      	ldr	r7, [pc, #36]	; (1001086c <user_description_define+0x48>)
10010848:	1c28      	adds	r0, r5, #0
1001084a:	2a00      	cmp	r2, #0
1001084c:	d003      	beq.n	10010856 <user_description_define+0x32>
1001084e:	1c21      	adds	r1, r4, #0
10010850:	1c32      	adds	r2, r6, #0
10010852:	47b8      	blx	r7
10010854:	e008      	b.n	10010868 <user_description_define+0x44>
10010856:	1c11      	adds	r1, r2, #0
10010858:	47b8      	blx	r7
1001085a:	2800      	cmp	r0, #0
1001085c:	d104      	bne.n	10010868 <user_description_define+0x44>
1001085e:	1c28      	adds	r0, r5, #0
10010860:	1c31      	adds	r1, r6, #0
10010862:	1c22      	adds	r2, r4, #0
10010864:	4b02      	ldr	r3, [pc, #8]	; (10010870 <user_description_define+0x4c>)
10010866:	4798      	blx	r3
10010868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1001086a:	46c0      	nop			; (mov r8, r8)
1001086c:	1001076d 	.word	0x1001076d
10010870:	10012ad5 	.word	0x10012ad5

10010874 <at_ble_read_authorize_reply.part.1>:
10010874:	b537      	push	{r0, r1, r2, r4, r5, lr}
10010876:	4b09      	ldr	r3, [pc, #36]	; (1001089c <at_ble_read_authorize_reply.part.1+0x28>)
10010878:	1c05      	adds	r5, r0, #0
1001087a:	1c08      	adds	r0, r1, #0
1001087c:	1c0c      	adds	r4, r1, #0
1001087e:	4798      	blx	r3
10010880:	2800      	cmp	r0, #0
10010882:	d009      	beq.n	10010898 <at_ble_read_authorize_reply.part.1+0x24>
10010884:	6882      	ldr	r2, [r0, #8]
10010886:	2a00      	cmp	r2, #0
10010888:	d006      	beq.n	10010898 <at_ble_read_authorize_reply.part.1+0x24>
1001088a:	8883      	ldrh	r3, [r0, #4]
1001088c:	1c29      	adds	r1, r5, #0
1001088e:	9200      	str	r2, [sp, #0]
10010890:	1c20      	adds	r0, r4, #0
10010892:	2200      	movs	r2, #0
10010894:	4c02      	ldr	r4, [pc, #8]	; (100108a0 <at_ble_read_authorize_reply.part.1+0x2c>)
10010896:	47a0      	blx	r4
10010898:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
1001089a:	46c0      	nop			; (mov r8, r8)
1001089c:	1001060d 	.word	0x1001060d
100108a0:	1001256d 	.word	0x1001256d

100108a4 <internal_at_ble_service_define>:
100108a4:	b5f0      	push	{r4, r5, r6, r7, lr}
100108a6:	b08b      	sub	sp, #44	; 0x2c
100108a8:	9306      	str	r3, [sp, #24]
100108aa:	ab10      	add	r3, sp, #64	; 0x40
100108ac:	9202      	str	r2, [sp, #8]
100108ae:	cb04      	ldmia	r3!, {r2}
100108b0:	1c05      	adds	r5, r0, #0
100108b2:	881b      	ldrh	r3, [r3, #0]
100108b4:	9105      	str	r1, [sp, #20]
100108b6:	9303      	str	r3, [sp, #12]
100108b8:	ab12      	add	r3, sp, #72	; 0x48
100108ba:	781b      	ldrb	r3, [r3, #0]
100108bc:	20cf      	movs	r0, #207	; 0xcf
100108be:	9304      	str	r3, [sp, #16]
100108c0:	2d00      	cmp	r5, #0
100108c2:	d100      	bne.n	100108c6 <internal_at_ble_service_define+0x22>
100108c4:	e1ca      	b.n	10010c5c <internal_at_ble_service_define+0x3b8>
100108c6:	2900      	cmp	r1, #0
100108c8:	d100      	bne.n	100108cc <internal_at_ble_service_define+0x28>
100108ca:	e1c7      	b.n	10010c5c <internal_at_ble_service_define+0x3b8>
100108cc:	2a00      	cmp	r2, #0
100108ce:	d100      	bne.n	100108d2 <internal_at_ble_service_define+0x2e>
100108d0:	e1c4      	b.n	10010c5c <internal_at_ble_service_define+0x3b8>
100108d2:	9b03      	ldr	r3, [sp, #12]
100108d4:	2b00      	cmp	r3, #0
100108d6:	d100      	bne.n	100108da <internal_at_ble_service_define+0x36>
100108d8:	e1c0      	b.n	10010c5c <internal_at_ble_service_define+0x3b8>
100108da:	4bc9      	ldr	r3, [pc, #804]	; (10010c00 <internal_at_ble_service_define+0x35c>)
100108dc:	3004      	adds	r0, #4
100108de:	681e      	ldr	r6, [r3, #0]
100108e0:	2e00      	cmp	r6, #0
100108e2:	d100      	bne.n	100108e6 <internal_at_ble_service_define+0x42>
100108e4:	e1ba      	b.n	10010c5c <internal_at_ble_service_define+0x3b8>
100108e6:	2400      	movs	r4, #0
100108e8:	4bc6      	ldr	r3, [pc, #792]	; (10010c04 <internal_at_ble_service_define+0x360>)
100108ea:	8034      	strh	r4, [r6, #0]
100108ec:	881b      	ldrh	r3, [r3, #0]
100108ee:	1db7      	adds	r7, r6, #6
100108f0:	1c21      	adds	r1, r4, #0
100108f2:	2210      	movs	r2, #16
100108f4:	8073      	strh	r3, [r6, #2]
100108f6:	1c38      	adds	r0, r7, #0
100108f8:	4bc3      	ldr	r3, [pc, #780]	; (10010c08 <internal_at_ble_service_define+0x364>)
100108fa:	4798      	blx	r3
100108fc:	7828      	ldrb	r0, [r5, #0]
100108fe:	4bc3      	ldr	r3, [pc, #780]	; (10010c0c <internal_at_ble_service_define+0x368>)
10010900:	4798      	blx	r3
10010902:	1c69      	adds	r1, r5, #1
10010904:	1c02      	adds	r2, r0, #0
10010906:	4bc2      	ldr	r3, [pc, #776]	; (10010c10 <internal_at_ble_service_define+0x36c>)
10010908:	1c38      	adds	r0, r7, #0
1001090a:	4798      	blx	r3
1001090c:	2204      	movs	r2, #4
1001090e:	782b      	ldrb	r3, [r5, #0]
10010910:	9d02      	ldr	r5, [sp, #8]
10010912:	011b      	lsls	r3, r3, #4
10010914:	4313      	orrs	r3, r2
10010916:	9a04      	ldr	r2, [sp, #16]
10010918:	7174      	strb	r4, [r6, #5]
1001091a:	0192      	lsls	r2, r2, #6
1001091c:	4313      	orrs	r3, r2
1001091e:	7133      	strb	r3, [r6, #4]
10010920:	2316      	movs	r3, #22
10010922:	9a06      	ldr	r2, [sp, #24]
10010924:	3512      	adds	r5, #18
10010926:	4353      	muls	r3, r2
10010928:	9a02      	ldr	r2, [sp, #8]
1001092a:	3312      	adds	r3, #18
1001092c:	18d7      	adds	r7, r2, r3
1001092e:	42bd      	cmp	r5, r7
10010930:	d00f      	beq.n	10010952 <internal_at_ble_service_define+0xae>
10010932:	4bb8      	ldr	r3, [pc, #736]	; (10010c14 <internal_at_ble_service_define+0x370>)
10010934:	8829      	ldrh	r1, [r5, #0]
10010936:	9300      	str	r3, [sp, #0]
10010938:	230e      	movs	r3, #14
1001093a:	aa06      	add	r2, sp, #24
1001093c:	189b      	adds	r3, r3, r2
1001093e:	9301      	str	r3, [sp, #4]
10010940:	4cb5      	ldr	r4, [pc, #724]	; (10010c18 <internal_at_ble_service_define+0x374>)
10010942:	1c30      	adds	r0, r6, #0
10010944:	2201      	movs	r2, #1
10010946:	2302      	movs	r3, #2
10010948:	47a0      	blx	r4
1001094a:	3516      	adds	r5, #22
1001094c:	1e04      	subs	r4, r0, #0
1001094e:	d0ee      	beq.n	1001092e <internal_at_ble_service_define+0x8a>
10010950:	e183      	b.n	10010c5a <internal_at_ble_service_define+0x3b6>
10010952:	9f10      	ldr	r7, [sp, #64]	; 0x40
10010954:	2300      	movs	r3, #0
10010956:	3714      	adds	r7, #20
10010958:	1c3d      	adds	r5, r7, #0
1001095a:	9302      	str	r3, [sp, #8]
1001095c:	9b02      	ldr	r3, [sp, #8]
1001095e:	9a03      	ldr	r2, [sp, #12]
10010960:	4293      	cmp	r3, r2
10010962:	db00      	blt.n	10010966 <internal_at_ble_service_define+0xc2>
10010964:	e0bf      	b.n	10010ae6 <internal_at_ble_service_define+0x242>
10010966:	4bad      	ldr	r3, [pc, #692]	; (10010c1c <internal_at_ble_service_define+0x378>)
10010968:	aa06      	add	r2, sp, #24
1001096a:	9300      	str	r3, [sp, #0]
1001096c:	230e      	movs	r3, #14
1001096e:	189b      	adds	r3, r3, r2
10010970:	9301      	str	r3, [sp, #4]
10010972:	4ca9      	ldr	r4, [pc, #676]	; (10010c18 <internal_at_ble_service_define+0x374>)
10010974:	1c30      	adds	r0, r6, #0
10010976:	2104      	movs	r1, #4
10010978:	2201      	movs	r2, #1
1001097a:	2302      	movs	r3, #2
1001097c:	47a0      	blx	r4
1001097e:	1e04      	subs	r4, r0, #0
10010980:	d000      	beq.n	10010984 <internal_at_ble_service_define+0xe0>
10010982:	e16a      	b.n	10010c5a <internal_at_ble_service_define+0x3b6>
10010984:	1c2b      	adds	r3, r5, #0
10010986:	3b12      	subs	r3, #18
10010988:	7b2c      	ldrb	r4, [r5, #12]
1001098a:	781b      	ldrb	r3, [r3, #0]
1001098c:	1c21      	adds	r1, r4, #0
1001098e:	1c1a      	adds	r2, r3, #0
10010990:	9304      	str	r3, [sp, #16]
10010992:	8828      	ldrh	r0, [r5, #0]
10010994:	4ba2      	ldr	r3, [pc, #648]	; (10010c20 <internal_at_ble_service_define+0x37c>)
10010996:	4798      	blx	r3
10010998:	2303      	movs	r3, #3
1001099a:	4023      	ands	r3, r4
1001099c:	3b03      	subs	r3, #3
1001099e:	4259      	negs	r1, r3
100109a0:	4159      	adcs	r1, r3
100109a2:	2301      	movs	r3, #1
100109a4:	08a4      	lsrs	r4, r4, #2
100109a6:	401c      	ands	r4, r3
100109a8:	430c      	orrs	r4, r1
100109aa:	896b      	ldrh	r3, [r5, #10]
100109ac:	03e4      	lsls	r4, r4, #15
100109ae:	431c      	orrs	r4, r3
100109b0:	9007      	str	r0, [sp, #28]
100109b2:	4b96      	ldr	r3, [pc, #600]	; (10010c0c <internal_at_ble_service_define+0x368>)
100109b4:	9804      	ldr	r0, [sp, #16]
100109b6:	4798      	blx	r3
100109b8:	1c2a      	adds	r2, r5, #0
100109ba:	3a11      	subs	r2, #17
100109bc:	9200      	str	r2, [sp, #0]
100109be:	3a03      	subs	r2, #3
100109c0:	1c03      	adds	r3, r0, #0
100109c2:	9201      	str	r2, [sp, #4]
100109c4:	1c21      	adds	r1, r4, #0
100109c6:	1c30      	adds	r0, r6, #0
100109c8:	4c93      	ldr	r4, [pc, #588]	; (10010c18 <internal_at_ble_service_define+0x374>)
100109ca:	9a07      	ldr	r2, [sp, #28]
100109cc:	47a0      	blx	r4
100109ce:	1e04      	subs	r4, r0, #0
100109d0:	d000      	beq.n	100109d4 <internal_at_ble_service_define+0x130>
100109d2:	e142      	b.n	10010c5a <internal_at_ble_service_define+0x3b6>
100109d4:	22c0      	movs	r2, #192	; 0xc0
100109d6:	882b      	ldrh	r3, [r5, #0]
100109d8:	0052      	lsls	r2, r2, #1
100109da:	4213      	tst	r3, r2
100109dc:	d104      	bne.n	100109e8 <internal_at_ble_service_define+0x144>
100109de:	8aab      	ldrh	r3, [r5, #20]
100109e0:	9304      	str	r3, [sp, #16]
100109e2:	2b00      	cmp	r3, #0
100109e4:	d116      	bne.n	10010a14 <internal_at_ble_service_define+0x170>
100109e6:	e03a      	b.n	10010a5e <internal_at_ble_service_define+0x1ba>
100109e8:	2201      	movs	r2, #1
100109ea:	09d9      	lsrs	r1, r3, #7
100109ec:	4011      	ands	r1, r2
100109ee:	05db      	lsls	r3, r3, #23
100109f0:	d501      	bpl.n	100109f6 <internal_at_ble_service_define+0x152>
100109f2:	2302      	movs	r3, #2
100109f4:	4319      	orrs	r1, r3
100109f6:	4b8b      	ldr	r3, [pc, #556]	; (10010c24 <internal_at_ble_service_define+0x380>)
100109f8:	aa06      	add	r2, sp, #24
100109fa:	9300      	str	r3, [sp, #0]
100109fc:	230e      	movs	r3, #14
100109fe:	189b      	adds	r3, r3, r2
10010a00:	9301      	str	r3, [sp, #4]
10010a02:	4c85      	ldr	r4, [pc, #532]	; (10010c18 <internal_at_ble_service_define+0x374>)
10010a04:	0209      	lsls	r1, r1, #8
10010a06:	1c30      	adds	r0, r6, #0
10010a08:	2201      	movs	r2, #1
10010a0a:	2302      	movs	r3, #2
10010a0c:	47a0      	blx	r4
10010a0e:	1e04      	subs	r4, r0, #0
10010a10:	d0e5      	beq.n	100109de <internal_at_ble_service_define+0x13a>
10010a12:	e122      	b.n	10010c5a <internal_at_ble_service_define+0x3b6>
10010a14:	2380      	movs	r3, #128	; 0x80
10010a16:	882a      	ldrh	r2, [r5, #0]
10010a18:	7f2c      	ldrb	r4, [r5, #28]
10010a1a:	005b      	lsls	r3, r3, #1
10010a1c:	401a      	ands	r2, r3
10010a1e:	1c20      	adds	r0, r4, #0
10010a20:	2101      	movs	r1, #1
10010a22:	2a00      	cmp	r2, #0
10010a24:	d000      	beq.n	10010a28 <internal_at_ble_service_define+0x184>
10010a26:	1c0a      	adds	r2, r1, #0
10010a28:	4b7f      	ldr	r3, [pc, #508]	; (10010c28 <internal_at_ble_service_define+0x384>)
10010a2a:	4798      	blx	r3
10010a2c:	2203      	movs	r2, #3
10010a2e:	4022      	ands	r2, r4
10010a30:	3a03      	subs	r2, #3
10010a32:	4251      	negs	r1, r2
10010a34:	4151      	adcs	r1, r2
10010a36:	4b7d      	ldr	r3, [pc, #500]	; (10010c2c <internal_at_ble_service_define+0x388>)
10010a38:	1c0a      	adds	r2, r1, #0
10010a3a:	9300      	str	r3, [sp, #0]
10010a3c:	1c2b      	adds	r3, r5, #0
10010a3e:	0764      	lsls	r4, r4, #29
10010a40:	0fe4      	lsrs	r4, r4, #31
10010a42:	4322      	orrs	r2, r4
10010a44:	03d2      	lsls	r2, r2, #15
10010a46:	4310      	orrs	r0, r2
10010a48:	3320      	adds	r3, #32
10010a4a:	b282      	uxth	r2, r0
10010a4c:	9301      	str	r3, [sp, #4]
10010a4e:	4c72      	ldr	r4, [pc, #456]	; (10010c18 <internal_at_ble_service_define+0x374>)
10010a50:	1c30      	adds	r0, r6, #0
10010a52:	9904      	ldr	r1, [sp, #16]
10010a54:	2302      	movs	r3, #2
10010a56:	47a0      	blx	r4
10010a58:	1e04      	subs	r4, r0, #0
10010a5a:	d000      	beq.n	10010a5e <internal_at_ble_service_define+0x1ba>
10010a5c:	e0fd      	b.n	10010c5a <internal_at_ble_service_define+0x3b6>
10010a5e:	2101      	movs	r1, #1
10010a60:	882b      	ldrh	r3, [r5, #0]
10010a62:	420b      	tst	r3, r1
10010a64:	d011      	beq.n	10010a8a <internal_at_ble_service_define+0x1e6>
10010a66:	7fa8      	ldrb	r0, [r5, #30]
10010a68:	4b6f      	ldr	r3, [pc, #444]	; (10010c28 <internal_at_ble_service_define+0x384>)
10010a6a:	2200      	movs	r2, #0
10010a6c:	4798      	blx	r3
10010a6e:	4b70      	ldr	r3, [pc, #448]	; (10010c30 <internal_at_ble_service_define+0x38c>)
10010a70:	1c02      	adds	r2, r0, #0
10010a72:	9300      	str	r3, [sp, #0]
10010a74:	1c2b      	adds	r3, r5, #0
10010a76:	3324      	adds	r3, #36	; 0x24
10010a78:	9301      	str	r3, [sp, #4]
10010a7a:	4c67      	ldr	r4, [pc, #412]	; (10010c18 <internal_at_ble_service_define+0x374>)
10010a7c:	1c30      	adds	r0, r6, #0
10010a7e:	496d      	ldr	r1, [pc, #436]	; (10010c34 <internal_at_ble_service_define+0x390>)
10010a80:	2302      	movs	r3, #2
10010a82:	47a0      	blx	r4
10010a84:	1e04      	subs	r4, r0, #0
10010a86:	d000      	beq.n	10010a8a <internal_at_ble_service_define+0x1e6>
10010a88:	e0e7      	b.n	10010c5a <internal_at_ble_service_define+0x3b6>
10010a8a:	2330      	movs	r3, #48	; 0x30
10010a8c:	882a      	ldrh	r2, [r5, #0]
10010a8e:	421a      	tst	r2, r3
10010a90:	d012      	beq.n	10010ab8 <internal_at_ble_service_define+0x214>
10010a92:	2101      	movs	r1, #1
10010a94:	7f68      	ldrb	r0, [r5, #29]
10010a96:	1c0a      	adds	r2, r1, #0
10010a98:	4b63      	ldr	r3, [pc, #396]	; (10010c28 <internal_at_ble_service_define+0x384>)
10010a9a:	4798      	blx	r3
10010a9c:	4b66      	ldr	r3, [pc, #408]	; (10010c38 <internal_at_ble_service_define+0x394>)
10010a9e:	1c02      	adds	r2, r0, #0
10010aa0:	9300      	str	r3, [sp, #0]
10010aa2:	1c2b      	adds	r3, r5, #0
10010aa4:	3322      	adds	r3, #34	; 0x22
10010aa6:	9301      	str	r3, [sp, #4]
10010aa8:	4c5b      	ldr	r4, [pc, #364]	; (10010c18 <internal_at_ble_service_define+0x374>)
10010aaa:	1c30      	adds	r0, r6, #0
10010aac:	4961      	ldr	r1, [pc, #388]	; (10010c34 <internal_at_ble_service_define+0x390>)
10010aae:	2302      	movs	r3, #2
10010ab0:	47a0      	blx	r4
10010ab2:	1e04      	subs	r4, r0, #0
10010ab4:	d000      	beq.n	10010ab8 <internal_at_ble_service_define+0x214>
10010ab6:	e0d0      	b.n	10010c5a <internal_at_ble_service_define+0x3b6>
10010ab8:	69ab      	ldr	r3, [r5, #24]
10010aba:	2b00      	cmp	r3, #0
10010abc:	d00e      	beq.n	10010adc <internal_at_ble_service_define+0x238>
10010abe:	4b5f      	ldr	r3, [pc, #380]	; (10010c3c <internal_at_ble_service_define+0x398>)
10010ac0:	aa06      	add	r2, sp, #24
10010ac2:	9300      	str	r3, [sp, #0]
10010ac4:	230e      	movs	r3, #14
10010ac6:	189b      	adds	r3, r3, r2
10010ac8:	9301      	str	r3, [sp, #4]
10010aca:	4c53      	ldr	r4, [pc, #332]	; (10010c18 <internal_at_ble_service_define+0x374>)
10010acc:	1c30      	adds	r0, r6, #0
10010ace:	2107      	movs	r1, #7
10010ad0:	2201      	movs	r2, #1
10010ad2:	2302      	movs	r3, #2
10010ad4:	47a0      	blx	r4
10010ad6:	1e04      	subs	r4, r0, #0
10010ad8:	d000      	beq.n	10010adc <internal_at_ble_service_define+0x238>
10010ada:	e0be      	b.n	10010c5a <internal_at_ble_service_define+0x3b6>
10010adc:	9b02      	ldr	r3, [sp, #8]
10010ade:	353c      	adds	r5, #60	; 0x3c
10010ae0:	3301      	adds	r3, #1
10010ae2:	9302      	str	r3, [sp, #8]
10010ae4:	e73a      	b.n	1001095c <internal_at_ble_service_define+0xb8>
10010ae6:	1c30      	adds	r0, r6, #0
10010ae8:	4b55      	ldr	r3, [pc, #340]	; (10010c40 <internal_at_ble_service_define+0x39c>)
10010aea:	4798      	blx	r3
10010aec:	1e04      	subs	r4, r0, #0
10010aee:	d000      	beq.n	10010af2 <internal_at_ble_service_define+0x24e>
10010af0:	e0b3      	b.n	10010c5a <internal_at_ble_service_define+0x3b6>
10010af2:	8833      	ldrh	r3, [r6, #0]
10010af4:	9a05      	ldr	r2, [sp, #20]
10010af6:	8013      	strh	r3, [r2, #0]
10010af8:	8836      	ldrh	r6, [r6, #0]
10010afa:	9b06      	ldr	r3, [sp, #24]
10010afc:	9a03      	ldr	r2, [sp, #12]
10010afe:	18f6      	adds	r6, r6, r3
10010b00:	b2b3      	uxth	r3, r6
10010b02:	9302      	str	r3, [sp, #8]
10010b04:	233c      	movs	r3, #60	; 0x3c
10010b06:	4353      	muls	r3, r2
10010b08:	9a10      	ldr	r2, [sp, #64]	; 0x40
10010b0a:	3314      	adds	r3, #20
10010b0c:	18d3      	adds	r3, r2, r3
10010b0e:	9304      	str	r3, [sp, #16]
10010b10:	9b04      	ldr	r3, [sp, #16]
10010b12:	429f      	cmp	r7, r3
10010b14:	d100      	bne.n	10010b18 <internal_at_ble_service_define+0x274>
10010b16:	e0a0      	b.n	10010c5a <internal_at_ble_service_define+0x3b6>
10010b18:	9b02      	ldr	r3, [sp, #8]
10010b1a:	1c9d      	adds	r5, r3, #2
10010b1c:	1c3b      	adds	r3, r7, #0
10010b1e:	b2ad      	uxth	r5, r5
10010b20:	3b14      	subs	r3, #20
10010b22:	801d      	strh	r5, [r3, #0]
10010b24:	9303      	str	r3, [sp, #12]
10010b26:	893b      	ldrh	r3, [r7, #8]
10010b28:	2b00      	cmp	r3, #0
10010b2a:	d108      	bne.n	10010b3e <internal_at_ble_service_define+0x29a>
10010b2c:	23c0      	movs	r3, #192	; 0xc0
10010b2e:	883a      	ldrh	r2, [r7, #0]
10010b30:	005b      	lsls	r3, r3, #1
10010b32:	421a      	tst	r2, r3
10010b34:	d026      	beq.n	10010b84 <internal_at_ble_service_define+0x2e0>
10010b36:	9e02      	ldr	r6, [sp, #8]
10010b38:	3603      	adds	r6, #3
10010b3a:	b2b5      	uxth	r5, r6
10010b3c:	e022      	b.n	10010b84 <internal_at_ble_service_define+0x2e0>
10010b3e:	2103      	movs	r1, #3
10010b40:	7b3b      	ldrb	r3, [r7, #12]
10010b42:	4019      	ands	r1, r3
10010b44:	3903      	subs	r1, #3
10010b46:	424a      	negs	r2, r1
10010b48:	414a      	adcs	r2, r1
10010b4a:	0759      	lsls	r1, r3, #29
10010b4c:	0fc9      	lsrs	r1, r1, #31
10010b4e:	4311      	orrs	r1, r2
10010b50:	03c9      	lsls	r1, r1, #15
10010b52:	897a      	ldrh	r2, [r7, #10]
10010b54:	2900      	cmp	r1, #0
10010b56:	d007      	beq.n	10010b68 <internal_at_ble_service_define+0x2c4>
10010b58:	6879      	ldr	r1, [r7, #4]
10010b5a:	2900      	cmp	r1, #0
10010b5c:	d100      	bne.n	10010b60 <internal_at_ble_service_define+0x2bc>
10010b5e:	4939      	ldr	r1, [pc, #228]	; (10010c44 <internal_at_ble_service_define+0x3a0>)
10010b60:	1c28      	adds	r0, r5, #0
10010b62:	4e39      	ldr	r6, [pc, #228]	; (10010c48 <internal_at_ble_service_define+0x3a4>)
10010b64:	47b0      	blx	r6
10010b66:	e00a      	b.n	10010b7e <internal_at_ble_service_define+0x2da>
10010b68:	1c28      	adds	r0, r5, #0
10010b6a:	4e37      	ldr	r6, [pc, #220]	; (10010c48 <internal_at_ble_service_define+0x3a4>)
10010b6c:	47b0      	blx	r6
10010b6e:	2800      	cmp	r0, #0
10010b70:	d172      	bne.n	10010c58 <internal_at_ble_service_define+0x3b4>
10010b72:	9b03      	ldr	r3, [sp, #12]
10010b74:	8939      	ldrh	r1, [r7, #8]
10010b76:	8818      	ldrh	r0, [r3, #0]
10010b78:	687a      	ldr	r2, [r7, #4]
10010b7a:	4b34      	ldr	r3, [pc, #208]	; (10010c4c <internal_at_ble_service_define+0x3a8>)
10010b7c:	4798      	blx	r3
10010b7e:	2800      	cmp	r0, #0
10010b80:	d0d4      	beq.n	10010b2c <internal_at_ble_service_define+0x288>
10010b82:	e069      	b.n	10010c58 <internal_at_ble_service_define+0x3b4>
10010b84:	8abb      	ldrh	r3, [r7, #20]
10010b86:	2b00      	cmp	r3, #0
10010b88:	d00a      	beq.n	10010ba0 <internal_at_ble_service_define+0x2fc>
10010b8a:	3501      	adds	r5, #1
10010b8c:	b2ad      	uxth	r5, r5
10010b8e:	843d      	strh	r5, [r7, #32]
10010b90:	7f39      	ldrb	r1, [r7, #28]
10010b92:	8afb      	ldrh	r3, [r7, #22]
10010b94:	1c28      	adds	r0, r5, #0
10010b96:	693a      	ldr	r2, [r7, #16]
10010b98:	4e2d      	ldr	r6, [pc, #180]	; (10010c50 <internal_at_ble_service_define+0x3ac>)
10010b9a:	47b0      	blx	r6
10010b9c:	2800      	cmp	r0, #0
10010b9e:	d15b      	bne.n	10010c58 <internal_at_ble_service_define+0x3b4>
10010ba0:	883b      	ldrh	r3, [r7, #0]
10010ba2:	07db      	lsls	r3, r3, #31
10010ba4:	d50d      	bpl.n	10010bc2 <internal_at_ble_service_define+0x31e>
10010ba6:	2200      	movs	r2, #0
10010ba8:	3501      	adds	r5, #1
10010baa:	b2ad      	uxth	r5, r5
10010bac:	a909      	add	r1, sp, #36	; 0x24
10010bae:	84bd      	strh	r5, [r7, #36]	; 0x24
10010bb0:	7fbb      	ldrb	r3, [r7, #30]
10010bb2:	1c28      	adds	r0, r5, #0
10010bb4:	700a      	strb	r2, [r1, #0]
10010bb6:	704a      	strb	r2, [r1, #1]
10010bb8:	4e23      	ldr	r6, [pc, #140]	; (10010c48 <internal_at_ble_service_define+0x3a4>)
10010bba:	3202      	adds	r2, #2
10010bbc:	47b0      	blx	r6
10010bbe:	2800      	cmp	r0, #0
10010bc0:	d14a      	bne.n	10010c58 <internal_at_ble_service_define+0x3b4>
10010bc2:	2330      	movs	r3, #48	; 0x30
10010bc4:	883a      	ldrh	r2, [r7, #0]
10010bc6:	421a      	tst	r2, r3
10010bc8:	d00d      	beq.n	10010be6 <internal_at_ble_service_define+0x342>
10010bca:	2200      	movs	r2, #0
10010bcc:	3501      	adds	r5, #1
10010bce:	b2ad      	uxth	r5, r5
10010bd0:	a909      	add	r1, sp, #36	; 0x24
10010bd2:	847d      	strh	r5, [r7, #34]	; 0x22
10010bd4:	7f7b      	ldrb	r3, [r7, #29]
10010bd6:	1c28      	adds	r0, r5, #0
10010bd8:	700a      	strb	r2, [r1, #0]
10010bda:	704a      	strb	r2, [r1, #1]
10010bdc:	4e1a      	ldr	r6, [pc, #104]	; (10010c48 <internal_at_ble_service_define+0x3a4>)
10010bde:	3202      	adds	r2, #2
10010be0:	47b0      	blx	r6
10010be2:	2800      	cmp	r0, #0
10010be4:	d138      	bne.n	10010c58 <internal_at_ble_service_define+0x3b4>
10010be6:	69b9      	ldr	r1, [r7, #24]
10010be8:	2900      	cmp	r1, #0
10010bea:	d006      	beq.n	10010bfa <internal_at_ble_service_define+0x356>
10010bec:	3501      	adds	r5, #1
10010bee:	b2ad      	uxth	r5, r5
10010bf0:	1c28      	adds	r0, r5, #0
10010bf2:	4b18      	ldr	r3, [pc, #96]	; (10010c54 <internal_at_ble_service_define+0x3b0>)
10010bf4:	4798      	blx	r3
10010bf6:	2800      	cmp	r0, #0
10010bf8:	d12e      	bne.n	10010c58 <internal_at_ble_service_define+0x3b4>
10010bfa:	373c      	adds	r7, #60	; 0x3c
10010bfc:	9502      	str	r5, [sp, #8]
10010bfe:	e787      	b.n	10010b10 <internal_at_ble_service_define+0x26c>
10010c00:	1001979c 	.word	0x1001979c
10010c04:	1001a690 	.word	0x1001a690
10010c08:	100149d9 	.word	0x100149d9
10010c0c:	100105d9 	.word	0x100105d9
10010c10:	100149c7 	.word	0x100149c7
10010c14:	10017af3 	.word	0x10017af3
10010c18:	10012a65 	.word	0x10012a65
10010c1c:	10017af5 	.word	0x10017af5
10010c20:	100106a5 	.word	0x100106a5
10010c24:	10017af1 	.word	0x10017af1
10010c28:	1001064d 	.word	0x1001064d
10010c2c:	10017aed 	.word	0x10017aed
10010c30:	10017aef 	.word	0x10017aef
10010c34:	00008002 	.word	0x00008002
10010c38:	10017ae9 	.word	0x10017ae9
10010c3c:	10017aeb 	.word	0x10017aeb
10010c40:	10012959 	.word	0x10012959
10010c44:	10019788 	.word	0x10019788
10010c48:	1001076d 	.word	0x1001076d
10010c4c:	10012ad5 	.word	0x10012ad5
10010c50:	10010825 	.word	0x10010825
10010c54:	10010741 	.word	0x10010741
10010c58:	1c04      	adds	r4, r0, #0
10010c5a:	1c20      	adds	r0, r4, #0
10010c5c:	b00b      	add	sp, #44	; 0x2c
10010c5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

10010c60 <initi_gatt_server_module>:
10010c60:	2300      	movs	r3, #0
10010c62:	4a07      	ldr	r2, [pc, #28]	; (10010c80 <initi_gatt_server_module+0x20>)
10010c64:	7013      	strb	r3, [r2, #0]
10010c66:	4a07      	ldr	r2, [pc, #28]	; (10010c84 <initi_gatt_server_module+0x24>)
10010c68:	6013      	str	r3, [r2, #0]
10010c6a:	4a07      	ldr	r2, [pc, #28]	; (10010c88 <initi_gatt_server_module+0x28>)
10010c6c:	6013      	str	r3, [r2, #0]
10010c6e:	4a07      	ldr	r2, [pc, #28]	; (10010c8c <initi_gatt_server_module+0x2c>)
10010c70:	6013      	str	r3, [r2, #0]
10010c72:	4a07      	ldr	r2, [pc, #28]	; (10010c90 <initi_gatt_server_module+0x30>)
10010c74:	6013      	str	r3, [r2, #0]
10010c76:	4a07      	ldr	r2, [pc, #28]	; (10010c94 <initi_gatt_server_module+0x34>)
10010c78:	6013      	str	r3, [r2, #0]
10010c7a:	4a07      	ldr	r2, [pc, #28]	; (10010c98 <initi_gatt_server_module+0x38>)
10010c7c:	6013      	str	r3, [r2, #0]
10010c7e:	4770      	bx	lr
10010c80:	10019788 	.word	0x10019788
10010c84:	10019798 	.word	0x10019798
10010c88:	10019794 	.word	0x10019794
10010c8c:	10019784 	.word	0x10019784
10010c90:	10019790 	.word	0x10019790
10010c94:	1001978c 	.word	0x1001978c
10010c98:	1001979c 	.word	0x1001979c

10010c9c <db_init>:
10010c9c:	4b0a      	ldr	r3, [pc, #40]	; (10010cc8 <db_init+0x2c>)
10010c9e:	4a0b      	ldr	r2, [pc, #44]	; (10010ccc <db_init+0x30>)
10010ca0:	6018      	str	r0, [r3, #0]
10010ca2:	084b      	lsrs	r3, r1, #1
10010ca4:	6013      	str	r3, [r2, #0]
10010ca6:	4a0a      	ldr	r2, [pc, #40]	; (10010cd0 <db_init+0x34>)
10010ca8:	18c3      	adds	r3, r0, r3
10010caa:	6013      	str	r3, [r2, #0]
10010cac:	4a09      	ldr	r2, [pc, #36]	; (10010cd4 <db_init+0x38>)
10010cae:	1841      	adds	r1, r0, r1
10010cb0:	6013      	str	r3, [r2, #0]
10010cb2:	2303      	movs	r3, #3
10010cb4:	2200      	movs	r2, #0
10010cb6:	3103      	adds	r1, #3
10010cb8:	4399      	bics	r1, r3
10010cba:	4b07      	ldr	r3, [pc, #28]	; (10010cd8 <db_init+0x3c>)
10010cbc:	3904      	subs	r1, #4
10010cbe:	6019      	str	r1, [r3, #0]
10010cc0:	4b06      	ldr	r3, [pc, #24]	; (10010cdc <db_init+0x40>)
10010cc2:	601a      	str	r2, [r3, #0]
10010cc4:	4770      	bx	lr
10010cc6:	46c0      	nop			; (mov r8, r8)
10010cc8:	1001979c 	.word	0x1001979c
10010ccc:	10019798 	.word	0x10019798
10010cd0:	10019784 	.word	0x10019784
10010cd4:	10019790 	.word	0x10019790
10010cd8:	1001978c 	.word	0x1001978c
10010cdc:	10019794 	.word	0x10019794

10010ce0 <at_ble_primary_service_define>:
10010ce0:	b530      	push	{r4, r5, lr}
10010ce2:	b085      	sub	sp, #20
10010ce4:	ac08      	add	r4, sp, #32
10010ce6:	cc20      	ldmia	r4!, {r5}
10010ce8:	8824      	ldrh	r4, [r4, #0]
10010cea:	9500      	str	r5, [sp, #0]
10010cec:	9401      	str	r4, [sp, #4]
10010cee:	2401      	movs	r4, #1
10010cf0:	9402      	str	r4, [sp, #8]
10010cf2:	4c02      	ldr	r4, [pc, #8]	; (10010cfc <at_ble_primary_service_define+0x1c>)
10010cf4:	47a0      	blx	r4
10010cf6:	b005      	add	sp, #20
10010cf8:	bd30      	pop	{r4, r5, pc}
10010cfa:	46c0      	nop			; (mov r8, r8)
10010cfc:	100108a5 	.word	0x100108a5

10010d00 <at_ble_characteristic_value_set>:
10010d00:	b570      	push	{r4, r5, r6, lr}
10010d02:	4b0b      	ldr	r3, [pc, #44]	; (10010d30 <at_ble_characteristic_value_set+0x30>)
10010d04:	1c06      	adds	r6, r0, #0
10010d06:	1c0c      	adds	r4, r1, #0
10010d08:	1c15      	adds	r5, r2, #0
10010d0a:	4798      	blx	r3
10010d0c:	2800      	cmp	r0, #0
10010d0e:	d008      	beq.n	10010d22 <at_ble_characteristic_value_set+0x22>
10010d10:	6880      	ldr	r0, [r0, #8]
10010d12:	2800      	cmp	r0, #0
10010d14:	d005      	beq.n	10010d22 <at_ble_characteristic_value_set+0x22>
10010d16:	1c21      	adds	r1, r4, #0
10010d18:	1c2a      	adds	r2, r5, #0
10010d1a:	4b06      	ldr	r3, [pc, #24]	; (10010d34 <at_ble_characteristic_value_set+0x34>)
10010d1c:	4798      	blx	r3
10010d1e:	2000      	movs	r0, #0
10010d20:	e004      	b.n	10010d2c <at_ble_characteristic_value_set+0x2c>
10010d22:	1c30      	adds	r0, r6, #0
10010d24:	1c29      	adds	r1, r5, #0
10010d26:	1c22      	adds	r2, r4, #0
10010d28:	4b03      	ldr	r3, [pc, #12]	; (10010d38 <at_ble_characteristic_value_set+0x38>)
10010d2a:	4798      	blx	r3
10010d2c:	bd70      	pop	{r4, r5, r6, pc}
10010d2e:	46c0      	nop			; (mov r8, r8)
10010d30:	1001060d 	.word	0x1001060d
10010d34:	100149c7 	.word	0x100149c7
10010d38:	10012ad5 	.word	0x10012ad5

10010d3c <at_ble_characteristic_value_get>:
10010d3c:	b570      	push	{r4, r5, r6, lr}
10010d3e:	4b0c      	ldr	r3, [pc, #48]	; (10010d70 <at_ble_characteristic_value_get+0x34>)
10010d40:	1c06      	adds	r6, r0, #0
10010d42:	1c0c      	adds	r4, r1, #0
10010d44:	1c15      	adds	r5, r2, #0
10010d46:	4798      	blx	r3
10010d48:	2800      	cmp	r0, #0
10010d4a:	d00b      	beq.n	10010d64 <at_ble_characteristic_value_get+0x28>
10010d4c:	6883      	ldr	r3, [r0, #8]
10010d4e:	2b00      	cmp	r3, #0
10010d50:	d008      	beq.n	10010d64 <at_ble_characteristic_value_get+0x28>
10010d52:	8883      	ldrh	r3, [r0, #4]
10010d54:	802b      	strh	r3, [r5, #0]
10010d56:	8882      	ldrh	r2, [r0, #4]
10010d58:	6881      	ldr	r1, [r0, #8]
10010d5a:	4b06      	ldr	r3, [pc, #24]	; (10010d74 <at_ble_characteristic_value_get+0x38>)
10010d5c:	1c20      	adds	r0, r4, #0
10010d5e:	4798      	blx	r3
10010d60:	2000      	movs	r0, #0
10010d62:	e004      	b.n	10010d6e <at_ble_characteristic_value_get+0x32>
10010d64:	1c30      	adds	r0, r6, #0
10010d66:	1c29      	adds	r1, r5, #0
10010d68:	1c22      	adds	r2, r4, #0
10010d6a:	4b03      	ldr	r3, [pc, #12]	; (10010d78 <at_ble_characteristic_value_get+0x3c>)
10010d6c:	4798      	blx	r3
10010d6e:	bd70      	pop	{r4, r5, r6, pc}
10010d70:	1001060d 	.word	0x1001060d
10010d74:	100149c7 	.word	0x100149c7
10010d78:	10012b61 	.word	0x10012b61

10010d7c <at_ble_write_authorize_reply>:
10010d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
10010d7e:	b085      	sub	sp, #20
10010d80:	1c04      	adds	r4, r0, #0
10010d82:	9101      	str	r1, [sp, #4]
10010d84:	2900      	cmp	r1, #0
10010d86:	d128      	bne.n	10010dda <at_ble_write_authorize_reply+0x5e>
10010d88:	8843      	ldrh	r3, [r0, #2]
10010d8a:	1c27      	adds	r7, r4, #0
10010d8c:	9300      	str	r3, [sp, #0]
10010d8e:	1c18      	adds	r0, r3, #0
10010d90:	4b16      	ldr	r3, [pc, #88]	; (10010dec <at_ble_write_authorize_reply+0x70>)
10010d92:	4798      	blx	r3
10010d94:	3708      	adds	r7, #8
10010d96:	2800      	cmp	r0, #0
10010d98:	d009      	beq.n	10010dae <at_ble_write_authorize_reply+0x32>
10010d9a:	6880      	ldr	r0, [r0, #8]
10010d9c:	2800      	cmp	r0, #0
10010d9e:	d006      	beq.n	10010dae <at_ble_write_authorize_reply+0x32>
10010da0:	88a3      	ldrh	r3, [r4, #4]
10010da2:	88e2      	ldrh	r2, [r4, #6]
10010da4:	18c0      	adds	r0, r0, r3
10010da6:	1c39      	adds	r1, r7, #0
10010da8:	4b11      	ldr	r3, [pc, #68]	; (10010df0 <at_ble_write_authorize_reply+0x74>)
10010daa:	4798      	blx	r3
10010dac:	e015      	b.n	10010dda <at_ble_write_authorize_reply+0x5e>
10010dae:	ab02      	add	r3, sp, #8
10010db0:	1d9e      	adds	r6, r3, #6
10010db2:	2300      	movs	r3, #0
10010db4:	4d0f      	ldr	r5, [pc, #60]	; (10010df4 <at_ble_write_authorize_reply+0x78>)
10010db6:	8033      	strh	r3, [r6, #0]
10010db8:	6829      	ldr	r1, [r5, #0]
10010dba:	1c32      	adds	r2, r6, #0
10010dbc:	4b0e      	ldr	r3, [pc, #56]	; (10010df8 <at_ble_write_authorize_reply+0x7c>)
10010dbe:	9800      	ldr	r0, [sp, #0]
10010dc0:	4798      	blx	r3
10010dc2:	682b      	ldr	r3, [r5, #0]
10010dc4:	88a0      	ldrh	r0, [r4, #4]
10010dc6:	88e2      	ldrh	r2, [r4, #6]
10010dc8:	1818      	adds	r0, r3, r0
10010dca:	1c39      	adds	r1, r7, #0
10010dcc:	4b08      	ldr	r3, [pc, #32]	; (10010df0 <at_ble_write_authorize_reply+0x74>)
10010dce:	4798      	blx	r3
10010dd0:	8860      	ldrh	r0, [r4, #2]
10010dd2:	8832      	ldrh	r2, [r6, #0]
10010dd4:	6829      	ldr	r1, [r5, #0]
10010dd6:	4b09      	ldr	r3, [pc, #36]	; (10010dfc <at_ble_write_authorize_reply+0x80>)
10010dd8:	4798      	blx	r3
10010dda:	8860      	ldrh	r0, [r4, #2]
10010ddc:	8821      	ldrh	r1, [r4, #0]
10010dde:	9a01      	ldr	r2, [sp, #4]
10010de0:	4b07      	ldr	r3, [pc, #28]	; (10010e00 <at_ble_write_authorize_reply+0x84>)
10010de2:	4798      	blx	r3
10010de4:	2000      	movs	r0, #0
10010de6:	b005      	add	sp, #20
10010de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010dea:	46c0      	nop			; (mov r8, r8)
10010dec:	1001060d 	.word	0x1001060d
10010df0:	100149c7 	.word	0x100149c7
10010df4:	10017cf8 	.word	0x10017cf8
10010df8:	10010d3d 	.word	0x10010d3d
10010dfc:	10010d01 	.word	0x10010d01
10010e00:	100125d9 	.word	0x100125d9

10010e04 <gatts_handle_read_req>:
10010e04:	b538      	push	{r3, r4, r5, lr}
10010e06:	1c0c      	adds	r4, r1, #0
10010e08:	4b07      	ldr	r3, [pc, #28]	; (10010e28 <gatts_handle_read_req+0x24>)
10010e0a:	4798      	blx	r3
10010e0c:	8865      	ldrh	r5, [r4, #2]
10010e0e:	4b07      	ldr	r3, [pc, #28]	; (10010e2c <gatts_handle_read_req+0x28>)
10010e10:	1c28      	adds	r0, r5, #0
10010e12:	4798      	blx	r3
10010e14:	7883      	ldrb	r3, [r0, #2]
10010e16:	2026      	movs	r0, #38	; 0x26
10010e18:	07db      	lsls	r3, r3, #31
10010e1a:	d404      	bmi.n	10010e26 <gatts_handle_read_req+0x22>
10010e1c:	8820      	ldrh	r0, [r4, #0]
10010e1e:	1c29      	adds	r1, r5, #0
10010e20:	4b03      	ldr	r3, [pc, #12]	; (10010e30 <gatts_handle_read_req+0x2c>)
10010e22:	4798      	blx	r3
10010e24:	203b      	movs	r0, #59	; 0x3b
10010e26:	bd38      	pop	{r3, r4, r5, pc}
10010e28:	1001251d 	.word	0x1001251d
10010e2c:	1001060d 	.word	0x1001060d
10010e30:	10010875 	.word	0x10010875

10010e34 <gatts_handle_att_info_req>:
10010e34:	b538      	push	{r3, r4, r5, lr}
10010e36:	1c0d      	adds	r5, r1, #0
10010e38:	4b0a      	ldr	r3, [pc, #40]	; (10010e64 <gatts_handle_att_info_req+0x30>)
10010e3a:	1c14      	adds	r4, r2, #0
10010e3c:	4798      	blx	r3
10010e3e:	882d      	ldrh	r5, [r5, #0]
10010e40:	4b09      	ldr	r3, [pc, #36]	; (10010e68 <gatts_handle_att_info_req+0x34>)
10010e42:	1c28      	adds	r0, r5, #0
10010e44:	4798      	blx	r3
10010e46:	0a22      	lsrs	r2, r4, #8
10010e48:	1c03      	adds	r3, r0, #0
10010e4a:	4c08      	ldr	r4, [pc, #32]	; (10010e6c <gatts_handle_att_info_req+0x38>)
10010e4c:	b291      	uxth	r1, r2
10010e4e:	2800      	cmp	r0, #0
10010e50:	d003      	beq.n	10010e5a <gatts_handle_att_info_req+0x26>
10010e52:	8882      	ldrh	r2, [r0, #4]
10010e54:	2300      	movs	r3, #0
10010e56:	1c28      	adds	r0, r5, #0
10010e58:	e001      	b.n	10010e5e <gatts_handle_att_info_req+0x2a>
10010e5a:	1c28      	adds	r0, r5, #0
10010e5c:	2201      	movs	r2, #1
10010e5e:	47a0      	blx	r4
10010e60:	203b      	movs	r0, #59	; 0x3b
10010e62:	bd38      	pop	{r3, r4, r5, pc}
10010e64:	10012561 	.word	0x10012561
10010e68:	1001060d 	.word	0x1001060d
10010e6c:	1001261d 	.word	0x1001261d

10010e70 <gatts_handle_write_req>:
10010e70:	b510      	push	{r4, lr}
10010e72:	1c14      	adds	r4, r2, #0
10010e74:	4b07      	ldr	r3, [pc, #28]	; (10010e94 <gatts_handle_write_req+0x24>)
10010e76:	4798      	blx	r3
10010e78:	4b07      	ldr	r3, [pc, #28]	; (10010e98 <gatts_handle_write_req+0x28>)
10010e7a:	8860      	ldrh	r0, [r4, #2]
10010e7c:	4798      	blx	r3
10010e7e:	2302      	movs	r3, #2
10010e80:	7881      	ldrb	r1, [r0, #2]
10010e82:	2022      	movs	r0, #34	; 0x22
10010e84:	4019      	ands	r1, r3
10010e86:	d103      	bne.n	10010e90 <gatts_handle_write_req+0x20>
10010e88:	1c20      	adds	r0, r4, #0
10010e8a:	4b04      	ldr	r3, [pc, #16]	; (10010e9c <gatts_handle_write_req+0x2c>)
10010e8c:	4798      	blx	r3
10010e8e:	201f      	movs	r0, #31
10010e90:	bd10      	pop	{r4, pc}
10010e92:	46c0      	nop			; (mov r8, r8)
10010e94:	10012529 	.word	0x10012529
10010e98:	1001060d 	.word	0x1001060d
10010e9c:	10010d7d 	.word	0x10010d7d

10010ea0 <at_ble_notification_send>:
10010ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
10010ea2:	4d17      	ldr	r5, [pc, #92]	; (10010f00 <at_ble_notification_send+0x60>)
10010ea4:	4c17      	ldr	r4, [pc, #92]	; (10010f04 <at_ble_notification_send+0x64>)
10010ea6:	682a      	ldr	r2, [r5, #0]
10010ea8:	44a5      	add	sp, r4
10010eaa:	23d2      	movs	r3, #210	; 0xd2
10010eac:	2a04      	cmp	r2, #4
10010eae:	d822      	bhi.n	10010ef6 <at_ble_notification_send+0x56>
10010eb0:	1c06      	adds	r6, r0, #0
10010eb2:	4b15      	ldr	r3, [pc, #84]	; (10010f08 <at_ble_notification_send+0x68>)
10010eb4:	1c08      	adds	r0, r1, #0
10010eb6:	1c0c      	adds	r4, r1, #0
10010eb8:	4798      	blx	r3
10010eba:	2800      	cmp	r0, #0
10010ebc:	d008      	beq.n	10010ed0 <at_ble_notification_send+0x30>
10010ebe:	6883      	ldr	r3, [r0, #8]
10010ec0:	2b00      	cmp	r3, #0
10010ec2:	d005      	beq.n	10010ed0 <at_ble_notification_send+0x30>
10010ec4:	8882      	ldrh	r2, [r0, #4]
10010ec6:	1c21      	adds	r1, r4, #0
10010ec8:	9200      	str	r2, [sp, #0]
10010eca:	2012      	movs	r0, #18
10010ecc:	1c32      	adds	r2, r6, #0
10010ece:	e00c      	b.n	10010eea <at_ble_notification_send+0x4a>
10010ed0:	270e      	movs	r7, #14
10010ed2:	446f      	add	r7, sp
10010ed4:	1c39      	adds	r1, r7, #0
10010ed6:	aa04      	add	r2, sp, #16
10010ed8:	4b0c      	ldr	r3, [pc, #48]	; (10010f0c <at_ble_notification_send+0x6c>)
10010eda:	1c20      	adds	r0, r4, #0
10010edc:	4798      	blx	r3
10010ede:	2012      	movs	r0, #18
10010ee0:	1c21      	adds	r1, r4, #0
10010ee2:	1c32      	adds	r2, r6, #0
10010ee4:	883b      	ldrh	r3, [r7, #0]
10010ee6:	9300      	str	r3, [sp, #0]
10010ee8:	ab04      	add	r3, sp, #16
10010eea:	4c09      	ldr	r4, [pc, #36]	; (10010f10 <at_ble_notification_send+0x70>)
10010eec:	47a0      	blx	r4
10010eee:	682b      	ldr	r3, [r5, #0]
10010ef0:	3301      	adds	r3, #1
10010ef2:	602b      	str	r3, [r5, #0]
10010ef4:	2300      	movs	r3, #0
10010ef6:	1c18      	adds	r0, r3, #0
10010ef8:	2385      	movs	r3, #133	; 0x85
10010efa:	009b      	lsls	r3, r3, #2
10010efc:	449d      	add	sp, r3
10010efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010f00:	10019828 	.word	0x10019828
10010f04:	fffffdec 	.word	0xfffffdec
10010f08:	1001060d 	.word	0x1001060d
10010f0c:	10012b61 	.word	0x10012b61
10010f10:	10012665 	.word	0x10012665

10010f14 <init_l2cc_task_module>:
10010f14:	220a      	movs	r2, #10
10010f16:	4b01      	ldr	r3, [pc, #4]	; (10010f1c <init_l2cc_task_module+0x8>)
10010f18:	701a      	strb	r2, [r3, #0]
10010f1a:	4770      	bx	lr
10010f1c:	10017cf4 	.word	0x10017cf4

10010f20 <l2cc_data_send_rsp_handler>:
10010f20:	b510      	push	{r4, lr}
10010f22:	7802      	ldrb	r2, [r0, #0]
10010f24:	700a      	strb	r2, [r1, #0]
10010f26:	7883      	ldrb	r3, [r0, #2]
10010f28:	7844      	ldrb	r4, [r0, #1]
10010f2a:	021b      	lsls	r3, r3, #8
10010f2c:	4323      	orrs	r3, r4
10010f2e:	804b      	strh	r3, [r1, #2]
10010f30:	7903      	ldrb	r3, [r0, #4]
10010f32:	78c0      	ldrb	r0, [r0, #3]
10010f34:	021b      	lsls	r3, r3, #8
10010f36:	4303      	orrs	r3, r0
10010f38:	808b      	strh	r3, [r1, #4]
10010f3a:	2a00      	cmp	r2, #0
10010f3c:	d103      	bne.n	10010f46 <l2cc_data_send_rsp_handler+0x26>
10010f3e:	4a02      	ldr	r2, [pc, #8]	; (10010f48 <l2cc_data_send_rsp_handler+0x28>)
10010f40:	7813      	ldrb	r3, [r2, #0]
10010f42:	3301      	adds	r3, #1
10010f44:	7013      	strb	r3, [r2, #0]
10010f46:	bd10      	pop	{r4, pc}
10010f48:	10017cf4 	.word	0x10017cf4

10010f4c <l2cc_data_received_handler>:
10010f4c:	b508      	push	{r3, lr}
10010f4e:	1c03      	adds	r3, r0, #0
10010f50:	7842      	ldrb	r2, [r0, #1]
10010f52:	7800      	ldrb	r0, [r0, #0]
10010f54:	0212      	lsls	r2, r2, #8
10010f56:	4302      	orrs	r2, r0
10010f58:	800a      	strh	r2, [r1, #0]
10010f5a:	78da      	ldrb	r2, [r3, #3]
10010f5c:	7898      	ldrb	r0, [r3, #2]
10010f5e:	0212      	lsls	r2, r2, #8
10010f60:	4302      	orrs	r2, r0
10010f62:	804a      	strh	r2, [r1, #2]
10010f64:	795a      	ldrb	r2, [r3, #5]
10010f66:	7918      	ldrb	r0, [r3, #4]
10010f68:	0212      	lsls	r2, r2, #8
10010f6a:	4302      	orrs	r2, r0
10010f6c:	808a      	strh	r2, [r1, #4]
10010f6e:	1d88      	adds	r0, r1, #6
10010f70:	1d99      	adds	r1, r3, #6
10010f72:	4b01      	ldr	r3, [pc, #4]	; (10010f78 <l2cc_data_received_handler+0x2c>)
10010f74:	4798      	blx	r3
10010f76:	bd08      	pop	{r3, pc}
10010f78:	100149c7 	.word	0x100149c7

10010f7c <at_ble_authenticate>:
10010f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
10010f7e:	1c0c      	adds	r4, r1, #0
10010f80:	211f      	movs	r1, #31
10010f82:	b08b      	sub	sp, #44	; 0x2c
10010f84:	9307      	str	r3, [sp, #28]
10010f86:	ab02      	add	r3, sp, #8
10010f88:	18c9      	adds	r1, r1, r3
10010f8a:	230f      	movs	r3, #15
10010f8c:	700b      	strb	r3, [r1, #0]
10010f8e:	4b40      	ldr	r3, [pc, #256]	; (10011090 <at_ble_authenticate+0x114>)
10010f90:	1c05      	adds	r5, r0, #0
10010f92:	1c16      	adds	r6, r2, #0
10010f94:	4798      	blx	r3
10010f96:	1c07      	adds	r7, r0, #0
10010f98:	2001      	movs	r0, #1
10010f9a:	2f07      	cmp	r7, #7
10010f9c:	d875      	bhi.n	1001108a <at_ble_authenticate+0x10e>
10010f9e:	2c00      	cmp	r4, #0
10010fa0:	d113      	bne.n	10010fca <at_ble_authenticate+0x4e>
10010fa2:	2312      	movs	r3, #18
10010fa4:	435f      	muls	r7, r3
10010fa6:	4b3b      	ldr	r3, [pc, #236]	; (10011094 <at_ble_authenticate+0x118>)
10010fa8:	5cfb      	ldrb	r3, [r7, r3]
10010faa:	4283      	cmp	r3, r0
10010fac:	d001      	beq.n	10010fb2 <at_ble_authenticate+0x36>
10010fae:	20cf      	movs	r0, #207	; 0xcf
10010fb0:	e06b      	b.n	1001108a <at_ble_authenticate+0x10e>
10010fb2:	9504      	str	r5, [sp, #16]
10010fb4:	9400      	str	r4, [sp, #0]
10010fb6:	9401      	str	r4, [sp, #4]
10010fb8:	9402      	str	r4, [sp, #8]
10010fba:	9403      	str	r4, [sp, #12]
10010fbc:	1c20      	adds	r0, r4, #0
10010fbe:	1c21      	adds	r1, r4, #0
10010fc0:	1c22      	adds	r2, r4, #0
10010fc2:	1c23      	adds	r3, r4, #0
10010fc4:	4d34      	ldr	r5, [pc, #208]	; (10011098 <at_ble_authenticate+0x11c>)
10010fc6:	47a8      	blx	r5
10010fc8:	e05e      	b.n	10011088 <at_ble_authenticate+0x10c>
10010fca:	7922      	ldrb	r2, [r4, #4]
10010fcc:	2a06      	cmp	r2, #6
10010fce:	d9ee      	bls.n	10010fae <at_ble_authenticate+0x32>
10010fd0:	7963      	ldrb	r3, [r4, #5]
10010fd2:	2b10      	cmp	r3, #16
10010fd4:	d8eb      	bhi.n	10010fae <at_ble_authenticate+0x32>
10010fd6:	429a      	cmp	r2, r3
10010fd8:	d8e9      	bhi.n	10010fae <at_ble_authenticate+0x32>
10010fda:	7a23      	ldrb	r3, [r4, #8]
10010fdc:	2b04      	cmp	r3, #4
10010fde:	d8e6      	bhi.n	10010fae <at_ble_authenticate+0x32>
10010fe0:	79a3      	ldrb	r3, [r4, #6]
10010fe2:	2b07      	cmp	r3, #7
10010fe4:	d8e3      	bhi.n	10010fae <at_ble_authenticate+0x32>
10010fe6:	79e3      	ldrb	r3, [r4, #7]
10010fe8:	2b07      	cmp	r3, #7
10010fea:	d8e0      	bhi.n	10010fae <at_ble_authenticate+0x32>
10010fec:	78a3      	ldrb	r3, [r4, #2]
10010fee:	2b00      	cmp	r3, #0
10010ff0:	d006      	beq.n	10011000 <at_ble_authenticate+0x84>
10010ff2:	2e00      	cmp	r6, #0
10010ff4:	d0db      	beq.n	10010fae <at_ble_authenticate+0x32>
10010ff6:	4829      	ldr	r0, [pc, #164]	; (1001109c <at_ble_authenticate+0x120>)
10010ff8:	1c31      	adds	r1, r6, #0
10010ffa:	221c      	movs	r2, #28
10010ffc:	4b28      	ldr	r3, [pc, #160]	; (100110a0 <at_ble_authenticate+0x124>)
10010ffe:	4798      	blx	r3
10011000:	9b07      	ldr	r3, [sp, #28]
10011002:	2b00      	cmp	r3, #0
10011004:	d005      	beq.n	10011012 <at_ble_authenticate+0x96>
10011006:	4827      	ldr	r0, [pc, #156]	; (100110a4 <at_ble_authenticate+0x128>)
10011008:	1c19      	adds	r1, r3, #0
1001100a:	309a      	adds	r0, #154	; 0x9a
1001100c:	2210      	movs	r2, #16
1001100e:	4b24      	ldr	r3, [pc, #144]	; (100110a0 <at_ble_authenticate+0x124>)
10011010:	4798      	blx	r3
10011012:	7863      	ldrb	r3, [r4, #1]
10011014:	78a2      	ldrb	r2, [r4, #2]
10011016:	009b      	lsls	r3, r3, #2
10011018:	4313      	orrs	r3, r2
1001101a:	2212      	movs	r2, #18
1001101c:	4357      	muls	r7, r2
1001101e:	4a1d      	ldr	r2, [pc, #116]	; (10011094 <at_ble_authenticate+0x118>)
10011020:	b2db      	uxtb	r3, r3
10011022:	5cba      	ldrb	r2, [r7, r2]
10011024:	2a00      	cmp	r2, #0
10011026:	d116      	bne.n	10011056 <at_ble_authenticate+0xda>
10011028:	79a0      	ldrb	r0, [r4, #6]
1001102a:	0742      	lsls	r2, r0, #29
1001102c:	d502      	bpl.n	10011034 <at_ble_authenticate+0xb8>
1001102e:	9a07      	ldr	r2, [sp, #28]
10011030:	2a00      	cmp	r2, #0
10011032:	d0bc      	beq.n	10010fae <at_ble_authenticate+0x32>
10011034:	07c2      	lsls	r2, r0, #31
10011036:	d501      	bpl.n	1001103c <at_ble_authenticate+0xc0>
10011038:	2e00      	cmp	r6, #0
1001103a:	d0b8      	beq.n	10010fae <at_ble_authenticate+0x32>
1001103c:	7966      	ldrb	r6, [r4, #5]
1001103e:	7821      	ldrb	r1, [r4, #0]
10011040:	78e2      	ldrb	r2, [r4, #3]
10011042:	9600      	str	r6, [sp, #0]
10011044:	9001      	str	r0, [sp, #4]
10011046:	79e0      	ldrb	r0, [r4, #7]
10011048:	9002      	str	r0, [sp, #8]
1001104a:	7a20      	ldrb	r0, [r4, #8]
1001104c:	4c16      	ldr	r4, [pc, #88]	; (100110a8 <at_ble_authenticate+0x12c>)
1001104e:	9003      	str	r0, [sp, #12]
10011050:	1c28      	adds	r0, r5, #0
10011052:	47a0      	blx	r4
10011054:	e018      	b.n	10011088 <at_ble_authenticate+0x10c>
10011056:	2a01      	cmp	r2, #1
10011058:	d1a9      	bne.n	10010fae <at_ble_authenticate+0x32>
1001105a:	79e0      	ldrb	r0, [r4, #7]
1001105c:	0742      	lsls	r2, r0, #29
1001105e:	d502      	bpl.n	10011066 <at_ble_authenticate+0xea>
10011060:	9a07      	ldr	r2, [sp, #28]
10011062:	2a00      	cmp	r2, #0
10011064:	d0a3      	beq.n	10010fae <at_ble_authenticate+0x32>
10011066:	07c2      	lsls	r2, r0, #31
10011068:	d501      	bpl.n	1001106e <at_ble_authenticate+0xf2>
1001106a:	2e00      	cmp	r6, #0
1001106c:	d09f      	beq.n	10010fae <at_ble_authenticate+0x32>
1001106e:	7966      	ldrb	r6, [r4, #5]
10011070:	7821      	ldrb	r1, [r4, #0]
10011072:	78e2      	ldrb	r2, [r4, #3]
10011074:	9600      	str	r6, [sp, #0]
10011076:	79a6      	ldrb	r6, [r4, #6]
10011078:	9002      	str	r0, [sp, #8]
1001107a:	9601      	str	r6, [sp, #4]
1001107c:	7a20      	ldrb	r0, [r4, #8]
1001107e:	9504      	str	r5, [sp, #16]
10011080:	9003      	str	r0, [sp, #12]
10011082:	4c05      	ldr	r4, [pc, #20]	; (10011098 <at_ble_authenticate+0x11c>)
10011084:	2001      	movs	r0, #1
10011086:	47a0      	blx	r4
10011088:	2000      	movs	r0, #0
1001108a:	b00b      	add	sp, #44	; 0x2c
1001108c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001108e:	46c0      	nop			; (mov r8, r8)
10011090:	1001147d 	.word	0x1001147d
10011094:	1001a692 	.word	0x1001a692
10011098:	100119ed 	.word	0x100119ed
1001109c:	1001a7a0 	.word	0x1001a7a0
100110a0:	100149c7 	.word	0x100149c7
100110a4:	1001a722 	.word	0x1001a722
100110a8:	100117cd 	.word	0x100117cd

100110ac <at_ble_pair_key_reply>:
100110ac:	b5f0      	push	{r4, r5, r6, r7, lr}
100110ae:	b085      	sub	sp, #20
100110b0:	1c05      	adds	r5, r0, #0
100110b2:	1c0c      	adds	r4, r1, #0
100110b4:	1c16      	adds	r6, r2, #0
100110b6:	2100      	movs	r1, #0
100110b8:	4668      	mov	r0, sp
100110ba:	2210      	movs	r2, #16
100110bc:	4b18      	ldr	r3, [pc, #96]	; (10011120 <at_ble_pair_key_reply+0x74>)
100110be:	4798      	blx	r3
100110c0:	2101      	movs	r1, #1
100110c2:	2e00      	cmp	r6, #0
100110c4:	d101      	bne.n	100110ca <at_ble_pair_key_reply+0x1e>
100110c6:	1c31      	adds	r1, r6, #0
100110c8:	466e      	mov	r6, sp
100110ca:	2c00      	cmp	r4, #0
100110cc:	d116      	bne.n	100110fc <at_ble_pair_key_reply+0x50>
100110ce:	2701      	movs	r7, #1
100110d0:	1c23      	adds	r3, r4, #0
100110d2:	1d70      	adds	r0, r6, #5
100110d4:	3e01      	subs	r6, #1
100110d6:	7802      	ldrb	r2, [r0, #0]
100110d8:	3801      	subs	r0, #1
100110da:	3a30      	subs	r2, #48	; 0x30
100110dc:	437a      	muls	r2, r7
100110de:	189b      	adds	r3, r3, r2
100110e0:	220a      	movs	r2, #10
100110e2:	4357      	muls	r7, r2
100110e4:	42b0      	cmp	r0, r6
100110e6:	d1f6      	bne.n	100110d6 <at_ble_pair_key_reply+0x2a>
100110e8:	466a      	mov	r2, sp
100110ea:	4668      	mov	r0, sp
100110ec:	7013      	strb	r3, [r2, #0]
100110ee:	0a1a      	lsrs	r2, r3, #8
100110f0:	7042      	strb	r2, [r0, #1]
100110f2:	0c1a      	lsrs	r2, r3, #16
100110f4:	0e1b      	lsrs	r3, r3, #24
100110f6:	7082      	strb	r2, [r0, #2]
100110f8:	70c3      	strb	r3, [r0, #3]
100110fa:	e009      	b.n	10011110 <at_ble_pair_key_reply+0x64>
100110fc:	20cf      	movs	r0, #207	; 0xcf
100110fe:	2c01      	cmp	r4, #1
10011100:	d10c      	bne.n	1001111c <at_ble_pair_key_reply+0x70>
10011102:	2300      	movs	r3, #0
10011104:	4668      	mov	r0, sp
10011106:	5cf2      	ldrb	r2, [r6, r3]
10011108:	54c2      	strb	r2, [r0, r3]
1001110a:	3301      	adds	r3, #1
1001110c:	2b10      	cmp	r3, #16
1001110e:	d1f9      	bne.n	10011104 <at_ble_pair_key_reply+0x58>
10011110:	2004      	movs	r0, #4
10011112:	466a      	mov	r2, sp
10011114:	1c2b      	adds	r3, r5, #0
10011116:	4c03      	ldr	r4, [pc, #12]	; (10011124 <at_ble_pair_key_reply+0x78>)
10011118:	47a0      	blx	r4
1001111a:	2000      	movs	r0, #0
1001111c:	b005      	add	sp, #20
1001111e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011120:	100149d9 	.word	0x100149d9
10011124:	10011a69 	.word	0x10011a69

10011128 <at_ble_send_slave_sec_request>:
10011128:	b570      	push	{r4, r5, r6, lr}
1001112a:	4b0c      	ldr	r3, [pc, #48]	; (1001115c <at_ble_send_slave_sec_request+0x34>)
1001112c:	1c0e      	adds	r6, r1, #0
1001112e:	2100      	movs	r1, #0
10011130:	1c05      	adds	r5, r0, #0
10011132:	1c14      	adds	r4, r2, #0
10011134:	4798      	blx	r3
10011136:	2301      	movs	r3, #1
10011138:	2807      	cmp	r0, #7
1001113a:	d80d      	bhi.n	10011158 <at_ble_send_slave_sec_request+0x30>
1001113c:	3311      	adds	r3, #17
1001113e:	4358      	muls	r0, r3
10011140:	4b07      	ldr	r3, [pc, #28]	; (10011160 <at_ble_send_slave_sec_request+0x38>)
10011142:	5cc2      	ldrb	r2, [r0, r3]
10011144:	23e0      	movs	r3, #224	; 0xe0
10011146:	2a01      	cmp	r2, #1
10011148:	d106      	bne.n	10011158 <at_ble_send_slave_sec_request+0x30>
1001114a:	00b1      	lsls	r1, r6, #2
1001114c:	430c      	orrs	r4, r1
1001114e:	4b05      	ldr	r3, [pc, #20]	; (10011164 <at_ble_send_slave_sec_request+0x3c>)
10011150:	b2e1      	uxtb	r1, r4
10011152:	1c28      	adds	r0, r5, #0
10011154:	4798      	blx	r3
10011156:	2300      	movs	r3, #0
10011158:	1c18      	adds	r0, r3, #0
1001115a:	bd70      	pop	{r4, r5, r6, pc}
1001115c:	1001147d 	.word	0x1001147d
10011160:	1001a692 	.word	0x1001a692
10011164:	10011ab9 	.word	0x10011ab9

10011168 <at_ble_encryption_start>:
10011168:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001116a:	23cf      	movs	r3, #207	; 0xcf
1001116c:	2900      	cmp	r1, #0
1001116e:	d02b      	beq.n	100111c8 <at_ble_encryption_start+0x60>
10011170:	2a05      	cmp	r2, #5
10011172:	d829      	bhi.n	100111c8 <at_ble_encryption_start+0x60>
10011174:	2701      	movs	r7, #1
10011176:	1c3d      	adds	r5, r7, #0
10011178:	2433      	movs	r4, #51	; 0x33
1001117a:	4095      	lsls	r5, r2
1001117c:	4225      	tst	r5, r4
1001117e:	d023      	beq.n	100111c8 <at_ble_encryption_start+0x60>
10011180:	7e8c      	ldrb	r4, [r1, #26]
10011182:	3c07      	subs	r4, #7
10011184:	2c09      	cmp	r4, #9
10011186:	d81f      	bhi.n	100111c8 <at_ble_encryption_start+0x60>
10011188:	4b10      	ldr	r3, [pc, #64]	; (100111cc <at_ble_encryption_start+0x64>)
1001118a:	1c0c      	adds	r4, r1, #0
1001118c:	2100      	movs	r1, #0
1001118e:	1c15      	adds	r5, r2, #0
10011190:	1c06      	adds	r6, r0, #0
10011192:	4798      	blx	r3
10011194:	1c3b      	adds	r3, r7, #0
10011196:	2807      	cmp	r0, #7
10011198:	d816      	bhi.n	100111c8 <at_ble_encryption_start+0x60>
1001119a:	2312      	movs	r3, #18
1001119c:	4358      	muls	r0, r3
1001119e:	4b0c      	ldr	r3, [pc, #48]	; (100111d0 <at_ble_encryption_start+0x68>)
100111a0:	5cc7      	ldrb	r7, [r0, r3]
100111a2:	23e0      	movs	r3, #224	; 0xe0
100111a4:	2f00      	cmp	r7, #0
100111a6:	d10f      	bne.n	100111c8 <at_ble_encryption_start+0x60>
100111a8:	1c21      	adds	r1, r4, #0
100111aa:	221c      	movs	r2, #28
100111ac:	4b09      	ldr	r3, [pc, #36]	; (100111d4 <at_ble_encryption_start+0x6c>)
100111ae:	480a      	ldr	r0, [pc, #40]	; (100111d8 <at_ble_encryption_start+0x70>)
100111b0:	4798      	blx	r3
100111b2:	1c23      	adds	r3, r4, #0
100111b4:	7ea1      	ldrb	r1, [r4, #26]
100111b6:	8a22      	ldrh	r2, [r4, #16]
100111b8:	3312      	adds	r3, #18
100111ba:	9100      	str	r1, [sp, #0]
100111bc:	9501      	str	r5, [sp, #4]
100111be:	1c21      	adds	r1, r4, #0
100111c0:	1c30      	adds	r0, r6, #0
100111c2:	4c06      	ldr	r4, [pc, #24]	; (100111dc <at_ble_encryption_start+0x74>)
100111c4:	47a0      	blx	r4
100111c6:	1c3b      	adds	r3, r7, #0
100111c8:	1c18      	adds	r0, r3, #0
100111ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
100111cc:	1001147d 	.word	0x1001147d
100111d0:	1001a692 	.word	0x1001a692
100111d4:	100149c7 	.word	0x100149c7
100111d8:	1001a7a0 	.word	0x1001a7a0
100111dc:	10011af9 	.word	0x10011af9

100111e0 <at_ble_encryption_request_reply>:
100111e0:	b573      	push	{r0, r1, r4, r5, r6, lr}
100111e2:	24cf      	movs	r4, #207	; 0xcf
100111e4:	2b00      	cmp	r3, #0
100111e6:	d011      	beq.n	1001120c <at_ble_encryption_request_reply+0x2c>
100111e8:	2a00      	cmp	r2, #0
100111ea:	d00a      	beq.n	10011202 <at_ble_encryption_request_reply+0x22>
100111ec:	2905      	cmp	r1, #5
100111ee:	d80d      	bhi.n	1001120c <at_ble_encryption_request_reply+0x2c>
100111f0:	2501      	movs	r5, #1
100111f2:	2633      	movs	r6, #51	; 0x33
100111f4:	408d      	lsls	r5, r1
100111f6:	4235      	tst	r5, r6
100111f8:	d008      	beq.n	1001120c <at_ble_encryption_request_reply+0x2c>
100111fa:	7e9d      	ldrb	r5, [r3, #26]
100111fc:	3d07      	subs	r5, #7
100111fe:	2d09      	cmp	r5, #9
10011200:	d804      	bhi.n	1001120c <at_ble_encryption_request_reply+0x2c>
10011202:	7e9c      	ldrb	r4, [r3, #26]
10011204:	9400      	str	r4, [sp, #0]
10011206:	4c02      	ldr	r4, [pc, #8]	; (10011210 <at_ble_encryption_request_reply+0x30>)
10011208:	47a0      	blx	r4
1001120a:	2400      	movs	r4, #0
1001120c:	1c20      	adds	r0, r4, #0
1001120e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
10011210:	10011bb5 	.word	0x10011bb5

10011214 <rx_callback>:
10011214:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10011216:	8883      	ldrh	r3, [r0, #4]
10011218:	1c01      	adds	r1, r0, #0
1001121a:	9301      	str	r3, [sp, #4]
1001121c:	88c5      	ldrh	r5, [r0, #6]
1001121e:	8806      	ldrh	r6, [r0, #0]
10011220:	2d00      	cmp	r5, #0
10011222:	d10f      	bne.n	10011244 <rx_callback+0x30>
10011224:	1c19      	adds	r1, r3, #0
10011226:	1c30      	adds	r0, r6, #0
10011228:	4b19      	ldr	r3, [pc, #100]	; (10011290 <rx_callback+0x7c>)
1001122a:	1c2a      	adds	r2, r5, #0
1001122c:	4798      	blx	r3
1001122e:	1e03      	subs	r3, r0, #0
10011230:	d105      	bne.n	1001123e <rx_callback+0x2a>
10011232:	1c30      	adds	r0, r6, #0
10011234:	9901      	ldr	r1, [sp, #4]
10011236:	1c1a      	adds	r2, r3, #0
10011238:	4c16      	ldr	r4, [pc, #88]	; (10011294 <rx_callback+0x80>)
1001123a:	47a0      	blx	r4
1001123c:	e027      	b.n	1001128e <rx_callback+0x7a>
1001123e:	4b16      	ldr	r3, [pc, #88]	; (10011298 <rx_callback+0x84>)
10011240:	4798      	blx	r3
10011242:	e024      	b.n	1001128e <rx_callback+0x7a>
10011244:	4c15      	ldr	r4, [pc, #84]	; (1001129c <rx_callback+0x88>)
10011246:	4a16      	ldr	r2, [pc, #88]	; (100112a0 <rx_callback+0x8c>)
10011248:	6823      	ldr	r3, [r4, #0]
1001124a:	6812      	ldr	r2, [r2, #0]
1001124c:	18eb      	adds	r3, r5, r3
1001124e:	4293      	cmp	r3, r2
10011250:	d901      	bls.n	10011256 <rx_callback+0x42>
10011252:	2300      	movs	r3, #0
10011254:	6023      	str	r3, [r4, #0]
10011256:	4f13      	ldr	r7, [pc, #76]	; (100112a4 <rx_callback+0x90>)
10011258:	6822      	ldr	r2, [r4, #0]
1001125a:	683b      	ldr	r3, [r7, #0]
1001125c:	3108      	adds	r1, #8
1001125e:	1898      	adds	r0, r3, r2
10011260:	1c2a      	adds	r2, r5, #0
10011262:	4b11      	ldr	r3, [pc, #68]	; (100112a8 <rx_callback+0x94>)
10011264:	4798      	blx	r3
10011266:	683b      	ldr	r3, [r7, #0]
10011268:	6822      	ldr	r2, [r4, #0]
1001126a:	1c30      	adds	r0, r6, #0
1001126c:	189a      	adds	r2, r3, r2
1001126e:	9901      	ldr	r1, [sp, #4]
10011270:	4b07      	ldr	r3, [pc, #28]	; (10011290 <rx_callback+0x7c>)
10011272:	4798      	blx	r3
10011274:	2800      	cmp	r0, #0
10011276:	d1e2      	bne.n	1001123e <rx_callback+0x2a>
10011278:	6823      	ldr	r3, [r4, #0]
1001127a:	683a      	ldr	r2, [r7, #0]
1001127c:	1c30      	adds	r0, r6, #0
1001127e:	18d2      	adds	r2, r2, r3
10011280:	9901      	ldr	r1, [sp, #4]
10011282:	1c2b      	adds	r3, r5, #0
10011284:	4e03      	ldr	r6, [pc, #12]	; (10011294 <rx_callback+0x80>)
10011286:	47b0      	blx	r6
10011288:	6823      	ldr	r3, [r4, #0]
1001128a:	18ed      	adds	r5, r5, r3
1001128c:	6025      	str	r5, [r4, #0]
1001128e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10011290:	1000f8a9 	.word	0x1000f8a9
10011294:	1000f821 	.word	0x1000f821
10011298:	1000f229 	.word	0x1000f229
1001129c:	1001a7fc 	.word	0x1001a7fc
100112a0:	100197a4 	.word	0x100197a4
100112a4:	100197a0 	.word	0x100197a0
100112a8:	100149c7 	.word	0x100149c7

100112ac <interface_send>:
100112ac:	b508      	push	{r3, lr}
100112ae:	4b02      	ldr	r3, [pc, #8]	; (100112b8 <interface_send+0xc>)
100112b0:	4798      	blx	r3
100112b2:	2000      	movs	r0, #0
100112b4:	bd08      	pop	{r3, pc}
100112b6:	46c0      	nop			; (mov r8, r8)
100112b8:	1000ef21 	.word	0x1000ef21

100112bc <interface_init>:
100112bc:	2280      	movs	r2, #128	; 0x80
100112be:	b510      	push	{r4, lr}
100112c0:	2100      	movs	r1, #0
100112c2:	1c04      	adds	r4, r0, #0
100112c4:	0092      	lsls	r2, r2, #2
100112c6:	4b08      	ldr	r3, [pc, #32]	; (100112e8 <interface_init+0x2c>)
100112c8:	4808      	ldr	r0, [pc, #32]	; (100112ec <interface_init+0x30>)
100112ca:	4798      	blx	r3
100112cc:	2200      	movs	r2, #0
100112ce:	4b08      	ldr	r3, [pc, #32]	; (100112f0 <interface_init+0x34>)
100112d0:	601a      	str	r2, [r3, #0]
100112d2:	4a08      	ldr	r2, [pc, #32]	; (100112f4 <interface_init+0x38>)
100112d4:	4b08      	ldr	r3, [pc, #32]	; (100112f8 <interface_init+0x3c>)
100112d6:	601a      	str	r2, [r3, #0]
100112d8:	4b08      	ldr	r3, [pc, #32]	; (100112fc <interface_init+0x40>)
100112da:	6922      	ldr	r2, [r4, #16]
100112dc:	601a      	str	r2, [r3, #0]
100112de:	6962      	ldr	r2, [r4, #20]
100112e0:	4b07      	ldr	r3, [pc, #28]	; (10011300 <interface_init+0x44>)
100112e2:	601a      	str	r2, [r3, #0]
100112e4:	bd10      	pop	{r4, pc}
100112e6:	46c0      	nop			; (mov r8, r8)
100112e8:	100149d9 	.word	0x100149d9
100112ec:	1001aa00 	.word	0x1001aa00
100112f0:	1001a7fc 	.word	0x1001a7fc
100112f4:	1001a800 	.word	0x1001a800
100112f8:	10017cf8 	.word	0x10017cf8
100112fc:	100197a0 	.word	0x100197a0
10011300:	100197a4 	.word	0x100197a4

10011304 <platform_cmd_cmpl_signal>:
10011304:	2201      	movs	r2, #1
10011306:	4b01      	ldr	r3, [pc, #4]	; (1001130c <platform_cmd_cmpl_signal+0x8>)
10011308:	601a      	str	r2, [r3, #0]
1001130a:	4770      	bx	lr
1001130c:	100197a8 	.word	0x100197a8

10011310 <platform_cmd_cmpl_wait>:
10011310:	b510      	push	{r4, lr}
10011312:	1c04      	adds	r4, r0, #0
10011314:	4b07      	ldr	r3, [pc, #28]	; (10011334 <platform_cmd_cmpl_wait+0x24>)
10011316:	681a      	ldr	r2, [r3, #0]
10011318:	2a01      	cmp	r2, #1
1001131a:	d003      	beq.n	10011324 <platform_cmd_cmpl_wait+0x14>
1001131c:	4b06      	ldr	r3, [pc, #24]	; (10011338 <platform_cmd_cmpl_wait+0x28>)
1001131e:	2000      	movs	r0, #0
10011320:	4798      	blx	r3
10011322:	e7f7      	b.n	10011314 <platform_cmd_cmpl_wait+0x4>
10011324:	6819      	ldr	r1, [r3, #0]
10011326:	2901      	cmp	r1, #1
10011328:	d102      	bne.n	10011330 <platform_cmd_cmpl_wait+0x20>
1001132a:	2200      	movs	r2, #0
1001132c:	601a      	str	r2, [r3, #0]
1001132e:	e000      	b.n	10011332 <platform_cmd_cmpl_wait+0x22>
10011330:	7022      	strb	r2, [r4, #0]
10011332:	bd10      	pop	{r4, pc}
10011334:	100197a8 	.word	0x100197a8
10011338:	1000efb1 	.word	0x1000efb1

1001133c <start_timer>:
1001133c:	4770      	bx	lr

1001133e <stop_timer>:
1001133e:	4770      	bx	lr

10011340 <dbg_le_set_bd_addr_req_handler>:
10011340:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10011342:	466b      	mov	r3, sp
10011344:	1dde      	adds	r6, r3, #7
10011346:	2300      	movs	r3, #0
10011348:	7033      	strb	r3, [r6, #0]
1001134a:	230f      	movs	r3, #15
1001134c:	4c13      	ldr	r4, [pc, #76]	; (1001139c <dbg_le_set_bd_addr_req_handler+0x5c>)
1001134e:	2703      	movs	r7, #3
10011350:	7023      	strb	r3, [r4, #0]
10011352:	2300      	movs	r3, #0
10011354:	70e3      	strb	r3, [r4, #3]
10011356:	4b12      	ldr	r3, [pc, #72]	; (100113a0 <dbg_le_set_bd_addr_req_handler+0x60>)
10011358:	1c01      	adds	r1, r0, #0
1001135a:	881a      	ldrh	r2, [r3, #0]
1001135c:	881b      	ldrh	r3, [r3, #0]
1001135e:	7122      	strb	r2, [r4, #4]
10011360:	0a1b      	lsrs	r3, r3, #8
10011362:	2206      	movs	r2, #6
10011364:	7163      	strb	r3, [r4, #5]
10011366:	480f      	ldr	r0, [pc, #60]	; (100113a4 <dbg_le_set_bd_addr_req_handler+0x64>)
10011368:	4b0f      	ldr	r3, [pc, #60]	; (100113a8 <dbg_le_set_bd_addr_req_handler+0x68>)
1001136a:	7067      	strb	r7, [r4, #1]
1001136c:	70a7      	strb	r7, [r4, #2]
1001136e:	4798      	blx	r3
10011370:	4d0e      	ldr	r5, [pc, #56]	; (100113ac <dbg_le_set_bd_addr_req_handler+0x6c>)
10011372:	4b0f      	ldr	r3, [pc, #60]	; (100113b0 <dbg_le_set_bd_addr_req_handler+0x70>)
10011374:	210e      	movs	r1, #14
10011376:	802b      	strh	r3, [r5, #0]
10011378:	2306      	movs	r3, #6
1001137a:	71a3      	strb	r3, [r4, #6]
1001137c:	2300      	movs	r3, #0
1001137e:	1c20      	adds	r0, r4, #0
10011380:	71e3      	strb	r3, [r4, #7]
10011382:	4b0c      	ldr	r3, [pc, #48]	; (100113b4 <dbg_le_set_bd_addr_req_handler+0x74>)
10011384:	80af      	strh	r7, [r5, #4]
10011386:	4798      	blx	r3
10011388:	1c30      	adds	r0, r6, #0
1001138a:	4b0b      	ldr	r3, [pc, #44]	; (100113b8 <dbg_le_set_bd_addr_req_handler+0x78>)
1001138c:	4798      	blx	r3
1001138e:	7833      	ldrb	r3, [r6, #0]
10011390:	20e2      	movs	r0, #226	; 0xe2
10011392:	2b00      	cmp	r3, #0
10011394:	d101      	bne.n	1001139a <dbg_le_set_bd_addr_req_handler+0x5a>
10011396:	68ab      	ldr	r3, [r5, #8]
10011398:	7818      	ldrb	r0, [r3, #0]
1001139a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
1001139c:	1001aa00 	.word	0x1001aa00
100113a0:	1001a690 	.word	0x1001a690
100113a4:	1001aa08 	.word	0x1001aa08
100113a8:	100149c7 	.word	0x100149c7
100113ac:	1001a684 	.word	0x1001a684
100113b0:	00000329 	.word	0x00000329
100113b4:	100112ad 	.word	0x100112ad
100113b8:	10011311 	.word	0x10011311

100113bc <gapc_get_dev_info_cfm.constprop.1>:
100113bc:	b538      	push	{r3, r4, r5, lr}
100113be:	230b      	movs	r3, #11
100113c0:	4c27      	ldr	r4, [pc, #156]	; (10011460 <gapc_get_dev_info_cfm.constprop.1+0xa4>)
100113c2:	7023      	strb	r3, [r4, #0]
100113c4:	3303      	adds	r3, #3
100113c6:	7063      	strb	r3, [r4, #1]
100113c8:	3329      	adds	r3, #41	; 0x29
100113ca:	70a3      	strb	r3, [r4, #2]
100113cc:	4b25      	ldr	r3, [pc, #148]	; (10011464 <gapc_get_dev_info_cfm.constprop.1+0xa8>)
100113ce:	70e1      	strb	r1, [r4, #3]
100113d0:	881a      	ldrh	r2, [r3, #0]
100113d2:	881b      	ldrh	r3, [r3, #0]
100113d4:	7122      	strb	r2, [r4, #4]
100113d6:	0a1b      	lsrs	r3, r3, #8
100113d8:	7163      	strb	r3, [r4, #5]
100113da:	2300      	movs	r3, #0
100113dc:	7220      	strb	r0, [r4, #8]
100113de:	7263      	strb	r3, [r4, #9]
100113e0:	2801      	cmp	r0, #1
100113e2:	d02b      	beq.n	1001143c <gapc_get_dev_info_cfm.constprop.1+0x80>
100113e4:	4298      	cmp	r0, r3
100113e6:	d01b      	beq.n	10011420 <gapc_get_dev_info_cfm.constprop.1+0x64>
100113e8:	2802      	cmp	r0, #2
100113ea:	d12f      	bne.n	1001144c <gapc_get_dev_info_cfm.constprop.1+0x90>
100113ec:	4b1e      	ldr	r3, [pc, #120]	; (10011468 <gapc_get_dev_info_cfm.constprop.1+0xac>)
100113ee:	2112      	movs	r1, #18
100113f0:	1c1a      	adds	r2, r3, #0
100113f2:	32ce      	adds	r2, #206	; 0xce
100113f4:	8812      	ldrh	r2, [r2, #0]
100113f6:	72a2      	strb	r2, [r4, #10]
100113f8:	0a12      	lsrs	r2, r2, #8
100113fa:	72e2      	strb	r2, [r4, #11]
100113fc:	1c1a      	adds	r2, r3, #0
100113fe:	32d0      	adds	r2, #208	; 0xd0
10011400:	8812      	ldrh	r2, [r2, #0]
10011402:	7322      	strb	r2, [r4, #12]
10011404:	0a12      	lsrs	r2, r2, #8
10011406:	7362      	strb	r2, [r4, #13]
10011408:	1c1a      	adds	r2, r3, #0
1001140a:	32d2      	adds	r2, #210	; 0xd2
1001140c:	8812      	ldrh	r2, [r2, #0]
1001140e:	33d4      	adds	r3, #212	; 0xd4
10011410:	73a2      	strb	r2, [r4, #14]
10011412:	0a12      	lsrs	r2, r2, #8
10011414:	73e2      	strb	r2, [r4, #15]
10011416:	881b      	ldrh	r3, [r3, #0]
10011418:	7423      	strb	r3, [r4, #16]
1001141a:	0a1b      	lsrs	r3, r3, #8
1001141c:	7463      	strb	r3, [r4, #17]
1001141e:	e016      	b.n	1001144e <gapc_get_dev_info_cfm.constprop.1+0x92>
10011420:	4b11      	ldr	r3, [pc, #68]	; (10011468 <gapc_get_dev_info_cfm.constprop.1+0xac>)
10011422:	4912      	ldr	r1, [pc, #72]	; (1001146c <gapc_get_dev_info_cfm.constprop.1+0xb0>)
10011424:	33aa      	adds	r3, #170	; 0xaa
10011426:	881d      	ldrh	r5, [r3, #0]
10011428:	4811      	ldr	r0, [pc, #68]	; (10011470 <gapc_get_dev_info_cfm.constprop.1+0xb4>)
1001142a:	0a2b      	lsrs	r3, r5, #8
1001142c:	72a5      	strb	r5, [r4, #10]
1001142e:	72e3      	strb	r3, [r4, #11]
10011430:	1c2a      	adds	r2, r5, #0
10011432:	4b10      	ldr	r3, [pc, #64]	; (10011474 <gapc_get_dev_info_cfm.constprop.1+0xb8>)
10011434:	350c      	adds	r5, #12
10011436:	4798      	blx	r3
10011438:	b2a9      	uxth	r1, r5
1001143a:	e008      	b.n	1001144e <gapc_get_dev_info_cfm.constprop.1+0x92>
1001143c:	4b0a      	ldr	r3, [pc, #40]	; (10011468 <gapc_get_dev_info_cfm.constprop.1+0xac>)
1001143e:	210c      	movs	r1, #12
10011440:	33cc      	adds	r3, #204	; 0xcc
10011442:	881b      	ldrh	r3, [r3, #0]
10011444:	72a3      	strb	r3, [r4, #10]
10011446:	0a1b      	lsrs	r3, r3, #8
10011448:	72e3      	strb	r3, [r4, #11]
1001144a:	e000      	b.n	1001144e <gapc_get_dev_info_cfm.constprop.1+0x92>
1001144c:	210a      	movs	r1, #10
1001144e:	1c0b      	adds	r3, r1, #0
10011450:	3b08      	subs	r3, #8
10011452:	71a3      	strb	r3, [r4, #6]
10011454:	121b      	asrs	r3, r3, #8
10011456:	71e3      	strb	r3, [r4, #7]
10011458:	1c20      	adds	r0, r4, #0
1001145a:	4b07      	ldr	r3, [pc, #28]	; (10011478 <gapc_get_dev_info_cfm.constprop.1+0xbc>)
1001145c:	4798      	blx	r3
1001145e:	bd38      	pop	{r3, r4, r5, pc}
10011460:	1001aa00 	.word	0x1001aa00
10011464:	1001a690 	.word	0x1001a690
10011468:	1001a722 	.word	0x1001a722
1001146c:	1001a7ce 	.word	0x1001a7ce
10011470:	1001aa0c 	.word	0x1001aa0c
10011474:	100149c7 	.word	0x100149c7
10011478:	100112ad 	.word	0x100112ad

1001147c <check_ConnData_idx_role>:
1001147c:	4b0c      	ldr	r3, [pc, #48]	; (100114b0 <check_ConnData_idx_role+0x34>)
1001147e:	b570      	push	{r4, r5, r6, lr}
10011480:	1c04      	adds	r4, r0, #0
10011482:	2008      	movs	r0, #8
10011484:	429c      	cmp	r4, r3
10011486:	d011      	beq.n	100114ac <check_ConnData_idx_role+0x30>
10011488:	2300      	movs	r3, #0
1001148a:	2212      	movs	r2, #18
1001148c:	435a      	muls	r2, r3
1001148e:	4d09      	ldr	r5, [pc, #36]	; (100114b4 <check_ConnData_idx_role+0x38>)
10011490:	b2d8      	uxtb	r0, r3
10011492:	1956      	adds	r6, r2, r5
10011494:	8976      	ldrh	r6, [r6, #10]
10011496:	42a6      	cmp	r6, r4
10011498:	d104      	bne.n	100114a4 <check_ConnData_idx_role+0x28>
1001149a:	2900      	cmp	r1, #0
1001149c:	d006      	beq.n	100114ac <check_ConnData_idx_role+0x30>
1001149e:	5d53      	ldrb	r3, [r2, r5]
100114a0:	700b      	strb	r3, [r1, #0]
100114a2:	e003      	b.n	100114ac <check_ConnData_idx_role+0x30>
100114a4:	3301      	adds	r3, #1
100114a6:	2b08      	cmp	r3, #8
100114a8:	d1ef      	bne.n	1001148a <check_ConnData_idx_role+0xe>
100114aa:	1c18      	adds	r0, r3, #0
100114ac:	bd70      	pop	{r4, r5, r6, pc}
100114ae:	46c0      	nop			; (mov r8, r8)
100114b0:	0000ffff 	.word	0x0000ffff
100114b4:	1001a692 	.word	0x1001a692

100114b8 <check_ConnData_emptyEntry>:
100114b8:	2300      	movs	r3, #0
100114ba:	2212      	movs	r2, #18
100114bc:	435a      	muls	r2, r3
100114be:	4906      	ldr	r1, [pc, #24]	; (100114d8 <check_ConnData_emptyEntry+0x20>)
100114c0:	b2d8      	uxtb	r0, r3
100114c2:	1852      	adds	r2, r2, r1
100114c4:	8951      	ldrh	r1, [r2, #10]
100114c6:	4a05      	ldr	r2, [pc, #20]	; (100114dc <check_ConnData_emptyEntry+0x24>)
100114c8:	4291      	cmp	r1, r2
100114ca:	d003      	beq.n	100114d4 <check_ConnData_emptyEntry+0x1c>
100114cc:	3301      	adds	r3, #1
100114ce:	2b08      	cmp	r3, #8
100114d0:	d1f3      	bne.n	100114ba <check_ConnData_emptyEntry+0x2>
100114d2:	1c18      	adds	r0, r3, #0
100114d4:	4770      	bx	lr
100114d6:	46c0      	nop			; (mov r8, r8)
100114d8:	1001a692 	.word	0x1001a692
100114dc:	0000ffff 	.word	0x0000ffff

100114e0 <gapc_cmp_evt>:
100114e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100114e2:	780b      	ldrb	r3, [r1, #0]
100114e4:	1c05      	adds	r5, r0, #0
100114e6:	1e58      	subs	r0, r3, #1
100114e8:	784e      	ldrb	r6, [r1, #1]
100114ea:	280f      	cmp	r0, #15
100114ec:	d85a      	bhi.n	100115a4 <gapc_cmp_evt+0xc4>
100114ee:	1c14      	adds	r4, r2, #0
100114f0:	f001 fba4 	bl	10012c3c <__gnu_thumb1_case_uqi>
100114f4:	5858440a 	.word	0x5858440a
100114f8:	4b584444 	.word	0x4b584444
100114fc:	0825122d 	.word	0x0825122d
10011500:	3e395858 	.word	0x3e395858
10011504:	203b      	movs	r0, #59	; 0x3b
10011506:	e04e      	b.n	100115a6 <gapc_cmp_evt+0xc6>
10011508:	203b      	movs	r0, #59	; 0x3b
1001150a:	2e00      	cmp	r6, #0
1001150c:	d04b      	beq.n	100115a6 <gapc_cmp_evt+0xc6>
1001150e:	0a2d      	lsrs	r5, r5, #8
10011510:	8015      	strh	r5, [r2, #0]
10011512:	7096      	strb	r6, [r2, #2]
10011514:	3835      	subs	r0, #53	; 0x35
10011516:	e046      	b.n	100115a6 <gapc_cmp_evt+0xc6>
10011518:	466b      	mov	r3, sp
1001151a:	1ddf      	adds	r7, r3, #7
1001151c:	2301      	movs	r3, #1
1001151e:	0a2d      	lsrs	r5, r5, #8
10011520:	703b      	strb	r3, [r7, #0]
10011522:	1c28      	adds	r0, r5, #0
10011524:	1c39      	adds	r1, r7, #0
10011526:	4b20      	ldr	r3, [pc, #128]	; (100115a8 <gapc_cmp_evt+0xc8>)
10011528:	4798      	blx	r3
1001152a:	2807      	cmp	r0, #7
1001152c:	d803      	bhi.n	10011536 <gapc_cmp_evt+0x56>
1001152e:	783b      	ldrb	r3, [r7, #0]
10011530:	203b      	movs	r0, #59	; 0x3b
10011532:	2b00      	cmp	r3, #0
10011534:	d037      	beq.n	100115a6 <gapc_cmp_evt+0xc6>
10011536:	8065      	strh	r5, [r4, #2]
10011538:	7126      	strb	r6, [r4, #4]
1001153a:	2009      	movs	r0, #9
1001153c:	e033      	b.n	100115a6 <gapc_cmp_evt+0xc6>
1001153e:	203b      	movs	r0, #59	; 0x3b
10011540:	2e00      	cmp	r6, #0
10011542:	d030      	beq.n	100115a6 <gapc_cmp_evt+0xc6>
10011544:	0a2d      	lsrs	r5, r5, #8
10011546:	8015      	strh	r5, [r2, #0]
10011548:	7096      	strb	r6, [r2, #2]
1001154a:	382d      	subs	r0, #45	; 0x2d
1001154c:	e02b      	b.n	100115a6 <gapc_cmp_evt+0xc6>
1001154e:	203b      	movs	r0, #59	; 0x3b
10011550:	2e00      	cmp	r6, #0
10011552:	d028      	beq.n	100115a6 <gapc_cmp_evt+0xc6>
10011554:	2300      	movs	r3, #0
10011556:	0a2d      	lsrs	r5, r5, #8
10011558:	8015      	strh	r5, [r2, #0]
1001155a:	7096      	strb	r6, [r2, #2]
1001155c:	8093      	strh	r3, [r2, #4]
1001155e:	80d3      	strh	r3, [r2, #6]
10011560:	8113      	strh	r3, [r2, #8]
10011562:	3834      	subs	r0, #52	; 0x34
10011564:	e01f      	b.n	100115a6 <gapc_cmp_evt+0xc6>
10011566:	203b      	movs	r0, #59	; 0x3b
10011568:	2e00      	cmp	r6, #0
1001156a:	d01c      	beq.n	100115a6 <gapc_cmp_evt+0xc6>
1001156c:	7216      	strb	r6, [r2, #8]
1001156e:	e003      	b.n	10011578 <gapc_cmp_evt+0x98>
10011570:	203b      	movs	r0, #59	; 0x3b
10011572:	2e00      	cmp	r6, #0
10011574:	d017      	beq.n	100115a6 <gapc_cmp_evt+0xc6>
10011576:	7116      	strb	r6, [r2, #4]
10011578:	3812      	subs	r0, #18
1001157a:	e014      	b.n	100115a6 <gapc_cmp_evt+0xc6>
1001157c:	203b      	movs	r0, #59	; 0x3b
1001157e:	2e00      	cmp	r6, #0
10011580:	d011      	beq.n	100115a6 <gapc_cmp_evt+0xc6>
10011582:	7093      	strb	r3, [r2, #2]
10011584:	70d6      	strb	r6, [r2, #3]
10011586:	382a      	subs	r0, #42	; 0x2a
10011588:	e00d      	b.n	100115a6 <gapc_cmp_evt+0xc6>
1001158a:	203b      	movs	r0, #59	; 0x3b
1001158c:	2e00      	cmp	r6, #0
1001158e:	d00a      	beq.n	100115a6 <gapc_cmp_evt+0xc6>
10011590:	0a2d      	lsrs	r5, r5, #8
10011592:	7016      	strb	r6, [r2, #0]
10011594:	8055      	strh	r5, [r2, #2]
10011596:	1d10      	adds	r0, r2, #4
10011598:	2100      	movs	r1, #0
1001159a:	2205      	movs	r2, #5
1001159c:	4b03      	ldr	r3, [pc, #12]	; (100115ac <gapc_cmp_evt+0xcc>)
1001159e:	4798      	blx	r3
100115a0:	2012      	movs	r0, #18
100115a2:	e000      	b.n	100115a6 <gapc_cmp_evt+0xc6>
100115a4:	2000      	movs	r0, #0
100115a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
100115a8:	1001147d 	.word	0x1001147d
100115ac:	100149d9 	.word	0x100149d9

100115b0 <gapc_connection_cfm_handler>:
100115b0:	b5f0      	push	{r4, r5, r6, r7, lr}
100115b2:	b085      	sub	sp, #20
100115b4:	1c1d      	adds	r5, r3, #0
100115b6:	ab0a      	add	r3, sp, #40	; 0x28
100115b8:	781b      	ldrb	r3, [r3, #0]
100115ba:	9201      	str	r2, [sp, #4]
100115bc:	9302      	str	r3, [sp, #8]
100115be:	ab0b      	add	r3, sp, #44	; 0x2c
100115c0:	781b      	ldrb	r3, [r3, #0]
100115c2:	1c07      	adds	r7, r0, #0
100115c4:	9303      	str	r3, [sp, #12]
100115c6:	ab0c      	add	r3, sp, #48	; 0x30
100115c8:	881a      	ldrh	r2, [r3, #0]
100115ca:	2302      	movs	r3, #2
100115cc:	1c0e      	adds	r6, r1, #0
100115ce:	4c23      	ldr	r4, [pc, #140]	; (1001165c <gapc_connection_cfm_handler+0xac>)
100115d0:	1c39      	adds	r1, r7, #0
100115d2:	7023      	strb	r3, [r4, #0]
100115d4:	330c      	adds	r3, #12
100115d6:	7063      	strb	r3, [r4, #1]
100115d8:	70a3      	strb	r3, [r4, #2]
100115da:	4b21      	ldr	r3, [pc, #132]	; (10011660 <gapc_connection_cfm_handler+0xb0>)
100115dc:	70e2      	strb	r2, [r4, #3]
100115de:	881a      	ldrh	r2, [r3, #0]
100115e0:	881b      	ldrh	r3, [r3, #0]
100115e2:	7122      	strb	r2, [r4, #4]
100115e4:	0a1b      	lsrs	r3, r3, #8
100115e6:	4f1f      	ldr	r7, [pc, #124]	; (10011664 <gapc_connection_cfm_handler+0xb4>)
100115e8:	2210      	movs	r2, #16
100115ea:	481f      	ldr	r0, [pc, #124]	; (10011668 <gapc_connection_cfm_handler+0xb8>)
100115ec:	7163      	strb	r3, [r4, #5]
100115ee:	47b8      	blx	r7
100115f0:	0a33      	lsrs	r3, r6, #8
100115f2:	7626      	strb	r6, [r4, #24]
100115f4:	7663      	strb	r3, [r4, #25]
100115f6:	9901      	ldr	r1, [sp, #4]
100115f8:	0c33      	lsrs	r3, r6, #16
100115fa:	2210      	movs	r2, #16
100115fc:	0e36      	lsrs	r6, r6, #24
100115fe:	481b      	ldr	r0, [pc, #108]	; (1001166c <gapc_connection_cfm_handler+0xbc>)
10011600:	76a3      	strb	r3, [r4, #26]
10011602:	76e6      	strb	r6, [r4, #27]
10011604:	47b8      	blx	r7
10011606:	1c23      	adds	r3, r4, #0
10011608:	332c      	adds	r3, #44	; 0x2c
1001160a:	701d      	strb	r5, [r3, #0]
1001160c:	1c23      	adds	r3, r4, #0
1001160e:	0a2a      	lsrs	r2, r5, #8
10011610:	332d      	adds	r3, #45	; 0x2d
10011612:	701a      	strb	r2, [r3, #0]
10011614:	1c23      	adds	r3, r4, #0
10011616:	0c2a      	lsrs	r2, r5, #16
10011618:	332e      	adds	r3, #46	; 0x2e
1001161a:	701a      	strb	r2, [r3, #0]
1001161c:	1c23      	adds	r3, r4, #0
1001161e:	0e2d      	lsrs	r5, r5, #24
10011620:	332f      	adds	r3, #47	; 0x2f
10011622:	466a      	mov	r2, sp
10011624:	701d      	strb	r5, [r3, #0]
10011626:	1c23      	adds	r3, r4, #0
10011628:	7a12      	ldrb	r2, [r2, #8]
1001162a:	3330      	adds	r3, #48	; 0x30
1001162c:	701a      	strb	r2, [r3, #0]
1001162e:	1c23      	adds	r3, r4, #0
10011630:	2500      	movs	r5, #0
10011632:	3331      	adds	r3, #49	; 0x31
10011634:	466a      	mov	r2, sp
10011636:	701d      	strb	r5, [r3, #0]
10011638:	1c23      	adds	r3, r4, #0
1001163a:	7b12      	ldrb	r2, [r2, #12]
1001163c:	3332      	adds	r3, #50	; 0x32
1001163e:	701a      	strb	r2, [r3, #0]
10011640:	1c23      	adds	r3, r4, #0
10011642:	3333      	adds	r3, #51	; 0x33
10011644:	701d      	strb	r5, [r3, #0]
10011646:	232c      	movs	r3, #44	; 0x2c
10011648:	1c20      	adds	r0, r4, #0
1001164a:	71a3      	strb	r3, [r4, #6]
1001164c:	2134      	movs	r1, #52	; 0x34
1001164e:	4b08      	ldr	r3, [pc, #32]	; (10011670 <gapc_connection_cfm_handler+0xc0>)
10011650:	71e5      	strb	r5, [r4, #7]
10011652:	4798      	blx	r3
10011654:	1c28      	adds	r0, r5, #0
10011656:	b005      	add	sp, #20
10011658:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001165a:	46c0      	nop			; (mov r8, r8)
1001165c:	1001aa00 	.word	0x1001aa00
10011660:	1001a690 	.word	0x1001a690
10011664:	100149c7 	.word	0x100149c7
10011668:	1001aa08 	.word	0x1001aa08
1001166c:	1001aa1c 	.word	0x1001aa1c
10011670:	100112ad 	.word	0x100112ad

10011674 <gapc_con_req_ind>:
10011674:	b5f0      	push	{r4, r5, r6, r7, lr}
10011676:	7845      	ldrb	r5, [r0, #1]
10011678:	7803      	ldrb	r3, [r0, #0]
1001167a:	4c30      	ldr	r4, [pc, #192]	; (1001173c <gapc_con_req_ind+0xc8>)
1001167c:	022d      	lsls	r5, r5, #8
1001167e:	431d      	orrs	r5, r3
10011680:	85a5      	strh	r5, [r4, #44]	; 0x2c
10011682:	78c3      	ldrb	r3, [r0, #3]
10011684:	7882      	ldrb	r2, [r0, #2]
10011686:	b08b      	sub	sp, #44	; 0x2c
10011688:	021b      	lsls	r3, r3, #8
1001168a:	431a      	orrs	r2, r3
1001168c:	466b      	mov	r3, sp
1001168e:	9205      	str	r2, [sp, #20]
10011690:	8a9b      	ldrh	r3, [r3, #20]
10011692:	2120      	movs	r1, #32
10011694:	85e3      	strh	r3, [r4, #46]	; 0x2e
10011696:	7943      	ldrb	r3, [r0, #5]
10011698:	7902      	ldrb	r2, [r0, #4]
1001169a:	021b      	lsls	r3, r3, #8
1001169c:	431a      	orrs	r2, r3
1001169e:	466b      	mov	r3, sp
100116a0:	9206      	str	r2, [sp, #24]
100116a2:	8b1b      	ldrh	r3, [r3, #24]
100116a4:	1c06      	adds	r6, r0, #0
100116a6:	8623      	strh	r3, [r4, #48]	; 0x30
100116a8:	79c3      	ldrb	r3, [r0, #7]
100116aa:	7982      	ldrb	r2, [r0, #6]
100116ac:	021b      	lsls	r3, r3, #8
100116ae:	431a      	orrs	r2, r3
100116b0:	466b      	mov	r3, sp
100116b2:	9207      	str	r2, [sp, #28]
100116b4:	466a      	mov	r2, sp
100116b6:	8b9b      	ldrh	r3, [r3, #28]
100116b8:	1852      	adds	r2, r2, r1
100116ba:	8663      	strh	r3, [r4, #50]	; 0x32
100116bc:	7a43      	ldrb	r3, [r0, #9]
100116be:	1c01      	adds	r1, r0, #0
100116c0:	9308      	str	r3, [sp, #32]
100116c2:	1c23      	adds	r3, r4, #0
100116c4:	7812      	ldrb	r2, [r2, #0]
100116c6:	3377      	adds	r3, #119	; 0x77
100116c8:	3478      	adds	r4, #120	; 0x78
100116ca:	701a      	strb	r2, [r3, #0]
100116cc:	310a      	adds	r1, #10
100116ce:	2206      	movs	r2, #6
100116d0:	4b1b      	ldr	r3, [pc, #108]	; (10011740 <gapc_con_req_ind+0xcc>)
100116d2:	1c20      	adds	r0, r4, #0
100116d4:	4798      	blx	r3
100116d6:	7c33      	ldrb	r3, [r6, #16]
100116d8:	9309      	str	r3, [sp, #36]	; 0x24
100116da:	4b1a      	ldr	r3, [pc, #104]	; (10011744 <gapc_con_req_ind+0xd0>)
100116dc:	4798      	blx	r3
100116de:	4e1a      	ldr	r6, [pc, #104]	; (10011748 <gapc_con_req_ind+0xd4>)
100116e0:	1e07      	subs	r7, r0, #0
100116e2:	2f07      	cmp	r7, #7
100116e4:	d81b      	bhi.n	1001171e <gapc_con_req_ind+0xaa>
100116e6:	2312      	movs	r3, #18
100116e8:	4343      	muls	r3, r0
100116ea:	18f0      	adds	r0, r6, r3
100116ec:	8145      	strh	r5, [r0, #10]
100116ee:	4669      	mov	r1, sp
100116f0:	2524      	movs	r5, #36	; 0x24
100116f2:	1949      	adds	r1, r1, r5
100116f4:	7809      	ldrb	r1, [r1, #0]
100116f6:	2206      	movs	r2, #6
100116f8:	54f1      	strb	r1, [r6, r3]
100116fa:	2120      	movs	r1, #32
100116fc:	466b      	mov	r3, sp
100116fe:	185b      	adds	r3, r3, r1
10011700:	781b      	ldrb	r3, [r3, #0]
10011702:	1c21      	adds	r1, r4, #0
10011704:	7043      	strb	r3, [r0, #1]
10011706:	466b      	mov	r3, sp
10011708:	8a9b      	ldrh	r3, [r3, #20]
1001170a:	3002      	adds	r0, #2
1001170c:	8143      	strh	r3, [r0, #10]
1001170e:	466b      	mov	r3, sp
10011710:	8b1b      	ldrh	r3, [r3, #24]
10011712:	8183      	strh	r3, [r0, #12]
10011714:	466b      	mov	r3, sp
10011716:	8b9b      	ldrh	r3, [r3, #28]
10011718:	81c3      	strh	r3, [r0, #14]
1001171a:	4b09      	ldr	r3, [pc, #36]	; (10011740 <gapc_con_req_ind+0xcc>)
1001171c:	4798      	blx	r3
1001171e:	2112      	movs	r1, #18
10011720:	2300      	movs	r3, #0
10011722:	434f      	muls	r7, r1
10011724:	9300      	str	r3, [sp, #0]
10011726:	9301      	str	r3, [sp, #4]
10011728:	19f6      	adds	r6, r6, r7
1001172a:	8971      	ldrh	r1, [r6, #10]
1001172c:	4a07      	ldr	r2, [pc, #28]	; (1001174c <gapc_con_req_ind+0xd8>)
1001172e:	9102      	str	r1, [sp, #8]
10011730:	1c10      	adds	r0, r2, #0
10011732:	1c19      	adds	r1, r3, #0
10011734:	4c06      	ldr	r4, [pc, #24]	; (10011750 <gapc_con_req_ind+0xdc>)
10011736:	47a0      	blx	r4
10011738:	b00b      	add	sp, #44	; 0x2c
1001173a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001173c:	1001a722 	.word	0x1001a722
10011740:	100149c7 	.word	0x100149c7
10011744:	100114b9 	.word	0x100114b9
10011748:	1001a692 	.word	0x1001a692
1001174c:	100197ac 	.word	0x100197ac
10011750:	100115b1 	.word	0x100115b1

10011754 <gapc_disconnect_cmd_handler>:
10011754:	2204      	movs	r2, #4
10011756:	b510      	push	{r4, lr}
10011758:	4b0c      	ldr	r3, [pc, #48]	; (1001178c <gapc_disconnect_cmd_handler+0x38>)
1001175a:	2400      	movs	r4, #0
1001175c:	701a      	strb	r2, [r3, #0]
1001175e:	320a      	adds	r2, #10
10011760:	705a      	strb	r2, [r3, #1]
10011762:	709a      	strb	r2, [r3, #2]
10011764:	4a0a      	ldr	r2, [pc, #40]	; (10011790 <gapc_disconnect_cmd_handler+0x3c>)
10011766:	70d9      	strb	r1, [r3, #3]
10011768:	8811      	ldrh	r1, [r2, #0]
1001176a:	8812      	ldrh	r2, [r2, #0]
1001176c:	7119      	strb	r1, [r3, #4]
1001176e:	0a12      	lsrs	r2, r2, #8
10011770:	715a      	strb	r2, [r3, #5]
10011772:	2201      	movs	r2, #1
10011774:	721a      	strb	r2, [r3, #8]
10011776:	1892      	adds	r2, r2, r2
10011778:	7258      	strb	r0, [r3, #9]
1001177a:	719a      	strb	r2, [r3, #6]
1001177c:	71dc      	strb	r4, [r3, #7]
1001177e:	1c18      	adds	r0, r3, #0
10011780:	210a      	movs	r1, #10
10011782:	4b04      	ldr	r3, [pc, #16]	; (10011794 <gapc_disconnect_cmd_handler+0x40>)
10011784:	4798      	blx	r3
10011786:	1c20      	adds	r0, r4, #0
10011788:	bd10      	pop	{r4, pc}
1001178a:	46c0      	nop			; (mov r8, r8)
1001178c:	1001aa00 	.word	0x1001aa00
10011790:	1001a690 	.word	0x1001a690
10011794:	100112ad 	.word	0x100112ad

10011798 <gapc_disconnect_ind>:
10011798:	1c02      	adds	r2, r0, #0
1001179a:	b508      	push	{r3, lr}
1001179c:	7843      	ldrb	r3, [r0, #1]
1001179e:	7800      	ldrb	r0, [r0, #0]
100117a0:	021b      	lsls	r3, r3, #8
100117a2:	4318      	orrs	r0, r3
100117a4:	8008      	strh	r0, [r1, #0]
100117a6:	7893      	ldrb	r3, [r2, #2]
100117a8:	708b      	strb	r3, [r1, #2]
100117aa:	2100      	movs	r1, #0
100117ac:	4b05      	ldr	r3, [pc, #20]	; (100117c4 <gapc_disconnect_ind+0x2c>)
100117ae:	4798      	blx	r3
100117b0:	2807      	cmp	r0, #7
100117b2:	d806      	bhi.n	100117c2 <gapc_disconnect_ind+0x2a>
100117b4:	2312      	movs	r3, #18
100117b6:	4358      	muls	r0, r3
100117b8:	4b03      	ldr	r3, [pc, #12]	; (100117c8 <gapc_disconnect_ind+0x30>)
100117ba:	1818      	adds	r0, r3, r0
100117bc:	2301      	movs	r3, #1
100117be:	425b      	negs	r3, r3
100117c0:	8143      	strh	r3, [r0, #10]
100117c2:	bd08      	pop	{r3, pc}
100117c4:	1001147d 	.word	0x1001147d
100117c8:	1001a692 	.word	0x1001a692

100117cc <gapc_bond_cmd_handler>:
100117cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100117ce:	9300      	str	r3, [sp, #0]
100117d0:	2312      	movs	r3, #18
100117d2:	1c04      	adds	r4, r0, #0
100117d4:	a808      	add	r0, sp, #32
100117d6:	7807      	ldrb	r7, [r0, #0]
100117d8:	a809      	add	r0, sp, #36	; 0x24
100117da:	7806      	ldrb	r6, [r0, #0]
100117dc:	a80a      	add	r0, sp, #40	; 0x28
100117de:	7805      	ldrb	r5, [r0, #0]
100117e0:	a80b      	add	r0, sp, #44	; 0x2c
100117e2:	7800      	ldrb	r0, [r0, #0]
100117e4:	9001      	str	r0, [sp, #4]
100117e6:	4810      	ldr	r0, [pc, #64]	; (10011828 <gapc_bond_cmd_handler+0x5c>)
100117e8:	7003      	strb	r3, [r0, #0]
100117ea:	230e      	movs	r3, #14
100117ec:	70c4      	strb	r4, [r0, #3]
100117ee:	4c0f      	ldr	r4, [pc, #60]	; (1001182c <gapc_bond_cmd_handler+0x60>)
100117f0:	7043      	strb	r3, [r0, #1]
100117f2:	7083      	strb	r3, [r0, #2]
100117f4:	8823      	ldrh	r3, [r4, #0]
100117f6:	8824      	ldrh	r4, [r4, #0]
100117f8:	7103      	strb	r3, [r0, #4]
100117fa:	466b      	mov	r3, sp
100117fc:	781b      	ldrb	r3, [r3, #0]
100117fe:	0a24      	lsrs	r4, r4, #8
10011800:	72c3      	strb	r3, [r0, #11]
10011802:	466b      	mov	r3, sp
10011804:	791b      	ldrb	r3, [r3, #4]
10011806:	7144      	strb	r4, [r0, #5]
10011808:	73c3      	strb	r3, [r0, #15]
1001180a:	2308      	movs	r3, #8
1001180c:	7183      	strb	r3, [r0, #6]
1001180e:	2300      	movs	r3, #0
10011810:	240a      	movs	r4, #10
10011812:	7241      	strb	r1, [r0, #9]
10011814:	71c3      	strb	r3, [r0, #7]
10011816:	2110      	movs	r1, #16
10011818:	4b05      	ldr	r3, [pc, #20]	; (10011830 <gapc_bond_cmd_handler+0x64>)
1001181a:	7307      	strb	r7, [r0, #12]
1001181c:	7346      	strb	r6, [r0, #13]
1001181e:	7385      	strb	r5, [r0, #14]
10011820:	7204      	strb	r4, [r0, #8]
10011822:	7282      	strb	r2, [r0, #10]
10011824:	4798      	blx	r3
10011826:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10011828:	1001aa00 	.word	0x1001aa00
1001182c:	1001a690 	.word	0x1001a690
10011830:	100112ad 	.word	0x100112ad

10011834 <gapc_bond_ind>:
10011834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10011836:	780e      	ldrb	r6, [r1, #0]
10011838:	1c03      	adds	r3, r0, #0
1001183a:	1eb0      	subs	r0, r6, #2
1001183c:	2805      	cmp	r0, #5
1001183e:	d85d      	bhi.n	100118fc <gapc_bond_ind+0xc8>
10011840:	1c15      	adds	r5, r2, #0
10011842:	1c0c      	adds	r4, r1, #0
10011844:	f001 f9fa 	bl	10012c3c <__gnu_thumb1_case_uqi>
10011848:	2f5a030d 	.word	0x2f5a030d
1001184c:	4740      	.short	0x4740
1001184e:	2009      	movs	r0, #9
10011850:	2a00      	cmp	r2, #0
10011852:	d054      	beq.n	100118fe <gapc_bond_ind+0xca>
10011854:	0a1b      	lsrs	r3, r3, #8
10011856:	8053      	strh	r3, [r2, #2]
10011858:	788b      	ldrb	r3, [r1, #2]
1001185a:	4829      	ldr	r0, [pc, #164]	; (10011900 <gapc_bond_ind+0xcc>)
1001185c:	7113      	strb	r3, [r2, #4]
1001185e:	2100      	movs	r1, #0
10011860:	e01c      	b.n	1001189c <gapc_bond_ind+0x68>
10011862:	2009      	movs	r0, #9
10011864:	2a00      	cmp	r2, #0
10011866:	d04a      	beq.n	100118fe <gapc_bond_ind+0xca>
10011868:	4c25      	ldr	r4, [pc, #148]	; (10011900 <gapc_bond_ind+0xcc>)
1001186a:	0a1b      	lsrs	r3, r3, #8
1001186c:	8053      	strh	r3, [r2, #2]
1001186e:	788b      	ldrb	r3, [r1, #2]
10011870:	2700      	movs	r7, #0
10011872:	1c10      	adds	r0, r2, #0
10011874:	1c21      	adds	r1, r4, #0
10011876:	7013      	strb	r3, [r2, #0]
10011878:	4e22      	ldr	r6, [pc, #136]	; (10011904 <gapc_bond_ind+0xd0>)
1001187a:	7117      	strb	r7, [r2, #4]
1001187c:	312e      	adds	r1, #46	; 0x2e
1001187e:	2217      	movs	r2, #23
10011880:	3032      	adds	r0, #50	; 0x32
10011882:	47b0      	blx	r6
10011884:	1c28      	adds	r0, r5, #0
10011886:	1c21      	adds	r1, r4, #0
10011888:	2210      	movs	r2, #16
1001188a:	311e      	adds	r1, #30
1001188c:	3022      	adds	r0, #34	; 0x22
1001188e:	47b0      	blx	r6
10011890:	1ca1      	adds	r1, r4, #2
10011892:	1da8      	adds	r0, r5, #6
10011894:	221c      	movs	r2, #28
10011896:	47b0      	blx	r6
10011898:	1c20      	adds	r0, r4, #0
1001189a:	1c39      	adds	r1, r7, #0
1001189c:	2246      	movs	r2, #70	; 0x46
1001189e:	4b1a      	ldr	r3, [pc, #104]	; (10011908 <gapc_bond_ind+0xd4>)
100118a0:	4798      	blx	r3
100118a2:	2009      	movs	r0, #9
100118a4:	e02b      	b.n	100118fe <gapc_bond_ind+0xca>
100118a6:	4d16      	ldr	r5, [pc, #88]	; (10011900 <gapc_bond_ind+0xcc>)
100118a8:	3102      	adds	r1, #2
100118aa:	1c28      	adds	r0, r5, #0
100118ac:	2210      	movs	r2, #16
100118ae:	4e15      	ldr	r6, [pc, #84]	; (10011904 <gapc_bond_ind+0xd0>)
100118b0:	302e      	adds	r0, #46	; 0x2e
100118b2:	47b0      	blx	r6
100118b4:	1c28      	adds	r0, r5, #0
100118b6:	1c21      	adds	r1, r4, #0
100118b8:	303f      	adds	r0, #63	; 0x3f
100118ba:	3112      	adds	r1, #18
100118bc:	2206      	movs	r2, #6
100118be:	47b0      	blx	r6
100118c0:	7e23      	ldrb	r3, [r4, #24]
100118c2:	353e      	adds	r5, #62	; 0x3e
100118c4:	702b      	strb	r3, [r5, #0]
100118c6:	e019      	b.n	100118fc <gapc_bond_ind+0xc8>
100118c8:	480d      	ldr	r0, [pc, #52]	; (10011900 <gapc_bond_ind+0xcc>)
100118ca:	3102      	adds	r1, #2
100118cc:	2210      	movs	r2, #16
100118ce:	4b0d      	ldr	r3, [pc, #52]	; (10011904 <gapc_bond_ind+0xd0>)
100118d0:	301e      	adds	r0, #30
100118d2:	4798      	blx	r3
100118d4:	e012      	b.n	100118fc <gapc_bond_ind+0xc8>
100118d6:	4d0a      	ldr	r5, [pc, #40]	; (10011900 <gapc_bond_ind+0xcc>)
100118d8:	3102      	adds	r1, #2
100118da:	2210      	movs	r2, #16
100118dc:	4e09      	ldr	r6, [pc, #36]	; (10011904 <gapc_bond_ind+0xd0>)
100118de:	1ca8      	adds	r0, r5, #2
100118e0:	47b0      	blx	r6
100118e2:	1c28      	adds	r0, r5, #0
100118e4:	1c21      	adds	r1, r4, #0
100118e6:	7ce3      	ldrb	r3, [r4, #19]
100118e8:	7ca2      	ldrb	r2, [r4, #18]
100118ea:	021b      	lsls	r3, r3, #8
100118ec:	4313      	orrs	r3, r2
100118ee:	3014      	adds	r0, #20
100118f0:	3114      	adds	r1, #20
100118f2:	2208      	movs	r2, #8
100118f4:	826b      	strh	r3, [r5, #18]
100118f6:	47b0      	blx	r6
100118f8:	7f23      	ldrb	r3, [r4, #28]
100118fa:	772b      	strb	r3, [r5, #28]
100118fc:	2000      	movs	r0, #0
100118fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10011900:	100197dc 	.word	0x100197dc
10011904:	100149c7 	.word	0x100149c7
10011908:	100149d9 	.word	0x100149d9

1001190c <gapc_bond_req_ind>:
1001190c:	b570      	push	{r4, r5, r6, lr}
1001190e:	780c      	ldrb	r4, [r1, #0]
10011910:	1c03      	adds	r3, r0, #0
10011912:	7849      	ldrb	r1, [r1, #1]
10011914:	2c07      	cmp	r4, #7
10011916:	d85c      	bhi.n	100119d2 <gapc_bond_req_ind+0xc6>
10011918:	1c20      	adds	r0, r4, #0
1001191a:	f001 f98f 	bl	10012c3c <__gnu_thumb1_case_uqi>
1001191e:	5a04      	.short	0x5a04
10011920:	5a0b5a5a 	.word	0x5a0b5a5a
10011924:	1f1f      	.short	0x1f1f
10011926:	200a      	movs	r0, #10
10011928:	2a00      	cmp	r2, #0
1001192a:	d053      	beq.n	100119d4 <gapc_bond_req_ind+0xc8>
1001192c:	0a1b      	lsrs	r3, r3, #8
1001192e:	8013      	strh	r3, [r2, #0]
10011930:	7091      	strb	r1, [r2, #2]
10011932:	e04f      	b.n	100119d4 <gapc_bond_req_ind+0xc8>
10011934:	2a00      	cmp	r2, #0
10011936:	d00b      	beq.n	10011950 <gapc_bond_req_ind+0x44>
10011938:	0a1b      	lsrs	r3, r3, #8
1001193a:	8013      	strh	r3, [r2, #0]
1001193c:	2900      	cmp	r1, #0
1001193e:	d102      	bne.n	10011946 <gapc_bond_req_ind+0x3a>
10011940:	2301      	movs	r3, #1
10011942:	7093      	strb	r3, [r2, #2]
10011944:	e004      	b.n	10011950 <gapc_bond_req_ind+0x44>
10011946:	2300      	movs	r3, #0
10011948:	7093      	strb	r3, [r2, #2]
1001194a:	2902      	cmp	r1, #2
1001194c:	d102      	bne.n	10011954 <gapc_bond_req_ind+0x48>
1001194e:	70d3      	strb	r3, [r2, #3]
10011950:	200c      	movs	r0, #12
10011952:	e03f      	b.n	100119d4 <gapc_bond_req_ind+0xc8>
10011954:	2901      	cmp	r1, #1
10011956:	d1fb      	bne.n	10011950 <gapc_bond_req_ind+0x44>
10011958:	70d1      	strb	r1, [r2, #3]
1001195a:	e7f9      	b.n	10011950 <gapc_bond_req_ind+0x44>
1001195c:	2214      	movs	r2, #20
1001195e:	481e      	ldr	r0, [pc, #120]	; (100119d8 <gapc_bond_req_ind+0xcc>)
10011960:	0a1b      	lsrs	r3, r3, #8
10011962:	70c3      	strb	r3, [r0, #3]
10011964:	4b1d      	ldr	r3, [pc, #116]	; (100119dc <gapc_bond_req_ind+0xd0>)
10011966:	7002      	strb	r2, [r0, #0]
10011968:	3a06      	subs	r2, #6
1001196a:	7042      	strb	r2, [r0, #1]
1001196c:	7082      	strb	r2, [r0, #2]
1001196e:	881a      	ldrh	r2, [r3, #0]
10011970:	881b      	ldrh	r3, [r3, #0]
10011972:	4e1b      	ldr	r6, [pc, #108]	; (100119e0 <gapc_bond_req_ind+0xd4>)
10011974:	0a1b      	lsrs	r3, r3, #8
10011976:	7143      	strb	r3, [r0, #5]
10011978:	2301      	movs	r3, #1
1001197a:	7102      	strb	r2, [r0, #4]
1001197c:	7204      	strb	r4, [r0, #8]
1001197e:	7243      	strb	r3, [r0, #9]
10011980:	1c05      	adds	r5, r0, #0
10011982:	1c31      	adds	r1, r6, #0
10011984:	300a      	adds	r0, #10
10011986:	2c07      	cmp	r4, #7
10011988:	d116      	bne.n	100119b8 <gapc_bond_req_ind+0xac>
1001198a:	317e      	adds	r1, #126	; 0x7e
1001198c:	2210      	movs	r2, #16
1001198e:	4c15      	ldr	r4, [pc, #84]	; (100119e4 <gapc_bond_req_ind+0xd8>)
10011990:	47a0      	blx	r4
10011992:	1c33      	adds	r3, r6, #0
10011994:	1c31      	adds	r1, r6, #0
10011996:	1c28      	adds	r0, r5, #0
10011998:	338e      	adds	r3, #142	; 0x8e
1001199a:	881b      	ldrh	r3, [r3, #0]
1001199c:	3190      	adds	r1, #144	; 0x90
1001199e:	76ab      	strb	r3, [r5, #26]
100119a0:	2208      	movs	r2, #8
100119a2:	0a1b      	lsrs	r3, r3, #8
100119a4:	301c      	adds	r0, #28
100119a6:	76eb      	strb	r3, [r5, #27]
100119a8:	47a0      	blx	r4
100119aa:	1c31      	adds	r1, r6, #0
100119ac:	3198      	adds	r1, #152	; 0x98
100119ae:	780a      	ldrb	r2, [r1, #0]
100119b0:	1d6b      	adds	r3, r5, #5
100119b2:	77da      	strb	r2, [r3, #31]
100119b4:	2125      	movs	r1, #37	; 0x25
100119b6:	e004      	b.n	100119c2 <gapc_bond_req_ind+0xb6>
100119b8:	319a      	adds	r1, #154	; 0x9a
100119ba:	2210      	movs	r2, #16
100119bc:	4b09      	ldr	r3, [pc, #36]	; (100119e4 <gapc_bond_req_ind+0xd8>)
100119be:	4798      	blx	r3
100119c0:	211a      	movs	r1, #26
100119c2:	1c0b      	adds	r3, r1, #0
100119c4:	2400      	movs	r4, #0
100119c6:	3b08      	subs	r3, #8
100119c8:	71ab      	strb	r3, [r5, #6]
100119ca:	1c28      	adds	r0, r5, #0
100119cc:	4b06      	ldr	r3, [pc, #24]	; (100119e8 <gapc_bond_req_ind+0xdc>)
100119ce:	71ec      	strb	r4, [r5, #7]
100119d0:	4798      	blx	r3
100119d2:	2000      	movs	r0, #0
100119d4:	bd70      	pop	{r4, r5, r6, pc}
100119d6:	46c0      	nop			; (mov r8, r8)
100119d8:	1001aa00 	.word	0x1001aa00
100119dc:	1001a690 	.word	0x1001a690
100119e0:	1001a722 	.word	0x1001a722
100119e4:	100149c7 	.word	0x100149c7
100119e8:	100112ad 	.word	0x100112ad

100119ec <gapc_bond_cfm_handler_pair_resp>:
100119ec:	b5f0      	push	{r4, r5, r6, r7, lr}
100119ee:	b085      	sub	sp, #20
100119f0:	1c07      	adds	r7, r0, #0
100119f2:	a80a      	add	r0, sp, #40	; 0x28
100119f4:	7806      	ldrb	r6, [r0, #0]
100119f6:	a80b      	add	r0, sp, #44	; 0x2c
100119f8:	7805      	ldrb	r5, [r0, #0]
100119fa:	a80c      	add	r0, sp, #48	; 0x30
100119fc:	7800      	ldrb	r0, [r0, #0]
100119fe:	2414      	movs	r4, #20
10011a00:	9002      	str	r0, [sp, #8]
10011a02:	a80d      	add	r0, sp, #52	; 0x34
10011a04:	7800      	ldrb	r0, [r0, #0]
10011a06:	9301      	str	r3, [sp, #4]
10011a08:	9003      	str	r0, [sp, #12]
10011a0a:	a80e      	add	r0, sp, #56	; 0x38
10011a0c:	8800      	ldrh	r0, [r0, #0]
10011a0e:	4684      	mov	ip, r0
10011a10:	4812      	ldr	r0, [pc, #72]	; (10011a5c <gapc_bond_cfm_handler_pair_resp+0x70>)
10011a12:	7004      	strb	r4, [r0, #0]
10011a14:	3c06      	subs	r4, #6
10011a16:	7044      	strb	r4, [r0, #1]
10011a18:	7084      	strb	r4, [r0, #2]
10011a1a:	4664      	mov	r4, ip
10011a1c:	70c4      	strb	r4, [r0, #3]
10011a1e:	4c10      	ldr	r4, [pc, #64]	; (10011a60 <gapc_bond_cfm_handler_pair_resp+0x74>)
10011a20:	7247      	strb	r7, [r0, #9]
10011a22:	8823      	ldrh	r3, [r4, #0]
10011a24:	8824      	ldrh	r4, [r4, #0]
10011a26:	7103      	strb	r3, [r0, #4]
10011a28:	466b      	mov	r3, sp
10011a2a:	791b      	ldrb	r3, [r3, #4]
10011a2c:	0a24      	lsrs	r4, r4, #8
10011a2e:	7303      	strb	r3, [r0, #12]
10011a30:	466b      	mov	r3, sp
10011a32:	7a1b      	ldrb	r3, [r3, #8]
10011a34:	7144      	strb	r4, [r0, #5]
10011a36:	73c3      	strb	r3, [r0, #15]
10011a38:	466b      	mov	r3, sp
10011a3a:	7b1b      	ldrb	r3, [r3, #12]
10011a3c:	2401      	movs	r4, #1
10011a3e:	7403      	strb	r3, [r0, #16]
10011a40:	2309      	movs	r3, #9
10011a42:	7183      	strb	r3, [r0, #6]
10011a44:	2300      	movs	r3, #0
10011a46:	7204      	strb	r4, [r0, #8]
10011a48:	7281      	strb	r1, [r0, #10]
10011a4a:	72c2      	strb	r2, [r0, #11]
10011a4c:	7346      	strb	r6, [r0, #13]
10011a4e:	7385      	strb	r5, [r0, #14]
10011a50:	71c3      	strb	r3, [r0, #7]
10011a52:	2111      	movs	r1, #17
10011a54:	4b03      	ldr	r3, [pc, #12]	; (10011a64 <gapc_bond_cfm_handler_pair_resp+0x78>)
10011a56:	4798      	blx	r3
10011a58:	b005      	add	sp, #20
10011a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011a5c:	1001aa00 	.word	0x1001aa00
10011a60:	1001a690 	.word	0x1001a690
10011a64:	100112ad 	.word	0x100112ad

10011a68 <gapc_bond_cfm_handler_key_exch>:
10011a68:	b538      	push	{r3, r4, r5, lr}
10011a6a:	2514      	movs	r5, #20
10011a6c:	4c0d      	ldr	r4, [pc, #52]	; (10011aa4 <gapc_bond_cfm_handler_key_exch+0x3c>)
10011a6e:	70e3      	strb	r3, [r4, #3]
10011a70:	4b0d      	ldr	r3, [pc, #52]	; (10011aa8 <gapc_bond_cfm_handler_key_exch+0x40>)
10011a72:	7025      	strb	r5, [r4, #0]
10011a74:	3d06      	subs	r5, #6
10011a76:	7065      	strb	r5, [r4, #1]
10011a78:	70a5      	strb	r5, [r4, #2]
10011a7a:	881d      	ldrh	r5, [r3, #0]
10011a7c:	881b      	ldrh	r3, [r3, #0]
10011a7e:	7220      	strb	r0, [r4, #8]
10011a80:	0a1b      	lsrs	r3, r3, #8
10011a82:	7163      	strb	r3, [r4, #5]
10011a84:	7261      	strb	r1, [r4, #9]
10011a86:	4b09      	ldr	r3, [pc, #36]	; (10011aac <gapc_bond_cfm_handler_key_exch+0x44>)
10011a88:	1c11      	adds	r1, r2, #0
10011a8a:	4809      	ldr	r0, [pc, #36]	; (10011ab0 <gapc_bond_cfm_handler_key_exch+0x48>)
10011a8c:	2210      	movs	r2, #16
10011a8e:	7125      	strb	r5, [r4, #4]
10011a90:	4798      	blx	r3
10011a92:	2312      	movs	r3, #18
10011a94:	71a3      	strb	r3, [r4, #6]
10011a96:	2300      	movs	r3, #0
10011a98:	1c20      	adds	r0, r4, #0
10011a9a:	71e3      	strb	r3, [r4, #7]
10011a9c:	211a      	movs	r1, #26
10011a9e:	4b05      	ldr	r3, [pc, #20]	; (10011ab4 <gapc_bond_cfm_handler_key_exch+0x4c>)
10011aa0:	4798      	blx	r3
10011aa2:	bd38      	pop	{r3, r4, r5, pc}
10011aa4:	1001aa00 	.word	0x1001aa00
10011aa8:	1001a690 	.word	0x1001a690
10011aac:	100149c7 	.word	0x100149c7
10011ab0:	1001aa0a 	.word	0x1001aa0a
10011ab4:	100112ad 	.word	0x100112ad

10011ab8 <gapc_security_cmd_handler>:
10011ab8:	221a      	movs	r2, #26
10011aba:	b508      	push	{r3, lr}
10011abc:	4b0b      	ldr	r3, [pc, #44]	; (10011aec <gapc_security_cmd_handler+0x34>)
10011abe:	701a      	strb	r2, [r3, #0]
10011ac0:	3a0c      	subs	r2, #12
10011ac2:	705a      	strb	r2, [r3, #1]
10011ac4:	709a      	strb	r2, [r3, #2]
10011ac6:	4a0a      	ldr	r2, [pc, #40]	; (10011af0 <gapc_security_cmd_handler+0x38>)
10011ac8:	70d8      	strb	r0, [r3, #3]
10011aca:	8810      	ldrh	r0, [r2, #0]
10011acc:	8812      	ldrh	r2, [r2, #0]
10011ace:	7118      	strb	r0, [r3, #4]
10011ad0:	0a12      	lsrs	r2, r2, #8
10011ad2:	715a      	strb	r2, [r3, #5]
10011ad4:	220c      	movs	r2, #12
10011ad6:	721a      	strb	r2, [r3, #8]
10011ad8:	3a0a      	subs	r2, #10
10011ada:	719a      	strb	r2, [r3, #6]
10011adc:	2200      	movs	r2, #0
10011ade:	7259      	strb	r1, [r3, #9]
10011ae0:	71da      	strb	r2, [r3, #7]
10011ae2:	1c18      	adds	r0, r3, #0
10011ae4:	210a      	movs	r1, #10
10011ae6:	4b03      	ldr	r3, [pc, #12]	; (10011af4 <gapc_security_cmd_handler+0x3c>)
10011ae8:	4798      	blx	r3
10011aea:	bd08      	pop	{r3, pc}
10011aec:	1001aa00 	.word	0x1001aa00
10011af0:	1001a690 	.word	0x1001a690
10011af4:	100112ad 	.word	0x100112ad

10011af8 <gapc_encrypt_cmd_handler>:
10011af8:	b5f0      	push	{r4, r5, r6, r7, lr}
10011afa:	2500      	movs	r5, #0
10011afc:	b089      	sub	sp, #36	; 0x24
10011afe:	9306      	str	r3, [sp, #24]
10011b00:	ab0e      	add	r3, sp, #56	; 0x38
10011b02:	781b      	ldrb	r3, [r3, #0]
10011b04:	1c17      	adds	r7, r2, #0
10011b06:	9307      	str	r3, [sp, #28]
10011b08:	ab0f      	add	r3, sp, #60	; 0x3c
10011b0a:	781b      	ldrb	r3, [r3, #0]
10011b0c:	4a19      	ldr	r2, [pc, #100]	; (10011b74 <gapc_encrypt_cmd_handler+0x7c>)
10011b0e:	1c06      	adds	r6, r0, #0
10011b10:	9105      	str	r1, [sp, #20]
10011b12:	9300      	str	r3, [sp, #0]
10011b14:	9002      	str	r0, [sp, #8]
10011b16:	1c29      	adds	r1, r5, #0
10011b18:	1c2b      	adds	r3, r5, #0
10011b1a:	9501      	str	r5, [sp, #4]
10011b1c:	1c10      	adds	r0, r2, #0
10011b1e:	4c16      	ldr	r4, [pc, #88]	; (10011b78 <gapc_encrypt_cmd_handler+0x80>)
10011b20:	47a0      	blx	r4
10011b22:	2316      	movs	r3, #22
10011b24:	4c15      	ldr	r4, [pc, #84]	; (10011b7c <gapc_encrypt_cmd_handler+0x84>)
10011b26:	9905      	ldr	r1, [sp, #20]
10011b28:	7023      	strb	r3, [r4, #0]
10011b2a:	3b08      	subs	r3, #8
10011b2c:	7063      	strb	r3, [r4, #1]
10011b2e:	70a3      	strb	r3, [r4, #2]
10011b30:	4b13      	ldr	r3, [pc, #76]	; (10011b80 <gapc_encrypt_cmd_handler+0x88>)
10011b32:	70e6      	strb	r6, [r4, #3]
10011b34:	881a      	ldrh	r2, [r3, #0]
10011b36:	881b      	ldrh	r3, [r3, #0]
10011b38:	7122      	strb	r2, [r4, #4]
10011b3a:	0a1b      	lsrs	r3, r3, #8
10011b3c:	7163      	strb	r3, [r4, #5]
10011b3e:	230b      	movs	r3, #11
10011b40:	4e10      	ldr	r6, [pc, #64]	; (10011b84 <gapc_encrypt_cmd_handler+0x8c>)
10011b42:	2210      	movs	r2, #16
10011b44:	4810      	ldr	r0, [pc, #64]	; (10011b88 <gapc_encrypt_cmd_handler+0x90>)
10011b46:	7223      	strb	r3, [r4, #8]
10011b48:	7265      	strb	r5, [r4, #9]
10011b4a:	47b0      	blx	r6
10011b4c:	0a3b      	lsrs	r3, r7, #8
10011b4e:	9906      	ldr	r1, [sp, #24]
10011b50:	2208      	movs	r2, #8
10011b52:	480e      	ldr	r0, [pc, #56]	; (10011b8c <gapc_encrypt_cmd_handler+0x94>)
10011b54:	76e3      	strb	r3, [r4, #27]
10011b56:	76a7      	strb	r7, [r4, #26]
10011b58:	47b0      	blx	r6
10011b5a:	466a      	mov	r2, sp
10011b5c:	7f12      	ldrb	r2, [r2, #28]
10011b5e:	1d63      	adds	r3, r4, #5
10011b60:	77da      	strb	r2, [r3, #31]
10011b62:	231d      	movs	r3, #29
10011b64:	1c20      	adds	r0, r4, #0
10011b66:	71a3      	strb	r3, [r4, #6]
10011b68:	2125      	movs	r1, #37	; 0x25
10011b6a:	4b09      	ldr	r3, [pc, #36]	; (10011b90 <gapc_encrypt_cmd_handler+0x98>)
10011b6c:	71e5      	strb	r5, [r4, #7]
10011b6e:	4798      	blx	r3
10011b70:	b009      	add	sp, #36	; 0x24
10011b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011b74:	100197bc 	.word	0x100197bc
10011b78:	100115b1 	.word	0x100115b1
10011b7c:	1001aa00 	.word	0x1001aa00
10011b80:	1001a690 	.word	0x1001a690
10011b84:	100149c7 	.word	0x100149c7
10011b88:	1001aa0a 	.word	0x1001aa0a
10011b8c:	1001aa1c 	.word	0x1001aa1c
10011b90:	100112ad 	.word	0x100112ad

10011b94 <gapc_encrypt_req_ind>:
10011b94:	b508      	push	{r3, lr}
10011b96:	0a00      	lsrs	r0, r0, #8
10011b98:	8010      	strh	r0, [r2, #0]
10011b9a:	784b      	ldrb	r3, [r1, #1]
10011b9c:	7808      	ldrb	r0, [r1, #0]
10011b9e:	021b      	lsls	r3, r3, #8
10011ba0:	4303      	orrs	r3, r0
10011ba2:	8053      	strh	r3, [r2, #2]
10011ba4:	1d10      	adds	r0, r2, #4
10011ba6:	3102      	adds	r1, #2
10011ba8:	2208      	movs	r2, #8
10011baa:	4b01      	ldr	r3, [pc, #4]	; (10011bb0 <gapc_encrypt_req_ind+0x1c>)
10011bac:	4798      	blx	r3
10011bae:	bd08      	pop	{r3, pc}
10011bb0:	100149c7 	.word	0x100149c7

10011bb4 <gapc_encrypt_cfm_handler>:
10011bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
10011bb6:	2500      	movs	r5, #0
10011bb8:	b087      	sub	sp, #28
10011bba:	9304      	str	r3, [sp, #16]
10011bbc:	ab0c      	add	r3, sp, #48	; 0x30
10011bbe:	781b      	ldrb	r3, [r3, #0]
10011bc0:	1c17      	adds	r7, r2, #0
10011bc2:	4a15      	ldr	r2, [pc, #84]	; (10011c18 <gapc_encrypt_cfm_handler+0x64>)
10011bc4:	1c06      	adds	r6, r0, #0
10011bc6:	9305      	str	r3, [sp, #20]
10011bc8:	9100      	str	r1, [sp, #0]
10011bca:	9002      	str	r0, [sp, #8]
10011bcc:	1c29      	adds	r1, r5, #0
10011bce:	1c2b      	adds	r3, r5, #0
10011bd0:	9501      	str	r5, [sp, #4]
10011bd2:	1c10      	adds	r0, r2, #0
10011bd4:	4c11      	ldr	r4, [pc, #68]	; (10011c1c <gapc_encrypt_cfm_handler+0x68>)
10011bd6:	47a0      	blx	r4
10011bd8:	2318      	movs	r3, #24
10011bda:	4c11      	ldr	r4, [pc, #68]	; (10011c20 <gapc_encrypt_cfm_handler+0x6c>)
10011bdc:	9904      	ldr	r1, [sp, #16]
10011bde:	7023      	strb	r3, [r4, #0]
10011be0:	3b0a      	subs	r3, #10
10011be2:	7063      	strb	r3, [r4, #1]
10011be4:	70a3      	strb	r3, [r4, #2]
10011be6:	4b0f      	ldr	r3, [pc, #60]	; (10011c24 <gapc_encrypt_cfm_handler+0x70>)
10011be8:	480f      	ldr	r0, [pc, #60]	; (10011c28 <gapc_encrypt_cfm_handler+0x74>)
10011bea:	881a      	ldrh	r2, [r3, #0]
10011bec:	881b      	ldrh	r3, [r3, #0]
10011bee:	7122      	strb	r2, [r4, #4]
10011bf0:	0a1b      	lsrs	r3, r3, #8
10011bf2:	7163      	strb	r3, [r4, #5]
10011bf4:	2210      	movs	r2, #16
10011bf6:	4b0d      	ldr	r3, [pc, #52]	; (10011c2c <gapc_encrypt_cfm_handler+0x78>)
10011bf8:	70e6      	strb	r6, [r4, #3]
10011bfa:	7227      	strb	r7, [r4, #8]
10011bfc:	4798      	blx	r3
10011bfe:	466b      	mov	r3, sp
10011c00:	7d1b      	ldrb	r3, [r3, #20]
10011c02:	1c20      	adds	r0, r4, #0
10011c04:	7663      	strb	r3, [r4, #25]
10011c06:	2312      	movs	r3, #18
10011c08:	211a      	movs	r1, #26
10011c0a:	71a3      	strb	r3, [r4, #6]
10011c0c:	4b08      	ldr	r3, [pc, #32]	; (10011c30 <gapc_encrypt_cfm_handler+0x7c>)
10011c0e:	71e5      	strb	r5, [r4, #7]
10011c10:	4798      	blx	r3
10011c12:	b007      	add	sp, #28
10011c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011c16:	46c0      	nop			; (mov r8, r8)
10011c18:	100197cc 	.word	0x100197cc
10011c1c:	100115b1 	.word	0x100115b1
10011c20:	1001aa00 	.word	0x1001aa00
10011c24:	1001a690 	.word	0x1001a690
10011c28:	1001aa09 	.word	0x1001aa09
10011c2c:	100149c7 	.word	0x100149c7
10011c30:	100112ad 	.word	0x100112ad

10011c34 <gapc_encrypt_ind>:
10011c34:	780b      	ldrb	r3, [r1, #0]
10011c36:	0a00      	lsrs	r0, r0, #8
10011c38:	70d3      	strb	r3, [r2, #3]
10011c3a:	2300      	movs	r3, #0
10011c3c:	8010      	strh	r0, [r2, #0]
10011c3e:	7093      	strb	r3, [r2, #2]
10011c40:	4770      	bx	lr
	...

10011c44 <gapc_param_update_cfm_handler>:
10011c44:	b538      	push	{r3, r4, r5, lr}
10011c46:	2410      	movs	r4, #16
10011c48:	1c05      	adds	r5, r0, #0
10011c4a:	480e      	ldr	r0, [pc, #56]	; (10011c84 <gapc_param_update_cfm_handler+0x40>)
10011c4c:	7004      	strb	r4, [r0, #0]
10011c4e:	3c02      	subs	r4, #2
10011c50:	7044      	strb	r4, [r0, #1]
10011c52:	7084      	strb	r4, [r0, #2]
10011c54:	4c0c      	ldr	r4, [pc, #48]	; (10011c88 <gapc_param_update_cfm_handler+0x44>)
10011c56:	70c5      	strb	r5, [r0, #3]
10011c58:	8825      	ldrh	r5, [r4, #0]
10011c5a:	8824      	ldrh	r4, [r4, #0]
10011c5c:	72c3      	strb	r3, [r0, #11]
10011c5e:	0a1b      	lsrs	r3, r3, #8
10011c60:	0a24      	lsrs	r4, r4, #8
10011c62:	7303      	strb	r3, [r0, #12]
10011c64:	2305      	movs	r3, #5
10011c66:	7144      	strb	r4, [r0, #5]
10011c68:	2400      	movs	r4, #0
10011c6a:	7201      	strb	r1, [r0, #8]
10011c6c:	7242      	strb	r2, [r0, #9]
10011c6e:	7183      	strb	r3, [r0, #6]
10011c70:	0a12      	lsrs	r2, r2, #8
10011c72:	210d      	movs	r1, #13
10011c74:	4b05      	ldr	r3, [pc, #20]	; (10011c8c <gapc_param_update_cfm_handler+0x48>)
10011c76:	7105      	strb	r5, [r0, #4]
10011c78:	7282      	strb	r2, [r0, #10]
10011c7a:	71c4      	strb	r4, [r0, #7]
10011c7c:	4798      	blx	r3
10011c7e:	1c20      	adds	r0, r4, #0
10011c80:	bd38      	pop	{r3, r4, r5, pc}
10011c82:	46c0      	nop			; (mov r8, r8)
10011c84:	1001aa00 	.word	0x1001aa00
10011c88:	1001a690 	.word	0x1001a690
10011c8c:	100112ad 	.word	0x100112ad

10011c90 <gapc_param_updated_ind>:
10011c90:	2300      	movs	r3, #0
10011c92:	0a00      	lsrs	r0, r0, #8
10011c94:	8010      	strh	r0, [r2, #0]
10011c96:	7093      	strb	r3, [r2, #2]
10011c98:	784b      	ldrb	r3, [r1, #1]
10011c9a:	7808      	ldrb	r0, [r1, #0]
10011c9c:	021b      	lsls	r3, r3, #8
10011c9e:	4303      	orrs	r3, r0
10011ca0:	8093      	strh	r3, [r2, #4]
10011ca2:	78cb      	ldrb	r3, [r1, #3]
10011ca4:	7888      	ldrb	r0, [r1, #2]
10011ca6:	021b      	lsls	r3, r3, #8
10011ca8:	4303      	orrs	r3, r0
10011caa:	80d3      	strh	r3, [r2, #6]
10011cac:	794b      	ldrb	r3, [r1, #5]
10011cae:	7909      	ldrb	r1, [r1, #4]
10011cb0:	021b      	lsls	r3, r3, #8
10011cb2:	430b      	orrs	r3, r1
10011cb4:	2007      	movs	r0, #7
10011cb6:	8113      	strh	r3, [r2, #8]
10011cb8:	4770      	bx	lr

10011cba <gapc_param_updated_req_ind>:
10011cba:	0a00      	lsrs	r0, r0, #8
10011cbc:	8010      	strh	r0, [r2, #0]
10011cbe:	784b      	ldrb	r3, [r1, #1]
10011cc0:	7808      	ldrb	r0, [r1, #0]
10011cc2:	021b      	lsls	r3, r3, #8
10011cc4:	4303      	orrs	r3, r0
10011cc6:	8053      	strh	r3, [r2, #2]
10011cc8:	78cb      	ldrb	r3, [r1, #3]
10011cca:	7888      	ldrb	r0, [r1, #2]
10011ccc:	021b      	lsls	r3, r3, #8
10011cce:	4303      	orrs	r3, r0
10011cd0:	8093      	strh	r3, [r2, #4]
10011cd2:	794b      	ldrb	r3, [r1, #5]
10011cd4:	7908      	ldrb	r0, [r1, #4]
10011cd6:	021b      	lsls	r3, r3, #8
10011cd8:	4303      	orrs	r3, r0
10011cda:	80d3      	strh	r3, [r2, #6]
10011cdc:	79cb      	ldrb	r3, [r1, #7]
10011cde:	7989      	ldrb	r1, [r1, #6]
10011ce0:	021b      	lsls	r3, r3, #8
10011ce2:	430b      	orrs	r3, r1
10011ce4:	2008      	movs	r0, #8
10011ce6:	8113      	strh	r3, [r2, #8]
10011ce8:	4770      	bx	lr
	...

10011cec <gapc_dev_info_req_ind_handler>:
10011cec:	b508      	push	{r3, lr}
10011cee:	1c0b      	adds	r3, r1, #0
10011cf0:	0a01      	lsrs	r1, r0, #8
10011cf2:	8011      	strh	r1, [r2, #0]
10011cf4:	7818      	ldrb	r0, [r3, #0]
10011cf6:	7090      	strb	r0, [r2, #2]
10011cf8:	2800      	cmp	r0, #0
10011cfa:	d104      	bne.n	10011d06 <gapc_dev_info_req_ind_handler+0x1a>
10011cfc:	4b03      	ldr	r3, [pc, #12]	; (10011d0c <gapc_dev_info_req_ind_handler+0x20>)
10011cfe:	33aa      	adds	r3, #170	; 0xaa
10011d00:	881b      	ldrh	r3, [r3, #0]
10011d02:	2b00      	cmp	r3, #0
10011d04:	d001      	beq.n	10011d0a <gapc_dev_info_req_ind_handler+0x1e>
10011d06:	4b02      	ldr	r3, [pc, #8]	; (10011d10 <gapc_dev_info_req_ind_handler+0x24>)
10011d08:	4798      	blx	r3
10011d0a:	bd08      	pop	{r3, pc}
10011d0c:	1001a722 	.word	0x1001a722
10011d10:	100113bd 	.word	0x100113bd

10011d14 <gapc_sec_req_ind>:
10011d14:	0a00      	lsrs	r0, r0, #8
10011d16:	8010      	strh	r0, [r2, #0]
10011d18:	7809      	ldrb	r1, [r1, #0]
10011d1a:	2301      	movs	r3, #1
10011d1c:	1c08      	adds	r0, r1, #0
10011d1e:	0889      	lsrs	r1, r1, #2
10011d20:	4018      	ands	r0, r3
10011d22:	400b      	ands	r3, r1
10011d24:	70d0      	strb	r0, [r2, #3]
10011d26:	7113      	strb	r3, [r2, #4]
10011d28:	4770      	bx	lr

10011d2a <gapc_sign_counter_ind_handler>:
10011d2a:	0a00      	lsrs	r0, r0, #8
10011d2c:	8010      	strh	r0, [r2, #0]
10011d2e:	784b      	ldrb	r3, [r1, #1]
10011d30:	0218      	lsls	r0, r3, #8
10011d32:	788b      	ldrb	r3, [r1, #2]
10011d34:	041b      	lsls	r3, r3, #16
10011d36:	4303      	orrs	r3, r0
10011d38:	7808      	ldrb	r0, [r1, #0]
10011d3a:	4303      	orrs	r3, r0
10011d3c:	78c8      	ldrb	r0, [r1, #3]
10011d3e:	0600      	lsls	r0, r0, #24
10011d40:	4303      	orrs	r3, r0
10011d42:	6053      	str	r3, [r2, #4]
10011d44:	794b      	ldrb	r3, [r1, #5]
10011d46:	0218      	lsls	r0, r3, #8
10011d48:	798b      	ldrb	r3, [r1, #6]
10011d4a:	041b      	lsls	r3, r3, #16
10011d4c:	4303      	orrs	r3, r0
10011d4e:	7908      	ldrb	r0, [r1, #4]
10011d50:	79c9      	ldrb	r1, [r1, #7]
10011d52:	4303      	orrs	r3, r0
10011d54:	0609      	lsls	r1, r1, #24
10011d56:	430b      	orrs	r3, r1
10011d58:	2000      	movs	r0, #0
10011d5a:	6093      	str	r3, [r2, #8]
10011d5c:	4770      	bx	lr
	...

10011d60 <gapc_peer_att_info_ind_handler>:
10011d60:	b510      	push	{r4, lr}
10011d62:	0a00      	lsrs	r0, r0, #8
10011d64:	8010      	strh	r0, [r2, #0]
10011d66:	7808      	ldrb	r0, [r1, #0]
10011d68:	7090      	strb	r0, [r2, #2]
10011d6a:	788b      	ldrb	r3, [r1, #2]
10011d6c:	784c      	ldrb	r4, [r1, #1]
10011d6e:	021b      	lsls	r3, r3, #8
10011d70:	4323      	orrs	r3, r4
10011d72:	8093      	strh	r3, [r2, #4]
10011d74:	2801      	cmp	r0, #1
10011d76:	d027      	beq.n	10011dc8 <gapc_peer_att_info_ind_handler+0x68>
10011d78:	2800      	cmp	r0, #0
10011d7a:	d017      	beq.n	10011dac <gapc_peer_att_info_ind_handler+0x4c>
10011d7c:	2802      	cmp	r0, #2
10011d7e:	d12a      	bne.n	10011dd6 <gapc_peer_att_info_ind_handler+0x76>
10011d80:	790b      	ldrb	r3, [r1, #4]
10011d82:	78c8      	ldrb	r0, [r1, #3]
10011d84:	021b      	lsls	r3, r3, #8
10011d86:	4303      	orrs	r3, r0
10011d88:	8113      	strh	r3, [r2, #8]
10011d8a:	798b      	ldrb	r3, [r1, #6]
10011d8c:	7948      	ldrb	r0, [r1, #5]
10011d8e:	021b      	lsls	r3, r3, #8
10011d90:	4303      	orrs	r3, r0
10011d92:	80d3      	strh	r3, [r2, #6]
10011d94:	7a0b      	ldrb	r3, [r1, #8]
10011d96:	79c8      	ldrb	r0, [r1, #7]
10011d98:	021b      	lsls	r3, r3, #8
10011d9a:	4303      	orrs	r3, r0
10011d9c:	8193      	strh	r3, [r2, #12]
10011d9e:	7a8b      	ldrb	r3, [r1, #10]
10011da0:	7a49      	ldrb	r1, [r1, #9]
10011da2:	021b      	lsls	r3, r3, #8
10011da4:	430b      	orrs	r3, r1
10011da6:	8153      	strh	r3, [r2, #10]
10011da8:	2306      	movs	r3, #6
10011daa:	e013      	b.n	10011dd4 <gapc_peer_att_info_ind_handler+0x74>
10011dac:	1c14      	adds	r4, r2, #0
10011dae:	1c20      	adds	r0, r4, #0
10011db0:	790a      	ldrb	r2, [r1, #4]
10011db2:	78cb      	ldrb	r3, [r1, #3]
10011db4:	0212      	lsls	r2, r2, #8
10011db6:	431a      	orrs	r2, r3
10011db8:	80e2      	strh	r2, [r4, #6]
10011dba:	4b07      	ldr	r3, [pc, #28]	; (10011dd8 <gapc_peer_att_info_ind_handler+0x78>)
10011dbc:	3008      	adds	r0, #8
10011dbe:	3105      	adds	r1, #5
10011dc0:	4798      	blx	r3
10011dc2:	2302      	movs	r3, #2
10011dc4:	70a3      	strb	r3, [r4, #2]
10011dc6:	e006      	b.n	10011dd6 <gapc_peer_att_info_ind_handler+0x76>
10011dc8:	790b      	ldrb	r3, [r1, #4]
10011dca:	78c9      	ldrb	r1, [r1, #3]
10011dcc:	021b      	lsls	r3, r3, #8
10011dce:	430b      	orrs	r3, r1
10011dd0:	80d3      	strh	r3, [r2, #6]
10011dd2:	2305      	movs	r3, #5
10011dd4:	7093      	strb	r3, [r2, #2]
10011dd6:	bd10      	pop	{r4, pc}
10011dd8:	100149c7 	.word	0x100149c7

10011ddc <gapc_con_channel_map_ind_handler>:
10011ddc:	b508      	push	{r3, lr}
10011dde:	2300      	movs	r3, #0
10011de0:	0a00      	lsrs	r0, r0, #8
10011de2:	7013      	strb	r3, [r2, #0]
10011de4:	8050      	strh	r0, [r2, #2]
10011de6:	4b02      	ldr	r3, [pc, #8]	; (10011df0 <gapc_con_channel_map_ind_handler+0x14>)
10011de8:	1d10      	adds	r0, r2, #4
10011dea:	2205      	movs	r2, #5
10011dec:	4798      	blx	r3
10011dee:	bd08      	pop	{r3, pc}
10011df0:	100149c7 	.word	0x100149c7

10011df4 <gapc_lecb_connected>:
10011df4:	7843      	ldrb	r3, [r0, #1]
10011df6:	7802      	ldrb	r2, [r0, #0]
10011df8:	021b      	lsls	r3, r3, #8
10011dfa:	4313      	orrs	r3, r2
10011dfc:	800b      	strh	r3, [r1, #0]
10011dfe:	78c3      	ldrb	r3, [r0, #3]
10011e00:	7882      	ldrb	r2, [r0, #2]
10011e02:	021b      	lsls	r3, r3, #8
10011e04:	4313      	orrs	r3, r2
10011e06:	804b      	strh	r3, [r1, #2]
10011e08:	7943      	ldrb	r3, [r0, #5]
10011e0a:	7902      	ldrb	r2, [r0, #4]
10011e0c:	021b      	lsls	r3, r3, #8
10011e0e:	4313      	orrs	r3, r2
10011e10:	808b      	strh	r3, [r1, #4]
10011e12:	79c3      	ldrb	r3, [r0, #7]
10011e14:	7982      	ldrb	r2, [r0, #6]
10011e16:	021b      	lsls	r3, r3, #8
10011e18:	4313      	orrs	r3, r2
10011e1a:	80cb      	strh	r3, [r1, #6]
10011e1c:	2300      	movs	r3, #0
10011e1e:	720b      	strb	r3, [r1, #8]
10011e20:	4770      	bx	lr

10011e22 <gapc_lecb_disconnected>:
10011e22:	7843      	ldrb	r3, [r0, #1]
10011e24:	7802      	ldrb	r2, [r0, #0]
10011e26:	021b      	lsls	r3, r3, #8
10011e28:	4313      	orrs	r3, r2
10011e2a:	800b      	strh	r3, [r1, #0]
10011e2c:	78c3      	ldrb	r3, [r0, #3]
10011e2e:	7882      	ldrb	r2, [r0, #2]
10011e30:	021b      	lsls	r3, r3, #8
10011e32:	4313      	orrs	r3, r2
10011e34:	804b      	strh	r3, [r1, #2]
10011e36:	4770      	bx	lr

10011e38 <gapc_lecb_connect_req_ind>:
10011e38:	7843      	ldrb	r3, [r0, #1]
10011e3a:	7802      	ldrb	r2, [r0, #0]
10011e3c:	021b      	lsls	r3, r3, #8
10011e3e:	4313      	orrs	r3, r2
10011e40:	800b      	strh	r3, [r1, #0]
10011e42:	78c3      	ldrb	r3, [r0, #3]
10011e44:	7882      	ldrb	r2, [r0, #2]
10011e46:	021b      	lsls	r3, r3, #8
10011e48:	4313      	orrs	r3, r2
10011e4a:	804b      	strh	r3, [r1, #2]
10011e4c:	7943      	ldrb	r3, [r0, #5]
10011e4e:	7902      	ldrb	r2, [r0, #4]
10011e50:	021b      	lsls	r3, r3, #8
10011e52:	4313      	orrs	r3, r2
10011e54:	808b      	strh	r3, [r1, #4]
10011e56:	79c3      	ldrb	r3, [r0, #7]
10011e58:	7982      	ldrb	r2, [r0, #6]
10011e5a:	021b      	lsls	r3, r3, #8
10011e5c:	4313      	orrs	r3, r2
10011e5e:	80cb      	strh	r3, [r1, #6]
10011e60:	4770      	bx	lr

10011e62 <gapc_lecb_add_credit_resp_handler>:
10011e62:	7843      	ldrb	r3, [r0, #1]
10011e64:	7802      	ldrb	r2, [r0, #0]
10011e66:	021b      	lsls	r3, r3, #8
10011e68:	4313      	orrs	r3, r2
10011e6a:	800b      	strh	r3, [r1, #0]
10011e6c:	78c3      	ldrb	r3, [r0, #3]
10011e6e:	7882      	ldrb	r2, [r0, #2]
10011e70:	021b      	lsls	r3, r3, #8
10011e72:	4313      	orrs	r3, r2
10011e74:	804b      	strh	r3, [r1, #2]
10011e76:	7943      	ldrb	r3, [r0, #5]
10011e78:	7902      	ldrb	r2, [r0, #4]
10011e7a:	021b      	lsls	r3, r3, #8
10011e7c:	4313      	orrs	r3, r2
10011e7e:	808b      	strh	r3, [r1, #4]
10011e80:	4770      	bx	lr
	...

10011e84 <gapm_reset_req_handler>:
10011e84:	b573      	push	{r0, r1, r4, r5, r6, lr}
10011e86:	466b      	mov	r3, sp
10011e88:	4915      	ldr	r1, [pc, #84]	; (10011ee0 <gapm_reset_req_handler+0x5c>)
10011e8a:	4816      	ldr	r0, [pc, #88]	; (10011ee4 <gapm_reset_req_handler+0x60>)
10011e8c:	880c      	ldrh	r4, [r1, #0]
10011e8e:	8809      	ldrh	r1, [r1, #0]
10011e90:	1ddd      	adds	r5, r3, #7
10011e92:	0a09      	lsrs	r1, r1, #8
10011e94:	2300      	movs	r3, #0
10011e96:	2202      	movs	r2, #2
10011e98:	7141      	strb	r1, [r0, #5]
10011e9a:	26d0      	movs	r6, #208	; 0xd0
10011e9c:	2101      	movs	r1, #1
10011e9e:	7104      	strb	r4, [r0, #4]
10011ea0:	4c11      	ldr	r4, [pc, #68]	; (10011ee8 <gapm_reset_req_handler+0x64>)
10011ea2:	702b      	strb	r3, [r5, #0]
10011ea4:	7002      	strb	r2, [r0, #0]
10011ea6:	70c3      	strb	r3, [r0, #3]
10011ea8:	320b      	adds	r2, #11
10011eaa:	7201      	strb	r1, [r0, #8]
10011eac:	7181      	strb	r1, [r0, #6]
10011eae:	71c3      	strb	r3, [r0, #7]
10011eb0:	3108      	adds	r1, #8
10011eb2:	4b0e      	ldr	r3, [pc, #56]	; (10011eec <gapm_reset_req_handler+0x68>)
10011eb4:	0136      	lsls	r6, r6, #4
10011eb6:	7042      	strb	r2, [r0, #1]
10011eb8:	7082      	strb	r2, [r0, #2]
10011eba:	80a2      	strh	r2, [r4, #4]
10011ebc:	8026      	strh	r6, [r4, #0]
10011ebe:	4798      	blx	r3
10011ec0:	1c28      	adds	r0, r5, #0
10011ec2:	4b0b      	ldr	r3, [pc, #44]	; (10011ef0 <gapm_reset_req_handler+0x6c>)
10011ec4:	4798      	blx	r3
10011ec6:	782b      	ldrb	r3, [r5, #0]
10011ec8:	20e2      	movs	r0, #226	; 0xe2
10011eca:	2b00      	cmp	r3, #0
10011ecc:	d106      	bne.n	10011edc <gapm_reset_req_handler+0x58>
10011ece:	68a3      	ldr	r3, [r4, #8]
10011ed0:	20e2      	movs	r0, #226	; 0xe2
10011ed2:	781a      	ldrb	r2, [r3, #0]
10011ed4:	785b      	ldrb	r3, [r3, #1]
10011ed6:	2a01      	cmp	r2, #1
10011ed8:	d100      	bne.n	10011edc <gapm_reset_req_handler+0x58>
10011eda:	1c18      	adds	r0, r3, #0
10011edc:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
10011ede:	46c0      	nop			; (mov r8, r8)
10011ee0:	1001a690 	.word	0x1001a690
10011ee4:	1001aa00 	.word	0x1001aa00
10011ee8:	1001a684 	.word	0x1001a684
10011eec:	100112ad 	.word	0x100112ad
10011ef0:	10011311 	.word	0x10011311

10011ef4 <gapm_set_dev_config_cmd_handler>:
10011ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
10011ef6:	b089      	sub	sp, #36	; 0x24
10011ef8:	9303      	str	r3, [sp, #12]
10011efa:	ab0e      	add	r3, sp, #56	; 0x38
10011efc:	781b      	ldrb	r3, [r3, #0]
10011efe:	4c37      	ldr	r4, [pc, #220]	; (10011fdc <gapm_set_dev_config_cmd_handler+0xe8>)
10011f00:	9304      	str	r3, [sp, #16]
10011f02:	ab0f      	add	r3, sp, #60	; 0x3c
10011f04:	781b      	ldrb	r3, [r3, #0]
10011f06:	270d      	movs	r7, #13
10011f08:	9305      	str	r3, [sp, #20]
10011f0a:	ab10      	add	r3, sp, #64	; 0x40
10011f0c:	881b      	ldrh	r3, [r3, #0]
10011f0e:	72a1      	strb	r1, [r4, #10]
10011f10:	9300      	str	r3, [sp, #0]
10011f12:	ab11      	add	r3, sp, #68	; 0x44
10011f14:	881b      	ldrh	r3, [r3, #0]
10011f16:	0a09      	lsrs	r1, r1, #8
10011f18:	9301      	str	r3, [sp, #4]
10011f1a:	ab12      	add	r3, sp, #72	; 0x48
10011f1c:	881b      	ldrh	r3, [r3, #0]
10011f1e:	7260      	strb	r0, [r4, #9]
10011f20:	9302      	str	r3, [sp, #8]
10011f22:	ab06      	add	r3, sp, #24
10011f24:	1dde      	adds	r6, r3, #7
10011f26:	2300      	movs	r3, #0
10011f28:	7033      	strb	r3, [r6, #0]
10011f2a:	2304      	movs	r3, #4
10011f2c:	7023      	strb	r3, [r4, #0]
10011f2e:	2300      	movs	r3, #0
10011f30:	70e3      	strb	r3, [r4, #3]
10011f32:	4b2b      	ldr	r3, [pc, #172]	; (10011fe0 <gapm_set_dev_config_cmd_handler+0xec>)
10011f34:	72e1      	strb	r1, [r4, #11]
10011f36:	881d      	ldrh	r5, [r3, #0]
10011f38:	881b      	ldrh	r3, [r3, #0]
10011f3a:	1c11      	adds	r1, r2, #0
10011f3c:	0a1b      	lsrs	r3, r3, #8
10011f3e:	7163      	strb	r3, [r4, #5]
10011f40:	2303      	movs	r3, #3
10011f42:	7125      	strb	r5, [r4, #4]
10011f44:	2206      	movs	r2, #6
10011f46:	4d27      	ldr	r5, [pc, #156]	; (10011fe4 <gapm_set_dev_config_cmd_handler+0xf0>)
10011f48:	4827      	ldr	r0, [pc, #156]	; (10011fe8 <gapm_set_dev_config_cmd_handler+0xf4>)
10011f4a:	7223      	strb	r3, [r4, #8]
10011f4c:	7067      	strb	r7, [r4, #1]
10011f4e:	70a7      	strb	r7, [r4, #2]
10011f50:	47a8      	blx	r5
10011f52:	9903      	ldr	r1, [sp, #12]
10011f54:	2210      	movs	r2, #16
10011f56:	4825      	ldr	r0, [pc, #148]	; (10011fec <gapm_set_dev_config_cmd_handler+0xf8>)
10011f58:	47a8      	blx	r5
10011f5a:	466a      	mov	r2, sp
10011f5c:	7c12      	ldrb	r2, [r2, #16]
10011f5e:	1ce3      	adds	r3, r4, #3
10011f60:	77da      	strb	r2, [r3, #31]
10011f62:	466a      	mov	r2, sp
10011f64:	7d12      	ldrb	r2, [r2, #20]
10011f66:	1d23      	adds	r3, r4, #4
10011f68:	77da      	strb	r2, [r3, #31]
10011f6a:	466a      	mov	r2, sp
10011f6c:	7812      	ldrb	r2, [r2, #0]
10011f6e:	1d63      	adds	r3, r4, #5
10011f70:	77da      	strb	r2, [r3, #31]
10011f72:	9b00      	ldr	r3, [sp, #0]
10011f74:	1da2      	adds	r2, r4, #6
10011f76:	0a1b      	lsrs	r3, r3, #8
10011f78:	77d3      	strb	r3, [r2, #31]
10011f7a:	466a      	mov	r2, sp
10011f7c:	7912      	ldrb	r2, [r2, #4]
10011f7e:	1de3      	adds	r3, r4, #7
10011f80:	77da      	strb	r2, [r3, #31]
10011f82:	1c22      	adds	r2, r4, #0
10011f84:	9b01      	ldr	r3, [sp, #4]
10011f86:	3208      	adds	r2, #8
10011f88:	0a1b      	lsrs	r3, r3, #8
10011f8a:	77d3      	strb	r3, [r2, #31]
10011f8c:	466a      	mov	r2, sp
10011f8e:	1c23      	adds	r3, r4, #0
10011f90:	7a12      	ldrb	r2, [r2, #8]
10011f92:	3328      	adds	r3, #40	; 0x28
10011f94:	701a      	strb	r2, [r3, #0]
10011f96:	1c22      	adds	r2, r4, #0
10011f98:	9b02      	ldr	r3, [sp, #8]
10011f9a:	3229      	adds	r2, #41	; 0x29
10011f9c:	0a1b      	lsrs	r3, r3, #8
10011f9e:	7013      	strb	r3, [r2, #0]
10011fa0:	23d0      	movs	r3, #208	; 0xd0
10011fa2:	4d13      	ldr	r5, [pc, #76]	; (10011ff0 <gapm_set_dev_config_cmd_handler+0xfc>)
10011fa4:	011b      	lsls	r3, r3, #4
10011fa6:	802b      	strh	r3, [r5, #0]
10011fa8:	2322      	movs	r3, #34	; 0x22
10011faa:	71a3      	strb	r3, [r4, #6]
10011fac:	2300      	movs	r3, #0
10011fae:	212a      	movs	r1, #42	; 0x2a
10011fb0:	71e3      	strb	r3, [r4, #7]
10011fb2:	1c20      	adds	r0, r4, #0
10011fb4:	4b0f      	ldr	r3, [pc, #60]	; (10011ff4 <gapm_set_dev_config_cmd_handler+0x100>)
10011fb6:	80af      	strh	r7, [r5, #4]
10011fb8:	4798      	blx	r3
10011fba:	1c30      	adds	r0, r6, #0
10011fbc:	4b0e      	ldr	r3, [pc, #56]	; (10011ff8 <gapm_set_dev_config_cmd_handler+0x104>)
10011fbe:	4798      	blx	r3
10011fc0:	7833      	ldrb	r3, [r6, #0]
10011fc2:	20e2      	movs	r0, #226	; 0xe2
10011fc4:	2b00      	cmp	r3, #0
10011fc6:	d106      	bne.n	10011fd6 <gapm_set_dev_config_cmd_handler+0xe2>
10011fc8:	68ab      	ldr	r3, [r5, #8]
10011fca:	20e2      	movs	r0, #226	; 0xe2
10011fcc:	781a      	ldrb	r2, [r3, #0]
10011fce:	785b      	ldrb	r3, [r3, #1]
10011fd0:	2a03      	cmp	r2, #3
10011fd2:	d100      	bne.n	10011fd6 <gapm_set_dev_config_cmd_handler+0xe2>
10011fd4:	1c18      	adds	r0, r3, #0
10011fd6:	b009      	add	sp, #36	; 0x24
10011fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011fda:	46c0      	nop			; (mov r8, r8)
10011fdc:	1001aa00 	.word	0x1001aa00
10011fe0:	1001a690 	.word	0x1001a690
10011fe4:	100149c7 	.word	0x100149c7
10011fe8:	1001aa0c 	.word	0x1001aa0c
10011fec:	1001aa12 	.word	0x1001aa12
10011ff0:	1001a684 	.word	0x1001a684
10011ff4:	100112ad 	.word	0x100112ad
10011ff8:	10011311 	.word	0x10011311

10011ffc <gapm_get_dev_config_cmd_handler>:
10011ffc:	4684      	mov	ip, r0
10011ffe:	4663      	mov	r3, ip
10012000:	b5f0      	push	{r4, r5, r6, r7, lr}
10012002:	b085      	sub	sp, #20
10012004:	9100      	str	r1, [sp, #0]
10012006:	20cf      	movs	r0, #207	; 0xcf
10012008:	2b01      	cmp	r3, #1
1001200a:	d854      	bhi.n	100120b6 <gapm_get_dev_config_cmd_handler+0xba>
1001200c:	2900      	cmp	r1, #0
1001200e:	d052      	beq.n	100120b6 <gapm_get_dev_config_cmd_handler+0xba>
10012010:	2200      	movs	r2, #0
10012012:	492a      	ldr	r1, [pc, #168]	; (100120bc <gapm_get_dev_config_cmd_handler+0xc0>)
10012014:	ab02      	add	r3, sp, #8
10012016:	880c      	ldrh	r4, [r1, #0]
10012018:	8809      	ldrh	r1, [r1, #0]
1001201a:	1d9f      	adds	r7, r3, #6
1001201c:	719a      	strb	r2, [r3, #6]
1001201e:	4b28      	ldr	r3, [pc, #160]	; (100120c0 <gapm_get_dev_config_cmd_handler+0xc4>)
10012020:	0a09      	lsrs	r1, r1, #8
10012022:	250d      	movs	r5, #13
10012024:	2606      	movs	r6, #6
10012026:	7159      	strb	r1, [r3, #5]
10012028:	4661      	mov	r1, ip
1001202a:	701e      	strb	r6, [r3, #0]
1001202c:	705d      	strb	r5, [r3, #1]
1001202e:	709d      	strb	r5, [r3, #2]
10012030:	70da      	strb	r2, [r3, #3]
10012032:	711c      	strb	r4, [r3, #4]
10012034:	2901      	cmp	r1, #1
10012036:	d13e      	bne.n	100120b6 <gapm_get_dev_config_cmd_handler+0xba>
10012038:	21d0      	movs	r1, #208	; 0xd0
1001203a:	4c22      	ldr	r4, [pc, #136]	; (100120c4 <gapm_get_dev_config_cmd_handler+0xc8>)
1001203c:	0109      	lsls	r1, r1, #4
1001203e:	8061      	strh	r1, [r4, #2]
10012040:	4921      	ldr	r1, [pc, #132]	; (100120c8 <gapm_get_dev_config_cmd_handler+0xcc>)
10012042:	71da      	strb	r2, [r3, #7]
10012044:	8021      	strh	r1, [r4, #0]
10012046:	4661      	mov	r1, ip
10012048:	721e      	strb	r6, [r3, #8]
1001204a:	7199      	strb	r1, [r3, #6]
1001204c:	1c18      	adds	r0, r3, #0
1001204e:	2109      	movs	r1, #9
10012050:	4b1e      	ldr	r3, [pc, #120]	; (100120cc <gapm_get_dev_config_cmd_handler+0xd0>)
10012052:	80a5      	strh	r5, [r4, #4]
10012054:	4798      	blx	r3
10012056:	1c38      	adds	r0, r7, #0
10012058:	4b1d      	ldr	r3, [pc, #116]	; (100120d0 <gapm_get_dev_config_cmd_handler+0xd4>)
1001205a:	4798      	blx	r3
1001205c:	783b      	ldrb	r3, [r7, #0]
1001205e:	20e2      	movs	r0, #226	; 0xe2
10012060:	9301      	str	r3, [sp, #4]
10012062:	2b00      	cmp	r3, #0
10012064:	d127      	bne.n	100120b6 <gapm_get_dev_config_cmd_handler+0xba>
10012066:	8821      	ldrh	r1, [r4, #0]
10012068:	4a1a      	ldr	r2, [pc, #104]	; (100120d4 <gapm_get_dev_config_cmd_handler+0xd8>)
1001206a:	68a7      	ldr	r7, [r4, #8]
1001206c:	3b01      	subs	r3, #1
1001206e:	4291      	cmp	r1, r2
10012070:	d001      	beq.n	10012076 <gapm_get_dev_config_cmd_handler+0x7a>
10012072:	8023      	strh	r3, [r4, #0]
10012074:	e01a      	b.n	100120ac <gapm_get_dev_config_cmd_handler+0xb0>
10012076:	8063      	strh	r3, [r4, #2]
10012078:	9b00      	ldr	r3, [sp, #0]
1001207a:	1c39      	adds	r1, r7, #0
1001207c:	1c58      	adds	r0, r3, #1
1001207e:	1c32      	adds	r2, r6, #0
10012080:	4b15      	ldr	r3, [pc, #84]	; (100120d8 <gapm_get_dev_config_cmd_handler+0xdc>)
10012082:	4798      	blx	r3
10012084:	79bb      	ldrb	r3, [r7, #6]
10012086:	9a00      	ldr	r2, [sp, #0]
10012088:	7013      	strb	r3, [r2, #0]
1001208a:	23d0      	movs	r3, #208	; 0xd0
1001208c:	011b      	lsls	r3, r3, #4
1001208e:	8023      	strh	r3, [r4, #0]
10012090:	ab02      	add	r3, sp, #8
10012092:	80a5      	strh	r5, [r4, #4]
10012094:	1ddd      	adds	r5, r3, #7
10012096:	466b      	mov	r3, sp
10012098:	791b      	ldrb	r3, [r3, #4]
1001209a:	1c28      	adds	r0, r5, #0
1001209c:	702b      	strb	r3, [r5, #0]
1001209e:	4b0c      	ldr	r3, [pc, #48]	; (100120d0 <gapm_get_dev_config_cmd_handler+0xd4>)
100120a0:	4798      	blx	r3
100120a2:	782b      	ldrb	r3, [r5, #0]
100120a4:	20d0      	movs	r0, #208	; 0xd0
100120a6:	2b00      	cmp	r3, #0
100120a8:	d105      	bne.n	100120b6 <gapm_get_dev_config_cmd_handler+0xba>
100120aa:	68a7      	ldr	r7, [r4, #8]
100120ac:	783b      	ldrb	r3, [r7, #0]
100120ae:	7878      	ldrb	r0, [r7, #1]
100120b0:	2b06      	cmp	r3, #6
100120b2:	d000      	beq.n	100120b6 <gapm_get_dev_config_cmd_handler+0xba>
100120b4:	20e2      	movs	r0, #226	; 0xe2
100120b6:	b005      	add	sp, #20
100120b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
100120ba:	46c0      	nop			; (mov r8, r8)
100120bc:	1001a690 	.word	0x1001a690
100120c0:	1001aa00 	.word	0x1001aa00
100120c4:	1001a684 	.word	0x1001a684
100120c8:	00000d08 	.word	0x00000d08
100120cc:	100112ad 	.word	0x100112ad
100120d0:	10011311 	.word	0x10011311
100120d4:	0000ffff 	.word	0x0000ffff
100120d8:	100149c7 	.word	0x100149c7

100120dc <gapm_cancel_cmd_handler>:
100120dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
100120de:	4916      	ldr	r1, [pc, #88]	; (10012138 <gapm_cancel_cmd_handler+0x5c>)
100120e0:	4816      	ldr	r0, [pc, #88]	; (1001213c <gapm_cancel_cmd_handler+0x60>)
100120e2:	880c      	ldrh	r4, [r1, #0]
100120e4:	8809      	ldrh	r1, [r1, #0]
100120e6:	466b      	mov	r3, sp
100120e8:	0a09      	lsrs	r1, r1, #8
100120ea:	7141      	strb	r1, [r0, #5]
100120ec:	2102      	movs	r1, #2
100120ee:	2203      	movs	r2, #3
100120f0:	7201      	strb	r1, [r0, #8]
100120f2:	21d0      	movs	r1, #208	; 0xd0
100120f4:	1ddd      	adds	r5, r3, #7
100120f6:	2300      	movs	r3, #0
100120f8:	7104      	strb	r4, [r0, #4]
100120fa:	4c11      	ldr	r4, [pc, #68]	; (10012140 <gapm_cancel_cmd_handler+0x64>)
100120fc:	7002      	strb	r2, [r0, #0]
100120fe:	0109      	lsls	r1, r1, #4
10012100:	320a      	adds	r2, #10
10012102:	702b      	strb	r3, [r5, #0]
10012104:	7042      	strb	r2, [r0, #1]
10012106:	7082      	strb	r2, [r0, #2]
10012108:	70c3      	strb	r3, [r0, #3]
1001210a:	8021      	strh	r1, [r4, #0]
1001210c:	80a2      	strh	r2, [r4, #4]
1001210e:	71c3      	strb	r3, [r0, #7]
10012110:	3a0c      	subs	r2, #12
10012112:	2109      	movs	r1, #9
10012114:	4b0b      	ldr	r3, [pc, #44]	; (10012144 <gapm_cancel_cmd_handler+0x68>)
10012116:	7182      	strb	r2, [r0, #6]
10012118:	4798      	blx	r3
1001211a:	1c28      	adds	r0, r5, #0
1001211c:	4b0a      	ldr	r3, [pc, #40]	; (10012148 <gapm_cancel_cmd_handler+0x6c>)
1001211e:	4798      	blx	r3
10012120:	7828      	ldrb	r0, [r5, #0]
10012122:	2800      	cmp	r0, #0
10012124:	d001      	beq.n	1001212a <gapm_cancel_cmd_handler+0x4e>
10012126:	20e2      	movs	r0, #226	; 0xe2
10012128:	e004      	b.n	10012134 <gapm_cancel_cmd_handler+0x58>
1001212a:	68a3      	ldr	r3, [r4, #8]
1001212c:	785b      	ldrb	r3, [r3, #1]
1001212e:	2b44      	cmp	r3, #68	; 0x44
10012130:	d000      	beq.n	10012134 <gapm_cancel_cmd_handler+0x58>
10012132:	1c18      	adds	r0, r3, #0
10012134:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
10012136:	46c0      	nop			; (mov r8, r8)
10012138:	1001a690 	.word	0x1001a690
1001213c:	1001aa00 	.word	0x1001aa00
10012140:	1001a684 	.word	0x1001a684
10012144:	100112ad 	.word	0x100112ad
10012148:	10011311 	.word	0x10011311

1001214c <gapm_dev_bdaddr_ind_handler>:
1001214c:	b538      	push	{r3, r4, r5, lr}
1001214e:	1c05      	adds	r5, r0, #0
10012150:	1c0c      	adds	r4, r1, #0
10012152:	1c48      	adds	r0, r1, #1
10012154:	2206      	movs	r2, #6
10012156:	1c29      	adds	r1, r5, #0
10012158:	4b02      	ldr	r3, [pc, #8]	; (10012164 <gapm_dev_bdaddr_ind_handler+0x18>)
1001215a:	4798      	blx	r3
1001215c:	79ab      	ldrb	r3, [r5, #6]
1001215e:	2000      	movs	r0, #0
10012160:	7023      	strb	r3, [r4, #0]
10012162:	bd38      	pop	{r3, r4, r5, pc}
10012164:	100149c7 	.word	0x100149c7

10012168 <gapm_cmp_evt>:
10012168:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001216a:	7803      	ldrb	r3, [r0, #0]
1001216c:	7845      	ldrb	r5, [r0, #1]
1001216e:	3b0c      	subs	r3, #12
10012170:	1e18      	subs	r0, r3, #0
10012172:	280b      	cmp	r0, #11
10012174:	d900      	bls.n	10012178 <gapm_cmp_evt+0x10>
10012176:	e08d      	b.n	10012294 <gapm_cmp_evt+0x12c>
10012178:	1c0c      	adds	r4, r1, #0
1001217a:	f000 fd5f 	bl	10012c3c <__gnu_thumb1_case_uqi>
1001217e:	1952      	.short	0x1952
10012180:	068b1919 	.word	0x068b1919
10012184:	8b595906 	.word	0x8b595906
10012188:	0d8b      	.short	0x0d8b
1001218a:	2300      	movs	r3, #0
1001218c:	2d45      	cmp	r5, #69	; 0x45
1001218e:	d000      	beq.n	10012192 <gapm_cmp_evt+0x2a>
10012190:	1c2b      	adds	r3, r5, #0
10012192:	7023      	strb	r3, [r4, #0]
10012194:	2002      	movs	r0, #2
10012196:	e07e      	b.n	10012296 <gapm_cmp_evt+0x12e>
10012198:	203b      	movs	r0, #59	; 0x3b
1001219a:	2d00      	cmp	r5, #0
1001219c:	d100      	bne.n	100121a0 <gapm_cmp_evt+0x38>
1001219e:	e07a      	b.n	10012296 <gapm_cmp_evt+0x12e>
100121a0:	700d      	strb	r5, [r1, #0]
100121a2:	1c48      	adds	r0, r1, #1
100121a4:	2210      	movs	r2, #16
100121a6:	2100      	movs	r1, #0
100121a8:	4b3b      	ldr	r3, [pc, #236]	; (10012298 <gapm_cmp_evt+0x130>)
100121aa:	4798      	blx	r3
100121ac:	200f      	movs	r0, #15
100121ae:	e072      	b.n	10012296 <gapm_cmp_evt+0x12e>
100121b0:	2d00      	cmp	r5, #0
100121b2:	d134      	bne.n	1001221e <gapm_cmp_evt+0xb6>
100121b4:	4b39      	ldr	r3, [pc, #228]	; (1001229c <gapm_cmp_evt+0x134>)
100121b6:	4798      	blx	r3
100121b8:	1e43      	subs	r3, r0, #1
100121ba:	b2db      	uxtb	r3, r3
100121bc:	1c28      	adds	r0, r5, #0
100121be:	2b06      	cmp	r3, #6
100121c0:	d869      	bhi.n	10012296 <gapm_cmp_evt+0x12e>
100121c2:	466b      	mov	r3, sp
100121c4:	4e36      	ldr	r6, [pc, #216]	; (100122a0 <gapm_cmp_evt+0x138>)
100121c6:	1dd9      	adds	r1, r3, #7
100121c8:	8db0      	ldrh	r0, [r6, #44]	; 0x2c
100121ca:	4b36      	ldr	r3, [pc, #216]	; (100122a4 <gapm_cmp_evt+0x13c>)
100121cc:	4798      	blx	r3
100121ce:	2312      	movs	r3, #18
100121d0:	4358      	muls	r0, r3
100121d2:	4935      	ldr	r1, [pc, #212]	; (100122a8 <gapm_cmp_evt+0x140>)
100121d4:	1809      	adds	r1, r1, r0
100121d6:	1c0b      	adds	r3, r1, #0
100121d8:	894a      	ldrh	r2, [r1, #10]
100121da:	3308      	adds	r3, #8
100121dc:	8122      	strh	r2, [r4, #8]
100121de:	784f      	ldrb	r7, [r1, #1]
100121e0:	72a5      	strb	r5, [r4, #10]
100121e2:	7027      	strb	r7, [r4, #0]
100121e4:	898a      	ldrh	r2, [r1, #12]
100121e6:	1c60      	adds	r0, r4, #1
100121e8:	81a2      	strh	r2, [r4, #12]
100121ea:	88db      	ldrh	r3, [r3, #6]
100121ec:	3102      	adds	r1, #2
100121ee:	81e3      	strh	r3, [r4, #14]
100121f0:	89cb      	ldrh	r3, [r1, #14]
100121f2:	2206      	movs	r2, #6
100121f4:	8223      	strh	r3, [r4, #16]
100121f6:	4b2d      	ldr	r3, [pc, #180]	; (100122ac <gapm_cmp_evt+0x144>)
100121f8:	4798      	blx	r3
100121fa:	2f00      	cmp	r7, #0
100121fc:	d00a      	beq.n	10012214 <gapm_cmp_evt+0xac>
100121fe:	79a3      	ldrb	r3, [r4, #6]
10012200:	223f      	movs	r2, #63	; 0x3f
10012202:	1c19      	adds	r1, r3, #0
10012204:	3501      	adds	r5, #1
10012206:	4391      	bics	r1, r2
10012208:	29c0      	cmp	r1, #192	; 0xc0
1001220a:	d003      	beq.n	10012214 <gapm_cmp_evt+0xac>
1001220c:	065b      	lsls	r3, r3, #25
1001220e:	0fdb      	lsrs	r3, r3, #31
10012210:	3502      	adds	r5, #2
10012212:	1aed      	subs	r5, r5, r3
10012214:	2301      	movs	r3, #1
10012216:	425b      	negs	r3, r3
10012218:	7025      	strb	r5, [r4, #0]
1001221a:	85b3      	strh	r3, [r6, #44]	; 0x2c
1001221c:	e038      	b.n	10012290 <gapm_cmp_evt+0x128>
1001221e:	700d      	strb	r5, [r1, #0]
10012220:	e004      	b.n	1001222c <gapm_cmp_evt+0xc4>
10012222:	2300      	movs	r3, #0
10012224:	2d45      	cmp	r5, #69	; 0x45
10012226:	d000      	beq.n	1001222a <gapm_cmp_evt+0xc2>
10012228:	1c2b      	adds	r3, r5, #0
1001222a:	7023      	strb	r3, [r4, #0]
1001222c:	2003      	movs	r0, #3
1001222e:	e032      	b.n	10012296 <gapm_cmp_evt+0x12e>
10012230:	4e1b      	ldr	r6, [pc, #108]	; (100122a0 <gapm_cmp_evt+0x138>)
10012232:	2100      	movs	r1, #0
10012234:	8db0      	ldrh	r0, [r6, #44]	; 0x2c
10012236:	4b1b      	ldr	r3, [pc, #108]	; (100122a4 <gapm_cmp_evt+0x13c>)
10012238:	4798      	blx	r3
1001223a:	2807      	cmp	r0, #7
1001223c:	d818      	bhi.n	10012270 <gapm_cmp_evt+0x108>
1001223e:	2301      	movs	r3, #1
10012240:	425b      	negs	r3, r3
10012242:	85b3      	strh	r3, [r6, #44]	; 0x2c
10012244:	3313      	adds	r3, #19
10012246:	4358      	muls	r0, r3
10012248:	4917      	ldr	r1, [pc, #92]	; (100122a8 <gapm_cmp_evt+0x140>)
1001224a:	1809      	adds	r1, r1, r0
1001224c:	1c0b      	adds	r3, r1, #0
1001224e:	894a      	ldrh	r2, [r1, #10]
10012250:	3308      	adds	r3, #8
10012252:	8122      	strh	r2, [r4, #8]
10012254:	784a      	ldrb	r2, [r1, #1]
10012256:	72a5      	strb	r5, [r4, #10]
10012258:	7022      	strb	r2, [r4, #0]
1001225a:	898a      	ldrh	r2, [r1, #12]
1001225c:	1c60      	adds	r0, r4, #1
1001225e:	81a2      	strh	r2, [r4, #12]
10012260:	88db      	ldrh	r3, [r3, #6]
10012262:	3102      	adds	r1, #2
10012264:	81e3      	strh	r3, [r4, #14]
10012266:	89cb      	ldrh	r3, [r1, #14]
10012268:	2206      	movs	r2, #6
1001226a:	8223      	strh	r3, [r4, #16]
1001226c:	4b0f      	ldr	r3, [pc, #60]	; (100122ac <gapm_cmp_evt+0x144>)
1001226e:	4798      	blx	r3
10012270:	2200      	movs	r2, #0
10012272:	7823      	ldrb	r3, [r4, #0]
10012274:	4293      	cmp	r3, r2
10012276:	d00a      	beq.n	1001228e <gapm_cmp_evt+0x126>
10012278:	79a3      	ldrb	r3, [r4, #6]
1001227a:	323f      	adds	r2, #63	; 0x3f
1001227c:	1c19      	adds	r1, r3, #0
1001227e:	4391      	bics	r1, r2
10012280:	3a3e      	subs	r2, #62	; 0x3e
10012282:	29c0      	cmp	r1, #192	; 0xc0
10012284:	d003      	beq.n	1001228e <gapm_cmp_evt+0x126>
10012286:	065b      	lsls	r3, r3, #25
10012288:	0fdb      	lsrs	r3, r3, #31
1001228a:	3202      	adds	r2, #2
1001228c:	1ad2      	subs	r2, r2, r3
1001228e:	7022      	strb	r2, [r4, #0]
10012290:	2005      	movs	r0, #5
10012292:	e000      	b.n	10012296 <gapm_cmp_evt+0x12e>
10012294:	2000      	movs	r0, #0
10012296:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10012298:	100149d9 	.word	0x100149d9
1001229c:	100114b9 	.word	0x100114b9
100122a0:	1001a722 	.word	0x1001a722
100122a4:	1001147d 	.word	0x1001147d
100122a8:	1001a692 	.word	0x1001a692
100122ac:	100149c7 	.word	0x100149c7

100122b0 <gapm_start_adv_cmd_handler>:
100122b0:	b5f0      	push	{r4, r5, r6, r7, lr}
100122b2:	b089      	sub	sp, #36	; 0x24
100122b4:	9303      	str	r3, [sp, #12]
100122b6:	ab0e      	add	r3, sp, #56	; 0x38
100122b8:	9102      	str	r1, [sp, #8]
100122ba:	cb02      	ldmia	r3!, {r1}
100122bc:	aa08      	add	r2, sp, #32
100122be:	881b      	ldrh	r3, [r3, #0]
100122c0:	4e3c      	ldr	r6, [pc, #240]	; (100123b4 <gapm_start_adv_cmd_handler+0x104>)
100122c2:	9300      	str	r3, [sp, #0]
100122c4:	ab10      	add	r3, sp, #64	; 0x40
100122c6:	881b      	ldrh	r3, [r3, #0]
100122c8:	240d      	movs	r4, #13
100122ca:	469c      	mov	ip, r3
100122cc:	ab11      	add	r3, sp, #68	; 0x44
100122ce:	781b      	ldrb	r3, [r3, #0]
100122d0:	9304      	str	r3, [sp, #16]
100122d2:	ab12      	add	r3, sp, #72	; 0x48
100122d4:	781b      	ldrb	r3, [r3, #0]
100122d6:	9305      	str	r3, [sp, #20]
100122d8:	ab13      	add	r3, sp, #76	; 0x4c
100122da:	781b      	ldrb	r3, [r3, #0]
100122dc:	9306      	str	r3, [sp, #24]
100122de:	ab14      	add	r3, sp, #80	; 0x50
100122e0:	781b      	ldrb	r3, [r3, #0]
100122e2:	9301      	str	r3, [sp, #4]
100122e4:	2319      	movs	r3, #25
100122e6:	189b      	adds	r3, r3, r2
100122e8:	7fdd      	ldrb	r5, [r3, #31]
100122ea:	ab18      	add	r3, sp, #96	; 0x60
100122ec:	881f      	ldrh	r7, [r3, #0]
100122ee:	ab19      	add	r3, sp, #100	; 0x64
100122f0:	781b      	ldrb	r3, [r3, #0]
100122f2:	8832      	ldrh	r2, [r6, #0]
100122f4:	9307      	str	r3, [sp, #28]
100122f6:	4b30      	ldr	r3, [pc, #192]	; (100123b8 <gapm_start_adv_cmd_handler+0x108>)
100122f8:	8836      	ldrh	r6, [r6, #0]
100122fa:	711a      	strb	r2, [r3, #4]
100122fc:	466a      	mov	r2, sp
100122fe:	7a12      	ldrb	r2, [r2, #8]
10012300:	701c      	strb	r4, [r3, #0]
10012302:	705c      	strb	r4, [r3, #1]
10012304:	709c      	strb	r4, [r3, #2]
10012306:	725a      	strb	r2, [r3, #9]
10012308:	2400      	movs	r4, #0
1001230a:	466a      	mov	r2, sp
1001230c:	0a36      	lsrs	r6, r6, #8
1001230e:	70dc      	strb	r4, [r3, #3]
10012310:	7218      	strb	r0, [r3, #8]
10012312:	729c      	strb	r4, [r3, #10]
10012314:	715e      	strb	r6, [r3, #5]
10012316:	72dc      	strb	r4, [r3, #11]
10012318:	7812      	ldrb	r2, [r2, #0]
1001231a:	380e      	subs	r0, #14
1001231c:	731a      	strb	r2, [r3, #12]
1001231e:	9a00      	ldr	r2, [sp, #0]
10012320:	0a14      	lsrs	r4, r2, #8
10012322:	4662      	mov	r2, ip
10012324:	739a      	strb	r2, [r3, #14]
10012326:	4662      	mov	r2, ip
10012328:	735c      	strb	r4, [r3, #13]
1001232a:	0a14      	lsrs	r4, r2, #8
1001232c:	466a      	mov	r2, sp
1001232e:	7c12      	ldrb	r2, [r2, #16]
10012330:	73dc      	strb	r4, [r3, #15]
10012332:	741a      	strb	r2, [r3, #16]
10012334:	1c1c      	adds	r4, r3, #0
10012336:	2801      	cmp	r0, #1
10012338:	d809      	bhi.n	1001234e <gapm_start_adv_cmd_handler+0x9e>
1001233a:	2900      	cmp	r1, #0
1001233c:	d003      	beq.n	10012346 <gapm_start_adv_cmd_handler+0x96>
1001233e:	481f      	ldr	r0, [pc, #124]	; (100123bc <gapm_start_adv_cmd_handler+0x10c>)
10012340:	2206      	movs	r2, #6
10012342:	4b1f      	ldr	r3, [pc, #124]	; (100123c0 <gapm_start_adv_cmd_handler+0x110>)
10012344:	4798      	blx	r3
10012346:	466b      	mov	r3, sp
10012348:	7b1b      	ldrb	r3, [r3, #12]
1001234a:	75e3      	strb	r3, [r4, #23]
1001234c:	e014      	b.n	10012378 <gapm_start_adv_cmd_handler+0xc8>
1001234e:	466b      	mov	r3, sp
10012350:	7d1b      	ldrb	r3, [r3, #20]
10012352:	9915      	ldr	r1, [sp, #84]	; 0x54
10012354:	7463      	strb	r3, [r4, #17]
10012356:	466b      	mov	r3, sp
10012358:	7e1b      	ldrb	r3, [r3, #24]
1001235a:	9a01      	ldr	r2, [sp, #4]
1001235c:	74a3      	strb	r3, [r4, #18]
1001235e:	466b      	mov	r3, sp
10012360:	791b      	ldrb	r3, [r3, #4]
10012362:	4818      	ldr	r0, [pc, #96]	; (100123c4 <gapm_start_adv_cmd_handler+0x114>)
10012364:	4e16      	ldr	r6, [pc, #88]	; (100123c0 <gapm_start_adv_cmd_handler+0x110>)
10012366:	74e3      	strb	r3, [r4, #19]
10012368:	47b0      	blx	r6
1001236a:	1c23      	adds	r3, r4, #0
1001236c:	4816      	ldr	r0, [pc, #88]	; (100123c8 <gapm_start_adv_cmd_handler+0x118>)
1001236e:	3330      	adds	r3, #48	; 0x30
10012370:	9917      	ldr	r1, [sp, #92]	; 0x5c
10012372:	1c2a      	adds	r2, r5, #0
10012374:	701d      	strb	r5, [r3, #0]
10012376:	47b0      	blx	r6
10012378:	1c22      	adds	r2, r4, #0
1001237a:	23a5      	movs	r3, #165	; 0xa5
1001237c:	3250      	adds	r2, #80	; 0x50
1001237e:	7013      	strb	r3, [r2, #0]
10012380:	1c22      	adds	r2, r4, #0
10012382:	3251      	adds	r2, #81	; 0x51
10012384:	7013      	strb	r3, [r2, #0]
10012386:	1c23      	adds	r3, r4, #0
10012388:	1c22      	adds	r2, r4, #0
1001238a:	3352      	adds	r3, #82	; 0x52
1001238c:	701f      	strb	r7, [r3, #0]
1001238e:	3253      	adds	r2, #83	; 0x53
10012390:	0a3b      	lsrs	r3, r7, #8
10012392:	7013      	strb	r3, [r2, #0]
10012394:	466a      	mov	r2, sp
10012396:	1c23      	adds	r3, r4, #0
10012398:	7f12      	ldrb	r2, [r2, #28]
1001239a:	3354      	adds	r3, #84	; 0x54
1001239c:	701a      	strb	r2, [r3, #0]
1001239e:	234d      	movs	r3, #77	; 0x4d
100123a0:	2500      	movs	r5, #0
100123a2:	71a3      	strb	r3, [r4, #6]
100123a4:	1c20      	adds	r0, r4, #0
100123a6:	2155      	movs	r1, #85	; 0x55
100123a8:	4b08      	ldr	r3, [pc, #32]	; (100123cc <gapm_start_adv_cmd_handler+0x11c>)
100123aa:	71e5      	strb	r5, [r4, #7]
100123ac:	4798      	blx	r3
100123ae:	1c28      	adds	r0, r5, #0
100123b0:	b009      	add	sp, #36	; 0x24
100123b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
100123b4:	1001a690 	.word	0x1001a690
100123b8:	1001aa00 	.word	0x1001aa00
100123bc:	1001aa11 	.word	0x1001aa11
100123c0:	100149c7 	.word	0x100149c7
100123c4:	1001aa14 	.word	0x1001aa14
100123c8:	1001aa31 	.word	0x1001aa31
100123cc:	100112ad 	.word	0x100112ad

100123d0 <get_gap_local_addr_type>:
100123d0:	4b04      	ldr	r3, [pc, #16]	; (100123e4 <get_gap_local_addr_type+0x14>)
100123d2:	2001      	movs	r0, #1
100123d4:	791b      	ldrb	r3, [r3, #4]
100123d6:	2b02      	cmp	r3, #2
100123d8:	d003      	beq.n	100123e2 <get_gap_local_addr_type+0x12>
100123da:	3b03      	subs	r3, #3
100123dc:	4258      	negs	r0, r3
100123de:	4158      	adcs	r0, r3
100123e0:	0040      	lsls	r0, r0, #1
100123e2:	4770      	bx	lr
100123e4:	1001a722 	.word	0x1001a722

100123e8 <gapm_adv_report_evt_handler>:
100123e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100123ea:	7843      	ldrb	r3, [r0, #1]
100123ec:	1c05      	adds	r5, r0, #0
100123ee:	9301      	str	r3, [sp, #4]
100123f0:	466b      	mov	r3, sp
100123f2:	1c0c      	adds	r4, r1, #0
100123f4:	791b      	ldrb	r3, [r3, #4]
100123f6:	7806      	ldrb	r6, [r0, #0]
100123f8:	2206      	movs	r2, #6
100123fa:	704b      	strb	r3, [r1, #1]
100123fc:	1c88      	adds	r0, r1, #2
100123fe:	4f1b      	ldr	r7, [pc, #108]	; (1001246c <gapm_adv_report_evt_handler+0x84>)
10012400:	1ca9      	adds	r1, r5, #2
10012402:	47b8      	blx	r7
10012404:	1c20      	adds	r0, r4, #0
10012406:	1c29      	adds	r1, r5, #0
10012408:	7a2a      	ldrb	r2, [r5, #8]
1001240a:	3008      	adds	r0, #8
1001240c:	77c2      	strb	r2, [r0, #31]
1001240e:	3109      	adds	r1, #9
10012410:	3528      	adds	r5, #40	; 0x28
10012412:	47b8      	blx	r7
10012414:	782b      	ldrb	r3, [r5, #0]
10012416:	b25a      	sxtb	r2, r3
10012418:	2a00      	cmp	r2, #0
1001241a:	da01      	bge.n	10012420 <gapm_adv_report_evt_handler+0x38>
1001241c:	3301      	adds	r3, #1
1001241e:	b2db      	uxtb	r3, r3
10012420:	1c22      	adds	r2, r4, #0
10012422:	3228      	adds	r2, #40	; 0x28
10012424:	7013      	strb	r3, [r2, #0]
10012426:	2200      	movs	r2, #0
10012428:	9b01      	ldr	r3, [sp, #4]
1001242a:	4293      	cmp	r3, r2
1001242c:	d00a      	beq.n	10012444 <gapm_adv_report_evt_handler+0x5c>
1001242e:	79e3      	ldrb	r3, [r4, #7]
10012430:	323f      	adds	r2, #63	; 0x3f
10012432:	1c19      	adds	r1, r3, #0
10012434:	4391      	bics	r1, r2
10012436:	3a3e      	subs	r2, #62	; 0x3e
10012438:	29c0      	cmp	r1, #192	; 0xc0
1001243a:	d003      	beq.n	10012444 <gapm_adv_report_evt_handler+0x5c>
1001243c:	065b      	lsls	r3, r3, #25
1001243e:	0fdb      	lsrs	r3, r3, #31
10012440:	3202      	adds	r2, #2
10012442:	1ad2      	subs	r2, r2, r3
10012444:	7062      	strb	r2, [r4, #1]
10012446:	2e04      	cmp	r6, #4
10012448:	d80f      	bhi.n	1001246a <gapm_adv_report_evt_handler+0x82>
1001244a:	1c30      	adds	r0, r6, #0
1001244c:	f000 fbf6 	bl	10012c3c <__gnu_thumb1_case_uqi>
10012450:	09070503 	.word	0x09070503
10012454:	0b          	.byte	0x0b
10012455:	00          	.byte	0x00
10012456:	2300      	movs	r3, #0
10012458:	e006      	b.n	10012468 <gapm_adv_report_evt_handler+0x80>
1001245a:	2301      	movs	r3, #1
1001245c:	e004      	b.n	10012468 <gapm_adv_report_evt_handler+0x80>
1001245e:	2302      	movs	r3, #2
10012460:	e002      	b.n	10012468 <gapm_adv_report_evt_handler+0x80>
10012462:	2303      	movs	r3, #3
10012464:	e000      	b.n	10012468 <gapm_adv_report_evt_handler+0x80>
10012466:	2305      	movs	r3, #5
10012468:	7023      	strb	r3, [r4, #0]
1001246a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
1001246c:	100149c7 	.word	0x100149c7

10012470 <gapm_resolv_addr_cmd_handler>:
10012470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10012472:	2314      	movs	r3, #20
10012474:	4c12      	ldr	r4, [pc, #72]	; (100124c0 <gapm_resolv_addr_cmd_handler+0x50>)
10012476:	1c17      	adds	r7, r2, #0
10012478:	7023      	strb	r3, [r4, #0]
1001247a:	3b07      	subs	r3, #7
1001247c:	7063      	strb	r3, [r4, #1]
1001247e:	70a3      	strb	r3, [r4, #2]
10012480:	2300      	movs	r3, #0
10012482:	70e3      	strb	r3, [r4, #3]
10012484:	4b0f      	ldr	r3, [pc, #60]	; (100124c4 <gapm_resolv_addr_cmd_handler+0x54>)
10012486:	1c05      	adds	r5, r0, #0
10012488:	881a      	ldrh	r2, [r3, #0]
1001248a:	881b      	ldrh	r3, [r3, #0]
1001248c:	4e0e      	ldr	r6, [pc, #56]	; (100124c8 <gapm_resolv_addr_cmd_handler+0x58>)
1001248e:	0a1b      	lsrs	r3, r3, #8
10012490:	7163      	strb	r3, [r4, #5]
10012492:	2317      	movs	r3, #23
10012494:	012d      	lsls	r5, r5, #4
10012496:	7122      	strb	r2, [r4, #4]
10012498:	7260      	strb	r0, [r4, #9]
1001249a:	2206      	movs	r2, #6
1001249c:	480b      	ldr	r0, [pc, #44]	; (100124cc <gapm_resolv_addr_cmd_handler+0x5c>)
1001249e:	7223      	strb	r3, [r4, #8]
100124a0:	47b0      	blx	r6
100124a2:	1c39      	adds	r1, r7, #0
100124a4:	1c2a      	adds	r2, r5, #0
100124a6:	480a      	ldr	r0, [pc, #40]	; (100124d0 <gapm_resolv_addr_cmd_handler+0x60>)
100124a8:	47b0      	blx	r6
100124aa:	1c29      	adds	r1, r5, #0
100124ac:	3110      	adds	r1, #16
100124ae:	1c0b      	adds	r3, r1, #0
100124b0:	3b08      	subs	r3, #8
100124b2:	71a3      	strb	r3, [r4, #6]
100124b4:	121b      	asrs	r3, r3, #8
100124b6:	71e3      	strb	r3, [r4, #7]
100124b8:	1c20      	adds	r0, r4, #0
100124ba:	4b06      	ldr	r3, [pc, #24]	; (100124d4 <gapm_resolv_addr_cmd_handler+0x64>)
100124bc:	4798      	blx	r3
100124be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100124c0:	1001aa00 	.word	0x1001aa00
100124c4:	1001a690 	.word	0x1001a690
100124c8:	100149c7 	.word	0x100149c7
100124cc:	1001aa0a 	.word	0x1001aa0a
100124d0:	1001aa10 	.word	0x1001aa10
100124d4:	100112ad 	.word	0x100112ad

100124d8 <gapm_addr_solved_ind_handler>:
100124d8:	b570      	push	{r4, r5, r6, lr}
100124da:	1c04      	adds	r4, r0, #0
100124dc:	1c08      	adds	r0, r1, #0
100124de:	1c0d      	adds	r5, r1, #0
100124e0:	4e05      	ldr	r6, [pc, #20]	; (100124f8 <gapm_addr_solved_ind_handler+0x20>)
100124e2:	1c21      	adds	r1, r4, #0
100124e4:	2206      	movs	r2, #6
100124e6:	3011      	adds	r0, #17
100124e8:	47b0      	blx	r6
100124ea:	1c68      	adds	r0, r5, #1
100124ec:	1da1      	adds	r1, r4, #6
100124ee:	2210      	movs	r2, #16
100124f0:	47b0      	blx	r6
100124f2:	2300      	movs	r3, #0
100124f4:	702b      	strb	r3, [r5, #0]
100124f6:	bd70      	pop	{r4, r5, r6, pc}
100124f8:	100149c7 	.word	0x100149c7

100124fc <gapm_profile_added_ind_handler>:
100124fc:	b510      	push	{r4, lr}
100124fe:	7843      	ldrb	r3, [r0, #1]
10012500:	7902      	ldrb	r2, [r0, #4]
10012502:	7944      	ldrb	r4, [r0, #5]
10012504:	7800      	ldrb	r0, [r0, #0]
10012506:	021b      	lsls	r3, r3, #8
10012508:	4303      	orrs	r3, r0
1001250a:	2b1b      	cmp	r3, #27
1001250c:	d104      	bne.n	10012518 <gapm_profile_added_ind_handler+0x1c>
1001250e:	2300      	movs	r3, #0
10012510:	700b      	strb	r3, [r1, #0]
10012512:	0223      	lsls	r3, r4, #8
10012514:	4313      	orrs	r3, r2
10012516:	804b      	strh	r3, [r1, #2]
10012518:	203b      	movs	r0, #59	; 0x3b
1001251a:	bd10      	pop	{r4, pc}

1001251c <gattc_read_req_ind_parser>:
1001251c:	7843      	ldrb	r3, [r0, #1]
1001251e:	7802      	ldrb	r2, [r0, #0]
10012520:	021b      	lsls	r3, r3, #8
10012522:	4313      	orrs	r3, r2
10012524:	804b      	strh	r3, [r1, #2]
10012526:	4770      	bx	lr

10012528 <gattc_write_req_ind_parser>:
10012528:	b508      	push	{r3, lr}
1001252a:	1c13      	adds	r3, r2, #0
1001252c:	0a00      	lsrs	r0, r0, #8
1001252e:	8010      	strh	r0, [r2, #0]
10012530:	784a      	ldrb	r2, [r1, #1]
10012532:	7808      	ldrb	r0, [r1, #0]
10012534:	0212      	lsls	r2, r2, #8
10012536:	4302      	orrs	r2, r0
10012538:	805a      	strh	r2, [r3, #2]
1001253a:	78ca      	ldrb	r2, [r1, #3]
1001253c:	7888      	ldrb	r0, [r1, #2]
1001253e:	0212      	lsls	r2, r2, #8
10012540:	4302      	orrs	r2, r0
10012542:	809a      	strh	r2, [r3, #4]
10012544:	794a      	ldrb	r2, [r1, #5]
10012546:	7908      	ldrb	r0, [r1, #4]
10012548:	0212      	lsls	r2, r2, #8
1001254a:	4302      	orrs	r2, r0
1001254c:	80da      	strh	r2, [r3, #6]
1001254e:	3308      	adds	r3, #8
10012550:	1c18      	adds	r0, r3, #0
10012552:	3106      	adds	r1, #6
10012554:	4b01      	ldr	r3, [pc, #4]	; (1001255c <gattc_write_req_ind_parser+0x34>)
10012556:	4798      	blx	r3
10012558:	bd08      	pop	{r3, pc}
1001255a:	46c0      	nop			; (mov r8, r8)
1001255c:	100149c7 	.word	0x100149c7

10012560 <gattc_att_info_req_parser>:
10012560:	7843      	ldrb	r3, [r0, #1]
10012562:	7802      	ldrb	r2, [r0, #0]
10012564:	021b      	lsls	r3, r3, #8
10012566:	4313      	orrs	r3, r2
10012568:	800b      	strh	r3, [r1, #0]
1001256a:	4770      	bx	lr

1001256c <gattc_read_cfm>:
1001256c:	b538      	push	{r3, r4, r5, lr}
1001256e:	2514      	movs	r5, #20
10012570:	1c1c      	adds	r4, r3, #0
10012572:	4b14      	ldr	r3, [pc, #80]	; (100125c4 <gattc_read_cfm+0x58>)
10012574:	70d9      	strb	r1, [r3, #3]
10012576:	4914      	ldr	r1, [pc, #80]	; (100125c8 <gattc_read_cfm+0x5c>)
10012578:	701d      	strb	r5, [r3, #0]
1001257a:	3d08      	subs	r5, #8
1001257c:	705d      	strb	r5, [r3, #1]
1001257e:	709d      	strb	r5, [r3, #2]
10012580:	880d      	ldrh	r5, [r1, #0]
10012582:	8809      	ldrh	r1, [r1, #0]
10012584:	7218      	strb	r0, [r3, #8]
10012586:	0a09      	lsrs	r1, r1, #8
10012588:	7159      	strb	r1, [r3, #5]
1001258a:	0a00      	lsrs	r0, r0, #8
1001258c:	0a21      	lsrs	r1, r4, #8
1001258e:	711d      	strb	r5, [r3, #4]
10012590:	7258      	strb	r0, [r3, #9]
10012592:	729c      	strb	r4, [r3, #10]
10012594:	72d9      	strb	r1, [r3, #11]
10012596:	731a      	strb	r2, [r3, #12]
10012598:	1c1d      	adds	r5, r3, #0
1001259a:	2c00      	cmp	r4, #0
1001259c:	d007      	beq.n	100125ae <gattc_read_cfm+0x42>
1001259e:	9904      	ldr	r1, [sp, #16]
100125a0:	1c22      	adds	r2, r4, #0
100125a2:	480a      	ldr	r0, [pc, #40]	; (100125cc <gattc_read_cfm+0x60>)
100125a4:	4b0a      	ldr	r3, [pc, #40]	; (100125d0 <gattc_read_cfm+0x64>)
100125a6:	340d      	adds	r4, #13
100125a8:	4798      	blx	r3
100125aa:	b2a1      	uxth	r1, r4
100125ac:	e001      	b.n	100125b2 <gattc_read_cfm+0x46>
100125ae:	210e      	movs	r1, #14
100125b0:	735c      	strb	r4, [r3, #13]
100125b2:	1c0b      	adds	r3, r1, #0
100125b4:	3b08      	subs	r3, #8
100125b6:	71ab      	strb	r3, [r5, #6]
100125b8:	121b      	asrs	r3, r3, #8
100125ba:	71eb      	strb	r3, [r5, #7]
100125bc:	1c28      	adds	r0, r5, #0
100125be:	4b05      	ldr	r3, [pc, #20]	; (100125d4 <gattc_read_cfm+0x68>)
100125c0:	4798      	blx	r3
100125c2:	bd38      	pop	{r3, r4, r5, pc}
100125c4:	1001aa00 	.word	0x1001aa00
100125c8:	1001a690 	.word	0x1001a690
100125cc:	1001aa0d 	.word	0x1001aa0d
100125d0:	100149c7 	.word	0x100149c7
100125d4:	100112ad 	.word	0x100112ad

100125d8 <gattc_write_cfm>:
100125d8:	4b0d      	ldr	r3, [pc, #52]	; (10012610 <gattc_write_cfm+0x38>)
100125da:	b510      	push	{r4, lr}
100125dc:	729a      	strb	r2, [r3, #10]
100125de:	2203      	movs	r2, #3
100125e0:	2416      	movs	r4, #22
100125e2:	719a      	strb	r2, [r3, #6]
100125e4:	2200      	movs	r2, #0
100125e6:	70d9      	strb	r1, [r3, #3]
100125e8:	490a      	ldr	r1, [pc, #40]	; (10012614 <gattc_write_cfm+0x3c>)
100125ea:	701c      	strb	r4, [r3, #0]
100125ec:	3c0a      	subs	r4, #10
100125ee:	705c      	strb	r4, [r3, #1]
100125f0:	709c      	strb	r4, [r3, #2]
100125f2:	880c      	ldrh	r4, [r1, #0]
100125f4:	8809      	ldrh	r1, [r1, #0]
100125f6:	7218      	strb	r0, [r3, #8]
100125f8:	0a09      	lsrs	r1, r1, #8
100125fa:	0a00      	lsrs	r0, r0, #8
100125fc:	711c      	strb	r4, [r3, #4]
100125fe:	7159      	strb	r1, [r3, #5]
10012600:	7258      	strb	r0, [r3, #9]
10012602:	71da      	strb	r2, [r3, #7]
10012604:	1c18      	adds	r0, r3, #0
10012606:	210b      	movs	r1, #11
10012608:	4b03      	ldr	r3, [pc, #12]	; (10012618 <gattc_write_cfm+0x40>)
1001260a:	4798      	blx	r3
1001260c:	bd10      	pop	{r4, pc}
1001260e:	46c0      	nop			; (mov r8, r8)
10012610:	1001aa00 	.word	0x1001aa00
10012614:	1001a690 	.word	0x1001a690
10012618:	100112ad 	.word	0x100112ad

1001261c <gattc_att_info_cfm>:
1001261c:	b538      	push	{r3, r4, r5, lr}
1001261e:	4c0e      	ldr	r4, [pc, #56]	; (10012658 <gattc_att_info_cfm+0x3c>)
10012620:	2518      	movs	r5, #24
10012622:	7323      	strb	r3, [r4, #12]
10012624:	2305      	movs	r3, #5
10012626:	71a3      	strb	r3, [r4, #6]
10012628:	2300      	movs	r3, #0
1001262a:	70e1      	strb	r1, [r4, #3]
1001262c:	490b      	ldr	r1, [pc, #44]	; (1001265c <gattc_att_info_cfm+0x40>)
1001262e:	7025      	strb	r5, [r4, #0]
10012630:	3d0c      	subs	r5, #12
10012632:	7065      	strb	r5, [r4, #1]
10012634:	70a5      	strb	r5, [r4, #2]
10012636:	880d      	ldrh	r5, [r1, #0]
10012638:	8809      	ldrh	r1, [r1, #0]
1001263a:	7220      	strb	r0, [r4, #8]
1001263c:	0a09      	lsrs	r1, r1, #8
1001263e:	0a00      	lsrs	r0, r0, #8
10012640:	7161      	strb	r1, [r4, #5]
10012642:	7260      	strb	r0, [r4, #9]
10012644:	72a2      	strb	r2, [r4, #10]
10012646:	71e3      	strb	r3, [r4, #7]
10012648:	0a12      	lsrs	r2, r2, #8
1001264a:	1c20      	adds	r0, r4, #0
1001264c:	210d      	movs	r1, #13
1001264e:	4b04      	ldr	r3, [pc, #16]	; (10012660 <gattc_att_info_cfm+0x44>)
10012650:	7125      	strb	r5, [r4, #4]
10012652:	72e2      	strb	r2, [r4, #11]
10012654:	4798      	blx	r3
10012656:	bd38      	pop	{r3, r4, r5, pc}
10012658:	1001aa00 	.word	0x1001aa00
1001265c:	1001a690 	.word	0x1001a690
10012660:	100112ad 	.word	0x100112ad

10012664 <gattc_send_evt_cmd_handler>:
10012664:	b570      	push	{r4, r5, r6, lr}
10012666:	2610      	movs	r6, #16
10012668:	ac04      	add	r4, sp, #16
1001266a:	8825      	ldrh	r5, [r4, #0]
1001266c:	4c15      	ldr	r4, [pc, #84]	; (100126c4 <gattc_send_evt_cmd_handler+0x60>)
1001266e:	70e2      	strb	r2, [r4, #3]
10012670:	4a15      	ldr	r2, [pc, #84]	; (100126c8 <gattc_send_evt_cmd_handler+0x64>)
10012672:	7026      	strb	r6, [r4, #0]
10012674:	3e04      	subs	r6, #4
10012676:	7066      	strb	r6, [r4, #1]
10012678:	70a6      	strb	r6, [r4, #2]
1001267a:	8816      	ldrh	r6, [r2, #0]
1001267c:	8812      	ldrh	r2, [r2, #0]
1001267e:	7220      	strb	r0, [r4, #8]
10012680:	0a12      	lsrs	r2, r2, #8
10012682:	7162      	strb	r2, [r4, #5]
10012684:	4a11      	ldr	r2, [pc, #68]	; (100126cc <gattc_send_evt_cmd_handler+0x68>)
10012686:	7321      	strb	r1, [r4, #12]
10012688:	8812      	ldrh	r2, [r2, #0]
1001268a:	73a5      	strb	r5, [r4, #14]
1001268c:	3201      	adds	r2, #1
1001268e:	7262      	strb	r2, [r4, #9]
10012690:	1212      	asrs	r2, r2, #8
10012692:	72a2      	strb	r2, [r4, #10]
10012694:	2200      	movs	r2, #0
10012696:	72e2      	strb	r2, [r4, #11]
10012698:	0a0a      	lsrs	r2, r1, #8
1001269a:	7362      	strb	r2, [r4, #13]
1001269c:	0a2a      	lsrs	r2, r5, #8
1001269e:	73e2      	strb	r2, [r4, #15]
100126a0:	1c19      	adds	r1, r3, #0
100126a2:	1c2a      	adds	r2, r5, #0
100126a4:	4b0a      	ldr	r3, [pc, #40]	; (100126d0 <gattc_send_evt_cmd_handler+0x6c>)
100126a6:	3510      	adds	r5, #16
100126a8:	480a      	ldr	r0, [pc, #40]	; (100126d4 <gattc_send_evt_cmd_handler+0x70>)
100126aa:	7126      	strb	r6, [r4, #4]
100126ac:	4798      	blx	r3
100126ae:	b2a9      	uxth	r1, r5
100126b0:	1c0b      	adds	r3, r1, #0
100126b2:	3b08      	subs	r3, #8
100126b4:	71a3      	strb	r3, [r4, #6]
100126b6:	121b      	asrs	r3, r3, #8
100126b8:	71e3      	strb	r3, [r4, #7]
100126ba:	1c20      	adds	r0, r4, #0
100126bc:	4b06      	ldr	r3, [pc, #24]	; (100126d8 <gattc_send_evt_cmd_handler+0x74>)
100126be:	4798      	blx	r3
100126c0:	bd70      	pop	{r4, r5, r6, pc}
100126c2:	46c0      	nop			; (mov r8, r8)
100126c4:	1001aa00 	.word	0x1001aa00
100126c8:	1001a690 	.word	0x1001a690
100126cc:	10019824 	.word	0x10019824
100126d0:	100149c7 	.word	0x100149c7
100126d4:	1001aa10 	.word	0x1001aa10
100126d8:	100112ad 	.word	0x100112ad

100126dc <gattc_event_cfm_handler>:
100126dc:	220e      	movs	r2, #14
100126de:	b508      	push	{r3, lr}
100126e0:	4b0b      	ldr	r3, [pc, #44]	; (10012710 <gattc_event_cfm_handler+0x34>)
100126e2:	701a      	strb	r2, [r3, #0]
100126e4:	3a02      	subs	r2, #2
100126e6:	705a      	strb	r2, [r3, #1]
100126e8:	709a      	strb	r2, [r3, #2]
100126ea:	4a0a      	ldr	r2, [pc, #40]	; (10012714 <gattc_event_cfm_handler+0x38>)
100126ec:	70d8      	strb	r0, [r3, #3]
100126ee:	8810      	ldrh	r0, [r2, #0]
100126f0:	8812      	ldrh	r2, [r2, #0]
100126f2:	7219      	strb	r1, [r3, #8]
100126f4:	0a12      	lsrs	r2, r2, #8
100126f6:	715a      	strb	r2, [r3, #5]
100126f8:	2202      	movs	r2, #2
100126fa:	719a      	strb	r2, [r3, #6]
100126fc:	2200      	movs	r2, #0
100126fe:	0a09      	lsrs	r1, r1, #8
10012700:	7118      	strb	r0, [r3, #4]
10012702:	7259      	strb	r1, [r3, #9]
10012704:	71da      	strb	r2, [r3, #7]
10012706:	1c18      	adds	r0, r3, #0
10012708:	210a      	movs	r1, #10
1001270a:	4b03      	ldr	r3, [pc, #12]	; (10012718 <gattc_event_cfm_handler+0x3c>)
1001270c:	4798      	blx	r3
1001270e:	bd08      	pop	{r3, pc}
10012710:	1001aa00 	.word	0x1001aa00
10012714:	1001a690 	.word	0x1001a690
10012718:	100112ad 	.word	0x100112ad

1001271c <gattc_disc_svc_ind_parser>:
1001271c:	b570      	push	{r4, r5, r6, lr}
1001271e:	1c15      	adds	r5, r2, #0
10012720:	0a00      	lsrs	r0, r0, #8
10012722:	8010      	strh	r0, [r2, #0]
10012724:	784b      	ldrb	r3, [r1, #1]
10012726:	780a      	ldrb	r2, [r1, #0]
10012728:	021b      	lsls	r3, r3, #8
1001272a:	4313      	orrs	r3, r2
1001272c:	806b      	strh	r3, [r5, #2]
1001272e:	78cb      	ldrb	r3, [r1, #3]
10012730:	788a      	ldrb	r2, [r1, #2]
10012732:	021b      	lsls	r3, r3, #8
10012734:	4313      	orrs	r3, r2
10012736:	80ab      	strh	r3, [r5, #4]
10012738:	790e      	ldrb	r6, [r1, #4]
1001273a:	4b05      	ldr	r3, [pc, #20]	; (10012750 <gattc_disc_svc_ind_parser+0x34>)
1001273c:	1c30      	adds	r0, r6, #0
1001273e:	1c0c      	adds	r4, r1, #0
10012740:	4798      	blx	r3
10012742:	1c32      	adds	r2, r6, #0
10012744:	71a8      	strb	r0, [r5, #6]
10012746:	1d61      	adds	r1, r4, #5
10012748:	1de8      	adds	r0, r5, #7
1001274a:	4b02      	ldr	r3, [pc, #8]	; (10012754 <gattc_disc_svc_ind_parser+0x38>)
1001274c:	4798      	blx	r3
1001274e:	bd70      	pop	{r4, r5, r6, pc}
10012750:	100105ed 	.word	0x100105ed
10012754:	100149c7 	.word	0x100149c7

10012758 <gattc_disc_svc_incl_ind_parser>:
10012758:	b570      	push	{r4, r5, r6, lr}
1001275a:	1c15      	adds	r5, r2, #0
1001275c:	0a00      	lsrs	r0, r0, #8
1001275e:	8010      	strh	r0, [r2, #0]
10012760:	784b      	ldrb	r3, [r1, #1]
10012762:	780a      	ldrb	r2, [r1, #0]
10012764:	021b      	lsls	r3, r3, #8
10012766:	4313      	orrs	r3, r2
10012768:	806b      	strh	r3, [r5, #2]
1001276a:	78cb      	ldrb	r3, [r1, #3]
1001276c:	788a      	ldrb	r2, [r1, #2]
1001276e:	021b      	lsls	r3, r3, #8
10012770:	4313      	orrs	r3, r2
10012772:	80ab      	strh	r3, [r5, #4]
10012774:	794b      	ldrb	r3, [r1, #5]
10012776:	790a      	ldrb	r2, [r1, #4]
10012778:	021b      	lsls	r3, r3, #8
1001277a:	4313      	orrs	r3, r2
1001277c:	80eb      	strh	r3, [r5, #6]
1001277e:	798e      	ldrb	r6, [r1, #6]
10012780:	4b05      	ldr	r3, [pc, #20]	; (10012798 <gattc_disc_svc_incl_ind_parser+0x40>)
10012782:	1c30      	adds	r0, r6, #0
10012784:	1c0c      	adds	r4, r1, #0
10012786:	4798      	blx	r3
10012788:	7228      	strb	r0, [r5, #8]
1001278a:	1c28      	adds	r0, r5, #0
1001278c:	1c32      	adds	r2, r6, #0
1001278e:	1de1      	adds	r1, r4, #7
10012790:	4b02      	ldr	r3, [pc, #8]	; (1001279c <gattc_disc_svc_incl_ind_parser+0x44>)
10012792:	3009      	adds	r0, #9
10012794:	4798      	blx	r3
10012796:	bd70      	pop	{r4, r5, r6, pc}
10012798:	100105ed 	.word	0x100105ed
1001279c:	100149c7 	.word	0x100149c7

100127a0 <gattc_disc_char_ind_parser>:
100127a0:	b570      	push	{r4, r5, r6, lr}
100127a2:	1c15      	adds	r5, r2, #0
100127a4:	0a00      	lsrs	r0, r0, #8
100127a6:	8010      	strh	r0, [r2, #0]
100127a8:	784b      	ldrb	r3, [r1, #1]
100127aa:	780a      	ldrb	r2, [r1, #0]
100127ac:	021b      	lsls	r3, r3, #8
100127ae:	4313      	orrs	r3, r2
100127b0:	806b      	strh	r3, [r5, #2]
100127b2:	78cb      	ldrb	r3, [r1, #3]
100127b4:	788a      	ldrb	r2, [r1, #2]
100127b6:	021b      	lsls	r3, r3, #8
100127b8:	4313      	orrs	r3, r2
100127ba:	80ab      	strh	r3, [r5, #4]
100127bc:	790b      	ldrb	r3, [r1, #4]
100127be:	1c0c      	adds	r4, r1, #0
100127c0:	71ab      	strb	r3, [r5, #6]
100127c2:	794e      	ldrb	r6, [r1, #5]
100127c4:	4b05      	ldr	r3, [pc, #20]	; (100127dc <gattc_disc_char_ind_parser+0x3c>)
100127c6:	1c30      	adds	r0, r6, #0
100127c8:	4798      	blx	r3
100127ca:	71e8      	strb	r0, [r5, #7]
100127cc:	1c28      	adds	r0, r5, #0
100127ce:	1c32      	adds	r2, r6, #0
100127d0:	1da1      	adds	r1, r4, #6
100127d2:	4b03      	ldr	r3, [pc, #12]	; (100127e0 <gattc_disc_char_ind_parser+0x40>)
100127d4:	3008      	adds	r0, #8
100127d6:	4798      	blx	r3
100127d8:	bd70      	pop	{r4, r5, r6, pc}
100127da:	46c0      	nop			; (mov r8, r8)
100127dc:	100105ed 	.word	0x100105ed
100127e0:	100149c7 	.word	0x100149c7

100127e4 <gattc_disc_char_desc_ind_parser>:
100127e4:	b570      	push	{r4, r5, r6, lr}
100127e6:	1c15      	adds	r5, r2, #0
100127e8:	0a00      	lsrs	r0, r0, #8
100127ea:	8010      	strh	r0, [r2, #0]
100127ec:	784b      	ldrb	r3, [r1, #1]
100127ee:	780a      	ldrb	r2, [r1, #0]
100127f0:	021b      	lsls	r3, r3, #8
100127f2:	4313      	orrs	r3, r2
100127f4:	806b      	strh	r3, [r5, #2]
100127f6:	788e      	ldrb	r6, [r1, #2]
100127f8:	4b05      	ldr	r3, [pc, #20]	; (10012810 <gattc_disc_char_desc_ind_parser+0x2c>)
100127fa:	1c30      	adds	r0, r6, #0
100127fc:	1c0c      	adds	r4, r1, #0
100127fe:	4798      	blx	r3
10012800:	1c32      	adds	r2, r6, #0
10012802:	7128      	strb	r0, [r5, #4]
10012804:	1ce1      	adds	r1, r4, #3
10012806:	1d68      	adds	r0, r5, #5
10012808:	4b02      	ldr	r3, [pc, #8]	; (10012814 <gattc_disc_char_desc_ind_parser+0x30>)
1001280a:	4798      	blx	r3
1001280c:	bd70      	pop	{r4, r5, r6, pc}
1001280e:	46c0      	nop			; (mov r8, r8)
10012810:	100105ed 	.word	0x100105ed
10012814:	100149c7 	.word	0x100149c7

10012818 <gattc_event_ind_and_notification_parser>:
10012818:	b510      	push	{r4, lr}
1001281a:	780c      	ldrb	r4, [r1, #0]
1001281c:	1c13      	adds	r3, r2, #0
1001281e:	2c12      	cmp	r4, #18
10012820:	d10e      	bne.n	10012840 <gattc_event_ind_and_notification_parser+0x28>
10012822:	0a00      	lsrs	r0, r0, #8
10012824:	8010      	strh	r0, [r2, #0]
10012826:	788a      	ldrb	r2, [r1, #2]
10012828:	709a      	strb	r2, [r3, #2]
1001282a:	7948      	ldrb	r0, [r1, #5]
1001282c:	790c      	ldrb	r4, [r1, #4]
1001282e:	0200      	lsls	r0, r0, #8
10012830:	4320      	orrs	r0, r4
10012832:	8098      	strh	r0, [r3, #4]
10012834:	3106      	adds	r1, #6
10012836:	1d98      	adds	r0, r3, #6
10012838:	4b0b      	ldr	r3, [pc, #44]	; (10012868 <gattc_event_ind_and_notification_parser+0x50>)
1001283a:	4798      	blx	r3
1001283c:	221b      	movs	r2, #27
1001283e:	e010      	b.n	10012862 <gattc_event_ind_and_notification_parser+0x4a>
10012840:	2200      	movs	r2, #0
10012842:	2c13      	cmp	r4, #19
10012844:	d10d      	bne.n	10012862 <gattc_event_ind_and_notification_parser+0x4a>
10012846:	0a00      	lsrs	r0, r0, #8
10012848:	8018      	strh	r0, [r3, #0]
1001284a:	788a      	ldrb	r2, [r1, #2]
1001284c:	709a      	strb	r2, [r3, #2]
1001284e:	7908      	ldrb	r0, [r1, #4]
10012850:	78cc      	ldrb	r4, [r1, #3]
10012852:	0200      	lsls	r0, r0, #8
10012854:	4320      	orrs	r0, r4
10012856:	8098      	strh	r0, [r3, #4]
10012858:	3106      	adds	r1, #6
1001285a:	1d98      	adds	r0, r3, #6
1001285c:	4b02      	ldr	r3, [pc, #8]	; (10012868 <gattc_event_ind_and_notification_parser+0x50>)
1001285e:	4798      	blx	r3
10012860:	221c      	movs	r2, #28
10012862:	1c10      	adds	r0, r2, #0
10012864:	bd10      	pop	{r4, pc}
10012866:	46c0      	nop			; (mov r8, r8)
10012868:	100149c7 	.word	0x100149c7

1001286c <gattc_complete_evt_handler>:
1001286c:	b500      	push	{lr}
1001286e:	0a00      	lsrs	r0, r0, #8
10012870:	8010      	strh	r0, [r2, #0]
10012872:	7808      	ldrb	r0, [r1, #0]
10012874:	7090      	strb	r0, [r2, #2]
10012876:	784b      	ldrb	r3, [r1, #1]
10012878:	3801      	subs	r0, #1
1001287a:	70d3      	strb	r3, [r2, #3]
1001287c:	2813      	cmp	r0, #19
1001287e:	d82c      	bhi.n	100128da <gattc_complete_evt_handler+0x6e>
10012880:	f000 f9dc 	bl	10012c3c <__gnu_thumb1_case_uqi>
10012884:	0a0a0a0c 	.word	0x0a0a0a0c
10012888:	210a0a0a 	.word	0x210a0a0a
1001288c:	111f2121 	.word	0x111f2121
10012890:	2b111111 	.word	0x2b111111
10012894:	2919132b 	.word	0x2919132b
10012898:	2017      	movs	r0, #23
1001289a:	e01f      	b.n	100128dc <gattc_complete_evt_handler+0x70>
1001289c:	2024      	movs	r0, #36	; 0x24
1001289e:	2b00      	cmp	r3, #0
100128a0:	d11c      	bne.n	100128dc <gattc_complete_evt_handler+0x70>
100128a2:	3017      	adds	r0, #23
100128a4:	e01a      	b.n	100128dc <gattc_complete_evt_handler+0x70>
100128a6:	2025      	movs	r0, #37	; 0x25
100128a8:	e018      	b.n	100128dc <gattc_complete_evt_handler+0x70>
100128aa:	4a0d      	ldr	r2, [pc, #52]	; (100128e0 <gattc_complete_evt_handler+0x74>)
100128ac:	201d      	movs	r0, #29
100128ae:	6813      	ldr	r3, [r2, #0]
100128b0:	3b01      	subs	r3, #1
100128b2:	6013      	str	r3, [r2, #0]
100128b4:	e012      	b.n	100128dc <gattc_complete_evt_handler+0x70>
100128b6:	4a0a      	ldr	r2, [pc, #40]	; (100128e0 <gattc_complete_evt_handler+0x74>)
100128b8:	201e      	movs	r0, #30
100128ba:	6813      	ldr	r3, [r2, #0]
100128bc:	3b01      	subs	r3, #1
100128be:	6013      	str	r3, [r2, #0]
100128c0:	e00c      	b.n	100128dc <gattc_complete_evt_handler+0x70>
100128c2:	2019      	movs	r0, #25
100128c4:	e00a      	b.n	100128dc <gattc_complete_evt_handler+0x70>
100128c6:	203b      	movs	r0, #59	; 0x3b
100128c8:	2b00      	cmp	r3, #0
100128ca:	d007      	beq.n	100128dc <gattc_complete_evt_handler+0x70>
100128cc:	2182      	movs	r1, #130	; 0x82
100128ce:	0089      	lsls	r1, r1, #2
100128d0:	5453      	strb	r3, [r2, r1]
100128d2:	3823      	subs	r0, #35	; 0x23
100128d4:	e002      	b.n	100128dc <gattc_complete_evt_handler+0x70>
100128d6:	2021      	movs	r0, #33	; 0x21
100128d8:	e000      	b.n	100128dc <gattc_complete_evt_handler+0x70>
100128da:	2000      	movs	r0, #0
100128dc:	bd00      	pop	{pc}
100128de:	46c0      	nop			; (mov r8, r8)
100128e0:	10019828 	.word	0x10019828

100128e4 <gattc_event_mtu_changed_ind_parser>:
100128e4:	0a00      	lsrs	r0, r0, #8
100128e6:	8010      	strh	r0, [r2, #0]
100128e8:	784b      	ldrb	r3, [r1, #1]
100128ea:	7809      	ldrb	r1, [r1, #0]
100128ec:	021b      	lsls	r3, r3, #8
100128ee:	430b      	orrs	r3, r1
100128f0:	8053      	strh	r3, [r2, #2]
100128f2:	4770      	bx	lr

100128f4 <gattc_read_ind_parser>:
100128f4:	0a00      	lsrs	r0, r0, #8
100128f6:	b508      	push	{r3, lr}
100128f8:	8010      	strh	r0, [r2, #0]
100128fa:	1c13      	adds	r3, r2, #0
100128fc:	2282      	movs	r2, #130	; 0x82
100128fe:	2000      	movs	r0, #0
10012900:	0092      	lsls	r2, r2, #2
10012902:	5498      	strb	r0, [r3, r2]
10012904:	784a      	ldrb	r2, [r1, #1]
10012906:	7808      	ldrb	r0, [r1, #0]
10012908:	0212      	lsls	r2, r2, #8
1001290a:	4302      	orrs	r2, r0
1001290c:	805a      	strh	r2, [r3, #2]
1001290e:	78ca      	ldrb	r2, [r1, #3]
10012910:	7888      	ldrb	r0, [r1, #2]
10012912:	0212      	lsls	r2, r2, #8
10012914:	4302      	orrs	r2, r0
10012916:	80da      	strh	r2, [r3, #6]
10012918:	794a      	ldrb	r2, [r1, #5]
1001291a:	7908      	ldrb	r0, [r1, #4]
1001291c:	0212      	lsls	r2, r2, #8
1001291e:	4302      	orrs	r2, r0
10012920:	809a      	strh	r2, [r3, #4]
10012922:	3308      	adds	r3, #8
10012924:	1c18      	adds	r0, r3, #0
10012926:	3106      	adds	r1, #6
10012928:	4b01      	ldr	r3, [pc, #4]	; (10012930 <gattc_read_ind_parser+0x3c>)
1001292a:	4798      	blx	r3
1001292c:	bd08      	pop	{r3, pc}
1001292e:	46c0      	nop			; (mov r8, r8)
10012930:	100149c7 	.word	0x100149c7

10012934 <gattc_svc_changed_cfg_ind_parser>:
10012934:	0a00      	lsrs	r0, r0, #8
10012936:	8010      	strh	r0, [r2, #0]
10012938:	784b      	ldrb	r3, [r1, #1]
1001293a:	7809      	ldrb	r1, [r1, #0]
1001293c:	021b      	lsls	r3, r3, #8
1001293e:	430b      	orrs	r3, r1
10012940:	8053      	strh	r3, [r2, #2]
10012942:	4770      	bx	lr

10012944 <init_gattc_task_module>:
10012944:	2300      	movs	r3, #0
10012946:	4a02      	ldr	r2, [pc, #8]	; (10012950 <init_gattc_task_module+0xc>)
10012948:	8013      	strh	r3, [r2, #0]
1001294a:	4a02      	ldr	r2, [pc, #8]	; (10012954 <init_gattc_task_module+0x10>)
1001294c:	8013      	strh	r3, [r2, #0]
1001294e:	4770      	bx	lr
10012950:	10019822 	.word	0x10019822
10012954:	10019824 	.word	0x10019824

10012958 <gattm_add_svc_req_handler>:
10012958:	2200      	movs	r2, #0
1001295a:	210b      	movs	r1, #11
1001295c:	b5f0      	push	{r4, r5, r6, r7, lr}
1001295e:	1c04      	adds	r4, r0, #0
10012960:	7943      	ldrb	r3, [r0, #5]
10012962:	b085      	sub	sp, #20
10012964:	9301      	str	r3, [sp, #4]
10012966:	ab02      	add	r3, sp, #8
10012968:	71da      	strb	r2, [r3, #7]
1001296a:	4b37      	ldr	r3, [pc, #220]	; (10012a48 <gattm_add_svc_req_handler+0xf0>)
1001296c:	7059      	strb	r1, [r3, #1]
1001296e:	7099      	strb	r1, [r3, #2]
10012970:	4936      	ldr	r1, [pc, #216]	; (10012a4c <gattm_add_svc_req_handler+0xf4>)
10012972:	701a      	strb	r2, [r3, #0]
10012974:	8808      	ldrh	r0, [r1, #0]
10012976:	8809      	ldrh	r1, [r1, #0]
10012978:	70da      	strb	r2, [r3, #3]
1001297a:	0a09      	lsrs	r1, r1, #8
1001297c:	7118      	strb	r0, [r3, #4]
1001297e:	7159      	strb	r1, [r3, #5]
10012980:	8821      	ldrh	r1, [r4, #0]
10012982:	7219      	strb	r1, [r3, #8]
10012984:	8821      	ldrh	r1, [r4, #0]
10012986:	0a09      	lsrs	r1, r1, #8
10012988:	7259      	strb	r1, [r3, #9]
1001298a:	8861      	ldrh	r1, [r4, #2]
1001298c:	7299      	strb	r1, [r3, #10]
1001298e:	8861      	ldrh	r1, [r4, #2]
10012990:	0a09      	lsrs	r1, r1, #8
10012992:	72d9      	strb	r1, [r3, #11]
10012994:	7921      	ldrb	r1, [r4, #4]
10012996:	7319      	strb	r1, [r3, #12]
10012998:	4669      	mov	r1, sp
1001299a:	7909      	ldrb	r1, [r1, #4]
1001299c:	7359      	strb	r1, [r3, #13]
1001299e:	18a1      	adds	r1, r4, r2
100129a0:	7988      	ldrb	r0, [r1, #6]
100129a2:	1899      	adds	r1, r3, r2
100129a4:	3201      	adds	r2, #1
100129a6:	7388      	strb	r0, [r1, #14]
100129a8:	2a10      	cmp	r2, #16
100129aa:	d1f8      	bne.n	1001299e <gattm_add_svc_req_handler+0x46>
100129ac:	1c27      	adds	r7, r4, #0
100129ae:	2300      	movs	r3, #0
100129b0:	251e      	movs	r5, #30
100129b2:	3716      	adds	r7, #22
100129b4:	9300      	str	r3, [sp, #0]
100129b6:	9b00      	ldr	r3, [sp, #0]
100129b8:	9a01      	ldr	r2, [sp, #4]
100129ba:	4e23      	ldr	r6, [pc, #140]	; (10012a48 <gattm_add_svc_req_handler+0xf0>)
100129bc:	4293      	cmp	r3, r2
100129be:	da21      	bge.n	10012a04 <gattm_add_svc_req_handler+0xac>
100129c0:	1c39      	adds	r1, r7, #0
100129c2:	1970      	adds	r0, r6, r5
100129c4:	2210      	movs	r2, #16
100129c6:	4b22      	ldr	r3, [pc, #136]	; (10012a50 <gattm_add_svc_req_handler+0xf8>)
100129c8:	4798      	blx	r3
100129ca:	1c2b      	adds	r3, r5, #0
100129cc:	8a3a      	ldrh	r2, [r7, #16]
100129ce:	3310      	adds	r3, #16
100129d0:	b29b      	uxth	r3, r3
100129d2:	54f2      	strb	r2, [r6, r3]
100129d4:	1c2b      	adds	r3, r5, #0
100129d6:	8a3a      	ldrh	r2, [r7, #16]
100129d8:	3311      	adds	r3, #17
100129da:	b29b      	uxth	r3, r3
100129dc:	0a12      	lsrs	r2, r2, #8
100129de:	54f2      	strb	r2, [r6, r3]
100129e0:	1c2a      	adds	r2, r5, #0
100129e2:	1c2b      	adds	r3, r5, #0
100129e4:	8a79      	ldrh	r1, [r7, #18]
100129e6:	3212      	adds	r2, #18
100129e8:	b292      	uxth	r2, r2
100129ea:	54b1      	strb	r1, [r6, r2]
100129ec:	8a7a      	ldrh	r2, [r7, #18]
100129ee:	3313      	adds	r3, #19
100129f0:	b29b      	uxth	r3, r3
100129f2:	0a12      	lsrs	r2, r2, #8
100129f4:	54f2      	strb	r2, [r6, r3]
100129f6:	9b00      	ldr	r3, [sp, #0]
100129f8:	3514      	adds	r5, #20
100129fa:	3301      	adds	r3, #1
100129fc:	b2ad      	uxth	r5, r5
100129fe:	9300      	str	r3, [sp, #0]
10012a00:	3714      	adds	r7, #20
10012a02:	e7d8      	b.n	100129b6 <gattm_add_svc_req_handler+0x5e>
10012a04:	2114      	movs	r1, #20
10012a06:	4d13      	ldr	r5, [pc, #76]	; (10012a54 <gattm_add_svc_req_handler+0xfc>)
10012a08:	4b13      	ldr	r3, [pc, #76]	; (10012a58 <gattm_add_svc_req_handler+0x100>)
10012a0a:	4351      	muls	r1, r2
10012a0c:	802b      	strh	r3, [r5, #0]
10012a0e:	230b      	movs	r3, #11
10012a10:	311e      	adds	r1, #30
10012a12:	80ab      	strh	r3, [r5, #4]
10012a14:	1c0b      	adds	r3, r1, #0
10012a16:	3b08      	subs	r3, #8
10012a18:	71b3      	strb	r3, [r6, #6]
10012a1a:	121b      	asrs	r3, r3, #8
10012a1c:	71f3      	strb	r3, [r6, #7]
10012a1e:	1c30      	adds	r0, r6, #0
10012a20:	4b0e      	ldr	r3, [pc, #56]	; (10012a5c <gattm_add_svc_req_handler+0x104>)
10012a22:	4798      	blx	r3
10012a24:	ab02      	add	r3, sp, #8
10012a26:	1dde      	adds	r6, r3, #7
10012a28:	1c30      	adds	r0, r6, #0
10012a2a:	4b0d      	ldr	r3, [pc, #52]	; (10012a60 <gattm_add_svc_req_handler+0x108>)
10012a2c:	4798      	blx	r3
10012a2e:	7833      	ldrb	r3, [r6, #0]
10012a30:	20e2      	movs	r0, #226	; 0xe2
10012a32:	2b00      	cmp	r3, #0
10012a34:	d106      	bne.n	10012a44 <gattm_add_svc_req_handler+0xec>
10012a36:	68aa      	ldr	r2, [r5, #8]
10012a38:	7853      	ldrb	r3, [r2, #1]
10012a3a:	7811      	ldrb	r1, [r2, #0]
10012a3c:	021b      	lsls	r3, r3, #8
10012a3e:	430b      	orrs	r3, r1
10012a40:	8023      	strh	r3, [r4, #0]
10012a42:	7890      	ldrb	r0, [r2, #2]
10012a44:	b005      	add	sp, #20
10012a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
10012a48:	1001aa00 	.word	0x1001aa00
10012a4c:	1001a690 	.word	0x1001a690
10012a50:	100149c7 	.word	0x100149c7
10012a54:	1001a684 	.word	0x1001a684
10012a58:	00000b01 	.word	0x00000b01
10012a5c:	100112ad 	.word	0x100112ad
10012a60:	10011311 	.word	0x10011311

10012a64 <gattm_add_attribute_req_handler>:
10012a64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10012a66:	1c1f      	adds	r7, r3, #0
10012a68:	4b16      	ldr	r3, [pc, #88]	; (10012ac4 <gattm_add_attribute_req_handler+0x60>)
10012a6a:	9100      	str	r1, [sp, #0]
10012a6c:	9201      	str	r2, [sp, #4]
10012a6e:	1c05      	adds	r5, r0, #0
10012a70:	7946      	ldrb	r6, [r0, #5]
10012a72:	6818      	ldr	r0, [r3, #0]
10012a74:	2114      	movs	r1, #20
10012a76:	4b14      	ldr	r3, [pc, #80]	; (10012ac8 <gattm_add_attribute_req_handler+0x64>)
10012a78:	382a      	subs	r0, #42	; 0x2a
10012a7a:	4798      	blx	r3
10012a7c:	2311      	movs	r3, #17
10012a7e:	4286      	cmp	r6, r0
10012a80:	d21e      	bcs.n	10012ac0 <gattm_add_attribute_req_handler+0x5c>
10012a82:	2414      	movs	r4, #20
10012a84:	4366      	muls	r6, r4
10012a86:	19a8      	adds	r0, r5, r6
10012a88:	2100      	movs	r1, #0
10012a8a:	2210      	movs	r2, #16
10012a8c:	4b0f      	ldr	r3, [pc, #60]	; (10012acc <gattm_add_attribute_req_handler+0x68>)
10012a8e:	3016      	adds	r0, #22
10012a90:	4798      	blx	r3
10012a92:	7968      	ldrb	r0, [r5, #5]
10012a94:	1c3a      	adds	r2, r7, #0
10012a96:	4360      	muls	r0, r4
10012a98:	1828      	adds	r0, r5, r0
10012a9a:	4b0d      	ldr	r3, [pc, #52]	; (10012ad0 <gattm_add_attribute_req_handler+0x6c>)
10012a9c:	3016      	adds	r0, #22
10012a9e:	9908      	ldr	r1, [sp, #32]
10012aa0:	4798      	blx	r3
10012aa2:	466a      	mov	r2, sp
10012aa4:	796b      	ldrb	r3, [r5, #5]
10012aa6:	8812      	ldrh	r2, [r2, #0]
10012aa8:	435c      	muls	r4, r3
10012aaa:	192c      	adds	r4, r5, r4
10012aac:	8522      	strh	r2, [r4, #40]	; 0x28
10012aae:	466a      	mov	r2, sp
10012ab0:	8892      	ldrh	r2, [r2, #4]
10012ab2:	84e2      	strh	r2, [r4, #38]	; 0x26
10012ab4:	9a09      	ldr	r2, [sp, #36]	; 0x24
10012ab6:	8013      	strh	r3, [r2, #0]
10012ab8:	796b      	ldrb	r3, [r5, #5]
10012aba:	3301      	adds	r3, #1
10012abc:	716b      	strb	r3, [r5, #5]
10012abe:	2300      	movs	r3, #0
10012ac0:	1c18      	adds	r0, r3, #0
10012ac2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10012ac4:	10019798 	.word	0x10019798
10012ac8:	10012c51 	.word	0x10012c51
10012acc:	100149d9 	.word	0x100149d9
10012ad0:	100149c7 	.word	0x100149c7

10012ad4 <gattm_att_set_value_req_handler>:
10012ad4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10012ad6:	466b      	mov	r3, sp
10012ad8:	1dde      	adds	r6, r3, #7
10012ada:	2300      	movs	r3, #0
10012adc:	1c0d      	adds	r5, r1, #0
10012ade:	210c      	movs	r1, #12
10012ae0:	270b      	movs	r7, #11
10012ae2:	4c17      	ldr	r4, [pc, #92]	; (10012b40 <gattm_att_set_value_req_handler+0x6c>)
10012ae4:	7033      	strb	r3, [r6, #0]
10012ae6:	70e3      	strb	r3, [r4, #3]
10012ae8:	4b16      	ldr	r3, [pc, #88]	; (10012b44 <gattm_att_set_value_req_handler+0x70>)
10012aea:	7021      	strb	r1, [r4, #0]
10012aec:	8819      	ldrh	r1, [r3, #0]
10012aee:	881b      	ldrh	r3, [r3, #0]
10012af0:	7220      	strb	r0, [r4, #8]
10012af2:	0a1b      	lsrs	r3, r3, #8
10012af4:	7163      	strb	r3, [r4, #5]
10012af6:	0a00      	lsrs	r0, r0, #8
10012af8:	0a2b      	lsrs	r3, r5, #8
10012afa:	7121      	strb	r1, [r4, #4]
10012afc:	7260      	strb	r0, [r4, #9]
10012afe:	1c11      	adds	r1, r2, #0
10012b00:	72a5      	strb	r5, [r4, #10]
10012b02:	1c2a      	adds	r2, r5, #0
10012b04:	72e3      	strb	r3, [r4, #11]
10012b06:	350c      	adds	r5, #12
10012b08:	4b0f      	ldr	r3, [pc, #60]	; (10012b48 <gattm_att_set_value_req_handler+0x74>)
10012b0a:	4810      	ldr	r0, [pc, #64]	; (10012b4c <gattm_att_set_value_req_handler+0x78>)
10012b0c:	7067      	strb	r7, [r4, #1]
10012b0e:	70a7      	strb	r7, [r4, #2]
10012b10:	4798      	blx	r3
10012b12:	b2a9      	uxth	r1, r5
10012b14:	4b0e      	ldr	r3, [pc, #56]	; (10012b50 <gattm_att_set_value_req_handler+0x7c>)
10012b16:	4d0f      	ldr	r5, [pc, #60]	; (10012b54 <gattm_att_set_value_req_handler+0x80>)
10012b18:	1c20      	adds	r0, r4, #0
10012b1a:	802b      	strh	r3, [r5, #0]
10012b1c:	1c0b      	adds	r3, r1, #0
10012b1e:	3b08      	subs	r3, #8
10012b20:	71a3      	strb	r3, [r4, #6]
10012b22:	121b      	asrs	r3, r3, #8
10012b24:	71e3      	strb	r3, [r4, #7]
10012b26:	4b0c      	ldr	r3, [pc, #48]	; (10012b58 <gattm_att_set_value_req_handler+0x84>)
10012b28:	80af      	strh	r7, [r5, #4]
10012b2a:	4798      	blx	r3
10012b2c:	1c30      	adds	r0, r6, #0
10012b2e:	4b0b      	ldr	r3, [pc, #44]	; (10012b5c <gattm_att_set_value_req_handler+0x88>)
10012b30:	4798      	blx	r3
10012b32:	7833      	ldrb	r3, [r6, #0]
10012b34:	20e2      	movs	r0, #226	; 0xe2
10012b36:	2b00      	cmp	r3, #0
10012b38:	d101      	bne.n	10012b3e <gattm_att_set_value_req_handler+0x6a>
10012b3a:	68ab      	ldr	r3, [r5, #8]
10012b3c:	7898      	ldrb	r0, [r3, #2]
10012b3e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10012b40:	1001aa00 	.word	0x1001aa00
10012b44:	1001a690 	.word	0x1001a690
10012b48:	100149c7 	.word	0x100149c7
10012b4c:	1001aa0c 	.word	0x1001aa0c
10012b50:	00000b0d 	.word	0x00000b0d
10012b54:	1001a684 	.word	0x1001a684
10012b58:	100112ad 	.word	0x100112ad
10012b5c:	10011311 	.word	0x10011311

10012b60 <gattm_att_get_value_req_handler>:
10012b60:	b5f0      	push	{r4, r5, r6, r7, lr}
10012b62:	b085      	sub	sp, #20
10012b64:	9201      	str	r2, [sp, #4]
10012b66:	220a      	movs	r2, #10
10012b68:	1c04      	adds	r4, r0, #0
10012b6a:	481d      	ldr	r0, [pc, #116]	; (10012be0 <gattm_att_get_value_req_handler+0x80>)
10012b6c:	ab02      	add	r3, sp, #8
10012b6e:	1dde      	adds	r6, r3, #7
10012b70:	7002      	strb	r2, [r0, #0]
10012b72:	2300      	movs	r3, #0
10012b74:	220b      	movs	r2, #11
10012b76:	4d1b      	ldr	r5, [pc, #108]	; (10012be4 <gattm_att_get_value_req_handler+0x84>)
10012b78:	1c0f      	adds	r7, r1, #0
10012b7a:	8829      	ldrh	r1, [r5, #0]
10012b7c:	882d      	ldrh	r5, [r5, #0]
10012b7e:	7101      	strb	r1, [r0, #4]
10012b80:	0a2d      	lsrs	r5, r5, #8
10012b82:	7145      	strb	r5, [r0, #5]
10012b84:	0a25      	lsrs	r5, r4, #8
10012b86:	7245      	strb	r5, [r0, #9]
10012b88:	4917      	ldr	r1, [pc, #92]	; (10012be8 <gattm_att_get_value_req_handler+0x88>)
10012b8a:	4d18      	ldr	r5, [pc, #96]	; (10012bec <gattm_att_get_value_req_handler+0x8c>)
10012b8c:	7033      	strb	r3, [r6, #0]
10012b8e:	7042      	strb	r2, [r0, #1]
10012b90:	7082      	strb	r2, [r0, #2]
10012b92:	70c3      	strb	r3, [r0, #3]
10012b94:	8029      	strh	r1, [r5, #0]
10012b96:	80aa      	strh	r2, [r5, #4]
10012b98:	71c3      	strb	r3, [r0, #7]
10012b9a:	3a09      	subs	r2, #9
10012b9c:	210a      	movs	r1, #10
10012b9e:	4b14      	ldr	r3, [pc, #80]	; (10012bf0 <gattm_att_get_value_req_handler+0x90>)
10012ba0:	7182      	strb	r2, [r0, #6]
10012ba2:	7204      	strb	r4, [r0, #8]
10012ba4:	4798      	blx	r3
10012ba6:	1c30      	adds	r0, r6, #0
10012ba8:	4b12      	ldr	r3, [pc, #72]	; (10012bf4 <gattm_att_get_value_req_handler+0x94>)
10012baa:	4798      	blx	r3
10012bac:	7833      	ldrb	r3, [r6, #0]
10012bae:	20e2      	movs	r0, #226	; 0xe2
10012bb0:	2b00      	cmp	r3, #0
10012bb2:	d112      	bne.n	10012bda <gattm_att_get_value_req_handler+0x7a>
10012bb4:	68a9      	ldr	r1, [r5, #8]
10012bb6:	9801      	ldr	r0, [sp, #4]
10012bb8:	784d      	ldrb	r5, [r1, #1]
10012bba:	780b      	ldrb	r3, [r1, #0]
10012bbc:	78ca      	ldrb	r2, [r1, #3]
10012bbe:	022d      	lsls	r5, r5, #8
10012bc0:	431d      	orrs	r5, r3
10012bc2:	788b      	ldrb	r3, [r1, #2]
10012bc4:	0212      	lsls	r2, r2, #8
10012bc6:	431a      	orrs	r2, r3
10012bc8:	803a      	strh	r2, [r7, #0]
10012bca:	790e      	ldrb	r6, [r1, #4]
10012bcc:	4b0a      	ldr	r3, [pc, #40]	; (10012bf8 <gattm_att_get_value_req_handler+0x98>)
10012bce:	3105      	adds	r1, #5
10012bd0:	4798      	blx	r3
10012bd2:	20e2      	movs	r0, #226	; 0xe2
10012bd4:	42ac      	cmp	r4, r5
10012bd6:	d100      	bne.n	10012bda <gattm_att_get_value_req_handler+0x7a>
10012bd8:	1c30      	adds	r0, r6, #0
10012bda:	b005      	add	sp, #20
10012bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
10012bde:	46c0      	nop			; (mov r8, r8)
10012be0:	1001aa00 	.word	0x1001aa00
10012be4:	1001a690 	.word	0x1001a690
10012be8:	00000b0b 	.word	0x00000b0b
10012bec:	1001a684 	.word	0x1001a684
10012bf0:	100112ad 	.word	0x100112ad
10012bf4:	10011311 	.word	0x10011311
10012bf8:	100149c7 	.word	0x100149c7

10012bfc <htpt_enable_rsp_handler>:
10012bfc:	780b      	ldrb	r3, [r1, #0]
10012bfe:	7013      	strb	r3, [r2, #0]
10012c00:	784b      	ldrb	r3, [r1, #1]
10012c02:	7053      	strb	r3, [r2, #1]
10012c04:	4770      	bx	lr

10012c06 <htpt_temp_send_rsp_handler>:
10012c06:	780b      	ldrb	r3, [r1, #0]
10012c08:	7013      	strb	r3, [r2, #0]
10012c0a:	4770      	bx	lr

10012c0c <htpt_meas_intv_upd_rsp_handler>:
10012c0c:	780b      	ldrb	r3, [r1, #0]
10012c0e:	7013      	strb	r3, [r2, #0]
10012c10:	4770      	bx	lr

10012c12 <htpt_meas_intv_chg_req_ind_handler>:
10012c12:	78cb      	ldrb	r3, [r1, #3]
10012c14:	7889      	ldrb	r1, [r1, #2]
10012c16:	021b      	lsls	r3, r3, #8
10012c18:	430b      	orrs	r3, r1
10012c1a:	8013      	strh	r3, [r2, #0]
10012c1c:	4770      	bx	lr

10012c1e <htpt_cfg_indntf_ind_handler>:
10012c1e:	780b      	ldrb	r3, [r1, #0]
10012c20:	7013      	strb	r3, [r2, #0]
10012c22:	784b      	ldrb	r3, [r1, #1]
10012c24:	7053      	strb	r3, [r2, #1]
10012c26:	4770      	bx	lr

10012c28 <__gnu_thumb1_case_sqi>:
10012c28:	b402      	push	{r1}
10012c2a:	4671      	mov	r1, lr
10012c2c:	0849      	lsrs	r1, r1, #1
10012c2e:	0049      	lsls	r1, r1, #1
10012c30:	5609      	ldrsb	r1, [r1, r0]
10012c32:	0049      	lsls	r1, r1, #1
10012c34:	448e      	add	lr, r1
10012c36:	bc02      	pop	{r1}
10012c38:	4770      	bx	lr
10012c3a:	46c0      	nop			; (mov r8, r8)

10012c3c <__gnu_thumb1_case_uqi>:
10012c3c:	b402      	push	{r1}
10012c3e:	4671      	mov	r1, lr
10012c40:	0849      	lsrs	r1, r1, #1
10012c42:	0049      	lsls	r1, r1, #1
10012c44:	5c09      	ldrb	r1, [r1, r0]
10012c46:	0049      	lsls	r1, r1, #1
10012c48:	448e      	add	lr, r1
10012c4a:	bc02      	pop	{r1}
10012c4c:	4770      	bx	lr
10012c4e:	46c0      	nop			; (mov r8, r8)

10012c50 <__aeabi_uidiv>:
10012c50:	2200      	movs	r2, #0
10012c52:	0843      	lsrs	r3, r0, #1
10012c54:	428b      	cmp	r3, r1
10012c56:	d374      	bcc.n	10012d42 <__aeabi_uidiv+0xf2>
10012c58:	0903      	lsrs	r3, r0, #4
10012c5a:	428b      	cmp	r3, r1
10012c5c:	d35f      	bcc.n	10012d1e <__aeabi_uidiv+0xce>
10012c5e:	0a03      	lsrs	r3, r0, #8
10012c60:	428b      	cmp	r3, r1
10012c62:	d344      	bcc.n	10012cee <__aeabi_uidiv+0x9e>
10012c64:	0b03      	lsrs	r3, r0, #12
10012c66:	428b      	cmp	r3, r1
10012c68:	d328      	bcc.n	10012cbc <__aeabi_uidiv+0x6c>
10012c6a:	0c03      	lsrs	r3, r0, #16
10012c6c:	428b      	cmp	r3, r1
10012c6e:	d30d      	bcc.n	10012c8c <__aeabi_uidiv+0x3c>
10012c70:	22ff      	movs	r2, #255	; 0xff
10012c72:	0209      	lsls	r1, r1, #8
10012c74:	ba12      	rev	r2, r2
10012c76:	0c03      	lsrs	r3, r0, #16
10012c78:	428b      	cmp	r3, r1
10012c7a:	d302      	bcc.n	10012c82 <__aeabi_uidiv+0x32>
10012c7c:	1212      	asrs	r2, r2, #8
10012c7e:	0209      	lsls	r1, r1, #8
10012c80:	d065      	beq.n	10012d4e <__aeabi_uidiv+0xfe>
10012c82:	0b03      	lsrs	r3, r0, #12
10012c84:	428b      	cmp	r3, r1
10012c86:	d319      	bcc.n	10012cbc <__aeabi_uidiv+0x6c>
10012c88:	e000      	b.n	10012c8c <__aeabi_uidiv+0x3c>
10012c8a:	0a09      	lsrs	r1, r1, #8
10012c8c:	0bc3      	lsrs	r3, r0, #15
10012c8e:	428b      	cmp	r3, r1
10012c90:	d301      	bcc.n	10012c96 <__aeabi_uidiv+0x46>
10012c92:	03cb      	lsls	r3, r1, #15
10012c94:	1ac0      	subs	r0, r0, r3
10012c96:	4152      	adcs	r2, r2
10012c98:	0b83      	lsrs	r3, r0, #14
10012c9a:	428b      	cmp	r3, r1
10012c9c:	d301      	bcc.n	10012ca2 <__aeabi_uidiv+0x52>
10012c9e:	038b      	lsls	r3, r1, #14
10012ca0:	1ac0      	subs	r0, r0, r3
10012ca2:	4152      	adcs	r2, r2
10012ca4:	0b43      	lsrs	r3, r0, #13
10012ca6:	428b      	cmp	r3, r1
10012ca8:	d301      	bcc.n	10012cae <__aeabi_uidiv+0x5e>
10012caa:	034b      	lsls	r3, r1, #13
10012cac:	1ac0      	subs	r0, r0, r3
10012cae:	4152      	adcs	r2, r2
10012cb0:	0b03      	lsrs	r3, r0, #12
10012cb2:	428b      	cmp	r3, r1
10012cb4:	d301      	bcc.n	10012cba <__aeabi_uidiv+0x6a>
10012cb6:	030b      	lsls	r3, r1, #12
10012cb8:	1ac0      	subs	r0, r0, r3
10012cba:	4152      	adcs	r2, r2
10012cbc:	0ac3      	lsrs	r3, r0, #11
10012cbe:	428b      	cmp	r3, r1
10012cc0:	d301      	bcc.n	10012cc6 <__aeabi_uidiv+0x76>
10012cc2:	02cb      	lsls	r3, r1, #11
10012cc4:	1ac0      	subs	r0, r0, r3
10012cc6:	4152      	adcs	r2, r2
10012cc8:	0a83      	lsrs	r3, r0, #10
10012cca:	428b      	cmp	r3, r1
10012ccc:	d301      	bcc.n	10012cd2 <__aeabi_uidiv+0x82>
10012cce:	028b      	lsls	r3, r1, #10
10012cd0:	1ac0      	subs	r0, r0, r3
10012cd2:	4152      	adcs	r2, r2
10012cd4:	0a43      	lsrs	r3, r0, #9
10012cd6:	428b      	cmp	r3, r1
10012cd8:	d301      	bcc.n	10012cde <__aeabi_uidiv+0x8e>
10012cda:	024b      	lsls	r3, r1, #9
10012cdc:	1ac0      	subs	r0, r0, r3
10012cde:	4152      	adcs	r2, r2
10012ce0:	0a03      	lsrs	r3, r0, #8
10012ce2:	428b      	cmp	r3, r1
10012ce4:	d301      	bcc.n	10012cea <__aeabi_uidiv+0x9a>
10012ce6:	020b      	lsls	r3, r1, #8
10012ce8:	1ac0      	subs	r0, r0, r3
10012cea:	4152      	adcs	r2, r2
10012cec:	d2cd      	bcs.n	10012c8a <__aeabi_uidiv+0x3a>
10012cee:	09c3      	lsrs	r3, r0, #7
10012cf0:	428b      	cmp	r3, r1
10012cf2:	d301      	bcc.n	10012cf8 <__aeabi_uidiv+0xa8>
10012cf4:	01cb      	lsls	r3, r1, #7
10012cf6:	1ac0      	subs	r0, r0, r3
10012cf8:	4152      	adcs	r2, r2
10012cfa:	0983      	lsrs	r3, r0, #6
10012cfc:	428b      	cmp	r3, r1
10012cfe:	d301      	bcc.n	10012d04 <__aeabi_uidiv+0xb4>
10012d00:	018b      	lsls	r3, r1, #6
10012d02:	1ac0      	subs	r0, r0, r3
10012d04:	4152      	adcs	r2, r2
10012d06:	0943      	lsrs	r3, r0, #5
10012d08:	428b      	cmp	r3, r1
10012d0a:	d301      	bcc.n	10012d10 <__aeabi_uidiv+0xc0>
10012d0c:	014b      	lsls	r3, r1, #5
10012d0e:	1ac0      	subs	r0, r0, r3
10012d10:	4152      	adcs	r2, r2
10012d12:	0903      	lsrs	r3, r0, #4
10012d14:	428b      	cmp	r3, r1
10012d16:	d301      	bcc.n	10012d1c <__aeabi_uidiv+0xcc>
10012d18:	010b      	lsls	r3, r1, #4
10012d1a:	1ac0      	subs	r0, r0, r3
10012d1c:	4152      	adcs	r2, r2
10012d1e:	08c3      	lsrs	r3, r0, #3
10012d20:	428b      	cmp	r3, r1
10012d22:	d301      	bcc.n	10012d28 <__aeabi_uidiv+0xd8>
10012d24:	00cb      	lsls	r3, r1, #3
10012d26:	1ac0      	subs	r0, r0, r3
10012d28:	4152      	adcs	r2, r2
10012d2a:	0883      	lsrs	r3, r0, #2
10012d2c:	428b      	cmp	r3, r1
10012d2e:	d301      	bcc.n	10012d34 <__aeabi_uidiv+0xe4>
10012d30:	008b      	lsls	r3, r1, #2
10012d32:	1ac0      	subs	r0, r0, r3
10012d34:	4152      	adcs	r2, r2
10012d36:	0843      	lsrs	r3, r0, #1
10012d38:	428b      	cmp	r3, r1
10012d3a:	d301      	bcc.n	10012d40 <__aeabi_uidiv+0xf0>
10012d3c:	004b      	lsls	r3, r1, #1
10012d3e:	1ac0      	subs	r0, r0, r3
10012d40:	4152      	adcs	r2, r2
10012d42:	1a41      	subs	r1, r0, r1
10012d44:	d200      	bcs.n	10012d48 <__aeabi_uidiv+0xf8>
10012d46:	4601      	mov	r1, r0
10012d48:	4152      	adcs	r2, r2
10012d4a:	4610      	mov	r0, r2
10012d4c:	4770      	bx	lr
10012d4e:	e7ff      	b.n	10012d50 <__aeabi_uidiv+0x100>
10012d50:	b501      	push	{r0, lr}
10012d52:	2000      	movs	r0, #0
10012d54:	f000 f8f0 	bl	10012f38 <__aeabi_idiv0>
10012d58:	bd02      	pop	{r1, pc}
10012d5a:	46c0      	nop			; (mov r8, r8)

10012d5c <__aeabi_uidivmod>:
10012d5c:	2900      	cmp	r1, #0
10012d5e:	d0f7      	beq.n	10012d50 <__aeabi_uidiv+0x100>
10012d60:	e776      	b.n	10012c50 <__aeabi_uidiv>
10012d62:	4770      	bx	lr

10012d64 <__aeabi_idiv>:
10012d64:	4603      	mov	r3, r0
10012d66:	430b      	orrs	r3, r1
10012d68:	d47f      	bmi.n	10012e6a <__aeabi_idiv+0x106>
10012d6a:	2200      	movs	r2, #0
10012d6c:	0843      	lsrs	r3, r0, #1
10012d6e:	428b      	cmp	r3, r1
10012d70:	d374      	bcc.n	10012e5c <__aeabi_idiv+0xf8>
10012d72:	0903      	lsrs	r3, r0, #4
10012d74:	428b      	cmp	r3, r1
10012d76:	d35f      	bcc.n	10012e38 <__aeabi_idiv+0xd4>
10012d78:	0a03      	lsrs	r3, r0, #8
10012d7a:	428b      	cmp	r3, r1
10012d7c:	d344      	bcc.n	10012e08 <__aeabi_idiv+0xa4>
10012d7e:	0b03      	lsrs	r3, r0, #12
10012d80:	428b      	cmp	r3, r1
10012d82:	d328      	bcc.n	10012dd6 <__aeabi_idiv+0x72>
10012d84:	0c03      	lsrs	r3, r0, #16
10012d86:	428b      	cmp	r3, r1
10012d88:	d30d      	bcc.n	10012da6 <__aeabi_idiv+0x42>
10012d8a:	22ff      	movs	r2, #255	; 0xff
10012d8c:	0209      	lsls	r1, r1, #8
10012d8e:	ba12      	rev	r2, r2
10012d90:	0c03      	lsrs	r3, r0, #16
10012d92:	428b      	cmp	r3, r1
10012d94:	d302      	bcc.n	10012d9c <__aeabi_idiv+0x38>
10012d96:	1212      	asrs	r2, r2, #8
10012d98:	0209      	lsls	r1, r1, #8
10012d9a:	d065      	beq.n	10012e68 <__aeabi_idiv+0x104>
10012d9c:	0b03      	lsrs	r3, r0, #12
10012d9e:	428b      	cmp	r3, r1
10012da0:	d319      	bcc.n	10012dd6 <__aeabi_idiv+0x72>
10012da2:	e000      	b.n	10012da6 <__aeabi_idiv+0x42>
10012da4:	0a09      	lsrs	r1, r1, #8
10012da6:	0bc3      	lsrs	r3, r0, #15
10012da8:	428b      	cmp	r3, r1
10012daa:	d301      	bcc.n	10012db0 <__aeabi_idiv+0x4c>
10012dac:	03cb      	lsls	r3, r1, #15
10012dae:	1ac0      	subs	r0, r0, r3
10012db0:	4152      	adcs	r2, r2
10012db2:	0b83      	lsrs	r3, r0, #14
10012db4:	428b      	cmp	r3, r1
10012db6:	d301      	bcc.n	10012dbc <__aeabi_idiv+0x58>
10012db8:	038b      	lsls	r3, r1, #14
10012dba:	1ac0      	subs	r0, r0, r3
10012dbc:	4152      	adcs	r2, r2
10012dbe:	0b43      	lsrs	r3, r0, #13
10012dc0:	428b      	cmp	r3, r1
10012dc2:	d301      	bcc.n	10012dc8 <__aeabi_idiv+0x64>
10012dc4:	034b      	lsls	r3, r1, #13
10012dc6:	1ac0      	subs	r0, r0, r3
10012dc8:	4152      	adcs	r2, r2
10012dca:	0b03      	lsrs	r3, r0, #12
10012dcc:	428b      	cmp	r3, r1
10012dce:	d301      	bcc.n	10012dd4 <__aeabi_idiv+0x70>
10012dd0:	030b      	lsls	r3, r1, #12
10012dd2:	1ac0      	subs	r0, r0, r3
10012dd4:	4152      	adcs	r2, r2
10012dd6:	0ac3      	lsrs	r3, r0, #11
10012dd8:	428b      	cmp	r3, r1
10012dda:	d301      	bcc.n	10012de0 <__aeabi_idiv+0x7c>
10012ddc:	02cb      	lsls	r3, r1, #11
10012dde:	1ac0      	subs	r0, r0, r3
10012de0:	4152      	adcs	r2, r2
10012de2:	0a83      	lsrs	r3, r0, #10
10012de4:	428b      	cmp	r3, r1
10012de6:	d301      	bcc.n	10012dec <__aeabi_idiv+0x88>
10012de8:	028b      	lsls	r3, r1, #10
10012dea:	1ac0      	subs	r0, r0, r3
10012dec:	4152      	adcs	r2, r2
10012dee:	0a43      	lsrs	r3, r0, #9
10012df0:	428b      	cmp	r3, r1
10012df2:	d301      	bcc.n	10012df8 <__aeabi_idiv+0x94>
10012df4:	024b      	lsls	r3, r1, #9
10012df6:	1ac0      	subs	r0, r0, r3
10012df8:	4152      	adcs	r2, r2
10012dfa:	0a03      	lsrs	r3, r0, #8
10012dfc:	428b      	cmp	r3, r1
10012dfe:	d301      	bcc.n	10012e04 <__aeabi_idiv+0xa0>
10012e00:	020b      	lsls	r3, r1, #8
10012e02:	1ac0      	subs	r0, r0, r3
10012e04:	4152      	adcs	r2, r2
10012e06:	d2cd      	bcs.n	10012da4 <__aeabi_idiv+0x40>
10012e08:	09c3      	lsrs	r3, r0, #7
10012e0a:	428b      	cmp	r3, r1
10012e0c:	d301      	bcc.n	10012e12 <__aeabi_idiv+0xae>
10012e0e:	01cb      	lsls	r3, r1, #7
10012e10:	1ac0      	subs	r0, r0, r3
10012e12:	4152      	adcs	r2, r2
10012e14:	0983      	lsrs	r3, r0, #6
10012e16:	428b      	cmp	r3, r1
10012e18:	d301      	bcc.n	10012e1e <__aeabi_idiv+0xba>
10012e1a:	018b      	lsls	r3, r1, #6
10012e1c:	1ac0      	subs	r0, r0, r3
10012e1e:	4152      	adcs	r2, r2
10012e20:	0943      	lsrs	r3, r0, #5
10012e22:	428b      	cmp	r3, r1
10012e24:	d301      	bcc.n	10012e2a <__aeabi_idiv+0xc6>
10012e26:	014b      	lsls	r3, r1, #5
10012e28:	1ac0      	subs	r0, r0, r3
10012e2a:	4152      	adcs	r2, r2
10012e2c:	0903      	lsrs	r3, r0, #4
10012e2e:	428b      	cmp	r3, r1
10012e30:	d301      	bcc.n	10012e36 <__aeabi_idiv+0xd2>
10012e32:	010b      	lsls	r3, r1, #4
10012e34:	1ac0      	subs	r0, r0, r3
10012e36:	4152      	adcs	r2, r2
10012e38:	08c3      	lsrs	r3, r0, #3
10012e3a:	428b      	cmp	r3, r1
10012e3c:	d301      	bcc.n	10012e42 <__aeabi_idiv+0xde>
10012e3e:	00cb      	lsls	r3, r1, #3
10012e40:	1ac0      	subs	r0, r0, r3
10012e42:	4152      	adcs	r2, r2
10012e44:	0883      	lsrs	r3, r0, #2
10012e46:	428b      	cmp	r3, r1
10012e48:	d301      	bcc.n	10012e4e <__aeabi_idiv+0xea>
10012e4a:	008b      	lsls	r3, r1, #2
10012e4c:	1ac0      	subs	r0, r0, r3
10012e4e:	4152      	adcs	r2, r2
10012e50:	0843      	lsrs	r3, r0, #1
10012e52:	428b      	cmp	r3, r1
10012e54:	d301      	bcc.n	10012e5a <__aeabi_idiv+0xf6>
10012e56:	004b      	lsls	r3, r1, #1
10012e58:	1ac0      	subs	r0, r0, r3
10012e5a:	4152      	adcs	r2, r2
10012e5c:	1a41      	subs	r1, r0, r1
10012e5e:	d200      	bcs.n	10012e62 <__aeabi_idiv+0xfe>
10012e60:	4601      	mov	r1, r0
10012e62:	4152      	adcs	r2, r2
10012e64:	4610      	mov	r0, r2
10012e66:	4770      	bx	lr
10012e68:	e05d      	b.n	10012f26 <__aeabi_idiv+0x1c2>
10012e6a:	0fca      	lsrs	r2, r1, #31
10012e6c:	d000      	beq.n	10012e70 <__aeabi_idiv+0x10c>
10012e6e:	4249      	negs	r1, r1
10012e70:	1003      	asrs	r3, r0, #32
10012e72:	d300      	bcc.n	10012e76 <__aeabi_idiv+0x112>
10012e74:	4240      	negs	r0, r0
10012e76:	4053      	eors	r3, r2
10012e78:	2200      	movs	r2, #0
10012e7a:	469c      	mov	ip, r3
10012e7c:	0903      	lsrs	r3, r0, #4
10012e7e:	428b      	cmp	r3, r1
10012e80:	d32d      	bcc.n	10012ede <__aeabi_idiv+0x17a>
10012e82:	0a03      	lsrs	r3, r0, #8
10012e84:	428b      	cmp	r3, r1
10012e86:	d312      	bcc.n	10012eae <__aeabi_idiv+0x14a>
10012e88:	22fc      	movs	r2, #252	; 0xfc
10012e8a:	0189      	lsls	r1, r1, #6
10012e8c:	ba12      	rev	r2, r2
10012e8e:	0a03      	lsrs	r3, r0, #8
10012e90:	428b      	cmp	r3, r1
10012e92:	d30c      	bcc.n	10012eae <__aeabi_idiv+0x14a>
10012e94:	0189      	lsls	r1, r1, #6
10012e96:	1192      	asrs	r2, r2, #6
10012e98:	428b      	cmp	r3, r1
10012e9a:	d308      	bcc.n	10012eae <__aeabi_idiv+0x14a>
10012e9c:	0189      	lsls	r1, r1, #6
10012e9e:	1192      	asrs	r2, r2, #6
10012ea0:	428b      	cmp	r3, r1
10012ea2:	d304      	bcc.n	10012eae <__aeabi_idiv+0x14a>
10012ea4:	0189      	lsls	r1, r1, #6
10012ea6:	d03a      	beq.n	10012f1e <__aeabi_idiv+0x1ba>
10012ea8:	1192      	asrs	r2, r2, #6
10012eaa:	e000      	b.n	10012eae <__aeabi_idiv+0x14a>
10012eac:	0989      	lsrs	r1, r1, #6
10012eae:	09c3      	lsrs	r3, r0, #7
10012eb0:	428b      	cmp	r3, r1
10012eb2:	d301      	bcc.n	10012eb8 <__aeabi_idiv+0x154>
10012eb4:	01cb      	lsls	r3, r1, #7
10012eb6:	1ac0      	subs	r0, r0, r3
10012eb8:	4152      	adcs	r2, r2
10012eba:	0983      	lsrs	r3, r0, #6
10012ebc:	428b      	cmp	r3, r1
10012ebe:	d301      	bcc.n	10012ec4 <__aeabi_idiv+0x160>
10012ec0:	018b      	lsls	r3, r1, #6
10012ec2:	1ac0      	subs	r0, r0, r3
10012ec4:	4152      	adcs	r2, r2
10012ec6:	0943      	lsrs	r3, r0, #5
10012ec8:	428b      	cmp	r3, r1
10012eca:	d301      	bcc.n	10012ed0 <__aeabi_idiv+0x16c>
10012ecc:	014b      	lsls	r3, r1, #5
10012ece:	1ac0      	subs	r0, r0, r3
10012ed0:	4152      	adcs	r2, r2
10012ed2:	0903      	lsrs	r3, r0, #4
10012ed4:	428b      	cmp	r3, r1
10012ed6:	d301      	bcc.n	10012edc <__aeabi_idiv+0x178>
10012ed8:	010b      	lsls	r3, r1, #4
10012eda:	1ac0      	subs	r0, r0, r3
10012edc:	4152      	adcs	r2, r2
10012ede:	08c3      	lsrs	r3, r0, #3
10012ee0:	428b      	cmp	r3, r1
10012ee2:	d301      	bcc.n	10012ee8 <__aeabi_idiv+0x184>
10012ee4:	00cb      	lsls	r3, r1, #3
10012ee6:	1ac0      	subs	r0, r0, r3
10012ee8:	4152      	adcs	r2, r2
10012eea:	0883      	lsrs	r3, r0, #2
10012eec:	428b      	cmp	r3, r1
10012eee:	d301      	bcc.n	10012ef4 <__aeabi_idiv+0x190>
10012ef0:	008b      	lsls	r3, r1, #2
10012ef2:	1ac0      	subs	r0, r0, r3
10012ef4:	4152      	adcs	r2, r2
10012ef6:	d2d9      	bcs.n	10012eac <__aeabi_idiv+0x148>
10012ef8:	0843      	lsrs	r3, r0, #1
10012efa:	428b      	cmp	r3, r1
10012efc:	d301      	bcc.n	10012f02 <__aeabi_idiv+0x19e>
10012efe:	004b      	lsls	r3, r1, #1
10012f00:	1ac0      	subs	r0, r0, r3
10012f02:	4152      	adcs	r2, r2
10012f04:	1a41      	subs	r1, r0, r1
10012f06:	d200      	bcs.n	10012f0a <__aeabi_idiv+0x1a6>
10012f08:	4601      	mov	r1, r0
10012f0a:	4663      	mov	r3, ip
10012f0c:	4152      	adcs	r2, r2
10012f0e:	105b      	asrs	r3, r3, #1
10012f10:	4610      	mov	r0, r2
10012f12:	d301      	bcc.n	10012f18 <__aeabi_idiv+0x1b4>
10012f14:	4240      	negs	r0, r0
10012f16:	2b00      	cmp	r3, #0
10012f18:	d500      	bpl.n	10012f1c <__aeabi_idiv+0x1b8>
10012f1a:	4249      	negs	r1, r1
10012f1c:	4770      	bx	lr
10012f1e:	4663      	mov	r3, ip
10012f20:	105b      	asrs	r3, r3, #1
10012f22:	d300      	bcc.n	10012f26 <__aeabi_idiv+0x1c2>
10012f24:	4240      	negs	r0, r0
10012f26:	b501      	push	{r0, lr}
10012f28:	2000      	movs	r0, #0
10012f2a:	f000 f805 	bl	10012f38 <__aeabi_idiv0>
10012f2e:	bd02      	pop	{r1, pc}

10012f30 <__aeabi_idivmod>:
10012f30:	2900      	cmp	r1, #0
10012f32:	d0f8      	beq.n	10012f26 <__aeabi_idiv+0x1c2>
10012f34:	e716      	b.n	10012d64 <__aeabi_idiv>
10012f36:	4770      	bx	lr

10012f38 <__aeabi_idiv0>:
10012f38:	4770      	bx	lr
10012f3a:	46c0      	nop			; (mov r8, r8)

10012f3c <__aeabi_cdrcmple>:
10012f3c:	4684      	mov	ip, r0
10012f3e:	1c10      	adds	r0, r2, #0
10012f40:	4662      	mov	r2, ip
10012f42:	468c      	mov	ip, r1
10012f44:	1c19      	adds	r1, r3, #0
10012f46:	4663      	mov	r3, ip
10012f48:	e000      	b.n	10012f4c <__aeabi_cdcmpeq>
10012f4a:	46c0      	nop			; (mov r8, r8)

10012f4c <__aeabi_cdcmpeq>:
10012f4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10012f4e:	f000 fe37 	bl	10013bc0 <__ledf2>
10012f52:	2800      	cmp	r0, #0
10012f54:	d401      	bmi.n	10012f5a <__aeabi_cdcmpeq+0xe>
10012f56:	2100      	movs	r1, #0
10012f58:	42c8      	cmn	r0, r1
10012f5a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10012f5c <__aeabi_dcmpeq>:
10012f5c:	b510      	push	{r4, lr}
10012f5e:	f000 fd8b 	bl	10013a78 <__eqdf2>
10012f62:	4240      	negs	r0, r0
10012f64:	3001      	adds	r0, #1
10012f66:	bd10      	pop	{r4, pc}

10012f68 <__aeabi_dcmplt>:
10012f68:	b510      	push	{r4, lr}
10012f6a:	f000 fe29 	bl	10013bc0 <__ledf2>
10012f6e:	2800      	cmp	r0, #0
10012f70:	db01      	blt.n	10012f76 <__aeabi_dcmplt+0xe>
10012f72:	2000      	movs	r0, #0
10012f74:	bd10      	pop	{r4, pc}
10012f76:	2001      	movs	r0, #1
10012f78:	bd10      	pop	{r4, pc}
10012f7a:	46c0      	nop			; (mov r8, r8)

10012f7c <__aeabi_dcmple>:
10012f7c:	b510      	push	{r4, lr}
10012f7e:	f000 fe1f 	bl	10013bc0 <__ledf2>
10012f82:	2800      	cmp	r0, #0
10012f84:	dd01      	ble.n	10012f8a <__aeabi_dcmple+0xe>
10012f86:	2000      	movs	r0, #0
10012f88:	bd10      	pop	{r4, pc}
10012f8a:	2001      	movs	r0, #1
10012f8c:	bd10      	pop	{r4, pc}
10012f8e:	46c0      	nop			; (mov r8, r8)

10012f90 <__aeabi_dcmpgt>:
10012f90:	b510      	push	{r4, lr}
10012f92:	f000 fdb1 	bl	10013af8 <__gedf2>
10012f96:	2800      	cmp	r0, #0
10012f98:	dc01      	bgt.n	10012f9e <__aeabi_dcmpgt+0xe>
10012f9a:	2000      	movs	r0, #0
10012f9c:	bd10      	pop	{r4, pc}
10012f9e:	2001      	movs	r0, #1
10012fa0:	bd10      	pop	{r4, pc}
10012fa2:	46c0      	nop			; (mov r8, r8)

10012fa4 <__aeabi_dcmpge>:
10012fa4:	b510      	push	{r4, lr}
10012fa6:	f000 fda7 	bl	10013af8 <__gedf2>
10012faa:	2800      	cmp	r0, #0
10012fac:	da01      	bge.n	10012fb2 <__aeabi_dcmpge+0xe>
10012fae:	2000      	movs	r0, #0
10012fb0:	bd10      	pop	{r4, pc}
10012fb2:	2001      	movs	r0, #1
10012fb4:	bd10      	pop	{r4, pc}
10012fb6:	46c0      	nop			; (mov r8, r8)

10012fb8 <__aeabi_cfrcmple>:
10012fb8:	4684      	mov	ip, r0
10012fba:	1c08      	adds	r0, r1, #0
10012fbc:	4661      	mov	r1, ip
10012fbe:	e7ff      	b.n	10012fc0 <__aeabi_cfcmpeq>

10012fc0 <__aeabi_cfcmpeq>:
10012fc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10012fc2:	f000 fa1b 	bl	100133fc <__lesf2>
10012fc6:	2800      	cmp	r0, #0
10012fc8:	d401      	bmi.n	10012fce <__aeabi_cfcmpeq+0xe>
10012fca:	2100      	movs	r1, #0
10012fcc:	42c8      	cmn	r0, r1
10012fce:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10012fd0 <__aeabi_fcmpeq>:
10012fd0:	b510      	push	{r4, lr}
10012fd2:	f000 f9a7 	bl	10013324 <__eqsf2>
10012fd6:	4240      	negs	r0, r0
10012fd8:	3001      	adds	r0, #1
10012fda:	bd10      	pop	{r4, pc}

10012fdc <__aeabi_fcmplt>:
10012fdc:	b510      	push	{r4, lr}
10012fde:	f000 fa0d 	bl	100133fc <__lesf2>
10012fe2:	2800      	cmp	r0, #0
10012fe4:	db01      	blt.n	10012fea <__aeabi_fcmplt+0xe>
10012fe6:	2000      	movs	r0, #0
10012fe8:	bd10      	pop	{r4, pc}
10012fea:	2001      	movs	r0, #1
10012fec:	bd10      	pop	{r4, pc}
10012fee:	46c0      	nop			; (mov r8, r8)

10012ff0 <__aeabi_fcmple>:
10012ff0:	b510      	push	{r4, lr}
10012ff2:	f000 fa03 	bl	100133fc <__lesf2>
10012ff6:	2800      	cmp	r0, #0
10012ff8:	dd01      	ble.n	10012ffe <__aeabi_fcmple+0xe>
10012ffa:	2000      	movs	r0, #0
10012ffc:	bd10      	pop	{r4, pc}
10012ffe:	2001      	movs	r0, #1
10013000:	bd10      	pop	{r4, pc}
10013002:	46c0      	nop			; (mov r8, r8)

10013004 <__aeabi_fcmpgt>:
10013004:	b510      	push	{r4, lr}
10013006:	f000 f9b5 	bl	10013374 <__gesf2>
1001300a:	2800      	cmp	r0, #0
1001300c:	dc01      	bgt.n	10013012 <__aeabi_fcmpgt+0xe>
1001300e:	2000      	movs	r0, #0
10013010:	bd10      	pop	{r4, pc}
10013012:	2001      	movs	r0, #1
10013014:	bd10      	pop	{r4, pc}
10013016:	46c0      	nop			; (mov r8, r8)

10013018 <__aeabi_fcmpge>:
10013018:	b510      	push	{r4, lr}
1001301a:	f000 f9ab 	bl	10013374 <__gesf2>
1001301e:	2800      	cmp	r0, #0
10013020:	da01      	bge.n	10013026 <__aeabi_fcmpge+0xe>
10013022:	2000      	movs	r0, #0
10013024:	bd10      	pop	{r4, pc}
10013026:	2001      	movs	r0, #1
10013028:	bd10      	pop	{r4, pc}
1001302a:	46c0      	nop			; (mov r8, r8)

1001302c <__aeabi_lmul>:
1001302c:	b5f0      	push	{r4, r5, r6, r7, lr}
1001302e:	464f      	mov	r7, r9
10013030:	4646      	mov	r6, r8
10013032:	b4c0      	push	{r6, r7}
10013034:	0416      	lsls	r6, r2, #16
10013036:	0c36      	lsrs	r6, r6, #16
10013038:	4699      	mov	r9, r3
1001303a:	0033      	movs	r3, r6
1001303c:	0405      	lsls	r5, r0, #16
1001303e:	0c2c      	lsrs	r4, r5, #16
10013040:	0c07      	lsrs	r7, r0, #16
10013042:	0c15      	lsrs	r5, r2, #16
10013044:	4363      	muls	r3, r4
10013046:	437e      	muls	r6, r7
10013048:	436f      	muls	r7, r5
1001304a:	4365      	muls	r5, r4
1001304c:	0c1c      	lsrs	r4, r3, #16
1001304e:	19ad      	adds	r5, r5, r6
10013050:	1964      	adds	r4, r4, r5
10013052:	469c      	mov	ip, r3
10013054:	42a6      	cmp	r6, r4
10013056:	d903      	bls.n	10013060 <__aeabi_lmul+0x34>
10013058:	2380      	movs	r3, #128	; 0x80
1001305a:	025b      	lsls	r3, r3, #9
1001305c:	4698      	mov	r8, r3
1001305e:	4447      	add	r7, r8
10013060:	4663      	mov	r3, ip
10013062:	0c25      	lsrs	r5, r4, #16
10013064:	19ef      	adds	r7, r5, r7
10013066:	041d      	lsls	r5, r3, #16
10013068:	464b      	mov	r3, r9
1001306a:	434a      	muls	r2, r1
1001306c:	4343      	muls	r3, r0
1001306e:	0c2d      	lsrs	r5, r5, #16
10013070:	0424      	lsls	r4, r4, #16
10013072:	1964      	adds	r4, r4, r5
10013074:	1899      	adds	r1, r3, r2
10013076:	19c9      	adds	r1, r1, r7
10013078:	0020      	movs	r0, r4
1001307a:	bc0c      	pop	{r2, r3}
1001307c:	4690      	mov	r8, r2
1001307e:	4699      	mov	r9, r3
10013080:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013082:	46c0      	nop			; (mov r8, r8)

10013084 <__aeabi_f2uiz>:
10013084:	219e      	movs	r1, #158	; 0x9e
10013086:	b510      	push	{r4, lr}
10013088:	05c9      	lsls	r1, r1, #23
1001308a:	1c04      	adds	r4, r0, #0
1001308c:	f7ff ffc4 	bl	10013018 <__aeabi_fcmpge>
10013090:	2800      	cmp	r0, #0
10013092:	d103      	bne.n	1001309c <__aeabi_f2uiz+0x18>
10013094:	1c20      	adds	r0, r4, #0
10013096:	f000 fc8f 	bl	100139b8 <__aeabi_f2iz>
1001309a:	bd10      	pop	{r4, pc}
1001309c:	219e      	movs	r1, #158	; 0x9e
1001309e:	1c20      	adds	r0, r4, #0
100130a0:	05c9      	lsls	r1, r1, #23
100130a2:	f000 fb03 	bl	100136ac <__aeabi_fsub>
100130a6:	f000 fc87 	bl	100139b8 <__aeabi_f2iz>
100130aa:	2380      	movs	r3, #128	; 0x80
100130ac:	061b      	lsls	r3, r3, #24
100130ae:	469c      	mov	ip, r3
100130b0:	4460      	add	r0, ip
100130b2:	e7f2      	b.n	1001309a <__aeabi_f2uiz+0x16>

100130b4 <__aeabi_d2uiz>:
100130b4:	b570      	push	{r4, r5, r6, lr}
100130b6:	2200      	movs	r2, #0
100130b8:	4b0c      	ldr	r3, [pc, #48]	; (100130ec <__aeabi_d2uiz+0x38>)
100130ba:	0004      	movs	r4, r0
100130bc:	000d      	movs	r5, r1
100130be:	f7ff ff71 	bl	10012fa4 <__aeabi_dcmpge>
100130c2:	2800      	cmp	r0, #0
100130c4:	d104      	bne.n	100130d0 <__aeabi_d2uiz+0x1c>
100130c6:	0020      	movs	r0, r4
100130c8:	0029      	movs	r1, r5
100130ca:	f001 fbb1 	bl	10014830 <__aeabi_d2iz>
100130ce:	bd70      	pop	{r4, r5, r6, pc}
100130d0:	4b06      	ldr	r3, [pc, #24]	; (100130ec <__aeabi_d2uiz+0x38>)
100130d2:	2200      	movs	r2, #0
100130d4:	0020      	movs	r0, r4
100130d6:	0029      	movs	r1, r5
100130d8:	f001 f856 	bl	10014188 <__aeabi_dsub>
100130dc:	f001 fba8 	bl	10014830 <__aeabi_d2iz>
100130e0:	2380      	movs	r3, #128	; 0x80
100130e2:	061b      	lsls	r3, r3, #24
100130e4:	469c      	mov	ip, r3
100130e6:	4460      	add	r0, ip
100130e8:	e7f1      	b.n	100130ce <__aeabi_d2uiz+0x1a>
100130ea:	46c0      	nop			; (mov r8, r8)
100130ec:	41e00000 	.word	0x41e00000

100130f0 <__aeabi_fdiv>:
100130f0:	b5f0      	push	{r4, r5, r6, r7, lr}
100130f2:	4656      	mov	r6, sl
100130f4:	4644      	mov	r4, r8
100130f6:	465f      	mov	r7, fp
100130f8:	464d      	mov	r5, r9
100130fa:	b4f0      	push	{r4, r5, r6, r7}
100130fc:	0244      	lsls	r4, r0, #9
100130fe:	0046      	lsls	r6, r0, #1
10013100:	0fc7      	lsrs	r7, r0, #31
10013102:	b083      	sub	sp, #12
10013104:	4688      	mov	r8, r1
10013106:	0a65      	lsrs	r5, r4, #9
10013108:	0e36      	lsrs	r6, r6, #24
1001310a:	46ba      	mov	sl, r7
1001310c:	d03d      	beq.n	1001318a <__aeabi_fdiv+0x9a>
1001310e:	2eff      	cmp	r6, #255	; 0xff
10013110:	d022      	beq.n	10013158 <__aeabi_fdiv+0x68>
10013112:	2300      	movs	r3, #0
10013114:	00ec      	lsls	r4, r5, #3
10013116:	2580      	movs	r5, #128	; 0x80
10013118:	4699      	mov	r9, r3
1001311a:	469b      	mov	fp, r3
1001311c:	04ed      	lsls	r5, r5, #19
1001311e:	4325      	orrs	r5, r4
10013120:	3e7f      	subs	r6, #127	; 0x7f
10013122:	4643      	mov	r3, r8
10013124:	025c      	lsls	r4, r3, #9
10013126:	0058      	lsls	r0, r3, #1
10013128:	0fdb      	lsrs	r3, r3, #31
1001312a:	0a64      	lsrs	r4, r4, #9
1001312c:	0e00      	lsrs	r0, r0, #24
1001312e:	4698      	mov	r8, r3
10013130:	d036      	beq.n	100131a0 <__aeabi_fdiv+0xb0>
10013132:	28ff      	cmp	r0, #255	; 0xff
10013134:	d030      	beq.n	10013198 <__aeabi_fdiv+0xa8>
10013136:	2380      	movs	r3, #128	; 0x80
10013138:	2100      	movs	r1, #0
1001313a:	00e4      	lsls	r4, r4, #3
1001313c:	04db      	lsls	r3, r3, #19
1001313e:	431c      	orrs	r4, r3
10013140:	387f      	subs	r0, #127	; 0x7f
10013142:	1a30      	subs	r0, r6, r0
10013144:	9001      	str	r0, [sp, #4]
10013146:	4648      	mov	r0, r9
10013148:	4642      	mov	r2, r8
1001314a:	4308      	orrs	r0, r1
1001314c:	4e72      	ldr	r6, [pc, #456]	; (10013318 <__aeabi_fdiv+0x228>)
1001314e:	0080      	lsls	r0, r0, #2
10013150:	5830      	ldr	r0, [r6, r0]
10013152:	407a      	eors	r2, r7
10013154:	0013      	movs	r3, r2
10013156:	4687      	mov	pc, r0
10013158:	2d00      	cmp	r5, #0
1001315a:	d144      	bne.n	100131e6 <__aeabi_fdiv+0xf6>
1001315c:	2308      	movs	r3, #8
1001315e:	4699      	mov	r9, r3
10013160:	3b06      	subs	r3, #6
10013162:	469b      	mov	fp, r3
10013164:	e7dd      	b.n	10013122 <__aeabi_fdiv+0x32>
10013166:	2201      	movs	r2, #1
10013168:	20ff      	movs	r0, #255	; 0xff
1001316a:	2400      	movs	r4, #0
1001316c:	401a      	ands	r2, r3
1001316e:	0264      	lsls	r4, r4, #9
10013170:	05c3      	lsls	r3, r0, #23
10013172:	0a64      	lsrs	r4, r4, #9
10013174:	07d2      	lsls	r2, r2, #31
10013176:	431c      	orrs	r4, r3
10013178:	4314      	orrs	r4, r2
1001317a:	0020      	movs	r0, r4
1001317c:	b003      	add	sp, #12
1001317e:	bc3c      	pop	{r2, r3, r4, r5}
10013180:	4690      	mov	r8, r2
10013182:	4699      	mov	r9, r3
10013184:	46a2      	mov	sl, r4
10013186:	46ab      	mov	fp, r5
10013188:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001318a:	2d00      	cmp	r5, #0
1001318c:	d120      	bne.n	100131d0 <__aeabi_fdiv+0xe0>
1001318e:	2304      	movs	r3, #4
10013190:	4699      	mov	r9, r3
10013192:	3b03      	subs	r3, #3
10013194:	469b      	mov	fp, r3
10013196:	e7c4      	b.n	10013122 <__aeabi_fdiv+0x32>
10013198:	2c00      	cmp	r4, #0
1001319a:	d117      	bne.n	100131cc <__aeabi_fdiv+0xdc>
1001319c:	2102      	movs	r1, #2
1001319e:	e002      	b.n	100131a6 <__aeabi_fdiv+0xb6>
100131a0:	2c00      	cmp	r4, #0
100131a2:	d10a      	bne.n	100131ba <__aeabi_fdiv+0xca>
100131a4:	2101      	movs	r1, #1
100131a6:	1a32      	subs	r2, r6, r0
100131a8:	9201      	str	r2, [sp, #4]
100131aa:	464a      	mov	r2, r9
100131ac:	4643      	mov	r3, r8
100131ae:	430a      	orrs	r2, r1
100131b0:	485a      	ldr	r0, [pc, #360]	; (1001331c <__aeabi_fdiv+0x22c>)
100131b2:	0092      	lsls	r2, r2, #2
100131b4:	5882      	ldr	r2, [r0, r2]
100131b6:	407b      	eors	r3, r7
100131b8:	4697      	mov	pc, r2
100131ba:	0020      	movs	r0, r4
100131bc:	f001 fba6 	bl	1001490c <__clzsi2>
100131c0:	1f43      	subs	r3, r0, #5
100131c2:	3076      	adds	r0, #118	; 0x76
100131c4:	409c      	lsls	r4, r3
100131c6:	4240      	negs	r0, r0
100131c8:	2100      	movs	r1, #0
100131ca:	e7ba      	b.n	10013142 <__aeabi_fdiv+0x52>
100131cc:	2103      	movs	r1, #3
100131ce:	e7b8      	b.n	10013142 <__aeabi_fdiv+0x52>
100131d0:	0028      	movs	r0, r5
100131d2:	f001 fb9b 	bl	1001490c <__clzsi2>
100131d6:	1f43      	subs	r3, r0, #5
100131d8:	409d      	lsls	r5, r3
100131da:	2300      	movs	r3, #0
100131dc:	3076      	adds	r0, #118	; 0x76
100131de:	4246      	negs	r6, r0
100131e0:	4699      	mov	r9, r3
100131e2:	469b      	mov	fp, r3
100131e4:	e79d      	b.n	10013122 <__aeabi_fdiv+0x32>
100131e6:	230c      	movs	r3, #12
100131e8:	4699      	mov	r9, r3
100131ea:	3b09      	subs	r3, #9
100131ec:	469b      	mov	fp, r3
100131ee:	e798      	b.n	10013122 <__aeabi_fdiv+0x32>
100131f0:	2480      	movs	r4, #128	; 0x80
100131f2:	2200      	movs	r2, #0
100131f4:	03e4      	lsls	r4, r4, #15
100131f6:	20ff      	movs	r0, #255	; 0xff
100131f8:	e7b9      	b.n	1001316e <__aeabi_fdiv+0x7e>
100131fa:	2400      	movs	r4, #0
100131fc:	46c2      	mov	sl, r8
100131fe:	468b      	mov	fp, r1
10013200:	465a      	mov	r2, fp
10013202:	4653      	mov	r3, sl
10013204:	2a02      	cmp	r2, #2
10013206:	d0ae      	beq.n	10013166 <__aeabi_fdiv+0x76>
10013208:	2a03      	cmp	r2, #3
1001320a:	d07d      	beq.n	10013308 <__aeabi_fdiv+0x218>
1001320c:	2a01      	cmp	r2, #1
1001320e:	d131      	bne.n	10013274 <__aeabi_fdiv+0x184>
10013210:	2201      	movs	r2, #1
10013212:	2000      	movs	r0, #0
10013214:	401a      	ands	r2, r3
10013216:	2400      	movs	r4, #0
10013218:	e7a9      	b.n	1001316e <__aeabi_fdiv+0x7e>
1001321a:	2201      	movs	r2, #1
1001321c:	1a10      	subs	r0, r2, r0
1001321e:	281b      	cmp	r0, #27
10013220:	dd56      	ble.n	100132d0 <__aeabi_fdiv+0x1e0>
10013222:	401a      	ands	r2, r3
10013224:	2000      	movs	r0, #0
10013226:	2400      	movs	r4, #0
10013228:	e7a1      	b.n	1001316e <__aeabi_fdiv+0x7e>
1001322a:	2380      	movs	r3, #128	; 0x80
1001322c:	03db      	lsls	r3, r3, #15
1001322e:	421d      	tst	r5, r3
10013230:	d14b      	bne.n	100132ca <__aeabi_fdiv+0x1da>
10013232:	2380      	movs	r3, #128	; 0x80
10013234:	03db      	lsls	r3, r3, #15
10013236:	432b      	orrs	r3, r5
10013238:	025c      	lsls	r4, r3, #9
1001323a:	0a64      	lsrs	r4, r4, #9
1001323c:	003a      	movs	r2, r7
1001323e:	20ff      	movs	r0, #255	; 0xff
10013240:	e795      	b.n	1001316e <__aeabi_fdiv+0x7e>
10013242:	016d      	lsls	r5, r5, #5
10013244:	0160      	lsls	r0, r4, #5
10013246:	4285      	cmp	r5, r0
10013248:	d230      	bcs.n	100132ac <__aeabi_fdiv+0x1bc>
1001324a:	9a01      	ldr	r2, [sp, #4]
1001324c:	2400      	movs	r4, #0
1001324e:	3a01      	subs	r2, #1
10013250:	9201      	str	r2, [sp, #4]
10013252:	221b      	movs	r2, #27
10013254:	2701      	movs	r7, #1
10013256:	0029      	movs	r1, r5
10013258:	0064      	lsls	r4, r4, #1
1001325a:	006d      	lsls	r5, r5, #1
1001325c:	2900      	cmp	r1, #0
1001325e:	db01      	blt.n	10013264 <__aeabi_fdiv+0x174>
10013260:	42a8      	cmp	r0, r5
10013262:	d801      	bhi.n	10013268 <__aeabi_fdiv+0x178>
10013264:	1a2d      	subs	r5, r5, r0
10013266:	433c      	orrs	r4, r7
10013268:	3a01      	subs	r2, #1
1001326a:	2a00      	cmp	r2, #0
1001326c:	d1f3      	bne.n	10013256 <__aeabi_fdiv+0x166>
1001326e:	1e6a      	subs	r2, r5, #1
10013270:	4195      	sbcs	r5, r2
10013272:	432c      	orrs	r4, r5
10013274:	9801      	ldr	r0, [sp, #4]
10013276:	307f      	adds	r0, #127	; 0x7f
10013278:	2800      	cmp	r0, #0
1001327a:	ddce      	ble.n	1001321a <__aeabi_fdiv+0x12a>
1001327c:	0762      	lsls	r2, r4, #29
1001327e:	d004      	beq.n	1001328a <__aeabi_fdiv+0x19a>
10013280:	220f      	movs	r2, #15
10013282:	4022      	ands	r2, r4
10013284:	2a04      	cmp	r2, #4
10013286:	d000      	beq.n	1001328a <__aeabi_fdiv+0x19a>
10013288:	3404      	adds	r4, #4
1001328a:	0122      	lsls	r2, r4, #4
1001328c:	d503      	bpl.n	10013296 <__aeabi_fdiv+0x1a6>
1001328e:	4a24      	ldr	r2, [pc, #144]	; (10013320 <__aeabi_fdiv+0x230>)
10013290:	9801      	ldr	r0, [sp, #4]
10013292:	4014      	ands	r4, r2
10013294:	3080      	adds	r0, #128	; 0x80
10013296:	28fe      	cmp	r0, #254	; 0xfe
10013298:	dd00      	ble.n	1001329c <__aeabi_fdiv+0x1ac>
1001329a:	e764      	b.n	10013166 <__aeabi_fdiv+0x76>
1001329c:	2201      	movs	r2, #1
1001329e:	01a4      	lsls	r4, r4, #6
100132a0:	0a64      	lsrs	r4, r4, #9
100132a2:	b2c0      	uxtb	r0, r0
100132a4:	401a      	ands	r2, r3
100132a6:	e762      	b.n	1001316e <__aeabi_fdiv+0x7e>
100132a8:	002c      	movs	r4, r5
100132aa:	e7a9      	b.n	10013200 <__aeabi_fdiv+0x110>
100132ac:	1a2d      	subs	r5, r5, r0
100132ae:	221a      	movs	r2, #26
100132b0:	2401      	movs	r4, #1
100132b2:	e7cf      	b.n	10013254 <__aeabi_fdiv+0x164>
100132b4:	026b      	lsls	r3, r5, #9
100132b6:	d5bc      	bpl.n	10013232 <__aeabi_fdiv+0x142>
100132b8:	2400      	movs	r4, #0
100132ba:	2380      	movs	r3, #128	; 0x80
100132bc:	03db      	lsls	r3, r3, #15
100132be:	431c      	orrs	r4, r3
100132c0:	0264      	lsls	r4, r4, #9
100132c2:	0a64      	lsrs	r4, r4, #9
100132c4:	4642      	mov	r2, r8
100132c6:	20ff      	movs	r0, #255	; 0xff
100132c8:	e751      	b.n	1001316e <__aeabi_fdiv+0x7e>
100132ca:	421c      	tst	r4, r3
100132cc:	d1b3      	bne.n	10013236 <__aeabi_fdiv+0x146>
100132ce:	e7f4      	b.n	100132ba <__aeabi_fdiv+0x1ca>
100132d0:	0021      	movs	r1, r4
100132d2:	2220      	movs	r2, #32
100132d4:	40c1      	lsrs	r1, r0
100132d6:	1a10      	subs	r0, r2, r0
100132d8:	4084      	lsls	r4, r0
100132da:	1e62      	subs	r2, r4, #1
100132dc:	4194      	sbcs	r4, r2
100132de:	430c      	orrs	r4, r1
100132e0:	0762      	lsls	r2, r4, #29
100132e2:	d004      	beq.n	100132ee <__aeabi_fdiv+0x1fe>
100132e4:	220f      	movs	r2, #15
100132e6:	4022      	ands	r2, r4
100132e8:	2a04      	cmp	r2, #4
100132ea:	d000      	beq.n	100132ee <__aeabi_fdiv+0x1fe>
100132ec:	3404      	adds	r4, #4
100132ee:	0162      	lsls	r2, r4, #5
100132f0:	d504      	bpl.n	100132fc <__aeabi_fdiv+0x20c>
100132f2:	2201      	movs	r2, #1
100132f4:	2001      	movs	r0, #1
100132f6:	401a      	ands	r2, r3
100132f8:	2400      	movs	r4, #0
100132fa:	e738      	b.n	1001316e <__aeabi_fdiv+0x7e>
100132fc:	2201      	movs	r2, #1
100132fe:	01a4      	lsls	r4, r4, #6
10013300:	0a64      	lsrs	r4, r4, #9
10013302:	401a      	ands	r2, r3
10013304:	2000      	movs	r0, #0
10013306:	e732      	b.n	1001316e <__aeabi_fdiv+0x7e>
10013308:	2380      	movs	r3, #128	; 0x80
1001330a:	03db      	lsls	r3, r3, #15
1001330c:	431c      	orrs	r4, r3
1001330e:	0264      	lsls	r4, r4, #9
10013310:	0a64      	lsrs	r4, r4, #9
10013312:	4652      	mov	r2, sl
10013314:	20ff      	movs	r0, #255	; 0xff
10013316:	e72a      	b.n	1001316e <__aeabi_fdiv+0x7e>
10013318:	10017af8 	.word	0x10017af8
1001331c:	10017b38 	.word	0x10017b38
10013320:	f7ffffff 	.word	0xf7ffffff

10013324 <__eqsf2>:
10013324:	0243      	lsls	r3, r0, #9
10013326:	b570      	push	{r4, r5, r6, lr}
10013328:	0042      	lsls	r2, r0, #1
1001332a:	004c      	lsls	r4, r1, #1
1001332c:	0a5d      	lsrs	r5, r3, #9
1001332e:	0fc3      	lsrs	r3, r0, #31
10013330:	0248      	lsls	r0, r1, #9
10013332:	0e12      	lsrs	r2, r2, #24
10013334:	0a46      	lsrs	r6, r0, #9
10013336:	0e24      	lsrs	r4, r4, #24
10013338:	0fc9      	lsrs	r1, r1, #31
1001333a:	2aff      	cmp	r2, #255	; 0xff
1001333c:	d00f      	beq.n	1001335e <__eqsf2+0x3a>
1001333e:	2cff      	cmp	r4, #255	; 0xff
10013340:	d011      	beq.n	10013366 <__eqsf2+0x42>
10013342:	2001      	movs	r0, #1
10013344:	42a2      	cmp	r2, r4
10013346:	d000      	beq.n	1001334a <__eqsf2+0x26>
10013348:	bd70      	pop	{r4, r5, r6, pc}
1001334a:	42b5      	cmp	r5, r6
1001334c:	d1fc      	bne.n	10013348 <__eqsf2+0x24>
1001334e:	428b      	cmp	r3, r1
10013350:	d00d      	beq.n	1001336e <__eqsf2+0x4a>
10013352:	2a00      	cmp	r2, #0
10013354:	d1f8      	bne.n	10013348 <__eqsf2+0x24>
10013356:	0028      	movs	r0, r5
10013358:	1e43      	subs	r3, r0, #1
1001335a:	4198      	sbcs	r0, r3
1001335c:	e7f4      	b.n	10013348 <__eqsf2+0x24>
1001335e:	2001      	movs	r0, #1
10013360:	2d00      	cmp	r5, #0
10013362:	d1f1      	bne.n	10013348 <__eqsf2+0x24>
10013364:	e7eb      	b.n	1001333e <__eqsf2+0x1a>
10013366:	2001      	movs	r0, #1
10013368:	2e00      	cmp	r6, #0
1001336a:	d1ed      	bne.n	10013348 <__eqsf2+0x24>
1001336c:	e7e9      	b.n	10013342 <__eqsf2+0x1e>
1001336e:	2000      	movs	r0, #0
10013370:	e7ea      	b.n	10013348 <__eqsf2+0x24>
10013372:	46c0      	nop			; (mov r8, r8)

10013374 <__gesf2>:
10013374:	0243      	lsls	r3, r0, #9
10013376:	b5f0      	push	{r4, r5, r6, r7, lr}
10013378:	0042      	lsls	r2, r0, #1
1001337a:	0a5d      	lsrs	r5, r3, #9
1001337c:	0fc3      	lsrs	r3, r0, #31
1001337e:	0248      	lsls	r0, r1, #9
10013380:	0a44      	lsrs	r4, r0, #9
10013382:	0048      	lsls	r0, r1, #1
10013384:	0e12      	lsrs	r2, r2, #24
10013386:	0e00      	lsrs	r0, r0, #24
10013388:	0fc9      	lsrs	r1, r1, #31
1001338a:	2aff      	cmp	r2, #255	; 0xff
1001338c:	d01f      	beq.n	100133ce <__gesf2+0x5a>
1001338e:	28ff      	cmp	r0, #255	; 0xff
10013390:	d022      	beq.n	100133d8 <__gesf2+0x64>
10013392:	2a00      	cmp	r2, #0
10013394:	d109      	bne.n	100133aa <__gesf2+0x36>
10013396:	426e      	negs	r6, r5
10013398:	416e      	adcs	r6, r5
1001339a:	2800      	cmp	r0, #0
1001339c:	d10f      	bne.n	100133be <__gesf2+0x4a>
1001339e:	2c00      	cmp	r4, #0
100133a0:	d10d      	bne.n	100133be <__gesf2+0x4a>
100133a2:	2000      	movs	r0, #0
100133a4:	2d00      	cmp	r5, #0
100133a6:	d009      	beq.n	100133bc <__gesf2+0x48>
100133a8:	e005      	b.n	100133b6 <__gesf2+0x42>
100133aa:	2800      	cmp	r0, #0
100133ac:	d101      	bne.n	100133b2 <__gesf2+0x3e>
100133ae:	2c00      	cmp	r4, #0
100133b0:	d001      	beq.n	100133b6 <__gesf2+0x42>
100133b2:	428b      	cmp	r3, r1
100133b4:	d013      	beq.n	100133de <__gesf2+0x6a>
100133b6:	4258      	negs	r0, r3
100133b8:	2301      	movs	r3, #1
100133ba:	4318      	orrs	r0, r3
100133bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
100133be:	2e00      	cmp	r6, #0
100133c0:	d0f7      	beq.n	100133b2 <__gesf2+0x3e>
100133c2:	4248      	negs	r0, r1
100133c4:	4141      	adcs	r1, r0
100133c6:	2001      	movs	r0, #1
100133c8:	4249      	negs	r1, r1
100133ca:	4308      	orrs	r0, r1
100133cc:	e7f6      	b.n	100133bc <__gesf2+0x48>
100133ce:	2d00      	cmp	r5, #0
100133d0:	d0dd      	beq.n	1001338e <__gesf2+0x1a>
100133d2:	2002      	movs	r0, #2
100133d4:	4240      	negs	r0, r0
100133d6:	e7f1      	b.n	100133bc <__gesf2+0x48>
100133d8:	2c00      	cmp	r4, #0
100133da:	d0da      	beq.n	10013392 <__gesf2+0x1e>
100133dc:	e7f9      	b.n	100133d2 <__gesf2+0x5e>
100133de:	4282      	cmp	r2, r0
100133e0:	dce9      	bgt.n	100133b6 <__gesf2+0x42>
100133e2:	db04      	blt.n	100133ee <__gesf2+0x7a>
100133e4:	42a5      	cmp	r5, r4
100133e6:	d8e6      	bhi.n	100133b6 <__gesf2+0x42>
100133e8:	2000      	movs	r0, #0
100133ea:	42a5      	cmp	r5, r4
100133ec:	d2e6      	bcs.n	100133bc <__gesf2+0x48>
100133ee:	4258      	negs	r0, r3
100133f0:	4143      	adcs	r3, r0
100133f2:	2001      	movs	r0, #1
100133f4:	425b      	negs	r3, r3
100133f6:	4318      	orrs	r0, r3
100133f8:	e7e0      	b.n	100133bc <__gesf2+0x48>
100133fa:	46c0      	nop			; (mov r8, r8)

100133fc <__lesf2>:
100133fc:	0243      	lsls	r3, r0, #9
100133fe:	b5f0      	push	{r4, r5, r6, r7, lr}
10013400:	0042      	lsls	r2, r0, #1
10013402:	004c      	lsls	r4, r1, #1
10013404:	0a5e      	lsrs	r6, r3, #9
10013406:	0fc3      	lsrs	r3, r0, #31
10013408:	0248      	lsls	r0, r1, #9
1001340a:	0e12      	lsrs	r2, r2, #24
1001340c:	0a45      	lsrs	r5, r0, #9
1001340e:	0e24      	lsrs	r4, r4, #24
10013410:	0fc9      	lsrs	r1, r1, #31
10013412:	2aff      	cmp	r2, #255	; 0xff
10013414:	d017      	beq.n	10013446 <__lesf2+0x4a>
10013416:	2cff      	cmp	r4, #255	; 0xff
10013418:	d019      	beq.n	1001344e <__lesf2+0x52>
1001341a:	2a00      	cmp	r2, #0
1001341c:	d10b      	bne.n	10013436 <__lesf2+0x3a>
1001341e:	4270      	negs	r0, r6
10013420:	4170      	adcs	r0, r6
10013422:	2c00      	cmp	r4, #0
10013424:	d017      	beq.n	10013456 <__lesf2+0x5a>
10013426:	2800      	cmp	r0, #0
10013428:	d007      	beq.n	1001343a <__lesf2+0x3e>
1001342a:	4248      	negs	r0, r1
1001342c:	4141      	adcs	r1, r0
1001342e:	2001      	movs	r0, #1
10013430:	4249      	negs	r1, r1
10013432:	4308      	orrs	r0, r1
10013434:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013436:	2c00      	cmp	r4, #0
10013438:	d013      	beq.n	10013462 <__lesf2+0x66>
1001343a:	428b      	cmp	r3, r1
1001343c:	d014      	beq.n	10013468 <__lesf2+0x6c>
1001343e:	4258      	negs	r0, r3
10013440:	2301      	movs	r3, #1
10013442:	4318      	orrs	r0, r3
10013444:	e7f6      	b.n	10013434 <__lesf2+0x38>
10013446:	2002      	movs	r0, #2
10013448:	2e00      	cmp	r6, #0
1001344a:	d1f3      	bne.n	10013434 <__lesf2+0x38>
1001344c:	e7e3      	b.n	10013416 <__lesf2+0x1a>
1001344e:	2002      	movs	r0, #2
10013450:	2d00      	cmp	r5, #0
10013452:	d1ef      	bne.n	10013434 <__lesf2+0x38>
10013454:	e7e1      	b.n	1001341a <__lesf2+0x1e>
10013456:	2d00      	cmp	r5, #0
10013458:	d1e5      	bne.n	10013426 <__lesf2+0x2a>
1001345a:	2000      	movs	r0, #0
1001345c:	2e00      	cmp	r6, #0
1001345e:	d0e9      	beq.n	10013434 <__lesf2+0x38>
10013460:	e7ed      	b.n	1001343e <__lesf2+0x42>
10013462:	2d00      	cmp	r5, #0
10013464:	d1e9      	bne.n	1001343a <__lesf2+0x3e>
10013466:	e7ea      	b.n	1001343e <__lesf2+0x42>
10013468:	42a2      	cmp	r2, r4
1001346a:	dce8      	bgt.n	1001343e <__lesf2+0x42>
1001346c:	db04      	blt.n	10013478 <__lesf2+0x7c>
1001346e:	42ae      	cmp	r6, r5
10013470:	d8e5      	bhi.n	1001343e <__lesf2+0x42>
10013472:	2000      	movs	r0, #0
10013474:	42ae      	cmp	r6, r5
10013476:	d2dd      	bcs.n	10013434 <__lesf2+0x38>
10013478:	4258      	negs	r0, r3
1001347a:	4143      	adcs	r3, r0
1001347c:	2001      	movs	r0, #1
1001347e:	425b      	negs	r3, r3
10013480:	4318      	orrs	r0, r3
10013482:	e7d7      	b.n	10013434 <__lesf2+0x38>

10013484 <__aeabi_fmul>:
10013484:	b5f0      	push	{r4, r5, r6, r7, lr}
10013486:	4657      	mov	r7, sl
10013488:	464e      	mov	r6, r9
1001348a:	4645      	mov	r5, r8
1001348c:	0043      	lsls	r3, r0, #1
1001348e:	b4e0      	push	{r5, r6, r7}
10013490:	0246      	lsls	r6, r0, #9
10013492:	4688      	mov	r8, r1
10013494:	0a76      	lsrs	r6, r6, #9
10013496:	0e1f      	lsrs	r7, r3, #24
10013498:	0fc4      	lsrs	r4, r0, #31
1001349a:	2f00      	cmp	r7, #0
1001349c:	d047      	beq.n	1001352e <__aeabi_fmul+0xaa>
1001349e:	2fff      	cmp	r7, #255	; 0xff
100134a0:	d025      	beq.n	100134ee <__aeabi_fmul+0x6a>
100134a2:	2300      	movs	r3, #0
100134a4:	2580      	movs	r5, #128	; 0x80
100134a6:	469a      	mov	sl, r3
100134a8:	4699      	mov	r9, r3
100134aa:	00f6      	lsls	r6, r6, #3
100134ac:	04ed      	lsls	r5, r5, #19
100134ae:	432e      	orrs	r6, r5
100134b0:	3f7f      	subs	r7, #127	; 0x7f
100134b2:	4643      	mov	r3, r8
100134b4:	4642      	mov	r2, r8
100134b6:	025d      	lsls	r5, r3, #9
100134b8:	0fd2      	lsrs	r2, r2, #31
100134ba:	005b      	lsls	r3, r3, #1
100134bc:	0a6d      	lsrs	r5, r5, #9
100134be:	0e1b      	lsrs	r3, r3, #24
100134c0:	4690      	mov	r8, r2
100134c2:	d040      	beq.n	10013546 <__aeabi_fmul+0xc2>
100134c4:	2bff      	cmp	r3, #255	; 0xff
100134c6:	d039      	beq.n	1001353c <__aeabi_fmul+0xb8>
100134c8:	2280      	movs	r2, #128	; 0x80
100134ca:	2000      	movs	r0, #0
100134cc:	00ed      	lsls	r5, r5, #3
100134ce:	04d2      	lsls	r2, r2, #19
100134d0:	4315      	orrs	r5, r2
100134d2:	3b7f      	subs	r3, #127	; 0x7f
100134d4:	18fb      	adds	r3, r7, r3
100134d6:	4642      	mov	r2, r8
100134d8:	4657      	mov	r7, sl
100134da:	1c59      	adds	r1, r3, #1
100134dc:	4062      	eors	r2, r4
100134de:	468c      	mov	ip, r1
100134e0:	4307      	orrs	r7, r0
100134e2:	2f0f      	cmp	r7, #15
100134e4:	d85c      	bhi.n	100135a0 <__aeabi_fmul+0x11c>
100134e6:	496f      	ldr	r1, [pc, #444]	; (100136a4 <__aeabi_fmul+0x220>)
100134e8:	00bf      	lsls	r7, r7, #2
100134ea:	59c9      	ldr	r1, [r1, r7]
100134ec:	468f      	mov	pc, r1
100134ee:	2e00      	cmp	r6, #0
100134f0:	d145      	bne.n	1001357e <__aeabi_fmul+0xfa>
100134f2:	2308      	movs	r3, #8
100134f4:	469a      	mov	sl, r3
100134f6:	3b06      	subs	r3, #6
100134f8:	4699      	mov	r9, r3
100134fa:	e7da      	b.n	100134b2 <__aeabi_fmul+0x2e>
100134fc:	4642      	mov	r2, r8
100134fe:	2802      	cmp	r0, #2
10013500:	d02d      	beq.n	1001355e <__aeabi_fmul+0xda>
10013502:	2803      	cmp	r0, #3
10013504:	d100      	bne.n	10013508 <__aeabi_fmul+0x84>
10013506:	e0c3      	b.n	10013690 <__aeabi_fmul+0x20c>
10013508:	2801      	cmp	r0, #1
1001350a:	d000      	beq.n	1001350e <__aeabi_fmul+0x8a>
1001350c:	e0a2      	b.n	10013654 <__aeabi_fmul+0x1d0>
1001350e:	2500      	movs	r5, #0
10013510:	2600      	movs	r6, #0
10013512:	4002      	ands	r2, r0
10013514:	b2d4      	uxtb	r4, r2
10013516:	0276      	lsls	r6, r6, #9
10013518:	05ed      	lsls	r5, r5, #23
1001351a:	0a76      	lsrs	r6, r6, #9
1001351c:	432e      	orrs	r6, r5
1001351e:	07e4      	lsls	r4, r4, #31
10013520:	4326      	orrs	r6, r4
10013522:	0030      	movs	r0, r6
10013524:	bc1c      	pop	{r2, r3, r4}
10013526:	4690      	mov	r8, r2
10013528:	4699      	mov	r9, r3
1001352a:	46a2      	mov	sl, r4
1001352c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001352e:	2e00      	cmp	r6, #0
10013530:	d11a      	bne.n	10013568 <__aeabi_fmul+0xe4>
10013532:	2304      	movs	r3, #4
10013534:	469a      	mov	sl, r3
10013536:	3b03      	subs	r3, #3
10013538:	4699      	mov	r9, r3
1001353a:	e7ba      	b.n	100134b2 <__aeabi_fmul+0x2e>
1001353c:	002a      	movs	r2, r5
1001353e:	1e51      	subs	r1, r2, #1
10013540:	418a      	sbcs	r2, r1
10013542:	1c90      	adds	r0, r2, #2
10013544:	e7c6      	b.n	100134d4 <__aeabi_fmul+0x50>
10013546:	2001      	movs	r0, #1
10013548:	2d00      	cmp	r5, #0
1001354a:	d0c3      	beq.n	100134d4 <__aeabi_fmul+0x50>
1001354c:	0028      	movs	r0, r5
1001354e:	f001 f9dd 	bl	1001490c <__clzsi2>
10013552:	1f43      	subs	r3, r0, #5
10013554:	3076      	adds	r0, #118	; 0x76
10013556:	409d      	lsls	r5, r3
10013558:	4243      	negs	r3, r0
1001355a:	2000      	movs	r0, #0
1001355c:	e7ba      	b.n	100134d4 <__aeabi_fmul+0x50>
1001355e:	2401      	movs	r4, #1
10013560:	25ff      	movs	r5, #255	; 0xff
10013562:	4014      	ands	r4, r2
10013564:	2600      	movs	r6, #0
10013566:	e7d6      	b.n	10013516 <__aeabi_fmul+0x92>
10013568:	0030      	movs	r0, r6
1001356a:	f001 f9cf 	bl	1001490c <__clzsi2>
1001356e:	1f43      	subs	r3, r0, #5
10013570:	409e      	lsls	r6, r3
10013572:	2300      	movs	r3, #0
10013574:	3076      	adds	r0, #118	; 0x76
10013576:	4247      	negs	r7, r0
10013578:	469a      	mov	sl, r3
1001357a:	4699      	mov	r9, r3
1001357c:	e799      	b.n	100134b2 <__aeabi_fmul+0x2e>
1001357e:	230c      	movs	r3, #12
10013580:	469a      	mov	sl, r3
10013582:	3b09      	subs	r3, #9
10013584:	4699      	mov	r9, r3
10013586:	e794      	b.n	100134b2 <__aeabi_fmul+0x2e>
10013588:	2680      	movs	r6, #128	; 0x80
1001358a:	2400      	movs	r4, #0
1001358c:	03f6      	lsls	r6, r6, #15
1001358e:	25ff      	movs	r5, #255	; 0xff
10013590:	e7c1      	b.n	10013516 <__aeabi_fmul+0x92>
10013592:	0035      	movs	r5, r6
10013594:	4648      	mov	r0, r9
10013596:	e7b2      	b.n	100134fe <__aeabi_fmul+0x7a>
10013598:	0035      	movs	r5, r6
1001359a:	0022      	movs	r2, r4
1001359c:	4648      	mov	r0, r9
1001359e:	e7ae      	b.n	100134fe <__aeabi_fmul+0x7a>
100135a0:	0429      	lsls	r1, r5, #16
100135a2:	0c09      	lsrs	r1, r1, #16
100135a4:	0008      	movs	r0, r1
100135a6:	0c37      	lsrs	r7, r6, #16
100135a8:	0436      	lsls	r6, r6, #16
100135aa:	0c36      	lsrs	r6, r6, #16
100135ac:	0c2c      	lsrs	r4, r5, #16
100135ae:	4379      	muls	r1, r7
100135b0:	4370      	muls	r0, r6
100135b2:	4367      	muls	r7, r4
100135b4:	4374      	muls	r4, r6
100135b6:	0c06      	lsrs	r6, r0, #16
100135b8:	1864      	adds	r4, r4, r1
100135ba:	1936      	adds	r6, r6, r4
100135bc:	42b1      	cmp	r1, r6
100135be:	d903      	bls.n	100135c8 <__aeabi_fmul+0x144>
100135c0:	2180      	movs	r1, #128	; 0x80
100135c2:	0249      	lsls	r1, r1, #9
100135c4:	4688      	mov	r8, r1
100135c6:	4447      	add	r7, r8
100135c8:	0400      	lsls	r0, r0, #16
100135ca:	0c00      	lsrs	r0, r0, #16
100135cc:	0431      	lsls	r1, r6, #16
100135ce:	1809      	adds	r1, r1, r0
100135d0:	018d      	lsls	r5, r1, #6
100135d2:	1e68      	subs	r0, r5, #1
100135d4:	4185      	sbcs	r5, r0
100135d6:	0e89      	lsrs	r1, r1, #26
100135d8:	4329      	orrs	r1, r5
100135da:	0c35      	lsrs	r5, r6, #16
100135dc:	19ed      	adds	r5, r5, r7
100135de:	01ad      	lsls	r5, r5, #6
100135e0:	430d      	orrs	r5, r1
100135e2:	0129      	lsls	r1, r5, #4
100135e4:	d504      	bpl.n	100135f0 <__aeabi_fmul+0x16c>
100135e6:	2301      	movs	r3, #1
100135e8:	0869      	lsrs	r1, r5, #1
100135ea:	401d      	ands	r5, r3
100135ec:	4663      	mov	r3, ip
100135ee:	430d      	orrs	r5, r1
100135f0:	0019      	movs	r1, r3
100135f2:	317f      	adds	r1, #127	; 0x7f
100135f4:	2900      	cmp	r1, #0
100135f6:	dd25      	ble.n	10013644 <__aeabi_fmul+0x1c0>
100135f8:	0768      	lsls	r0, r5, #29
100135fa:	d004      	beq.n	10013606 <__aeabi_fmul+0x182>
100135fc:	200f      	movs	r0, #15
100135fe:	4028      	ands	r0, r5
10013600:	2804      	cmp	r0, #4
10013602:	d000      	beq.n	10013606 <__aeabi_fmul+0x182>
10013604:	3504      	adds	r5, #4
10013606:	0128      	lsls	r0, r5, #4
10013608:	d503      	bpl.n	10013612 <__aeabi_fmul+0x18e>
1001360a:	4927      	ldr	r1, [pc, #156]	; (100136a8 <__aeabi_fmul+0x224>)
1001360c:	3380      	adds	r3, #128	; 0x80
1001360e:	400d      	ands	r5, r1
10013610:	0019      	movs	r1, r3
10013612:	29fe      	cmp	r1, #254	; 0xfe
10013614:	dca3      	bgt.n	1001355e <__aeabi_fmul+0xda>
10013616:	2401      	movs	r4, #1
10013618:	01ad      	lsls	r5, r5, #6
1001361a:	0a6e      	lsrs	r6, r5, #9
1001361c:	4014      	ands	r4, r2
1001361e:	b2cd      	uxtb	r5, r1
10013620:	e779      	b.n	10013516 <__aeabi_fmul+0x92>
10013622:	2080      	movs	r0, #128	; 0x80
10013624:	03c0      	lsls	r0, r0, #15
10013626:	4206      	tst	r6, r0
10013628:	d007      	beq.n	1001363a <__aeabi_fmul+0x1b6>
1001362a:	4205      	tst	r5, r0
1001362c:	d105      	bne.n	1001363a <__aeabi_fmul+0x1b6>
1001362e:	4328      	orrs	r0, r5
10013630:	0246      	lsls	r6, r0, #9
10013632:	0a76      	lsrs	r6, r6, #9
10013634:	4644      	mov	r4, r8
10013636:	25ff      	movs	r5, #255	; 0xff
10013638:	e76d      	b.n	10013516 <__aeabi_fmul+0x92>
1001363a:	4306      	orrs	r6, r0
1001363c:	0276      	lsls	r6, r6, #9
1001363e:	0a76      	lsrs	r6, r6, #9
10013640:	25ff      	movs	r5, #255	; 0xff
10013642:	e768      	b.n	10013516 <__aeabi_fmul+0x92>
10013644:	2401      	movs	r4, #1
10013646:	1a61      	subs	r1, r4, r1
10013648:	291b      	cmp	r1, #27
1001364a:	dd05      	ble.n	10013658 <__aeabi_fmul+0x1d4>
1001364c:	4014      	ands	r4, r2
1001364e:	2500      	movs	r5, #0
10013650:	2600      	movs	r6, #0
10013652:	e760      	b.n	10013516 <__aeabi_fmul+0x92>
10013654:	4663      	mov	r3, ip
10013656:	e7cb      	b.n	100135f0 <__aeabi_fmul+0x16c>
10013658:	002e      	movs	r6, r5
1001365a:	2320      	movs	r3, #32
1001365c:	40ce      	lsrs	r6, r1
1001365e:	1a59      	subs	r1, r3, r1
10013660:	408d      	lsls	r5, r1
10013662:	1e6b      	subs	r3, r5, #1
10013664:	419d      	sbcs	r5, r3
10013666:	432e      	orrs	r6, r5
10013668:	0773      	lsls	r3, r6, #29
1001366a:	d004      	beq.n	10013676 <__aeabi_fmul+0x1f2>
1001366c:	230f      	movs	r3, #15
1001366e:	4033      	ands	r3, r6
10013670:	2b04      	cmp	r3, #4
10013672:	d000      	beq.n	10013676 <__aeabi_fmul+0x1f2>
10013674:	3604      	adds	r6, #4
10013676:	0173      	lsls	r3, r6, #5
10013678:	d504      	bpl.n	10013684 <__aeabi_fmul+0x200>
1001367a:	2401      	movs	r4, #1
1001367c:	2501      	movs	r5, #1
1001367e:	4014      	ands	r4, r2
10013680:	2600      	movs	r6, #0
10013682:	e748      	b.n	10013516 <__aeabi_fmul+0x92>
10013684:	2401      	movs	r4, #1
10013686:	01b6      	lsls	r6, r6, #6
10013688:	0a76      	lsrs	r6, r6, #9
1001368a:	4014      	ands	r4, r2
1001368c:	2500      	movs	r5, #0
1001368e:	e742      	b.n	10013516 <__aeabi_fmul+0x92>
10013690:	2680      	movs	r6, #128	; 0x80
10013692:	2401      	movs	r4, #1
10013694:	03f6      	lsls	r6, r6, #15
10013696:	432e      	orrs	r6, r5
10013698:	0276      	lsls	r6, r6, #9
1001369a:	0a76      	lsrs	r6, r6, #9
1001369c:	4014      	ands	r4, r2
1001369e:	25ff      	movs	r5, #255	; 0xff
100136a0:	e739      	b.n	10013516 <__aeabi_fmul+0x92>
100136a2:	46c0      	nop			; (mov r8, r8)
100136a4:	10017b78 	.word	0x10017b78
100136a8:	f7ffffff 	.word	0xf7ffffff

100136ac <__aeabi_fsub>:
100136ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100136ae:	024a      	lsls	r2, r1, #9
100136b0:	004e      	lsls	r6, r1, #1
100136b2:	0243      	lsls	r3, r0, #9
100136b4:	0044      	lsls	r4, r0, #1
100136b6:	0e24      	lsrs	r4, r4, #24
100136b8:	0fc5      	lsrs	r5, r0, #31
100136ba:	099b      	lsrs	r3, r3, #6
100136bc:	0e36      	lsrs	r6, r6, #24
100136be:	0fc9      	lsrs	r1, r1, #31
100136c0:	0992      	lsrs	r2, r2, #6
100136c2:	2eff      	cmp	r6, #255	; 0xff
100136c4:	d100      	bne.n	100136c8 <__aeabi_fsub+0x1c>
100136c6:	e083      	b.n	100137d0 <__aeabi_fsub+0x124>
100136c8:	2001      	movs	r0, #1
100136ca:	4041      	eors	r1, r0
100136cc:	1ba0      	subs	r0, r4, r6
100136ce:	42a9      	cmp	r1, r5
100136d0:	d05c      	beq.n	1001378c <__aeabi_fsub+0xe0>
100136d2:	2800      	cmp	r0, #0
100136d4:	dc00      	bgt.n	100136d8 <__aeabi_fsub+0x2c>
100136d6:	e095      	b.n	10013804 <__aeabi_fsub+0x158>
100136d8:	2e00      	cmp	r6, #0
100136da:	d11c      	bne.n	10013716 <__aeabi_fsub+0x6a>
100136dc:	2a00      	cmp	r2, #0
100136de:	d000      	beq.n	100136e2 <__aeabi_fsub+0x36>
100136e0:	e081      	b.n	100137e6 <__aeabi_fsub+0x13a>
100136e2:	075a      	lsls	r2, r3, #29
100136e4:	d004      	beq.n	100136f0 <__aeabi_fsub+0x44>
100136e6:	220f      	movs	r2, #15
100136e8:	401a      	ands	r2, r3
100136ea:	2a04      	cmp	r2, #4
100136ec:	d000      	beq.n	100136f0 <__aeabi_fsub+0x44>
100136ee:	3304      	adds	r3, #4
100136f0:	015a      	lsls	r2, r3, #5
100136f2:	d53b      	bpl.n	1001376c <__aeabi_fsub+0xc0>
100136f4:	3401      	adds	r4, #1
100136f6:	2cff      	cmp	r4, #255	; 0xff
100136f8:	d100      	bne.n	100136fc <__aeabi_fsub+0x50>
100136fa:	e091      	b.n	10013820 <__aeabi_fsub+0x174>
100136fc:	2001      	movs	r0, #1
100136fe:	019b      	lsls	r3, r3, #6
10013700:	0a5b      	lsrs	r3, r3, #9
10013702:	b2e4      	uxtb	r4, r4
10013704:	4005      	ands	r5, r0
10013706:	025b      	lsls	r3, r3, #9
10013708:	05e4      	lsls	r4, r4, #23
1001370a:	0a5b      	lsrs	r3, r3, #9
1001370c:	07ed      	lsls	r5, r5, #31
1001370e:	4323      	orrs	r3, r4
10013710:	432b      	orrs	r3, r5
10013712:	0018      	movs	r0, r3
10013714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10013716:	2cff      	cmp	r4, #255	; 0xff
10013718:	d0e3      	beq.n	100136e2 <__aeabi_fsub+0x36>
1001371a:	2180      	movs	r1, #128	; 0x80
1001371c:	04c9      	lsls	r1, r1, #19
1001371e:	430a      	orrs	r2, r1
10013720:	281b      	cmp	r0, #27
10013722:	dd00      	ble.n	10013726 <__aeabi_fsub+0x7a>
10013724:	e090      	b.n	10013848 <__aeabi_fsub+0x19c>
10013726:	0016      	movs	r6, r2
10013728:	2120      	movs	r1, #32
1001372a:	40c6      	lsrs	r6, r0
1001372c:	1a08      	subs	r0, r1, r0
1001372e:	4082      	lsls	r2, r0
10013730:	1e51      	subs	r1, r2, #1
10013732:	418a      	sbcs	r2, r1
10013734:	4332      	orrs	r2, r6
10013736:	1a9b      	subs	r3, r3, r2
10013738:	015a      	lsls	r2, r3, #5
1001373a:	d515      	bpl.n	10013768 <__aeabi_fsub+0xbc>
1001373c:	019b      	lsls	r3, r3, #6
1001373e:	099e      	lsrs	r6, r3, #6
10013740:	0030      	movs	r0, r6
10013742:	f001 f8e3 	bl	1001490c <__clzsi2>
10013746:	3805      	subs	r0, #5
10013748:	4086      	lsls	r6, r0
1001374a:	4284      	cmp	r4, r0
1001374c:	dc6c      	bgt.n	10013828 <__aeabi_fsub+0x17c>
1001374e:	1b04      	subs	r4, r0, r4
10013750:	0033      	movs	r3, r6
10013752:	2020      	movs	r0, #32
10013754:	3401      	adds	r4, #1
10013756:	40e3      	lsrs	r3, r4
10013758:	1b04      	subs	r4, r0, r4
1001375a:	40a6      	lsls	r6, r4
1001375c:	1e72      	subs	r2, r6, #1
1001375e:	4196      	sbcs	r6, r2
10013760:	2400      	movs	r4, #0
10013762:	4333      	orrs	r3, r6
10013764:	e7bd      	b.n	100136e2 <__aeabi_fsub+0x36>
10013766:	000d      	movs	r5, r1
10013768:	075a      	lsls	r2, r3, #29
1001376a:	d1bc      	bne.n	100136e6 <__aeabi_fsub+0x3a>
1001376c:	08df      	lsrs	r7, r3, #3
1001376e:	2301      	movs	r3, #1
10013770:	401d      	ands	r5, r3
10013772:	2cff      	cmp	r4, #255	; 0xff
10013774:	d133      	bne.n	100137de <__aeabi_fsub+0x132>
10013776:	2f00      	cmp	r7, #0
10013778:	d100      	bne.n	1001377c <__aeabi_fsub+0xd0>
1001377a:	e090      	b.n	1001389e <__aeabi_fsub+0x1f2>
1001377c:	2280      	movs	r2, #128	; 0x80
1001377e:	03d2      	lsls	r2, r2, #15
10013780:	0013      	movs	r3, r2
10013782:	433b      	orrs	r3, r7
10013784:	025b      	lsls	r3, r3, #9
10013786:	0a5b      	lsrs	r3, r3, #9
10013788:	24ff      	movs	r4, #255	; 0xff
1001378a:	e7bc      	b.n	10013706 <__aeabi_fsub+0x5a>
1001378c:	2800      	cmp	r0, #0
1001378e:	dd4f      	ble.n	10013830 <__aeabi_fsub+0x184>
10013790:	2e00      	cmp	r6, #0
10013792:	d02e      	beq.n	100137f2 <__aeabi_fsub+0x146>
10013794:	2cff      	cmp	r4, #255	; 0xff
10013796:	d0a4      	beq.n	100136e2 <__aeabi_fsub+0x36>
10013798:	2580      	movs	r5, #128	; 0x80
1001379a:	04ed      	lsls	r5, r5, #19
1001379c:	432a      	orrs	r2, r5
1001379e:	281b      	cmp	r0, #27
100137a0:	dd00      	ble.n	100137a4 <__aeabi_fsub+0xf8>
100137a2:	e097      	b.n	100138d4 <__aeabi_fsub+0x228>
100137a4:	0016      	movs	r6, r2
100137a6:	2520      	movs	r5, #32
100137a8:	40c6      	lsrs	r6, r0
100137aa:	1a28      	subs	r0, r5, r0
100137ac:	4082      	lsls	r2, r0
100137ae:	1e50      	subs	r0, r2, #1
100137b0:	4182      	sbcs	r2, r0
100137b2:	4332      	orrs	r2, r6
100137b4:	189b      	adds	r3, r3, r2
100137b6:	015a      	lsls	r2, r3, #5
100137b8:	d5d5      	bpl.n	10013766 <__aeabi_fsub+0xba>
100137ba:	3401      	adds	r4, #1
100137bc:	2cff      	cmp	r4, #255	; 0xff
100137be:	d06d      	beq.n	1001389c <__aeabi_fsub+0x1f0>
100137c0:	2201      	movs	r2, #1
100137c2:	487b      	ldr	r0, [pc, #492]	; (100139b0 <__aeabi_fsub+0x304>)
100137c4:	401a      	ands	r2, r3
100137c6:	085b      	lsrs	r3, r3, #1
100137c8:	4003      	ands	r3, r0
100137ca:	4313      	orrs	r3, r2
100137cc:	000d      	movs	r5, r1
100137ce:	e788      	b.n	100136e2 <__aeabi_fsub+0x36>
100137d0:	2a00      	cmp	r2, #0
100137d2:	d000      	beq.n	100137d6 <__aeabi_fsub+0x12a>
100137d4:	e77a      	b.n	100136cc <__aeabi_fsub+0x20>
100137d6:	e777      	b.n	100136c8 <__aeabi_fsub+0x1c>
100137d8:	1e03      	subs	r3, r0, #0
100137da:	d1c5      	bne.n	10013768 <__aeabi_fsub+0xbc>
100137dc:	2500      	movs	r5, #0
100137de:	027b      	lsls	r3, r7, #9
100137e0:	0a5b      	lsrs	r3, r3, #9
100137e2:	b2e4      	uxtb	r4, r4
100137e4:	e78f      	b.n	10013706 <__aeabi_fsub+0x5a>
100137e6:	3801      	subs	r0, #1
100137e8:	2800      	cmp	r0, #0
100137ea:	d0a4      	beq.n	10013736 <__aeabi_fsub+0x8a>
100137ec:	2cff      	cmp	r4, #255	; 0xff
100137ee:	d197      	bne.n	10013720 <__aeabi_fsub+0x74>
100137f0:	e777      	b.n	100136e2 <__aeabi_fsub+0x36>
100137f2:	2a00      	cmp	r2, #0
100137f4:	d100      	bne.n	100137f8 <__aeabi_fsub+0x14c>
100137f6:	e774      	b.n	100136e2 <__aeabi_fsub+0x36>
100137f8:	3801      	subs	r0, #1
100137fa:	2800      	cmp	r0, #0
100137fc:	d0da      	beq.n	100137b4 <__aeabi_fsub+0x108>
100137fe:	2cff      	cmp	r4, #255	; 0xff
10013800:	d1cd      	bne.n	1001379e <__aeabi_fsub+0xf2>
10013802:	e76e      	b.n	100136e2 <__aeabi_fsub+0x36>
10013804:	2800      	cmp	r0, #0
10013806:	d121      	bne.n	1001384c <__aeabi_fsub+0x1a0>
10013808:	1c60      	adds	r0, r4, #1
1001380a:	b2c0      	uxtb	r0, r0
1001380c:	2801      	cmp	r0, #1
1001380e:	dd58      	ble.n	100138c2 <__aeabi_fsub+0x216>
10013810:	2780      	movs	r7, #128	; 0x80
10013812:	1a9e      	subs	r6, r3, r2
10013814:	04ff      	lsls	r7, r7, #19
10013816:	4037      	ands	r7, r6
10013818:	d02f      	beq.n	1001387a <__aeabi_fsub+0x1ce>
1001381a:	1ad6      	subs	r6, r2, r3
1001381c:	000d      	movs	r5, r1
1001381e:	e78f      	b.n	10013740 <__aeabi_fsub+0x94>
10013820:	2301      	movs	r3, #1
10013822:	401d      	ands	r5, r3
10013824:	2300      	movs	r3, #0
10013826:	e76e      	b.n	10013706 <__aeabi_fsub+0x5a>
10013828:	4b62      	ldr	r3, [pc, #392]	; (100139b4 <__aeabi_fsub+0x308>)
1001382a:	1a24      	subs	r4, r4, r0
1001382c:	4033      	ands	r3, r6
1001382e:	e758      	b.n	100136e2 <__aeabi_fsub+0x36>
10013830:	2800      	cmp	r0, #0
10013832:	d151      	bne.n	100138d8 <__aeabi_fsub+0x22c>
10013834:	1c60      	adds	r0, r4, #1
10013836:	b2c6      	uxtb	r6, r0
10013838:	2e01      	cmp	r6, #1
1001383a:	dd33      	ble.n	100138a4 <__aeabi_fsub+0x1f8>
1001383c:	28ff      	cmp	r0, #255	; 0xff
1001383e:	d02d      	beq.n	1001389c <__aeabi_fsub+0x1f0>
10013840:	189b      	adds	r3, r3, r2
10013842:	085b      	lsrs	r3, r3, #1
10013844:	0004      	movs	r4, r0
10013846:	e74c      	b.n	100136e2 <__aeabi_fsub+0x36>
10013848:	2201      	movs	r2, #1
1001384a:	e774      	b.n	10013736 <__aeabi_fsub+0x8a>
1001384c:	2c00      	cmp	r4, #0
1001384e:	d01a      	beq.n	10013886 <__aeabi_fsub+0x1da>
10013850:	2eff      	cmp	r6, #255	; 0xff
10013852:	d01f      	beq.n	10013894 <__aeabi_fsub+0x1e8>
10013854:	2480      	movs	r4, #128	; 0x80
10013856:	04e4      	lsls	r4, r4, #19
10013858:	4240      	negs	r0, r0
1001385a:	4323      	orrs	r3, r4
1001385c:	281b      	cmp	r0, #27
1001385e:	dd00      	ble.n	10013862 <__aeabi_fsub+0x1b6>
10013860:	e096      	b.n	10013990 <__aeabi_fsub+0x2e4>
10013862:	001d      	movs	r5, r3
10013864:	2420      	movs	r4, #32
10013866:	40c5      	lsrs	r5, r0
10013868:	1a20      	subs	r0, r4, r0
1001386a:	4083      	lsls	r3, r0
1001386c:	1e58      	subs	r0, r3, #1
1001386e:	4183      	sbcs	r3, r0
10013870:	432b      	orrs	r3, r5
10013872:	1ad3      	subs	r3, r2, r3
10013874:	0034      	movs	r4, r6
10013876:	000d      	movs	r5, r1
10013878:	e75e      	b.n	10013738 <__aeabi_fsub+0x8c>
1001387a:	2e00      	cmp	r6, #0
1001387c:	d000      	beq.n	10013880 <__aeabi_fsub+0x1d4>
1001387e:	e75f      	b.n	10013740 <__aeabi_fsub+0x94>
10013880:	2500      	movs	r5, #0
10013882:	2400      	movs	r4, #0
10013884:	e7ab      	b.n	100137de <__aeabi_fsub+0x132>
10013886:	2b00      	cmp	r3, #0
10013888:	d044      	beq.n	10013914 <__aeabi_fsub+0x268>
1001388a:	43c0      	mvns	r0, r0
1001388c:	2800      	cmp	r0, #0
1001388e:	d0f0      	beq.n	10013872 <__aeabi_fsub+0x1c6>
10013890:	2eff      	cmp	r6, #255	; 0xff
10013892:	d1e3      	bne.n	1001385c <__aeabi_fsub+0x1b0>
10013894:	0013      	movs	r3, r2
10013896:	24ff      	movs	r4, #255	; 0xff
10013898:	000d      	movs	r5, r1
1001389a:	e722      	b.n	100136e2 <__aeabi_fsub+0x36>
1001389c:	000d      	movs	r5, r1
1001389e:	24ff      	movs	r4, #255	; 0xff
100138a0:	2300      	movs	r3, #0
100138a2:	e730      	b.n	10013706 <__aeabi_fsub+0x5a>
100138a4:	2c00      	cmp	r4, #0
100138a6:	d15d      	bne.n	10013964 <__aeabi_fsub+0x2b8>
100138a8:	2b00      	cmp	r3, #0
100138aa:	d07d      	beq.n	100139a8 <__aeabi_fsub+0x2fc>
100138ac:	2a00      	cmp	r2, #0
100138ae:	d100      	bne.n	100138b2 <__aeabi_fsub+0x206>
100138b0:	e717      	b.n	100136e2 <__aeabi_fsub+0x36>
100138b2:	189b      	adds	r3, r3, r2
100138b4:	015a      	lsls	r2, r3, #5
100138b6:	d400      	bmi.n	100138ba <__aeabi_fsub+0x20e>
100138b8:	e756      	b.n	10013768 <__aeabi_fsub+0xbc>
100138ba:	4a3e      	ldr	r2, [pc, #248]	; (100139b4 <__aeabi_fsub+0x308>)
100138bc:	0004      	movs	r4, r0
100138be:	4013      	ands	r3, r2
100138c0:	e70f      	b.n	100136e2 <__aeabi_fsub+0x36>
100138c2:	2c00      	cmp	r4, #0
100138c4:	d11e      	bne.n	10013904 <__aeabi_fsub+0x258>
100138c6:	2b00      	cmp	r3, #0
100138c8:	d12f      	bne.n	1001392a <__aeabi_fsub+0x27e>
100138ca:	2a00      	cmp	r2, #0
100138cc:	d065      	beq.n	1001399a <__aeabi_fsub+0x2ee>
100138ce:	0013      	movs	r3, r2
100138d0:	000d      	movs	r5, r1
100138d2:	e706      	b.n	100136e2 <__aeabi_fsub+0x36>
100138d4:	2201      	movs	r2, #1
100138d6:	e76d      	b.n	100137b4 <__aeabi_fsub+0x108>
100138d8:	2c00      	cmp	r4, #0
100138da:	d11f      	bne.n	1001391c <__aeabi_fsub+0x270>
100138dc:	2b00      	cmp	r3, #0
100138de:	d059      	beq.n	10013994 <__aeabi_fsub+0x2e8>
100138e0:	43c0      	mvns	r0, r0
100138e2:	2800      	cmp	r0, #0
100138e4:	d00b      	beq.n	100138fe <__aeabi_fsub+0x252>
100138e6:	2eff      	cmp	r6, #255	; 0xff
100138e8:	d04f      	beq.n	1001398a <__aeabi_fsub+0x2de>
100138ea:	281b      	cmp	r0, #27
100138ec:	dc5e      	bgt.n	100139ac <__aeabi_fsub+0x300>
100138ee:	001d      	movs	r5, r3
100138f0:	2420      	movs	r4, #32
100138f2:	40c5      	lsrs	r5, r0
100138f4:	1a20      	subs	r0, r4, r0
100138f6:	4083      	lsls	r3, r0
100138f8:	1e58      	subs	r0, r3, #1
100138fa:	4183      	sbcs	r3, r0
100138fc:	432b      	orrs	r3, r5
100138fe:	189b      	adds	r3, r3, r2
10013900:	0034      	movs	r4, r6
10013902:	e758      	b.n	100137b6 <__aeabi_fsub+0x10a>
10013904:	2b00      	cmp	r3, #0
10013906:	d11c      	bne.n	10013942 <__aeabi_fsub+0x296>
10013908:	2a00      	cmp	r2, #0
1001390a:	d049      	beq.n	100139a0 <__aeabi_fsub+0x2f4>
1001390c:	0013      	movs	r3, r2
1001390e:	000d      	movs	r5, r1
10013910:	24ff      	movs	r4, #255	; 0xff
10013912:	e6e6      	b.n	100136e2 <__aeabi_fsub+0x36>
10013914:	0013      	movs	r3, r2
10013916:	0034      	movs	r4, r6
10013918:	000d      	movs	r5, r1
1001391a:	e6e2      	b.n	100136e2 <__aeabi_fsub+0x36>
1001391c:	2eff      	cmp	r6, #255	; 0xff
1001391e:	d034      	beq.n	1001398a <__aeabi_fsub+0x2de>
10013920:	2480      	movs	r4, #128	; 0x80
10013922:	04e4      	lsls	r4, r4, #19
10013924:	4240      	negs	r0, r0
10013926:	4323      	orrs	r3, r4
10013928:	e7df      	b.n	100138ea <__aeabi_fsub+0x23e>
1001392a:	2a00      	cmp	r2, #0
1001392c:	d100      	bne.n	10013930 <__aeabi_fsub+0x284>
1001392e:	e6d8      	b.n	100136e2 <__aeabi_fsub+0x36>
10013930:	2780      	movs	r7, #128	; 0x80
10013932:	1a98      	subs	r0, r3, r2
10013934:	04ff      	lsls	r7, r7, #19
10013936:	4007      	ands	r7, r0
10013938:	d100      	bne.n	1001393c <__aeabi_fsub+0x290>
1001393a:	e74d      	b.n	100137d8 <__aeabi_fsub+0x12c>
1001393c:	1ad3      	subs	r3, r2, r3
1001393e:	000d      	movs	r5, r1
10013940:	e6cf      	b.n	100136e2 <__aeabi_fsub+0x36>
10013942:	24ff      	movs	r4, #255	; 0xff
10013944:	2a00      	cmp	r2, #0
10013946:	d100      	bne.n	1001394a <__aeabi_fsub+0x29e>
10013948:	e6cb      	b.n	100136e2 <__aeabi_fsub+0x36>
1001394a:	2080      	movs	r0, #128	; 0x80
1001394c:	08db      	lsrs	r3, r3, #3
1001394e:	03c0      	lsls	r0, r0, #15
10013950:	4203      	tst	r3, r0
10013952:	d004      	beq.n	1001395e <__aeabi_fsub+0x2b2>
10013954:	08d2      	lsrs	r2, r2, #3
10013956:	4202      	tst	r2, r0
10013958:	d101      	bne.n	1001395e <__aeabi_fsub+0x2b2>
1001395a:	0013      	movs	r3, r2
1001395c:	000d      	movs	r5, r1
1001395e:	00db      	lsls	r3, r3, #3
10013960:	24ff      	movs	r4, #255	; 0xff
10013962:	e6be      	b.n	100136e2 <__aeabi_fsub+0x36>
10013964:	2b00      	cmp	r3, #0
10013966:	d010      	beq.n	1001398a <__aeabi_fsub+0x2de>
10013968:	24ff      	movs	r4, #255	; 0xff
1001396a:	2a00      	cmp	r2, #0
1001396c:	d100      	bne.n	10013970 <__aeabi_fsub+0x2c4>
1001396e:	e6b8      	b.n	100136e2 <__aeabi_fsub+0x36>
10013970:	2080      	movs	r0, #128	; 0x80
10013972:	08db      	lsrs	r3, r3, #3
10013974:	03c0      	lsls	r0, r0, #15
10013976:	4203      	tst	r3, r0
10013978:	d003      	beq.n	10013982 <__aeabi_fsub+0x2d6>
1001397a:	08d2      	lsrs	r2, r2, #3
1001397c:	4202      	tst	r2, r0
1001397e:	d100      	bne.n	10013982 <__aeabi_fsub+0x2d6>
10013980:	0013      	movs	r3, r2
10013982:	00db      	lsls	r3, r3, #3
10013984:	000d      	movs	r5, r1
10013986:	24ff      	movs	r4, #255	; 0xff
10013988:	e6ab      	b.n	100136e2 <__aeabi_fsub+0x36>
1001398a:	0013      	movs	r3, r2
1001398c:	24ff      	movs	r4, #255	; 0xff
1001398e:	e6a8      	b.n	100136e2 <__aeabi_fsub+0x36>
10013990:	2301      	movs	r3, #1
10013992:	e76e      	b.n	10013872 <__aeabi_fsub+0x1c6>
10013994:	0013      	movs	r3, r2
10013996:	0034      	movs	r4, r6
10013998:	e6a3      	b.n	100136e2 <__aeabi_fsub+0x36>
1001399a:	2700      	movs	r7, #0
1001399c:	2500      	movs	r5, #0
1001399e:	e71e      	b.n	100137de <__aeabi_fsub+0x132>
100139a0:	2780      	movs	r7, #128	; 0x80
100139a2:	2500      	movs	r5, #0
100139a4:	03ff      	lsls	r7, r7, #15
100139a6:	e6e9      	b.n	1001377c <__aeabi_fsub+0xd0>
100139a8:	0013      	movs	r3, r2
100139aa:	e69a      	b.n	100136e2 <__aeabi_fsub+0x36>
100139ac:	2301      	movs	r3, #1
100139ae:	e7a6      	b.n	100138fe <__aeabi_fsub+0x252>
100139b0:	7dffffff 	.word	0x7dffffff
100139b4:	fbffffff 	.word	0xfbffffff

100139b8 <__aeabi_f2iz>:
100139b8:	0243      	lsls	r3, r0, #9
100139ba:	0a59      	lsrs	r1, r3, #9
100139bc:	0043      	lsls	r3, r0, #1
100139be:	0fc2      	lsrs	r2, r0, #31
100139c0:	0e1b      	lsrs	r3, r3, #24
100139c2:	2000      	movs	r0, #0
100139c4:	2b7e      	cmp	r3, #126	; 0x7e
100139c6:	dd0e      	ble.n	100139e6 <__aeabi_f2iz+0x2e>
100139c8:	2b9d      	cmp	r3, #157	; 0x9d
100139ca:	dc0d      	bgt.n	100139e8 <__aeabi_f2iz+0x30>
100139cc:	2080      	movs	r0, #128	; 0x80
100139ce:	0400      	lsls	r0, r0, #16
100139d0:	4301      	orrs	r1, r0
100139d2:	2b95      	cmp	r3, #149	; 0x95
100139d4:	dc0b      	bgt.n	100139ee <__aeabi_f2iz+0x36>
100139d6:	2096      	movs	r0, #150	; 0x96
100139d8:	1ac3      	subs	r3, r0, r3
100139da:	40d9      	lsrs	r1, r3
100139dc:	000b      	movs	r3, r1
100139de:	4258      	negs	r0, r3
100139e0:	2a00      	cmp	r2, #0
100139e2:	d100      	bne.n	100139e6 <__aeabi_f2iz+0x2e>
100139e4:	0018      	movs	r0, r3
100139e6:	4770      	bx	lr
100139e8:	4b03      	ldr	r3, [pc, #12]	; (100139f8 <__aeabi_f2iz+0x40>)
100139ea:	18d0      	adds	r0, r2, r3
100139ec:	e7fb      	b.n	100139e6 <__aeabi_f2iz+0x2e>
100139ee:	3b96      	subs	r3, #150	; 0x96
100139f0:	4099      	lsls	r1, r3
100139f2:	000b      	movs	r3, r1
100139f4:	e7f3      	b.n	100139de <__aeabi_f2iz+0x26>
100139f6:	46c0      	nop			; (mov r8, r8)
100139f8:	7fffffff 	.word	0x7fffffff

100139fc <__aeabi_ui2f>:
100139fc:	b570      	push	{r4, r5, r6, lr}
100139fe:	1e04      	subs	r4, r0, #0
10013a00:	d028      	beq.n	10013a54 <__aeabi_ui2f+0x58>
10013a02:	f000 ff83 	bl	1001490c <__clzsi2>
10013a06:	239e      	movs	r3, #158	; 0x9e
10013a08:	1a1b      	subs	r3, r3, r0
10013a0a:	2b96      	cmp	r3, #150	; 0x96
10013a0c:	dc0a      	bgt.n	10013a24 <__aeabi_ui2f+0x28>
10013a0e:	2296      	movs	r2, #150	; 0x96
10013a10:	1ad2      	subs	r2, r2, r3
10013a12:	4094      	lsls	r4, r2
10013a14:	0262      	lsls	r2, r4, #9
10013a16:	0a52      	lsrs	r2, r2, #9
10013a18:	b2d8      	uxtb	r0, r3
10013a1a:	0252      	lsls	r2, r2, #9
10013a1c:	0a52      	lsrs	r2, r2, #9
10013a1e:	05c0      	lsls	r0, r0, #23
10013a20:	4310      	orrs	r0, r2
10013a22:	bd70      	pop	{r4, r5, r6, pc}
10013a24:	2b99      	cmp	r3, #153	; 0x99
10013a26:	dc18      	bgt.n	10013a5a <__aeabi_ui2f+0x5e>
10013a28:	2299      	movs	r2, #153	; 0x99
10013a2a:	1ad2      	subs	r2, r2, r3
10013a2c:	4094      	lsls	r4, r2
10013a2e:	4a11      	ldr	r2, [pc, #68]	; (10013a74 <__aeabi_ui2f+0x78>)
10013a30:	4022      	ands	r2, r4
10013a32:	0761      	lsls	r1, r4, #29
10013a34:	d004      	beq.n	10013a40 <__aeabi_ui2f+0x44>
10013a36:	210f      	movs	r1, #15
10013a38:	400c      	ands	r4, r1
10013a3a:	2c04      	cmp	r4, #4
10013a3c:	d000      	beq.n	10013a40 <__aeabi_ui2f+0x44>
10013a3e:	3204      	adds	r2, #4
10013a40:	0151      	lsls	r1, r2, #5
10013a42:	d503      	bpl.n	10013a4c <__aeabi_ui2f+0x50>
10013a44:	4b0b      	ldr	r3, [pc, #44]	; (10013a74 <__aeabi_ui2f+0x78>)
10013a46:	401a      	ands	r2, r3
10013a48:	239f      	movs	r3, #159	; 0x9f
10013a4a:	1a1b      	subs	r3, r3, r0
10013a4c:	0192      	lsls	r2, r2, #6
10013a4e:	0a52      	lsrs	r2, r2, #9
10013a50:	b2d8      	uxtb	r0, r3
10013a52:	e7e2      	b.n	10013a1a <__aeabi_ui2f+0x1e>
10013a54:	2000      	movs	r0, #0
10013a56:	2200      	movs	r2, #0
10013a58:	e7df      	b.n	10013a1a <__aeabi_ui2f+0x1e>
10013a5a:	2205      	movs	r2, #5
10013a5c:	0025      	movs	r5, r4
10013a5e:	1a12      	subs	r2, r2, r0
10013a60:	21b9      	movs	r1, #185	; 0xb9
10013a62:	40d5      	lsrs	r5, r2
10013a64:	0022      	movs	r2, r4
10013a66:	1ac9      	subs	r1, r1, r3
10013a68:	408a      	lsls	r2, r1
10013a6a:	1e54      	subs	r4, r2, #1
10013a6c:	41a2      	sbcs	r2, r4
10013a6e:	002c      	movs	r4, r5
10013a70:	4314      	orrs	r4, r2
10013a72:	e7dc      	b.n	10013a2e <__aeabi_ui2f+0x32>
10013a74:	fbffffff 	.word	0xfbffffff

10013a78 <__eqdf2>:
10013a78:	b5f0      	push	{r4, r5, r6, r7, lr}
10013a7a:	465f      	mov	r7, fp
10013a7c:	4656      	mov	r6, sl
10013a7e:	464d      	mov	r5, r9
10013a80:	4644      	mov	r4, r8
10013a82:	b4f0      	push	{r4, r5, r6, r7}
10013a84:	031f      	lsls	r7, r3, #12
10013a86:	005c      	lsls	r4, r3, #1
10013a88:	0fdb      	lsrs	r3, r3, #31
10013a8a:	469a      	mov	sl, r3
10013a8c:	4b19      	ldr	r3, [pc, #100]	; (10013af4 <__eqdf2+0x7c>)
10013a8e:	030e      	lsls	r6, r1, #12
10013a90:	004d      	lsls	r5, r1, #1
10013a92:	0fc9      	lsrs	r1, r1, #31
10013a94:	4680      	mov	r8, r0
10013a96:	0b36      	lsrs	r6, r6, #12
10013a98:	0d6d      	lsrs	r5, r5, #21
10013a9a:	468b      	mov	fp, r1
10013a9c:	4691      	mov	r9, r2
10013a9e:	0b3f      	lsrs	r7, r7, #12
10013aa0:	0d64      	lsrs	r4, r4, #21
10013aa2:	429d      	cmp	r5, r3
10013aa4:	d019      	beq.n	10013ada <__eqdf2+0x62>
10013aa6:	4b13      	ldr	r3, [pc, #76]	; (10013af4 <__eqdf2+0x7c>)
10013aa8:	429c      	cmp	r4, r3
10013aaa:	d01b      	beq.n	10013ae4 <__eqdf2+0x6c>
10013aac:	2301      	movs	r3, #1
10013aae:	42a5      	cmp	r5, r4
10013ab0:	d006      	beq.n	10013ac0 <__eqdf2+0x48>
10013ab2:	0018      	movs	r0, r3
10013ab4:	bc3c      	pop	{r2, r3, r4, r5}
10013ab6:	4690      	mov	r8, r2
10013ab8:	4699      	mov	r9, r3
10013aba:	46a2      	mov	sl, r4
10013abc:	46ab      	mov	fp, r5
10013abe:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013ac0:	42be      	cmp	r6, r7
10013ac2:	d1f6      	bne.n	10013ab2 <__eqdf2+0x3a>
10013ac4:	45c8      	cmp	r8, r9
10013ac6:	d1f4      	bne.n	10013ab2 <__eqdf2+0x3a>
10013ac8:	45d3      	cmp	fp, sl
10013aca:	d010      	beq.n	10013aee <__eqdf2+0x76>
10013acc:	2d00      	cmp	r5, #0
10013ace:	d1f0      	bne.n	10013ab2 <__eqdf2+0x3a>
10013ad0:	4330      	orrs	r0, r6
10013ad2:	0003      	movs	r3, r0
10013ad4:	1e5a      	subs	r2, r3, #1
10013ad6:	4193      	sbcs	r3, r2
10013ad8:	e7eb      	b.n	10013ab2 <__eqdf2+0x3a>
10013ada:	0031      	movs	r1, r6
10013adc:	2301      	movs	r3, #1
10013ade:	4301      	orrs	r1, r0
10013ae0:	d1e7      	bne.n	10013ab2 <__eqdf2+0x3a>
10013ae2:	e7e0      	b.n	10013aa6 <__eqdf2+0x2e>
10013ae4:	433a      	orrs	r2, r7
10013ae6:	2301      	movs	r3, #1
10013ae8:	2a00      	cmp	r2, #0
10013aea:	d1e2      	bne.n	10013ab2 <__eqdf2+0x3a>
10013aec:	e7de      	b.n	10013aac <__eqdf2+0x34>
10013aee:	2300      	movs	r3, #0
10013af0:	e7df      	b.n	10013ab2 <__eqdf2+0x3a>
10013af2:	46c0      	nop			; (mov r8, r8)
10013af4:	000007ff 	.word	0x000007ff

10013af8 <__gedf2>:
10013af8:	b5f0      	push	{r4, r5, r6, r7, lr}
10013afa:	465f      	mov	r7, fp
10013afc:	4644      	mov	r4, r8
10013afe:	4656      	mov	r6, sl
10013b00:	464d      	mov	r5, r9
10013b02:	b4f0      	push	{r4, r5, r6, r7}
10013b04:	031f      	lsls	r7, r3, #12
10013b06:	0b3c      	lsrs	r4, r7, #12
10013b08:	4f2c      	ldr	r7, [pc, #176]	; (10013bbc <__gedf2+0xc4>)
10013b0a:	030e      	lsls	r6, r1, #12
10013b0c:	004d      	lsls	r5, r1, #1
10013b0e:	46a3      	mov	fp, r4
10013b10:	005c      	lsls	r4, r3, #1
10013b12:	4684      	mov	ip, r0
10013b14:	0b36      	lsrs	r6, r6, #12
10013b16:	0d6d      	lsrs	r5, r5, #21
10013b18:	0fc9      	lsrs	r1, r1, #31
10013b1a:	4690      	mov	r8, r2
10013b1c:	0d64      	lsrs	r4, r4, #21
10013b1e:	0fdb      	lsrs	r3, r3, #31
10013b20:	42bd      	cmp	r5, r7
10013b22:	d02b      	beq.n	10013b7c <__gedf2+0x84>
10013b24:	4f25      	ldr	r7, [pc, #148]	; (10013bbc <__gedf2+0xc4>)
10013b26:	42bc      	cmp	r4, r7
10013b28:	d02e      	beq.n	10013b88 <__gedf2+0x90>
10013b2a:	2d00      	cmp	r5, #0
10013b2c:	d10e      	bne.n	10013b4c <__gedf2+0x54>
10013b2e:	4330      	orrs	r0, r6
10013b30:	0007      	movs	r7, r0
10013b32:	4681      	mov	r9, r0
10013b34:	4278      	negs	r0, r7
10013b36:	4178      	adcs	r0, r7
10013b38:	2c00      	cmp	r4, #0
10013b3a:	d117      	bne.n	10013b6c <__gedf2+0x74>
10013b3c:	465f      	mov	r7, fp
10013b3e:	433a      	orrs	r2, r7
10013b40:	d114      	bne.n	10013b6c <__gedf2+0x74>
10013b42:	464b      	mov	r3, r9
10013b44:	2000      	movs	r0, #0
10013b46:	2b00      	cmp	r3, #0
10013b48:	d00a      	beq.n	10013b60 <__gedf2+0x68>
10013b4a:	e006      	b.n	10013b5a <__gedf2+0x62>
10013b4c:	2c00      	cmp	r4, #0
10013b4e:	d102      	bne.n	10013b56 <__gedf2+0x5e>
10013b50:	4658      	mov	r0, fp
10013b52:	4302      	orrs	r2, r0
10013b54:	d001      	beq.n	10013b5a <__gedf2+0x62>
10013b56:	4299      	cmp	r1, r3
10013b58:	d01a      	beq.n	10013b90 <__gedf2+0x98>
10013b5a:	2301      	movs	r3, #1
10013b5c:	4248      	negs	r0, r1
10013b5e:	4318      	orrs	r0, r3
10013b60:	bc3c      	pop	{r2, r3, r4, r5}
10013b62:	4690      	mov	r8, r2
10013b64:	4699      	mov	r9, r3
10013b66:	46a2      	mov	sl, r4
10013b68:	46ab      	mov	fp, r5
10013b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013b6c:	2800      	cmp	r0, #0
10013b6e:	d0f2      	beq.n	10013b56 <__gedf2+0x5e>
10013b70:	4258      	negs	r0, r3
10013b72:	4158      	adcs	r0, r3
10013b74:	2201      	movs	r2, #1
10013b76:	4240      	negs	r0, r0
10013b78:	4310      	orrs	r0, r2
10013b7a:	e7f1      	b.n	10013b60 <__gedf2+0x68>
10013b7c:	0037      	movs	r7, r6
10013b7e:	4307      	orrs	r7, r0
10013b80:	d0d0      	beq.n	10013b24 <__gedf2+0x2c>
10013b82:	2002      	movs	r0, #2
10013b84:	4240      	negs	r0, r0
10013b86:	e7eb      	b.n	10013b60 <__gedf2+0x68>
10013b88:	465f      	mov	r7, fp
10013b8a:	4317      	orrs	r7, r2
10013b8c:	d0cd      	beq.n	10013b2a <__gedf2+0x32>
10013b8e:	e7f8      	b.n	10013b82 <__gedf2+0x8a>
10013b90:	42a5      	cmp	r5, r4
10013b92:	dce2      	bgt.n	10013b5a <__gedf2+0x62>
10013b94:	db05      	blt.n	10013ba2 <__gedf2+0xaa>
10013b96:	455e      	cmp	r6, fp
10013b98:	d8df      	bhi.n	10013b5a <__gedf2+0x62>
10013b9a:	d008      	beq.n	10013bae <__gedf2+0xb6>
10013b9c:	2000      	movs	r0, #0
10013b9e:	455e      	cmp	r6, fp
10013ba0:	d2de      	bcs.n	10013b60 <__gedf2+0x68>
10013ba2:	4248      	negs	r0, r1
10013ba4:	4148      	adcs	r0, r1
10013ba6:	2301      	movs	r3, #1
10013ba8:	4240      	negs	r0, r0
10013baa:	4318      	orrs	r0, r3
10013bac:	e7d8      	b.n	10013b60 <__gedf2+0x68>
10013bae:	45c4      	cmp	ip, r8
10013bb0:	d8d3      	bhi.n	10013b5a <__gedf2+0x62>
10013bb2:	2000      	movs	r0, #0
10013bb4:	45c4      	cmp	ip, r8
10013bb6:	d3f4      	bcc.n	10013ba2 <__gedf2+0xaa>
10013bb8:	e7d2      	b.n	10013b60 <__gedf2+0x68>
10013bba:	46c0      	nop			; (mov r8, r8)
10013bbc:	000007ff 	.word	0x000007ff

10013bc0 <__ledf2>:
10013bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
10013bc2:	465f      	mov	r7, fp
10013bc4:	464d      	mov	r5, r9
10013bc6:	4644      	mov	r4, r8
10013bc8:	4656      	mov	r6, sl
10013bca:	b4f0      	push	{r4, r5, r6, r7}
10013bcc:	031c      	lsls	r4, r3, #12
10013bce:	0b24      	lsrs	r4, r4, #12
10013bd0:	46a4      	mov	ip, r4
10013bd2:	4c2f      	ldr	r4, [pc, #188]	; (10013c90 <__ledf2+0xd0>)
10013bd4:	030f      	lsls	r7, r1, #12
10013bd6:	004d      	lsls	r5, r1, #1
10013bd8:	005e      	lsls	r6, r3, #1
10013bda:	0fc9      	lsrs	r1, r1, #31
10013bdc:	4680      	mov	r8, r0
10013bde:	0b3f      	lsrs	r7, r7, #12
10013be0:	0d6d      	lsrs	r5, r5, #21
10013be2:	468b      	mov	fp, r1
10013be4:	4691      	mov	r9, r2
10013be6:	0d76      	lsrs	r6, r6, #21
10013be8:	0fdb      	lsrs	r3, r3, #31
10013bea:	42a5      	cmp	r5, r4
10013bec:	d020      	beq.n	10013c30 <__ledf2+0x70>
10013bee:	4c28      	ldr	r4, [pc, #160]	; (10013c90 <__ledf2+0xd0>)
10013bf0:	42a6      	cmp	r6, r4
10013bf2:	d022      	beq.n	10013c3a <__ledf2+0x7a>
10013bf4:	2d00      	cmp	r5, #0
10013bf6:	d112      	bne.n	10013c1e <__ledf2+0x5e>
10013bf8:	4338      	orrs	r0, r7
10013bfa:	4244      	negs	r4, r0
10013bfc:	4144      	adcs	r4, r0
10013bfe:	2e00      	cmp	r6, #0
10013c00:	d020      	beq.n	10013c44 <__ledf2+0x84>
10013c02:	2c00      	cmp	r4, #0
10013c04:	d00d      	beq.n	10013c22 <__ledf2+0x62>
10013c06:	425c      	negs	r4, r3
10013c08:	4163      	adcs	r3, r4
10013c0a:	2401      	movs	r4, #1
10013c0c:	425b      	negs	r3, r3
10013c0e:	431c      	orrs	r4, r3
10013c10:	0020      	movs	r0, r4
10013c12:	bc3c      	pop	{r2, r3, r4, r5}
10013c14:	4690      	mov	r8, r2
10013c16:	4699      	mov	r9, r3
10013c18:	46a2      	mov	sl, r4
10013c1a:	46ab      	mov	fp, r5
10013c1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013c1e:	2e00      	cmp	r6, #0
10013c20:	d017      	beq.n	10013c52 <__ledf2+0x92>
10013c22:	455b      	cmp	r3, fp
10013c24:	d019      	beq.n	10013c5a <__ledf2+0x9a>
10013c26:	465b      	mov	r3, fp
10013c28:	425c      	negs	r4, r3
10013c2a:	2301      	movs	r3, #1
10013c2c:	431c      	orrs	r4, r3
10013c2e:	e7ef      	b.n	10013c10 <__ledf2+0x50>
10013c30:	0039      	movs	r1, r7
10013c32:	2402      	movs	r4, #2
10013c34:	4301      	orrs	r1, r0
10013c36:	d1eb      	bne.n	10013c10 <__ledf2+0x50>
10013c38:	e7d9      	b.n	10013bee <__ledf2+0x2e>
10013c3a:	4661      	mov	r1, ip
10013c3c:	2402      	movs	r4, #2
10013c3e:	4311      	orrs	r1, r2
10013c40:	d1e6      	bne.n	10013c10 <__ledf2+0x50>
10013c42:	e7d7      	b.n	10013bf4 <__ledf2+0x34>
10013c44:	4661      	mov	r1, ip
10013c46:	430a      	orrs	r2, r1
10013c48:	d1db      	bne.n	10013c02 <__ledf2+0x42>
10013c4a:	2400      	movs	r4, #0
10013c4c:	2800      	cmp	r0, #0
10013c4e:	d0df      	beq.n	10013c10 <__ledf2+0x50>
10013c50:	e7e9      	b.n	10013c26 <__ledf2+0x66>
10013c52:	4661      	mov	r1, ip
10013c54:	430a      	orrs	r2, r1
10013c56:	d1e4      	bne.n	10013c22 <__ledf2+0x62>
10013c58:	e7e5      	b.n	10013c26 <__ledf2+0x66>
10013c5a:	42b5      	cmp	r5, r6
10013c5c:	dd03      	ble.n	10013c66 <__ledf2+0xa6>
10013c5e:	2201      	movs	r2, #1
10013c60:	425c      	negs	r4, r3
10013c62:	4314      	orrs	r4, r2
10013c64:	e7d4      	b.n	10013c10 <__ledf2+0x50>
10013c66:	42b5      	cmp	r5, r6
10013c68:	dbcd      	blt.n	10013c06 <__ledf2+0x46>
10013c6a:	4567      	cmp	r7, ip
10013c6c:	d8db      	bhi.n	10013c26 <__ledf2+0x66>
10013c6e:	d009      	beq.n	10013c84 <__ledf2+0xc4>
10013c70:	2400      	movs	r4, #0
10013c72:	4567      	cmp	r7, ip
10013c74:	d2cc      	bcs.n	10013c10 <__ledf2+0x50>
10013c76:	4659      	mov	r1, fp
10013c78:	424c      	negs	r4, r1
10013c7a:	4161      	adcs	r1, r4
10013c7c:	2401      	movs	r4, #1
10013c7e:	4249      	negs	r1, r1
10013c80:	430c      	orrs	r4, r1
10013c82:	e7c5      	b.n	10013c10 <__ledf2+0x50>
10013c84:	45c8      	cmp	r8, r9
10013c86:	d8ce      	bhi.n	10013c26 <__ledf2+0x66>
10013c88:	2400      	movs	r4, #0
10013c8a:	45c8      	cmp	r8, r9
10013c8c:	d3f3      	bcc.n	10013c76 <__ledf2+0xb6>
10013c8e:	e7bf      	b.n	10013c10 <__ledf2+0x50>
10013c90:	000007ff 	.word	0x000007ff

10013c94 <__aeabi_dmul>:
10013c94:	b5f0      	push	{r4, r5, r6, r7, lr}
10013c96:	465f      	mov	r7, fp
10013c98:	4656      	mov	r6, sl
10013c9a:	464d      	mov	r5, r9
10013c9c:	4644      	mov	r4, r8
10013c9e:	b4f0      	push	{r4, r5, r6, r7}
10013ca0:	030d      	lsls	r5, r1, #12
10013ca2:	4699      	mov	r9, r3
10013ca4:	004e      	lsls	r6, r1, #1
10013ca6:	0b2b      	lsrs	r3, r5, #12
10013ca8:	b087      	sub	sp, #28
10013caa:	0007      	movs	r7, r0
10013cac:	4692      	mov	sl, r2
10013cae:	4680      	mov	r8, r0
10013cb0:	469b      	mov	fp, r3
10013cb2:	0d76      	lsrs	r6, r6, #21
10013cb4:	0fcc      	lsrs	r4, r1, #31
10013cb6:	2e00      	cmp	r6, #0
10013cb8:	d069      	beq.n	10013d8e <__aeabi_dmul+0xfa>
10013cba:	4b6d      	ldr	r3, [pc, #436]	; (10013e70 <__aeabi_dmul+0x1dc>)
10013cbc:	429e      	cmp	r6, r3
10013cbe:	d035      	beq.n	10013d2c <__aeabi_dmul+0x98>
10013cc0:	465b      	mov	r3, fp
10013cc2:	2280      	movs	r2, #128	; 0x80
10013cc4:	00dd      	lsls	r5, r3, #3
10013cc6:	0412      	lsls	r2, r2, #16
10013cc8:	0f43      	lsrs	r3, r0, #29
10013cca:	4313      	orrs	r3, r2
10013ccc:	432b      	orrs	r3, r5
10013cce:	469b      	mov	fp, r3
10013cd0:	00c3      	lsls	r3, r0, #3
10013cd2:	4698      	mov	r8, r3
10013cd4:	4b67      	ldr	r3, [pc, #412]	; (10013e74 <__aeabi_dmul+0x1e0>)
10013cd6:	2700      	movs	r7, #0
10013cd8:	469c      	mov	ip, r3
10013cda:	2300      	movs	r3, #0
10013cdc:	4466      	add	r6, ip
10013cde:	9301      	str	r3, [sp, #4]
10013ce0:	464a      	mov	r2, r9
10013ce2:	0315      	lsls	r5, r2, #12
10013ce4:	0050      	lsls	r0, r2, #1
10013ce6:	0fd2      	lsrs	r2, r2, #31
10013ce8:	4653      	mov	r3, sl
10013cea:	0b2d      	lsrs	r5, r5, #12
10013cec:	0d40      	lsrs	r0, r0, #21
10013cee:	4691      	mov	r9, r2
10013cf0:	d100      	bne.n	10013cf4 <__aeabi_dmul+0x60>
10013cf2:	e076      	b.n	10013de2 <__aeabi_dmul+0x14e>
10013cf4:	4a5e      	ldr	r2, [pc, #376]	; (10013e70 <__aeabi_dmul+0x1dc>)
10013cf6:	4290      	cmp	r0, r2
10013cf8:	d06c      	beq.n	10013dd4 <__aeabi_dmul+0x140>
10013cfa:	2280      	movs	r2, #128	; 0x80
10013cfc:	0f5b      	lsrs	r3, r3, #29
10013cfe:	0412      	lsls	r2, r2, #16
10013d00:	4313      	orrs	r3, r2
10013d02:	4a5c      	ldr	r2, [pc, #368]	; (10013e74 <__aeabi_dmul+0x1e0>)
10013d04:	00ed      	lsls	r5, r5, #3
10013d06:	4694      	mov	ip, r2
10013d08:	431d      	orrs	r5, r3
10013d0a:	4653      	mov	r3, sl
10013d0c:	2200      	movs	r2, #0
10013d0e:	00db      	lsls	r3, r3, #3
10013d10:	4460      	add	r0, ip
10013d12:	4649      	mov	r1, r9
10013d14:	1836      	adds	r6, r6, r0
10013d16:	1c70      	adds	r0, r6, #1
10013d18:	4061      	eors	r1, r4
10013d1a:	9002      	str	r0, [sp, #8]
10013d1c:	4317      	orrs	r7, r2
10013d1e:	2f0f      	cmp	r7, #15
10013d20:	d900      	bls.n	10013d24 <__aeabi_dmul+0x90>
10013d22:	e0af      	b.n	10013e84 <__aeabi_dmul+0x1f0>
10013d24:	4854      	ldr	r0, [pc, #336]	; (10013e78 <__aeabi_dmul+0x1e4>)
10013d26:	00bf      	lsls	r7, r7, #2
10013d28:	59c7      	ldr	r7, [r0, r7]
10013d2a:	46bf      	mov	pc, r7
10013d2c:	465b      	mov	r3, fp
10013d2e:	431f      	orrs	r7, r3
10013d30:	d000      	beq.n	10013d34 <__aeabi_dmul+0xa0>
10013d32:	e088      	b.n	10013e46 <__aeabi_dmul+0x1b2>
10013d34:	2300      	movs	r3, #0
10013d36:	469b      	mov	fp, r3
10013d38:	4698      	mov	r8, r3
10013d3a:	3302      	adds	r3, #2
10013d3c:	2708      	movs	r7, #8
10013d3e:	9301      	str	r3, [sp, #4]
10013d40:	e7ce      	b.n	10013ce0 <__aeabi_dmul+0x4c>
10013d42:	4649      	mov	r1, r9
10013d44:	2a02      	cmp	r2, #2
10013d46:	d06a      	beq.n	10013e1e <__aeabi_dmul+0x18a>
10013d48:	2a03      	cmp	r2, #3
10013d4a:	d100      	bne.n	10013d4e <__aeabi_dmul+0xba>
10013d4c:	e209      	b.n	10014162 <__aeabi_dmul+0x4ce>
10013d4e:	2a01      	cmp	r2, #1
10013d50:	d000      	beq.n	10013d54 <__aeabi_dmul+0xc0>
10013d52:	e1bb      	b.n	100140cc <__aeabi_dmul+0x438>
10013d54:	4011      	ands	r1, r2
10013d56:	2200      	movs	r2, #0
10013d58:	2300      	movs	r3, #0
10013d5a:	2500      	movs	r5, #0
10013d5c:	4690      	mov	r8, r2
10013d5e:	b2cc      	uxtb	r4, r1
10013d60:	2100      	movs	r1, #0
10013d62:	032d      	lsls	r5, r5, #12
10013d64:	0d0a      	lsrs	r2, r1, #20
10013d66:	0512      	lsls	r2, r2, #20
10013d68:	0b2d      	lsrs	r5, r5, #12
10013d6a:	4315      	orrs	r5, r2
10013d6c:	4a43      	ldr	r2, [pc, #268]	; (10013e7c <__aeabi_dmul+0x1e8>)
10013d6e:	051b      	lsls	r3, r3, #20
10013d70:	4015      	ands	r5, r2
10013d72:	431d      	orrs	r5, r3
10013d74:	006d      	lsls	r5, r5, #1
10013d76:	07e4      	lsls	r4, r4, #31
10013d78:	086d      	lsrs	r5, r5, #1
10013d7a:	4325      	orrs	r5, r4
10013d7c:	4640      	mov	r0, r8
10013d7e:	0029      	movs	r1, r5
10013d80:	b007      	add	sp, #28
10013d82:	bc3c      	pop	{r2, r3, r4, r5}
10013d84:	4690      	mov	r8, r2
10013d86:	4699      	mov	r9, r3
10013d88:	46a2      	mov	sl, r4
10013d8a:	46ab      	mov	fp, r5
10013d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013d8e:	4303      	orrs	r3, r0
10013d90:	d052      	beq.n	10013e38 <__aeabi_dmul+0x1a4>
10013d92:	465b      	mov	r3, fp
10013d94:	2b00      	cmp	r3, #0
10013d96:	d100      	bne.n	10013d9a <__aeabi_dmul+0x106>
10013d98:	e18a      	b.n	100140b0 <__aeabi_dmul+0x41c>
10013d9a:	4658      	mov	r0, fp
10013d9c:	f000 fdb6 	bl	1001490c <__clzsi2>
10013da0:	0003      	movs	r3, r0
10013da2:	3b0b      	subs	r3, #11
10013da4:	2b1c      	cmp	r3, #28
10013da6:	dd00      	ble.n	10013daa <__aeabi_dmul+0x116>
10013da8:	e17b      	b.n	100140a2 <__aeabi_dmul+0x40e>
10013daa:	221d      	movs	r2, #29
10013dac:	1ad3      	subs	r3, r2, r3
10013dae:	003a      	movs	r2, r7
10013db0:	0001      	movs	r1, r0
10013db2:	465d      	mov	r5, fp
10013db4:	40da      	lsrs	r2, r3
10013db6:	3908      	subs	r1, #8
10013db8:	408d      	lsls	r5, r1
10013dba:	0013      	movs	r3, r2
10013dbc:	408f      	lsls	r7, r1
10013dbe:	432b      	orrs	r3, r5
10013dc0:	469b      	mov	fp, r3
10013dc2:	46b8      	mov	r8, r7
10013dc4:	4b2e      	ldr	r3, [pc, #184]	; (10013e80 <__aeabi_dmul+0x1ec>)
10013dc6:	2700      	movs	r7, #0
10013dc8:	469c      	mov	ip, r3
10013dca:	2300      	movs	r3, #0
10013dcc:	4460      	add	r0, ip
10013dce:	4246      	negs	r6, r0
10013dd0:	9301      	str	r3, [sp, #4]
10013dd2:	e785      	b.n	10013ce0 <__aeabi_dmul+0x4c>
10013dd4:	4652      	mov	r2, sl
10013dd6:	432a      	orrs	r2, r5
10013dd8:	d12c      	bne.n	10013e34 <__aeabi_dmul+0x1a0>
10013dda:	2500      	movs	r5, #0
10013ddc:	2300      	movs	r3, #0
10013dde:	2202      	movs	r2, #2
10013de0:	e797      	b.n	10013d12 <__aeabi_dmul+0x7e>
10013de2:	4652      	mov	r2, sl
10013de4:	432a      	orrs	r2, r5
10013de6:	d021      	beq.n	10013e2c <__aeabi_dmul+0x198>
10013de8:	2d00      	cmp	r5, #0
10013dea:	d100      	bne.n	10013dee <__aeabi_dmul+0x15a>
10013dec:	e154      	b.n	10014098 <__aeabi_dmul+0x404>
10013dee:	0028      	movs	r0, r5
10013df0:	f000 fd8c 	bl	1001490c <__clzsi2>
10013df4:	0003      	movs	r3, r0
10013df6:	3b0b      	subs	r3, #11
10013df8:	2b1c      	cmp	r3, #28
10013dfa:	dd00      	ble.n	10013dfe <__aeabi_dmul+0x16a>
10013dfc:	e146      	b.n	1001408c <__aeabi_dmul+0x3f8>
10013dfe:	211d      	movs	r1, #29
10013e00:	1acb      	subs	r3, r1, r3
10013e02:	4651      	mov	r1, sl
10013e04:	0002      	movs	r2, r0
10013e06:	40d9      	lsrs	r1, r3
10013e08:	4653      	mov	r3, sl
10013e0a:	3a08      	subs	r2, #8
10013e0c:	4095      	lsls	r5, r2
10013e0e:	4093      	lsls	r3, r2
10013e10:	430d      	orrs	r5, r1
10013e12:	4a1b      	ldr	r2, [pc, #108]	; (10013e80 <__aeabi_dmul+0x1ec>)
10013e14:	4694      	mov	ip, r2
10013e16:	4460      	add	r0, ip
10013e18:	4240      	negs	r0, r0
10013e1a:	2200      	movs	r2, #0
10013e1c:	e779      	b.n	10013d12 <__aeabi_dmul+0x7e>
10013e1e:	2401      	movs	r4, #1
10013e20:	2200      	movs	r2, #0
10013e22:	400c      	ands	r4, r1
10013e24:	4b12      	ldr	r3, [pc, #72]	; (10013e70 <__aeabi_dmul+0x1dc>)
10013e26:	2500      	movs	r5, #0
10013e28:	4690      	mov	r8, r2
10013e2a:	e799      	b.n	10013d60 <__aeabi_dmul+0xcc>
10013e2c:	2500      	movs	r5, #0
10013e2e:	2300      	movs	r3, #0
10013e30:	2201      	movs	r2, #1
10013e32:	e76e      	b.n	10013d12 <__aeabi_dmul+0x7e>
10013e34:	2203      	movs	r2, #3
10013e36:	e76c      	b.n	10013d12 <__aeabi_dmul+0x7e>
10013e38:	2300      	movs	r3, #0
10013e3a:	469b      	mov	fp, r3
10013e3c:	4698      	mov	r8, r3
10013e3e:	3301      	adds	r3, #1
10013e40:	2704      	movs	r7, #4
10013e42:	9301      	str	r3, [sp, #4]
10013e44:	e74c      	b.n	10013ce0 <__aeabi_dmul+0x4c>
10013e46:	2303      	movs	r3, #3
10013e48:	270c      	movs	r7, #12
10013e4a:	9301      	str	r3, [sp, #4]
10013e4c:	e748      	b.n	10013ce0 <__aeabi_dmul+0x4c>
10013e4e:	2300      	movs	r3, #0
10013e50:	2580      	movs	r5, #128	; 0x80
10013e52:	4698      	mov	r8, r3
10013e54:	2400      	movs	r4, #0
10013e56:	032d      	lsls	r5, r5, #12
10013e58:	4b05      	ldr	r3, [pc, #20]	; (10013e70 <__aeabi_dmul+0x1dc>)
10013e5a:	e781      	b.n	10013d60 <__aeabi_dmul+0xcc>
10013e5c:	465d      	mov	r5, fp
10013e5e:	4643      	mov	r3, r8
10013e60:	9a01      	ldr	r2, [sp, #4]
10013e62:	e76f      	b.n	10013d44 <__aeabi_dmul+0xb0>
10013e64:	465d      	mov	r5, fp
10013e66:	4643      	mov	r3, r8
10013e68:	0021      	movs	r1, r4
10013e6a:	9a01      	ldr	r2, [sp, #4]
10013e6c:	e76a      	b.n	10013d44 <__aeabi_dmul+0xb0>
10013e6e:	46c0      	nop			; (mov r8, r8)
10013e70:	000007ff 	.word	0x000007ff
10013e74:	fffffc01 	.word	0xfffffc01
10013e78:	10017bb8 	.word	0x10017bb8
10013e7c:	800fffff 	.word	0x800fffff
10013e80:	000003f3 	.word	0x000003f3
10013e84:	4642      	mov	r2, r8
10013e86:	0c12      	lsrs	r2, r2, #16
10013e88:	4691      	mov	r9, r2
10013e8a:	0c1a      	lsrs	r2, r3, #16
10013e8c:	4694      	mov	ip, r2
10013e8e:	4642      	mov	r2, r8
10013e90:	0417      	lsls	r7, r2, #16
10013e92:	464a      	mov	r2, r9
10013e94:	041b      	lsls	r3, r3, #16
10013e96:	0c1b      	lsrs	r3, r3, #16
10013e98:	435a      	muls	r2, r3
10013e9a:	4660      	mov	r0, ip
10013e9c:	4690      	mov	r8, r2
10013e9e:	464a      	mov	r2, r9
10013ea0:	4342      	muls	r2, r0
10013ea2:	0010      	movs	r0, r2
10013ea4:	9203      	str	r2, [sp, #12]
10013ea6:	4662      	mov	r2, ip
10013ea8:	001c      	movs	r4, r3
10013eaa:	0c3f      	lsrs	r7, r7, #16
10013eac:	437a      	muls	r2, r7
10013eae:	437c      	muls	r4, r7
10013eb0:	4442      	add	r2, r8
10013eb2:	9201      	str	r2, [sp, #4]
10013eb4:	0c22      	lsrs	r2, r4, #16
10013eb6:	4692      	mov	sl, r2
10013eb8:	9a01      	ldr	r2, [sp, #4]
10013eba:	4452      	add	r2, sl
10013ebc:	4590      	cmp	r8, r2
10013ebe:	d906      	bls.n	10013ece <__aeabi_dmul+0x23a>
10013ec0:	4682      	mov	sl, r0
10013ec2:	2080      	movs	r0, #128	; 0x80
10013ec4:	0240      	lsls	r0, r0, #9
10013ec6:	4680      	mov	r8, r0
10013ec8:	44c2      	add	sl, r8
10013eca:	4650      	mov	r0, sl
10013ecc:	9003      	str	r0, [sp, #12]
10013ece:	0c10      	lsrs	r0, r2, #16
10013ed0:	9004      	str	r0, [sp, #16]
10013ed2:	4648      	mov	r0, r9
10013ed4:	0424      	lsls	r4, r4, #16
10013ed6:	0c24      	lsrs	r4, r4, #16
10013ed8:	0412      	lsls	r2, r2, #16
10013eda:	1912      	adds	r2, r2, r4
10013edc:	9205      	str	r2, [sp, #20]
10013ede:	0c2a      	lsrs	r2, r5, #16
10013ee0:	042d      	lsls	r5, r5, #16
10013ee2:	0c2d      	lsrs	r5, r5, #16
10013ee4:	4368      	muls	r0, r5
10013ee6:	002c      	movs	r4, r5
10013ee8:	4682      	mov	sl, r0
10013eea:	4648      	mov	r0, r9
10013eec:	437c      	muls	r4, r7
10013eee:	4350      	muls	r0, r2
10013ef0:	4681      	mov	r9, r0
10013ef2:	0c20      	lsrs	r0, r4, #16
10013ef4:	4680      	mov	r8, r0
10013ef6:	4357      	muls	r7, r2
10013ef8:	4457      	add	r7, sl
10013efa:	4447      	add	r7, r8
10013efc:	45ba      	cmp	sl, r7
10013efe:	d903      	bls.n	10013f08 <__aeabi_dmul+0x274>
10013f00:	2080      	movs	r0, #128	; 0x80
10013f02:	0240      	lsls	r0, r0, #9
10013f04:	4680      	mov	r8, r0
10013f06:	44c1      	add	r9, r8
10013f08:	0c38      	lsrs	r0, r7, #16
10013f0a:	043f      	lsls	r7, r7, #16
10013f0c:	46b8      	mov	r8, r7
10013f0e:	4448      	add	r0, r9
10013f10:	0424      	lsls	r4, r4, #16
10013f12:	0c24      	lsrs	r4, r4, #16
10013f14:	9001      	str	r0, [sp, #4]
10013f16:	9804      	ldr	r0, [sp, #16]
10013f18:	44a0      	add	r8, r4
10013f1a:	4440      	add	r0, r8
10013f1c:	9004      	str	r0, [sp, #16]
10013f1e:	4658      	mov	r0, fp
10013f20:	0c00      	lsrs	r0, r0, #16
10013f22:	4681      	mov	r9, r0
10013f24:	4658      	mov	r0, fp
10013f26:	0404      	lsls	r4, r0, #16
10013f28:	0c20      	lsrs	r0, r4, #16
10013f2a:	4682      	mov	sl, r0
10013f2c:	0007      	movs	r7, r0
10013f2e:	4648      	mov	r0, r9
10013f30:	435f      	muls	r7, r3
10013f32:	464c      	mov	r4, r9
10013f34:	4343      	muls	r3, r0
10013f36:	4660      	mov	r0, ip
10013f38:	4360      	muls	r0, r4
10013f3a:	4664      	mov	r4, ip
10013f3c:	4683      	mov	fp, r0
10013f3e:	4650      	mov	r0, sl
10013f40:	4344      	muls	r4, r0
10013f42:	0c38      	lsrs	r0, r7, #16
10013f44:	4684      	mov	ip, r0
10013f46:	18e4      	adds	r4, r4, r3
10013f48:	4464      	add	r4, ip
10013f4a:	42a3      	cmp	r3, r4
10013f4c:	d903      	bls.n	10013f56 <__aeabi_dmul+0x2c2>
10013f4e:	2380      	movs	r3, #128	; 0x80
10013f50:	025b      	lsls	r3, r3, #9
10013f52:	469c      	mov	ip, r3
10013f54:	44e3      	add	fp, ip
10013f56:	4648      	mov	r0, r9
10013f58:	043f      	lsls	r7, r7, #16
10013f5a:	0c23      	lsrs	r3, r4, #16
10013f5c:	0c3f      	lsrs	r7, r7, #16
10013f5e:	0424      	lsls	r4, r4, #16
10013f60:	19e4      	adds	r4, r4, r7
10013f62:	4657      	mov	r7, sl
10013f64:	4368      	muls	r0, r5
10013f66:	436f      	muls	r7, r5
10013f68:	4684      	mov	ip, r0
10013f6a:	464d      	mov	r5, r9
10013f6c:	4650      	mov	r0, sl
10013f6e:	4355      	muls	r5, r2
10013f70:	4342      	muls	r2, r0
10013f72:	0c38      	lsrs	r0, r7, #16
10013f74:	4681      	mov	r9, r0
10013f76:	4462      	add	r2, ip
10013f78:	444a      	add	r2, r9
10013f7a:	445b      	add	r3, fp
10013f7c:	4594      	cmp	ip, r2
10013f7e:	d903      	bls.n	10013f88 <__aeabi_dmul+0x2f4>
10013f80:	2080      	movs	r0, #128	; 0x80
10013f82:	0240      	lsls	r0, r0, #9
10013f84:	4684      	mov	ip, r0
10013f86:	4465      	add	r5, ip
10013f88:	9803      	ldr	r0, [sp, #12]
10013f8a:	043f      	lsls	r7, r7, #16
10013f8c:	4683      	mov	fp, r0
10013f8e:	9804      	ldr	r0, [sp, #16]
10013f90:	0c3f      	lsrs	r7, r7, #16
10013f92:	4684      	mov	ip, r0
10013f94:	44e3      	add	fp, ip
10013f96:	45c3      	cmp	fp, r8
10013f98:	4180      	sbcs	r0, r0
10013f9a:	4240      	negs	r0, r0
10013f9c:	4682      	mov	sl, r0
10013f9e:	0410      	lsls	r0, r2, #16
10013fa0:	4684      	mov	ip, r0
10013fa2:	9801      	ldr	r0, [sp, #4]
10013fa4:	4467      	add	r7, ip
10013fa6:	4684      	mov	ip, r0
10013fa8:	4467      	add	r7, ip
10013faa:	44a3      	add	fp, r4
10013fac:	46bc      	mov	ip, r7
10013fae:	45a3      	cmp	fp, r4
10013fb0:	41a4      	sbcs	r4, r4
10013fb2:	4699      	mov	r9, r3
10013fb4:	44d4      	add	ip, sl
10013fb6:	4264      	negs	r4, r4
10013fb8:	4287      	cmp	r7, r0
10013fba:	41bf      	sbcs	r7, r7
10013fbc:	45d4      	cmp	ip, sl
10013fbe:	4180      	sbcs	r0, r0
10013fc0:	44e1      	add	r9, ip
10013fc2:	46a0      	mov	r8, r4
10013fc4:	4599      	cmp	r9, r3
10013fc6:	419b      	sbcs	r3, r3
10013fc8:	427f      	negs	r7, r7
10013fca:	4240      	negs	r0, r0
10013fcc:	44c8      	add	r8, r9
10013fce:	4307      	orrs	r7, r0
10013fd0:	0c12      	lsrs	r2, r2, #16
10013fd2:	18ba      	adds	r2, r7, r2
10013fd4:	45a0      	cmp	r8, r4
10013fd6:	41a4      	sbcs	r4, r4
10013fd8:	425f      	negs	r7, r3
10013fda:	003b      	movs	r3, r7
10013fdc:	4264      	negs	r4, r4
10013fde:	4323      	orrs	r3, r4
10013fe0:	18d7      	adds	r7, r2, r3
10013fe2:	4643      	mov	r3, r8
10013fe4:	197d      	adds	r5, r7, r5
10013fe6:	0ddb      	lsrs	r3, r3, #23
10013fe8:	026d      	lsls	r5, r5, #9
10013fea:	431d      	orrs	r5, r3
10013fec:	465b      	mov	r3, fp
10013fee:	025a      	lsls	r2, r3, #9
10013ff0:	9b05      	ldr	r3, [sp, #20]
10013ff2:	431a      	orrs	r2, r3
10013ff4:	1e53      	subs	r3, r2, #1
10013ff6:	419a      	sbcs	r2, r3
10013ff8:	465b      	mov	r3, fp
10013ffa:	0ddb      	lsrs	r3, r3, #23
10013ffc:	431a      	orrs	r2, r3
10013ffe:	4643      	mov	r3, r8
10014000:	025b      	lsls	r3, r3, #9
10014002:	4313      	orrs	r3, r2
10014004:	01ea      	lsls	r2, r5, #7
10014006:	d507      	bpl.n	10014018 <__aeabi_dmul+0x384>
10014008:	2201      	movs	r2, #1
1001400a:	085c      	lsrs	r4, r3, #1
1001400c:	4013      	ands	r3, r2
1001400e:	4323      	orrs	r3, r4
10014010:	07ea      	lsls	r2, r5, #31
10014012:	9e02      	ldr	r6, [sp, #8]
10014014:	4313      	orrs	r3, r2
10014016:	086d      	lsrs	r5, r5, #1
10014018:	4a57      	ldr	r2, [pc, #348]	; (10014178 <__aeabi_dmul+0x4e4>)
1001401a:	18b2      	adds	r2, r6, r2
1001401c:	2a00      	cmp	r2, #0
1001401e:	dd4b      	ble.n	100140b8 <__aeabi_dmul+0x424>
10014020:	0758      	lsls	r0, r3, #29
10014022:	d009      	beq.n	10014038 <__aeabi_dmul+0x3a4>
10014024:	200f      	movs	r0, #15
10014026:	4018      	ands	r0, r3
10014028:	2804      	cmp	r0, #4
1001402a:	d005      	beq.n	10014038 <__aeabi_dmul+0x3a4>
1001402c:	1d18      	adds	r0, r3, #4
1001402e:	4298      	cmp	r0, r3
10014030:	419b      	sbcs	r3, r3
10014032:	425b      	negs	r3, r3
10014034:	18ed      	adds	r5, r5, r3
10014036:	0003      	movs	r3, r0
10014038:	01e8      	lsls	r0, r5, #7
1001403a:	d504      	bpl.n	10014046 <__aeabi_dmul+0x3b2>
1001403c:	4a4f      	ldr	r2, [pc, #316]	; (1001417c <__aeabi_dmul+0x4e8>)
1001403e:	4015      	ands	r5, r2
10014040:	2280      	movs	r2, #128	; 0x80
10014042:	00d2      	lsls	r2, r2, #3
10014044:	18b2      	adds	r2, r6, r2
10014046:	484e      	ldr	r0, [pc, #312]	; (10014180 <__aeabi_dmul+0x4ec>)
10014048:	4282      	cmp	r2, r0
1001404a:	dd00      	ble.n	1001404e <__aeabi_dmul+0x3ba>
1001404c:	e6e7      	b.n	10013e1e <__aeabi_dmul+0x18a>
1001404e:	2401      	movs	r4, #1
10014050:	08db      	lsrs	r3, r3, #3
10014052:	0768      	lsls	r0, r5, #29
10014054:	4318      	orrs	r0, r3
10014056:	026d      	lsls	r5, r5, #9
10014058:	0553      	lsls	r3, r2, #21
1001405a:	4680      	mov	r8, r0
1001405c:	0b2d      	lsrs	r5, r5, #12
1001405e:	0d5b      	lsrs	r3, r3, #21
10014060:	400c      	ands	r4, r1
10014062:	e67d      	b.n	10013d60 <__aeabi_dmul+0xcc>
10014064:	2280      	movs	r2, #128	; 0x80
10014066:	4659      	mov	r1, fp
10014068:	0312      	lsls	r2, r2, #12
1001406a:	4211      	tst	r1, r2
1001406c:	d008      	beq.n	10014080 <__aeabi_dmul+0x3ec>
1001406e:	4215      	tst	r5, r2
10014070:	d106      	bne.n	10014080 <__aeabi_dmul+0x3ec>
10014072:	4315      	orrs	r5, r2
10014074:	032d      	lsls	r5, r5, #12
10014076:	4698      	mov	r8, r3
10014078:	0b2d      	lsrs	r5, r5, #12
1001407a:	464c      	mov	r4, r9
1001407c:	4b41      	ldr	r3, [pc, #260]	; (10014184 <__aeabi_dmul+0x4f0>)
1001407e:	e66f      	b.n	10013d60 <__aeabi_dmul+0xcc>
10014080:	465d      	mov	r5, fp
10014082:	4315      	orrs	r5, r2
10014084:	032d      	lsls	r5, r5, #12
10014086:	0b2d      	lsrs	r5, r5, #12
10014088:	4b3e      	ldr	r3, [pc, #248]	; (10014184 <__aeabi_dmul+0x4f0>)
1001408a:	e669      	b.n	10013d60 <__aeabi_dmul+0xcc>
1001408c:	0003      	movs	r3, r0
1001408e:	4655      	mov	r5, sl
10014090:	3b28      	subs	r3, #40	; 0x28
10014092:	409d      	lsls	r5, r3
10014094:	2300      	movs	r3, #0
10014096:	e6bc      	b.n	10013e12 <__aeabi_dmul+0x17e>
10014098:	4650      	mov	r0, sl
1001409a:	f000 fc37 	bl	1001490c <__clzsi2>
1001409e:	3020      	adds	r0, #32
100140a0:	e6a8      	b.n	10013df4 <__aeabi_dmul+0x160>
100140a2:	0003      	movs	r3, r0
100140a4:	3b28      	subs	r3, #40	; 0x28
100140a6:	409f      	lsls	r7, r3
100140a8:	2300      	movs	r3, #0
100140aa:	46bb      	mov	fp, r7
100140ac:	4698      	mov	r8, r3
100140ae:	e689      	b.n	10013dc4 <__aeabi_dmul+0x130>
100140b0:	f000 fc2c 	bl	1001490c <__clzsi2>
100140b4:	3020      	adds	r0, #32
100140b6:	e673      	b.n	10013da0 <__aeabi_dmul+0x10c>
100140b8:	2401      	movs	r4, #1
100140ba:	1aa6      	subs	r6, r4, r2
100140bc:	2e38      	cmp	r6, #56	; 0x38
100140be:	dd07      	ble.n	100140d0 <__aeabi_dmul+0x43c>
100140c0:	2200      	movs	r2, #0
100140c2:	400c      	ands	r4, r1
100140c4:	2300      	movs	r3, #0
100140c6:	2500      	movs	r5, #0
100140c8:	4690      	mov	r8, r2
100140ca:	e649      	b.n	10013d60 <__aeabi_dmul+0xcc>
100140cc:	9e02      	ldr	r6, [sp, #8]
100140ce:	e7a3      	b.n	10014018 <__aeabi_dmul+0x384>
100140d0:	2e1f      	cmp	r6, #31
100140d2:	dc20      	bgt.n	10014116 <__aeabi_dmul+0x482>
100140d4:	2220      	movs	r2, #32
100140d6:	002c      	movs	r4, r5
100140d8:	0018      	movs	r0, r3
100140da:	1b92      	subs	r2, r2, r6
100140dc:	40f0      	lsrs	r0, r6
100140de:	4094      	lsls	r4, r2
100140e0:	4093      	lsls	r3, r2
100140e2:	4304      	orrs	r4, r0
100140e4:	1e58      	subs	r0, r3, #1
100140e6:	4183      	sbcs	r3, r0
100140e8:	431c      	orrs	r4, r3
100140ea:	40f5      	lsrs	r5, r6
100140ec:	0763      	lsls	r3, r4, #29
100140ee:	d009      	beq.n	10014104 <__aeabi_dmul+0x470>
100140f0:	230f      	movs	r3, #15
100140f2:	4023      	ands	r3, r4
100140f4:	2b04      	cmp	r3, #4
100140f6:	d005      	beq.n	10014104 <__aeabi_dmul+0x470>
100140f8:	0023      	movs	r3, r4
100140fa:	1d1c      	adds	r4, r3, #4
100140fc:	429c      	cmp	r4, r3
100140fe:	4192      	sbcs	r2, r2
10014100:	4252      	negs	r2, r2
10014102:	18ad      	adds	r5, r5, r2
10014104:	022b      	lsls	r3, r5, #8
10014106:	d51f      	bpl.n	10014148 <__aeabi_dmul+0x4b4>
10014108:	2401      	movs	r4, #1
1001410a:	2200      	movs	r2, #0
1001410c:	400c      	ands	r4, r1
1001410e:	2301      	movs	r3, #1
10014110:	2500      	movs	r5, #0
10014112:	4690      	mov	r8, r2
10014114:	e624      	b.n	10013d60 <__aeabi_dmul+0xcc>
10014116:	201f      	movs	r0, #31
10014118:	002c      	movs	r4, r5
1001411a:	4240      	negs	r0, r0
1001411c:	1a82      	subs	r2, r0, r2
1001411e:	40d4      	lsrs	r4, r2
10014120:	2e20      	cmp	r6, #32
10014122:	d01c      	beq.n	1001415e <__aeabi_dmul+0x4ca>
10014124:	2240      	movs	r2, #64	; 0x40
10014126:	1b96      	subs	r6, r2, r6
10014128:	40b5      	lsls	r5, r6
1001412a:	432b      	orrs	r3, r5
1001412c:	1e58      	subs	r0, r3, #1
1001412e:	4183      	sbcs	r3, r0
10014130:	2007      	movs	r0, #7
10014132:	4323      	orrs	r3, r4
10014134:	4018      	ands	r0, r3
10014136:	2500      	movs	r5, #0
10014138:	2800      	cmp	r0, #0
1001413a:	d009      	beq.n	10014150 <__aeabi_dmul+0x4bc>
1001413c:	220f      	movs	r2, #15
1001413e:	2500      	movs	r5, #0
10014140:	401a      	ands	r2, r3
10014142:	001c      	movs	r4, r3
10014144:	2a04      	cmp	r2, #4
10014146:	d1d8      	bne.n	100140fa <__aeabi_dmul+0x466>
10014148:	0023      	movs	r3, r4
1001414a:	0768      	lsls	r0, r5, #29
1001414c:	026d      	lsls	r5, r5, #9
1001414e:	0b2d      	lsrs	r5, r5, #12
10014150:	2401      	movs	r4, #1
10014152:	08db      	lsrs	r3, r3, #3
10014154:	4303      	orrs	r3, r0
10014156:	4698      	mov	r8, r3
10014158:	400c      	ands	r4, r1
1001415a:	2300      	movs	r3, #0
1001415c:	e600      	b.n	10013d60 <__aeabi_dmul+0xcc>
1001415e:	2500      	movs	r5, #0
10014160:	e7e3      	b.n	1001412a <__aeabi_dmul+0x496>
10014162:	2280      	movs	r2, #128	; 0x80
10014164:	2401      	movs	r4, #1
10014166:	0312      	lsls	r2, r2, #12
10014168:	4315      	orrs	r5, r2
1001416a:	032d      	lsls	r5, r5, #12
1001416c:	4698      	mov	r8, r3
1001416e:	0b2d      	lsrs	r5, r5, #12
10014170:	400c      	ands	r4, r1
10014172:	4b04      	ldr	r3, [pc, #16]	; (10014184 <__aeabi_dmul+0x4f0>)
10014174:	e5f4      	b.n	10013d60 <__aeabi_dmul+0xcc>
10014176:	46c0      	nop			; (mov r8, r8)
10014178:	000003ff 	.word	0x000003ff
1001417c:	feffffff 	.word	0xfeffffff
10014180:	000007fe 	.word	0x000007fe
10014184:	000007ff 	.word	0x000007ff

10014188 <__aeabi_dsub>:
10014188:	b5f0      	push	{r4, r5, r6, r7, lr}
1001418a:	4657      	mov	r7, sl
1001418c:	464e      	mov	r6, r9
1001418e:	4645      	mov	r5, r8
10014190:	b4e0      	push	{r5, r6, r7}
10014192:	000e      	movs	r6, r1
10014194:	0011      	movs	r1, r2
10014196:	0ff2      	lsrs	r2, r6, #31
10014198:	4692      	mov	sl, r2
1001419a:	00c5      	lsls	r5, r0, #3
1001419c:	0f42      	lsrs	r2, r0, #29
1001419e:	0318      	lsls	r0, r3, #12
100141a0:	0337      	lsls	r7, r6, #12
100141a2:	0074      	lsls	r4, r6, #1
100141a4:	0a40      	lsrs	r0, r0, #9
100141a6:	0f4e      	lsrs	r6, r1, #29
100141a8:	0a7f      	lsrs	r7, r7, #9
100141aa:	4330      	orrs	r0, r6
100141ac:	4ecf      	ldr	r6, [pc, #828]	; (100144ec <__aeabi_dsub+0x364>)
100141ae:	4317      	orrs	r7, r2
100141b0:	005a      	lsls	r2, r3, #1
100141b2:	0d64      	lsrs	r4, r4, #21
100141b4:	0d52      	lsrs	r2, r2, #21
100141b6:	0fdb      	lsrs	r3, r3, #31
100141b8:	00c9      	lsls	r1, r1, #3
100141ba:	42b2      	cmp	r2, r6
100141bc:	d100      	bne.n	100141c0 <__aeabi_dsub+0x38>
100141be:	e0e5      	b.n	1001438c <__aeabi_dsub+0x204>
100141c0:	2601      	movs	r6, #1
100141c2:	4073      	eors	r3, r6
100141c4:	1aa6      	subs	r6, r4, r2
100141c6:	46b4      	mov	ip, r6
100141c8:	4553      	cmp	r3, sl
100141ca:	d100      	bne.n	100141ce <__aeabi_dsub+0x46>
100141cc:	e0af      	b.n	1001432e <__aeabi_dsub+0x1a6>
100141ce:	2e00      	cmp	r6, #0
100141d0:	dc00      	bgt.n	100141d4 <__aeabi_dsub+0x4c>
100141d2:	e10d      	b.n	100143f0 <__aeabi_dsub+0x268>
100141d4:	2a00      	cmp	r2, #0
100141d6:	d13a      	bne.n	1001424e <__aeabi_dsub+0xc6>
100141d8:	0003      	movs	r3, r0
100141da:	430b      	orrs	r3, r1
100141dc:	d000      	beq.n	100141e0 <__aeabi_dsub+0x58>
100141de:	e0e4      	b.n	100143aa <__aeabi_dsub+0x222>
100141e0:	076b      	lsls	r3, r5, #29
100141e2:	d009      	beq.n	100141f8 <__aeabi_dsub+0x70>
100141e4:	230f      	movs	r3, #15
100141e6:	402b      	ands	r3, r5
100141e8:	2b04      	cmp	r3, #4
100141ea:	d005      	beq.n	100141f8 <__aeabi_dsub+0x70>
100141ec:	1d2b      	adds	r3, r5, #4
100141ee:	42ab      	cmp	r3, r5
100141f0:	41ad      	sbcs	r5, r5
100141f2:	426d      	negs	r5, r5
100141f4:	197f      	adds	r7, r7, r5
100141f6:	001d      	movs	r5, r3
100141f8:	023b      	lsls	r3, r7, #8
100141fa:	d400      	bmi.n	100141fe <__aeabi_dsub+0x76>
100141fc:	e088      	b.n	10014310 <__aeabi_dsub+0x188>
100141fe:	4bbb      	ldr	r3, [pc, #748]	; (100144ec <__aeabi_dsub+0x364>)
10014200:	3401      	adds	r4, #1
10014202:	429c      	cmp	r4, r3
10014204:	d100      	bne.n	10014208 <__aeabi_dsub+0x80>
10014206:	e110      	b.n	1001442a <__aeabi_dsub+0x2a2>
10014208:	003a      	movs	r2, r7
1001420a:	4bb9      	ldr	r3, [pc, #740]	; (100144f0 <__aeabi_dsub+0x368>)
1001420c:	4651      	mov	r1, sl
1001420e:	401a      	ands	r2, r3
10014210:	2301      	movs	r3, #1
10014212:	0750      	lsls	r0, r2, #29
10014214:	08ed      	lsrs	r5, r5, #3
10014216:	0252      	lsls	r2, r2, #9
10014218:	0564      	lsls	r4, r4, #21
1001421a:	4305      	orrs	r5, r0
1001421c:	0b12      	lsrs	r2, r2, #12
1001421e:	0d64      	lsrs	r4, r4, #21
10014220:	400b      	ands	r3, r1
10014222:	2100      	movs	r1, #0
10014224:	0028      	movs	r0, r5
10014226:	0312      	lsls	r2, r2, #12
10014228:	0d0d      	lsrs	r5, r1, #20
1001422a:	0b12      	lsrs	r2, r2, #12
1001422c:	0564      	lsls	r4, r4, #21
1001422e:	052d      	lsls	r5, r5, #20
10014230:	4315      	orrs	r5, r2
10014232:	0862      	lsrs	r2, r4, #1
10014234:	4caf      	ldr	r4, [pc, #700]	; (100144f4 <__aeabi_dsub+0x36c>)
10014236:	07db      	lsls	r3, r3, #31
10014238:	402c      	ands	r4, r5
1001423a:	4314      	orrs	r4, r2
1001423c:	0064      	lsls	r4, r4, #1
1001423e:	0864      	lsrs	r4, r4, #1
10014240:	431c      	orrs	r4, r3
10014242:	0021      	movs	r1, r4
10014244:	bc1c      	pop	{r2, r3, r4}
10014246:	4690      	mov	r8, r2
10014248:	4699      	mov	r9, r3
1001424a:	46a2      	mov	sl, r4
1001424c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001424e:	4ba7      	ldr	r3, [pc, #668]	; (100144ec <__aeabi_dsub+0x364>)
10014250:	429c      	cmp	r4, r3
10014252:	d0c5      	beq.n	100141e0 <__aeabi_dsub+0x58>
10014254:	2380      	movs	r3, #128	; 0x80
10014256:	041b      	lsls	r3, r3, #16
10014258:	4318      	orrs	r0, r3
1001425a:	4663      	mov	r3, ip
1001425c:	2b38      	cmp	r3, #56	; 0x38
1001425e:	dd00      	ble.n	10014262 <__aeabi_dsub+0xda>
10014260:	e0fd      	b.n	1001445e <__aeabi_dsub+0x2d6>
10014262:	2b1f      	cmp	r3, #31
10014264:	dd00      	ble.n	10014268 <__aeabi_dsub+0xe0>
10014266:	e130      	b.n	100144ca <__aeabi_dsub+0x342>
10014268:	4662      	mov	r2, ip
1001426a:	2320      	movs	r3, #32
1001426c:	1a9b      	subs	r3, r3, r2
1001426e:	0002      	movs	r2, r0
10014270:	409a      	lsls	r2, r3
10014272:	4666      	mov	r6, ip
10014274:	4690      	mov	r8, r2
10014276:	000a      	movs	r2, r1
10014278:	4099      	lsls	r1, r3
1001427a:	40f2      	lsrs	r2, r6
1001427c:	4646      	mov	r6, r8
1001427e:	1e4b      	subs	r3, r1, #1
10014280:	4199      	sbcs	r1, r3
10014282:	4332      	orrs	r2, r6
10014284:	4311      	orrs	r1, r2
10014286:	4663      	mov	r3, ip
10014288:	0002      	movs	r2, r0
1001428a:	40da      	lsrs	r2, r3
1001428c:	1a69      	subs	r1, r5, r1
1001428e:	428d      	cmp	r5, r1
10014290:	419b      	sbcs	r3, r3
10014292:	000d      	movs	r5, r1
10014294:	1aba      	subs	r2, r7, r2
10014296:	425b      	negs	r3, r3
10014298:	1ad7      	subs	r7, r2, r3
1001429a:	023b      	lsls	r3, r7, #8
1001429c:	d535      	bpl.n	1001430a <__aeabi_dsub+0x182>
1001429e:	027a      	lsls	r2, r7, #9
100142a0:	0a53      	lsrs	r3, r2, #9
100142a2:	4698      	mov	r8, r3
100142a4:	4643      	mov	r3, r8
100142a6:	2b00      	cmp	r3, #0
100142a8:	d100      	bne.n	100142ac <__aeabi_dsub+0x124>
100142aa:	e0c4      	b.n	10014436 <__aeabi_dsub+0x2ae>
100142ac:	4640      	mov	r0, r8
100142ae:	f000 fb2d 	bl	1001490c <__clzsi2>
100142b2:	0003      	movs	r3, r0
100142b4:	3b08      	subs	r3, #8
100142b6:	2b1f      	cmp	r3, #31
100142b8:	dd00      	ble.n	100142bc <__aeabi_dsub+0x134>
100142ba:	e0c5      	b.n	10014448 <__aeabi_dsub+0x2c0>
100142bc:	2220      	movs	r2, #32
100142be:	0029      	movs	r1, r5
100142c0:	1ad2      	subs	r2, r2, r3
100142c2:	4647      	mov	r7, r8
100142c4:	40d1      	lsrs	r1, r2
100142c6:	409f      	lsls	r7, r3
100142c8:	000a      	movs	r2, r1
100142ca:	409d      	lsls	r5, r3
100142cc:	433a      	orrs	r2, r7
100142ce:	429c      	cmp	r4, r3
100142d0:	dd00      	ble.n	100142d4 <__aeabi_dsub+0x14c>
100142d2:	e0c0      	b.n	10014456 <__aeabi_dsub+0x2ce>
100142d4:	1b1c      	subs	r4, r3, r4
100142d6:	1c63      	adds	r3, r4, #1
100142d8:	2b1f      	cmp	r3, #31
100142da:	dd00      	ble.n	100142de <__aeabi_dsub+0x156>
100142dc:	e0e4      	b.n	100144a8 <__aeabi_dsub+0x320>
100142de:	2120      	movs	r1, #32
100142e0:	0014      	movs	r4, r2
100142e2:	0028      	movs	r0, r5
100142e4:	1ac9      	subs	r1, r1, r3
100142e6:	40d8      	lsrs	r0, r3
100142e8:	408c      	lsls	r4, r1
100142ea:	408d      	lsls	r5, r1
100142ec:	4304      	orrs	r4, r0
100142ee:	40da      	lsrs	r2, r3
100142f0:	1e68      	subs	r0, r5, #1
100142f2:	4185      	sbcs	r5, r0
100142f4:	0017      	movs	r7, r2
100142f6:	4325      	orrs	r5, r4
100142f8:	2400      	movs	r4, #0
100142fa:	e771      	b.n	100141e0 <__aeabi_dsub+0x58>
100142fc:	4642      	mov	r2, r8
100142fe:	4663      	mov	r3, ip
10014300:	431a      	orrs	r2, r3
10014302:	d100      	bne.n	10014306 <__aeabi_dsub+0x17e>
10014304:	e24c      	b.n	100147a0 <__aeabi_dsub+0x618>
10014306:	4667      	mov	r7, ip
10014308:	4645      	mov	r5, r8
1001430a:	076b      	lsls	r3, r5, #29
1001430c:	d000      	beq.n	10014310 <__aeabi_dsub+0x188>
1001430e:	e769      	b.n	100141e4 <__aeabi_dsub+0x5c>
10014310:	2301      	movs	r3, #1
10014312:	4651      	mov	r1, sl
10014314:	0778      	lsls	r0, r7, #29
10014316:	08ed      	lsrs	r5, r5, #3
10014318:	08fa      	lsrs	r2, r7, #3
1001431a:	400b      	ands	r3, r1
1001431c:	4305      	orrs	r5, r0
1001431e:	4973      	ldr	r1, [pc, #460]	; (100144ec <__aeabi_dsub+0x364>)
10014320:	428c      	cmp	r4, r1
10014322:	d038      	beq.n	10014396 <__aeabi_dsub+0x20e>
10014324:	0312      	lsls	r2, r2, #12
10014326:	0564      	lsls	r4, r4, #21
10014328:	0b12      	lsrs	r2, r2, #12
1001432a:	0d64      	lsrs	r4, r4, #21
1001432c:	e779      	b.n	10014222 <__aeabi_dsub+0x9a>
1001432e:	2e00      	cmp	r6, #0
10014330:	dc00      	bgt.n	10014334 <__aeabi_dsub+0x1ac>
10014332:	e09a      	b.n	1001446a <__aeabi_dsub+0x2e2>
10014334:	2a00      	cmp	r2, #0
10014336:	d047      	beq.n	100143c8 <__aeabi_dsub+0x240>
10014338:	4a6c      	ldr	r2, [pc, #432]	; (100144ec <__aeabi_dsub+0x364>)
1001433a:	4294      	cmp	r4, r2
1001433c:	d100      	bne.n	10014340 <__aeabi_dsub+0x1b8>
1001433e:	e74f      	b.n	100141e0 <__aeabi_dsub+0x58>
10014340:	2280      	movs	r2, #128	; 0x80
10014342:	0412      	lsls	r2, r2, #16
10014344:	4310      	orrs	r0, r2
10014346:	4662      	mov	r2, ip
10014348:	2a38      	cmp	r2, #56	; 0x38
1001434a:	dc00      	bgt.n	1001434e <__aeabi_dsub+0x1c6>
1001434c:	e108      	b.n	10014560 <__aeabi_dsub+0x3d8>
1001434e:	4301      	orrs	r1, r0
10014350:	1e48      	subs	r0, r1, #1
10014352:	4181      	sbcs	r1, r0
10014354:	2200      	movs	r2, #0
10014356:	b2c9      	uxtb	r1, r1
10014358:	1949      	adds	r1, r1, r5
1001435a:	19d2      	adds	r2, r2, r7
1001435c:	42a9      	cmp	r1, r5
1001435e:	41bf      	sbcs	r7, r7
10014360:	000d      	movs	r5, r1
10014362:	427f      	negs	r7, r7
10014364:	18bf      	adds	r7, r7, r2
10014366:	023a      	lsls	r2, r7, #8
10014368:	d400      	bmi.n	1001436c <__aeabi_dsub+0x1e4>
1001436a:	e142      	b.n	100145f2 <__aeabi_dsub+0x46a>
1001436c:	4a5f      	ldr	r2, [pc, #380]	; (100144ec <__aeabi_dsub+0x364>)
1001436e:	3401      	adds	r4, #1
10014370:	4294      	cmp	r4, r2
10014372:	d100      	bne.n	10014376 <__aeabi_dsub+0x1ee>
10014374:	e14e      	b.n	10014614 <__aeabi_dsub+0x48c>
10014376:	2001      	movs	r0, #1
10014378:	4a5d      	ldr	r2, [pc, #372]	; (100144f0 <__aeabi_dsub+0x368>)
1001437a:	0869      	lsrs	r1, r5, #1
1001437c:	403a      	ands	r2, r7
1001437e:	4028      	ands	r0, r5
10014380:	4308      	orrs	r0, r1
10014382:	07d5      	lsls	r5, r2, #31
10014384:	4305      	orrs	r5, r0
10014386:	0857      	lsrs	r7, r2, #1
10014388:	469a      	mov	sl, r3
1001438a:	e729      	b.n	100141e0 <__aeabi_dsub+0x58>
1001438c:	0006      	movs	r6, r0
1001438e:	430e      	orrs	r6, r1
10014390:	d000      	beq.n	10014394 <__aeabi_dsub+0x20c>
10014392:	e717      	b.n	100141c4 <__aeabi_dsub+0x3c>
10014394:	e714      	b.n	100141c0 <__aeabi_dsub+0x38>
10014396:	0029      	movs	r1, r5
10014398:	4311      	orrs	r1, r2
1001439a:	d100      	bne.n	1001439e <__aeabi_dsub+0x216>
1001439c:	e1f9      	b.n	10014792 <__aeabi_dsub+0x60a>
1001439e:	2180      	movs	r1, #128	; 0x80
100143a0:	0309      	lsls	r1, r1, #12
100143a2:	430a      	orrs	r2, r1
100143a4:	0312      	lsls	r2, r2, #12
100143a6:	0b12      	lsrs	r2, r2, #12
100143a8:	e73b      	b.n	10014222 <__aeabi_dsub+0x9a>
100143aa:	2301      	movs	r3, #1
100143ac:	425b      	negs	r3, r3
100143ae:	4698      	mov	r8, r3
100143b0:	44c4      	add	ip, r8
100143b2:	4663      	mov	r3, ip
100143b4:	2b00      	cmp	r3, #0
100143b6:	d172      	bne.n	1001449e <__aeabi_dsub+0x316>
100143b8:	1a69      	subs	r1, r5, r1
100143ba:	428d      	cmp	r5, r1
100143bc:	419b      	sbcs	r3, r3
100143be:	1a3f      	subs	r7, r7, r0
100143c0:	425b      	negs	r3, r3
100143c2:	1aff      	subs	r7, r7, r3
100143c4:	000d      	movs	r5, r1
100143c6:	e768      	b.n	1001429a <__aeabi_dsub+0x112>
100143c8:	0002      	movs	r2, r0
100143ca:	430a      	orrs	r2, r1
100143cc:	d100      	bne.n	100143d0 <__aeabi_dsub+0x248>
100143ce:	e707      	b.n	100141e0 <__aeabi_dsub+0x58>
100143d0:	2201      	movs	r2, #1
100143d2:	4252      	negs	r2, r2
100143d4:	4690      	mov	r8, r2
100143d6:	44c4      	add	ip, r8
100143d8:	4662      	mov	r2, ip
100143da:	2a00      	cmp	r2, #0
100143dc:	d000      	beq.n	100143e0 <__aeabi_dsub+0x258>
100143de:	e0e6      	b.n	100145ae <__aeabi_dsub+0x426>
100143e0:	1869      	adds	r1, r5, r1
100143e2:	42a9      	cmp	r1, r5
100143e4:	41b6      	sbcs	r6, r6
100143e6:	183f      	adds	r7, r7, r0
100143e8:	4276      	negs	r6, r6
100143ea:	19f7      	adds	r7, r6, r7
100143ec:	000d      	movs	r5, r1
100143ee:	e7ba      	b.n	10014366 <__aeabi_dsub+0x1de>
100143f0:	2e00      	cmp	r6, #0
100143f2:	d000      	beq.n	100143f6 <__aeabi_dsub+0x26e>
100143f4:	e080      	b.n	100144f8 <__aeabi_dsub+0x370>
100143f6:	1c62      	adds	r2, r4, #1
100143f8:	0552      	lsls	r2, r2, #21
100143fa:	0d52      	lsrs	r2, r2, #21
100143fc:	2a01      	cmp	r2, #1
100143fe:	dc00      	bgt.n	10014402 <__aeabi_dsub+0x27a>
10014400:	e0f9      	b.n	100145f6 <__aeabi_dsub+0x46e>
10014402:	1a6a      	subs	r2, r5, r1
10014404:	4691      	mov	r9, r2
10014406:	454d      	cmp	r5, r9
10014408:	41b6      	sbcs	r6, r6
1001440a:	1a3a      	subs	r2, r7, r0
1001440c:	4276      	negs	r6, r6
1001440e:	1b92      	subs	r2, r2, r6
10014410:	4690      	mov	r8, r2
10014412:	0212      	lsls	r2, r2, #8
10014414:	d400      	bmi.n	10014418 <__aeabi_dsub+0x290>
10014416:	e099      	b.n	1001454c <__aeabi_dsub+0x3c4>
10014418:	1b4d      	subs	r5, r1, r5
1001441a:	42a9      	cmp	r1, r5
1001441c:	4189      	sbcs	r1, r1
1001441e:	1bc7      	subs	r7, r0, r7
10014420:	4249      	negs	r1, r1
10014422:	1a7a      	subs	r2, r7, r1
10014424:	4690      	mov	r8, r2
10014426:	469a      	mov	sl, r3
10014428:	e73c      	b.n	100142a4 <__aeabi_dsub+0x11c>
1001442a:	4652      	mov	r2, sl
1001442c:	2301      	movs	r3, #1
1001442e:	2500      	movs	r5, #0
10014430:	4013      	ands	r3, r2
10014432:	2200      	movs	r2, #0
10014434:	e6f5      	b.n	10014222 <__aeabi_dsub+0x9a>
10014436:	0028      	movs	r0, r5
10014438:	f000 fa68 	bl	1001490c <__clzsi2>
1001443c:	3020      	adds	r0, #32
1001443e:	0003      	movs	r3, r0
10014440:	3b08      	subs	r3, #8
10014442:	2b1f      	cmp	r3, #31
10014444:	dc00      	bgt.n	10014448 <__aeabi_dsub+0x2c0>
10014446:	e739      	b.n	100142bc <__aeabi_dsub+0x134>
10014448:	002a      	movs	r2, r5
1001444a:	3828      	subs	r0, #40	; 0x28
1001444c:	4082      	lsls	r2, r0
1001444e:	2500      	movs	r5, #0
10014450:	429c      	cmp	r4, r3
10014452:	dc00      	bgt.n	10014456 <__aeabi_dsub+0x2ce>
10014454:	e73e      	b.n	100142d4 <__aeabi_dsub+0x14c>
10014456:	4f26      	ldr	r7, [pc, #152]	; (100144f0 <__aeabi_dsub+0x368>)
10014458:	1ae4      	subs	r4, r4, r3
1001445a:	4017      	ands	r7, r2
1001445c:	e6c0      	b.n	100141e0 <__aeabi_dsub+0x58>
1001445e:	4301      	orrs	r1, r0
10014460:	1e48      	subs	r0, r1, #1
10014462:	4181      	sbcs	r1, r0
10014464:	2200      	movs	r2, #0
10014466:	b2c9      	uxtb	r1, r1
10014468:	e710      	b.n	1001428c <__aeabi_dsub+0x104>
1001446a:	2e00      	cmp	r6, #0
1001446c:	d000      	beq.n	10014470 <__aeabi_dsub+0x2e8>
1001446e:	e0f1      	b.n	10014654 <__aeabi_dsub+0x4cc>
10014470:	1c62      	adds	r2, r4, #1
10014472:	4694      	mov	ip, r2
10014474:	0552      	lsls	r2, r2, #21
10014476:	0d52      	lsrs	r2, r2, #21
10014478:	2a01      	cmp	r2, #1
1001447a:	dc00      	bgt.n	1001447e <__aeabi_dsub+0x2f6>
1001447c:	e0a0      	b.n	100145c0 <__aeabi_dsub+0x438>
1001447e:	4a1b      	ldr	r2, [pc, #108]	; (100144ec <__aeabi_dsub+0x364>)
10014480:	4594      	cmp	ip, r2
10014482:	d100      	bne.n	10014486 <__aeabi_dsub+0x2fe>
10014484:	e0c5      	b.n	10014612 <__aeabi_dsub+0x48a>
10014486:	1869      	adds	r1, r5, r1
10014488:	42a9      	cmp	r1, r5
1001448a:	4192      	sbcs	r2, r2
1001448c:	183f      	adds	r7, r7, r0
1001448e:	4252      	negs	r2, r2
10014490:	19d2      	adds	r2, r2, r7
10014492:	0849      	lsrs	r1, r1, #1
10014494:	07d5      	lsls	r5, r2, #31
10014496:	430d      	orrs	r5, r1
10014498:	0857      	lsrs	r7, r2, #1
1001449a:	4664      	mov	r4, ip
1001449c:	e6a0      	b.n	100141e0 <__aeabi_dsub+0x58>
1001449e:	4b13      	ldr	r3, [pc, #76]	; (100144ec <__aeabi_dsub+0x364>)
100144a0:	429c      	cmp	r4, r3
100144a2:	d000      	beq.n	100144a6 <__aeabi_dsub+0x31e>
100144a4:	e6d9      	b.n	1001425a <__aeabi_dsub+0xd2>
100144a6:	e69b      	b.n	100141e0 <__aeabi_dsub+0x58>
100144a8:	0011      	movs	r1, r2
100144aa:	3c1f      	subs	r4, #31
100144ac:	40e1      	lsrs	r1, r4
100144ae:	000c      	movs	r4, r1
100144b0:	2b20      	cmp	r3, #32
100144b2:	d100      	bne.n	100144b6 <__aeabi_dsub+0x32e>
100144b4:	e080      	b.n	100145b8 <__aeabi_dsub+0x430>
100144b6:	2140      	movs	r1, #64	; 0x40
100144b8:	1acb      	subs	r3, r1, r3
100144ba:	409a      	lsls	r2, r3
100144bc:	4315      	orrs	r5, r2
100144be:	1e6a      	subs	r2, r5, #1
100144c0:	4195      	sbcs	r5, r2
100144c2:	2700      	movs	r7, #0
100144c4:	4325      	orrs	r5, r4
100144c6:	2400      	movs	r4, #0
100144c8:	e71f      	b.n	1001430a <__aeabi_dsub+0x182>
100144ca:	4663      	mov	r3, ip
100144cc:	0002      	movs	r2, r0
100144ce:	3b20      	subs	r3, #32
100144d0:	40da      	lsrs	r2, r3
100144d2:	4663      	mov	r3, ip
100144d4:	2b20      	cmp	r3, #32
100144d6:	d071      	beq.n	100145bc <__aeabi_dsub+0x434>
100144d8:	2340      	movs	r3, #64	; 0x40
100144da:	4666      	mov	r6, ip
100144dc:	1b9b      	subs	r3, r3, r6
100144de:	4098      	lsls	r0, r3
100144e0:	4301      	orrs	r1, r0
100144e2:	1e48      	subs	r0, r1, #1
100144e4:	4181      	sbcs	r1, r0
100144e6:	4311      	orrs	r1, r2
100144e8:	2200      	movs	r2, #0
100144ea:	e6cf      	b.n	1001428c <__aeabi_dsub+0x104>
100144ec:	000007ff 	.word	0x000007ff
100144f0:	ff7fffff 	.word	0xff7fffff
100144f4:	800fffff 	.word	0x800fffff
100144f8:	2c00      	cmp	r4, #0
100144fa:	d048      	beq.n	1001458e <__aeabi_dsub+0x406>
100144fc:	4cca      	ldr	r4, [pc, #808]	; (10014828 <__aeabi_dsub+0x6a0>)
100144fe:	42a2      	cmp	r2, r4
10014500:	d100      	bne.n	10014504 <__aeabi_dsub+0x37c>
10014502:	e0a2      	b.n	1001464a <__aeabi_dsub+0x4c2>
10014504:	4274      	negs	r4, r6
10014506:	46a1      	mov	r9, r4
10014508:	2480      	movs	r4, #128	; 0x80
1001450a:	0424      	lsls	r4, r4, #16
1001450c:	4327      	orrs	r7, r4
1001450e:	464c      	mov	r4, r9
10014510:	2c38      	cmp	r4, #56	; 0x38
10014512:	dd00      	ble.n	10014516 <__aeabi_dsub+0x38e>
10014514:	e0db      	b.n	100146ce <__aeabi_dsub+0x546>
10014516:	2c1f      	cmp	r4, #31
10014518:	dd00      	ble.n	1001451c <__aeabi_dsub+0x394>
1001451a:	e144      	b.n	100147a6 <__aeabi_dsub+0x61e>
1001451c:	464e      	mov	r6, r9
1001451e:	2420      	movs	r4, #32
10014520:	1ba4      	subs	r4, r4, r6
10014522:	003e      	movs	r6, r7
10014524:	40a6      	lsls	r6, r4
10014526:	46a2      	mov	sl, r4
10014528:	46b0      	mov	r8, r6
1001452a:	464c      	mov	r4, r9
1001452c:	002e      	movs	r6, r5
1001452e:	40e6      	lsrs	r6, r4
10014530:	46b4      	mov	ip, r6
10014532:	4646      	mov	r6, r8
10014534:	4664      	mov	r4, ip
10014536:	4326      	orrs	r6, r4
10014538:	4654      	mov	r4, sl
1001453a:	40a5      	lsls	r5, r4
1001453c:	1e6c      	subs	r4, r5, #1
1001453e:	41a5      	sbcs	r5, r4
10014540:	0034      	movs	r4, r6
10014542:	432c      	orrs	r4, r5
10014544:	464d      	mov	r5, r9
10014546:	40ef      	lsrs	r7, r5
10014548:	1b0d      	subs	r5, r1, r4
1001454a:	e028      	b.n	1001459e <__aeabi_dsub+0x416>
1001454c:	464a      	mov	r2, r9
1001454e:	4643      	mov	r3, r8
10014550:	464d      	mov	r5, r9
10014552:	431a      	orrs	r2, r3
10014554:	d000      	beq.n	10014558 <__aeabi_dsub+0x3d0>
10014556:	e6a5      	b.n	100142a4 <__aeabi_dsub+0x11c>
10014558:	2300      	movs	r3, #0
1001455a:	2400      	movs	r4, #0
1001455c:	2500      	movs	r5, #0
1001455e:	e6de      	b.n	1001431e <__aeabi_dsub+0x196>
10014560:	2a1f      	cmp	r2, #31
10014562:	dc5a      	bgt.n	1001461a <__aeabi_dsub+0x492>
10014564:	4666      	mov	r6, ip
10014566:	2220      	movs	r2, #32
10014568:	1b92      	subs	r2, r2, r6
1001456a:	0006      	movs	r6, r0
1001456c:	4096      	lsls	r6, r2
1001456e:	4691      	mov	r9, r2
10014570:	46b0      	mov	r8, r6
10014572:	4662      	mov	r2, ip
10014574:	000e      	movs	r6, r1
10014576:	40d6      	lsrs	r6, r2
10014578:	4642      	mov	r2, r8
1001457a:	4316      	orrs	r6, r2
1001457c:	464a      	mov	r2, r9
1001457e:	4091      	lsls	r1, r2
10014580:	1e4a      	subs	r2, r1, #1
10014582:	4191      	sbcs	r1, r2
10014584:	0002      	movs	r2, r0
10014586:	4660      	mov	r0, ip
10014588:	4331      	orrs	r1, r6
1001458a:	40c2      	lsrs	r2, r0
1001458c:	e6e4      	b.n	10014358 <__aeabi_dsub+0x1d0>
1001458e:	003c      	movs	r4, r7
10014590:	432c      	orrs	r4, r5
10014592:	d05a      	beq.n	1001464a <__aeabi_dsub+0x4c2>
10014594:	43f4      	mvns	r4, r6
10014596:	46a1      	mov	r9, r4
10014598:	2c00      	cmp	r4, #0
1001459a:	d152      	bne.n	10014642 <__aeabi_dsub+0x4ba>
1001459c:	1b4d      	subs	r5, r1, r5
1001459e:	42a9      	cmp	r1, r5
100145a0:	4189      	sbcs	r1, r1
100145a2:	1bc7      	subs	r7, r0, r7
100145a4:	4249      	negs	r1, r1
100145a6:	1a7f      	subs	r7, r7, r1
100145a8:	0014      	movs	r4, r2
100145aa:	469a      	mov	sl, r3
100145ac:	e675      	b.n	1001429a <__aeabi_dsub+0x112>
100145ae:	4a9e      	ldr	r2, [pc, #632]	; (10014828 <__aeabi_dsub+0x6a0>)
100145b0:	4294      	cmp	r4, r2
100145b2:	d000      	beq.n	100145b6 <__aeabi_dsub+0x42e>
100145b4:	e6c7      	b.n	10014346 <__aeabi_dsub+0x1be>
100145b6:	e613      	b.n	100141e0 <__aeabi_dsub+0x58>
100145b8:	2200      	movs	r2, #0
100145ba:	e77f      	b.n	100144bc <__aeabi_dsub+0x334>
100145bc:	2000      	movs	r0, #0
100145be:	e78f      	b.n	100144e0 <__aeabi_dsub+0x358>
100145c0:	2c00      	cmp	r4, #0
100145c2:	d000      	beq.n	100145c6 <__aeabi_dsub+0x43e>
100145c4:	e0c8      	b.n	10014758 <__aeabi_dsub+0x5d0>
100145c6:	003b      	movs	r3, r7
100145c8:	432b      	orrs	r3, r5
100145ca:	d100      	bne.n	100145ce <__aeabi_dsub+0x446>
100145cc:	e10f      	b.n	100147ee <__aeabi_dsub+0x666>
100145ce:	0003      	movs	r3, r0
100145d0:	430b      	orrs	r3, r1
100145d2:	d100      	bne.n	100145d6 <__aeabi_dsub+0x44e>
100145d4:	e604      	b.n	100141e0 <__aeabi_dsub+0x58>
100145d6:	1869      	adds	r1, r5, r1
100145d8:	42a9      	cmp	r1, r5
100145da:	419b      	sbcs	r3, r3
100145dc:	183f      	adds	r7, r7, r0
100145de:	425b      	negs	r3, r3
100145e0:	19df      	adds	r7, r3, r7
100145e2:	023b      	lsls	r3, r7, #8
100145e4:	d400      	bmi.n	100145e8 <__aeabi_dsub+0x460>
100145e6:	e11a      	b.n	1001481e <__aeabi_dsub+0x696>
100145e8:	4b90      	ldr	r3, [pc, #576]	; (1001482c <__aeabi_dsub+0x6a4>)
100145ea:	000d      	movs	r5, r1
100145ec:	401f      	ands	r7, r3
100145ee:	4664      	mov	r4, ip
100145f0:	e5f6      	b.n	100141e0 <__aeabi_dsub+0x58>
100145f2:	469a      	mov	sl, r3
100145f4:	e689      	b.n	1001430a <__aeabi_dsub+0x182>
100145f6:	003a      	movs	r2, r7
100145f8:	432a      	orrs	r2, r5
100145fa:	2c00      	cmp	r4, #0
100145fc:	d15c      	bne.n	100146b8 <__aeabi_dsub+0x530>
100145fe:	2a00      	cmp	r2, #0
10014600:	d175      	bne.n	100146ee <__aeabi_dsub+0x566>
10014602:	0002      	movs	r2, r0
10014604:	430a      	orrs	r2, r1
10014606:	d100      	bne.n	1001460a <__aeabi_dsub+0x482>
10014608:	e0ca      	b.n	100147a0 <__aeabi_dsub+0x618>
1001460a:	0007      	movs	r7, r0
1001460c:	000d      	movs	r5, r1
1001460e:	469a      	mov	sl, r3
10014610:	e5e6      	b.n	100141e0 <__aeabi_dsub+0x58>
10014612:	4664      	mov	r4, ip
10014614:	2200      	movs	r2, #0
10014616:	2500      	movs	r5, #0
10014618:	e681      	b.n	1001431e <__aeabi_dsub+0x196>
1001461a:	4662      	mov	r2, ip
1001461c:	0006      	movs	r6, r0
1001461e:	3a20      	subs	r2, #32
10014620:	40d6      	lsrs	r6, r2
10014622:	4662      	mov	r2, ip
10014624:	46b0      	mov	r8, r6
10014626:	2a20      	cmp	r2, #32
10014628:	d100      	bne.n	1001462c <__aeabi_dsub+0x4a4>
1001462a:	e0b7      	b.n	1001479c <__aeabi_dsub+0x614>
1001462c:	2240      	movs	r2, #64	; 0x40
1001462e:	4666      	mov	r6, ip
10014630:	1b92      	subs	r2, r2, r6
10014632:	4090      	lsls	r0, r2
10014634:	4301      	orrs	r1, r0
10014636:	4642      	mov	r2, r8
10014638:	1e48      	subs	r0, r1, #1
1001463a:	4181      	sbcs	r1, r0
1001463c:	4311      	orrs	r1, r2
1001463e:	2200      	movs	r2, #0
10014640:	e68a      	b.n	10014358 <__aeabi_dsub+0x1d0>
10014642:	4c79      	ldr	r4, [pc, #484]	; (10014828 <__aeabi_dsub+0x6a0>)
10014644:	42a2      	cmp	r2, r4
10014646:	d000      	beq.n	1001464a <__aeabi_dsub+0x4c2>
10014648:	e761      	b.n	1001450e <__aeabi_dsub+0x386>
1001464a:	0007      	movs	r7, r0
1001464c:	000d      	movs	r5, r1
1001464e:	0014      	movs	r4, r2
10014650:	469a      	mov	sl, r3
10014652:	e5c5      	b.n	100141e0 <__aeabi_dsub+0x58>
10014654:	2c00      	cmp	r4, #0
10014656:	d141      	bne.n	100146dc <__aeabi_dsub+0x554>
10014658:	003c      	movs	r4, r7
1001465a:	432c      	orrs	r4, r5
1001465c:	d078      	beq.n	10014750 <__aeabi_dsub+0x5c8>
1001465e:	43f4      	mvns	r4, r6
10014660:	46a1      	mov	r9, r4
10014662:	2c00      	cmp	r4, #0
10014664:	d020      	beq.n	100146a8 <__aeabi_dsub+0x520>
10014666:	4c70      	ldr	r4, [pc, #448]	; (10014828 <__aeabi_dsub+0x6a0>)
10014668:	42a2      	cmp	r2, r4
1001466a:	d071      	beq.n	10014750 <__aeabi_dsub+0x5c8>
1001466c:	464c      	mov	r4, r9
1001466e:	2c38      	cmp	r4, #56	; 0x38
10014670:	dd00      	ble.n	10014674 <__aeabi_dsub+0x4ec>
10014672:	e0b2      	b.n	100147da <__aeabi_dsub+0x652>
10014674:	2c1f      	cmp	r4, #31
10014676:	dd00      	ble.n	1001467a <__aeabi_dsub+0x4f2>
10014678:	e0bc      	b.n	100147f4 <__aeabi_dsub+0x66c>
1001467a:	2620      	movs	r6, #32
1001467c:	1b34      	subs	r4, r6, r4
1001467e:	46a2      	mov	sl, r4
10014680:	003c      	movs	r4, r7
10014682:	4656      	mov	r6, sl
10014684:	40b4      	lsls	r4, r6
10014686:	464e      	mov	r6, r9
10014688:	46a0      	mov	r8, r4
1001468a:	002c      	movs	r4, r5
1001468c:	40f4      	lsrs	r4, r6
1001468e:	46a4      	mov	ip, r4
10014690:	4644      	mov	r4, r8
10014692:	4666      	mov	r6, ip
10014694:	4334      	orrs	r4, r6
10014696:	46a4      	mov	ip, r4
10014698:	4654      	mov	r4, sl
1001469a:	40a5      	lsls	r5, r4
1001469c:	4664      	mov	r4, ip
1001469e:	1e6e      	subs	r6, r5, #1
100146a0:	41b5      	sbcs	r5, r6
100146a2:	4325      	orrs	r5, r4
100146a4:	464c      	mov	r4, r9
100146a6:	40e7      	lsrs	r7, r4
100146a8:	186d      	adds	r5, r5, r1
100146aa:	428d      	cmp	r5, r1
100146ac:	4189      	sbcs	r1, r1
100146ae:	183f      	adds	r7, r7, r0
100146b0:	4249      	negs	r1, r1
100146b2:	19cf      	adds	r7, r1, r7
100146b4:	0014      	movs	r4, r2
100146b6:	e656      	b.n	10014366 <__aeabi_dsub+0x1de>
100146b8:	2a00      	cmp	r2, #0
100146ba:	d12f      	bne.n	1001471c <__aeabi_dsub+0x594>
100146bc:	0002      	movs	r2, r0
100146be:	430a      	orrs	r2, r1
100146c0:	d100      	bne.n	100146c4 <__aeabi_dsub+0x53c>
100146c2:	e084      	b.n	100147ce <__aeabi_dsub+0x646>
100146c4:	0007      	movs	r7, r0
100146c6:	000d      	movs	r5, r1
100146c8:	469a      	mov	sl, r3
100146ca:	4c57      	ldr	r4, [pc, #348]	; (10014828 <__aeabi_dsub+0x6a0>)
100146cc:	e588      	b.n	100141e0 <__aeabi_dsub+0x58>
100146ce:	433d      	orrs	r5, r7
100146d0:	1e6f      	subs	r7, r5, #1
100146d2:	41bd      	sbcs	r5, r7
100146d4:	b2ec      	uxtb	r4, r5
100146d6:	2700      	movs	r7, #0
100146d8:	1b0d      	subs	r5, r1, r4
100146da:	e760      	b.n	1001459e <__aeabi_dsub+0x416>
100146dc:	4c52      	ldr	r4, [pc, #328]	; (10014828 <__aeabi_dsub+0x6a0>)
100146de:	42a2      	cmp	r2, r4
100146e0:	d036      	beq.n	10014750 <__aeabi_dsub+0x5c8>
100146e2:	4274      	negs	r4, r6
100146e4:	2680      	movs	r6, #128	; 0x80
100146e6:	0436      	lsls	r6, r6, #16
100146e8:	46a1      	mov	r9, r4
100146ea:	4337      	orrs	r7, r6
100146ec:	e7be      	b.n	1001466c <__aeabi_dsub+0x4e4>
100146ee:	0002      	movs	r2, r0
100146f0:	430a      	orrs	r2, r1
100146f2:	d100      	bne.n	100146f6 <__aeabi_dsub+0x56e>
100146f4:	e574      	b.n	100141e0 <__aeabi_dsub+0x58>
100146f6:	1a6a      	subs	r2, r5, r1
100146f8:	4690      	mov	r8, r2
100146fa:	4545      	cmp	r5, r8
100146fc:	41b6      	sbcs	r6, r6
100146fe:	1a3a      	subs	r2, r7, r0
10014700:	4276      	negs	r6, r6
10014702:	1b92      	subs	r2, r2, r6
10014704:	4694      	mov	ip, r2
10014706:	0212      	lsls	r2, r2, #8
10014708:	d400      	bmi.n	1001470c <__aeabi_dsub+0x584>
1001470a:	e5f7      	b.n	100142fc <__aeabi_dsub+0x174>
1001470c:	1b4d      	subs	r5, r1, r5
1001470e:	42a9      	cmp	r1, r5
10014710:	4189      	sbcs	r1, r1
10014712:	1bc7      	subs	r7, r0, r7
10014714:	4249      	negs	r1, r1
10014716:	1a7f      	subs	r7, r7, r1
10014718:	469a      	mov	sl, r3
1001471a:	e561      	b.n	100141e0 <__aeabi_dsub+0x58>
1001471c:	0002      	movs	r2, r0
1001471e:	430a      	orrs	r2, r1
10014720:	d03a      	beq.n	10014798 <__aeabi_dsub+0x610>
10014722:	08ed      	lsrs	r5, r5, #3
10014724:	077c      	lsls	r4, r7, #29
10014726:	432c      	orrs	r4, r5
10014728:	2580      	movs	r5, #128	; 0x80
1001472a:	08fa      	lsrs	r2, r7, #3
1001472c:	032d      	lsls	r5, r5, #12
1001472e:	422a      	tst	r2, r5
10014730:	d008      	beq.n	10014744 <__aeabi_dsub+0x5bc>
10014732:	08c7      	lsrs	r7, r0, #3
10014734:	422f      	tst	r7, r5
10014736:	d105      	bne.n	10014744 <__aeabi_dsub+0x5bc>
10014738:	0745      	lsls	r5, r0, #29
1001473a:	002c      	movs	r4, r5
1001473c:	003a      	movs	r2, r7
1001473e:	469a      	mov	sl, r3
10014740:	08c9      	lsrs	r1, r1, #3
10014742:	430c      	orrs	r4, r1
10014744:	0f67      	lsrs	r7, r4, #29
10014746:	00d2      	lsls	r2, r2, #3
10014748:	00e5      	lsls	r5, r4, #3
1001474a:	4317      	orrs	r7, r2
1001474c:	4c36      	ldr	r4, [pc, #216]	; (10014828 <__aeabi_dsub+0x6a0>)
1001474e:	e547      	b.n	100141e0 <__aeabi_dsub+0x58>
10014750:	0007      	movs	r7, r0
10014752:	000d      	movs	r5, r1
10014754:	0014      	movs	r4, r2
10014756:	e543      	b.n	100141e0 <__aeabi_dsub+0x58>
10014758:	003a      	movs	r2, r7
1001475a:	432a      	orrs	r2, r5
1001475c:	d043      	beq.n	100147e6 <__aeabi_dsub+0x65e>
1001475e:	0002      	movs	r2, r0
10014760:	430a      	orrs	r2, r1
10014762:	d019      	beq.n	10014798 <__aeabi_dsub+0x610>
10014764:	08ed      	lsrs	r5, r5, #3
10014766:	077c      	lsls	r4, r7, #29
10014768:	432c      	orrs	r4, r5
1001476a:	2580      	movs	r5, #128	; 0x80
1001476c:	08fa      	lsrs	r2, r7, #3
1001476e:	032d      	lsls	r5, r5, #12
10014770:	422a      	tst	r2, r5
10014772:	d007      	beq.n	10014784 <__aeabi_dsub+0x5fc>
10014774:	08c6      	lsrs	r6, r0, #3
10014776:	422e      	tst	r6, r5
10014778:	d104      	bne.n	10014784 <__aeabi_dsub+0x5fc>
1001477a:	0747      	lsls	r7, r0, #29
1001477c:	003c      	movs	r4, r7
1001477e:	0032      	movs	r2, r6
10014780:	08c9      	lsrs	r1, r1, #3
10014782:	430c      	orrs	r4, r1
10014784:	00d7      	lsls	r7, r2, #3
10014786:	0f62      	lsrs	r2, r4, #29
10014788:	00e5      	lsls	r5, r4, #3
1001478a:	4317      	orrs	r7, r2
1001478c:	469a      	mov	sl, r3
1001478e:	4c26      	ldr	r4, [pc, #152]	; (10014828 <__aeabi_dsub+0x6a0>)
10014790:	e526      	b.n	100141e0 <__aeabi_dsub+0x58>
10014792:	2200      	movs	r2, #0
10014794:	2500      	movs	r5, #0
10014796:	e544      	b.n	10014222 <__aeabi_dsub+0x9a>
10014798:	4c23      	ldr	r4, [pc, #140]	; (10014828 <__aeabi_dsub+0x6a0>)
1001479a:	e521      	b.n	100141e0 <__aeabi_dsub+0x58>
1001479c:	2000      	movs	r0, #0
1001479e:	e749      	b.n	10014634 <__aeabi_dsub+0x4ac>
100147a0:	2300      	movs	r3, #0
100147a2:	2500      	movs	r5, #0
100147a4:	e5bb      	b.n	1001431e <__aeabi_dsub+0x196>
100147a6:	464c      	mov	r4, r9
100147a8:	003e      	movs	r6, r7
100147aa:	3c20      	subs	r4, #32
100147ac:	40e6      	lsrs	r6, r4
100147ae:	464c      	mov	r4, r9
100147b0:	46b4      	mov	ip, r6
100147b2:	2c20      	cmp	r4, #32
100147b4:	d031      	beq.n	1001481a <__aeabi_dsub+0x692>
100147b6:	2440      	movs	r4, #64	; 0x40
100147b8:	464e      	mov	r6, r9
100147ba:	1ba6      	subs	r6, r4, r6
100147bc:	40b7      	lsls	r7, r6
100147be:	433d      	orrs	r5, r7
100147c0:	1e6c      	subs	r4, r5, #1
100147c2:	41a5      	sbcs	r5, r4
100147c4:	4664      	mov	r4, ip
100147c6:	432c      	orrs	r4, r5
100147c8:	2700      	movs	r7, #0
100147ca:	1b0d      	subs	r5, r1, r4
100147cc:	e6e7      	b.n	1001459e <__aeabi_dsub+0x416>
100147ce:	2280      	movs	r2, #128	; 0x80
100147d0:	2300      	movs	r3, #0
100147d2:	0312      	lsls	r2, r2, #12
100147d4:	4c14      	ldr	r4, [pc, #80]	; (10014828 <__aeabi_dsub+0x6a0>)
100147d6:	2500      	movs	r5, #0
100147d8:	e5a1      	b.n	1001431e <__aeabi_dsub+0x196>
100147da:	433d      	orrs	r5, r7
100147dc:	1e6f      	subs	r7, r5, #1
100147de:	41bd      	sbcs	r5, r7
100147e0:	2700      	movs	r7, #0
100147e2:	b2ed      	uxtb	r5, r5
100147e4:	e760      	b.n	100146a8 <__aeabi_dsub+0x520>
100147e6:	0007      	movs	r7, r0
100147e8:	000d      	movs	r5, r1
100147ea:	4c0f      	ldr	r4, [pc, #60]	; (10014828 <__aeabi_dsub+0x6a0>)
100147ec:	e4f8      	b.n	100141e0 <__aeabi_dsub+0x58>
100147ee:	0007      	movs	r7, r0
100147f0:	000d      	movs	r5, r1
100147f2:	e4f5      	b.n	100141e0 <__aeabi_dsub+0x58>
100147f4:	464e      	mov	r6, r9
100147f6:	003c      	movs	r4, r7
100147f8:	3e20      	subs	r6, #32
100147fa:	40f4      	lsrs	r4, r6
100147fc:	46a0      	mov	r8, r4
100147fe:	464c      	mov	r4, r9
10014800:	2c20      	cmp	r4, #32
10014802:	d00e      	beq.n	10014822 <__aeabi_dsub+0x69a>
10014804:	2440      	movs	r4, #64	; 0x40
10014806:	464e      	mov	r6, r9
10014808:	1ba4      	subs	r4, r4, r6
1001480a:	40a7      	lsls	r7, r4
1001480c:	433d      	orrs	r5, r7
1001480e:	1e6f      	subs	r7, r5, #1
10014810:	41bd      	sbcs	r5, r7
10014812:	4644      	mov	r4, r8
10014814:	2700      	movs	r7, #0
10014816:	4325      	orrs	r5, r4
10014818:	e746      	b.n	100146a8 <__aeabi_dsub+0x520>
1001481a:	2700      	movs	r7, #0
1001481c:	e7cf      	b.n	100147be <__aeabi_dsub+0x636>
1001481e:	000d      	movs	r5, r1
10014820:	e573      	b.n	1001430a <__aeabi_dsub+0x182>
10014822:	2700      	movs	r7, #0
10014824:	e7f2      	b.n	1001480c <__aeabi_dsub+0x684>
10014826:	46c0      	nop			; (mov r8, r8)
10014828:	000007ff 	.word	0x000007ff
1001482c:	ff7fffff 	.word	0xff7fffff

10014830 <__aeabi_d2iz>:
10014830:	030b      	lsls	r3, r1, #12
10014832:	b530      	push	{r4, r5, lr}
10014834:	4d13      	ldr	r5, [pc, #76]	; (10014884 <__aeabi_d2iz+0x54>)
10014836:	0b1a      	lsrs	r2, r3, #12
10014838:	004b      	lsls	r3, r1, #1
1001483a:	0d5b      	lsrs	r3, r3, #21
1001483c:	0fc9      	lsrs	r1, r1, #31
1001483e:	2400      	movs	r4, #0
10014840:	42ab      	cmp	r3, r5
10014842:	dd11      	ble.n	10014868 <__aeabi_d2iz+0x38>
10014844:	4c10      	ldr	r4, [pc, #64]	; (10014888 <__aeabi_d2iz+0x58>)
10014846:	42a3      	cmp	r3, r4
10014848:	dc10      	bgt.n	1001486c <__aeabi_d2iz+0x3c>
1001484a:	2480      	movs	r4, #128	; 0x80
1001484c:	0364      	lsls	r4, r4, #13
1001484e:	4322      	orrs	r2, r4
10014850:	4c0e      	ldr	r4, [pc, #56]	; (1001488c <__aeabi_d2iz+0x5c>)
10014852:	1ae4      	subs	r4, r4, r3
10014854:	2c1f      	cmp	r4, #31
10014856:	dd0c      	ble.n	10014872 <__aeabi_d2iz+0x42>
10014858:	480d      	ldr	r0, [pc, #52]	; (10014890 <__aeabi_d2iz+0x60>)
1001485a:	1ac3      	subs	r3, r0, r3
1001485c:	40da      	lsrs	r2, r3
1001485e:	0013      	movs	r3, r2
10014860:	425c      	negs	r4, r3
10014862:	2900      	cmp	r1, #0
10014864:	d100      	bne.n	10014868 <__aeabi_d2iz+0x38>
10014866:	001c      	movs	r4, r3
10014868:	0020      	movs	r0, r4
1001486a:	bd30      	pop	{r4, r5, pc}
1001486c:	4b09      	ldr	r3, [pc, #36]	; (10014894 <__aeabi_d2iz+0x64>)
1001486e:	18cc      	adds	r4, r1, r3
10014870:	e7fa      	b.n	10014868 <__aeabi_d2iz+0x38>
10014872:	40e0      	lsrs	r0, r4
10014874:	4c08      	ldr	r4, [pc, #32]	; (10014898 <__aeabi_d2iz+0x68>)
10014876:	46a4      	mov	ip, r4
10014878:	4463      	add	r3, ip
1001487a:	409a      	lsls	r2, r3
1001487c:	0013      	movs	r3, r2
1001487e:	4303      	orrs	r3, r0
10014880:	e7ee      	b.n	10014860 <__aeabi_d2iz+0x30>
10014882:	46c0      	nop			; (mov r8, r8)
10014884:	000003fe 	.word	0x000003fe
10014888:	0000041d 	.word	0x0000041d
1001488c:	00000433 	.word	0x00000433
10014890:	00000413 	.word	0x00000413
10014894:	7fffffff 	.word	0x7fffffff
10014898:	fffffbed 	.word	0xfffffbed

1001489c <__aeabi_ui2d>:
1001489c:	b570      	push	{r4, r5, r6, lr}
1001489e:	1e05      	subs	r5, r0, #0
100148a0:	d028      	beq.n	100148f4 <__aeabi_ui2d+0x58>
100148a2:	f000 f833 	bl	1001490c <__clzsi2>
100148a6:	4b15      	ldr	r3, [pc, #84]	; (100148fc <__aeabi_ui2d+0x60>)
100148a8:	4a15      	ldr	r2, [pc, #84]	; (10014900 <__aeabi_ui2d+0x64>)
100148aa:	1a1b      	subs	r3, r3, r0
100148ac:	1ad2      	subs	r2, r2, r3
100148ae:	2a1f      	cmp	r2, #31
100148b0:	dd16      	ble.n	100148e0 <__aeabi_ui2d+0x44>
100148b2:	002c      	movs	r4, r5
100148b4:	4a13      	ldr	r2, [pc, #76]	; (10014904 <__aeabi_ui2d+0x68>)
100148b6:	2500      	movs	r5, #0
100148b8:	1ad2      	subs	r2, r2, r3
100148ba:	4094      	lsls	r4, r2
100148bc:	055a      	lsls	r2, r3, #21
100148be:	0324      	lsls	r4, r4, #12
100148c0:	0b24      	lsrs	r4, r4, #12
100148c2:	0d52      	lsrs	r2, r2, #21
100148c4:	2100      	movs	r1, #0
100148c6:	0324      	lsls	r4, r4, #12
100148c8:	0d0b      	lsrs	r3, r1, #20
100148ca:	0b24      	lsrs	r4, r4, #12
100148cc:	051b      	lsls	r3, r3, #20
100148ce:	4323      	orrs	r3, r4
100148d0:	4c0d      	ldr	r4, [pc, #52]	; (10014908 <__aeabi_ui2d+0x6c>)
100148d2:	0512      	lsls	r2, r2, #20
100148d4:	4023      	ands	r3, r4
100148d6:	4313      	orrs	r3, r2
100148d8:	005b      	lsls	r3, r3, #1
100148da:	0028      	movs	r0, r5
100148dc:	0859      	lsrs	r1, r3, #1
100148de:	bd70      	pop	{r4, r5, r6, pc}
100148e0:	210b      	movs	r1, #11
100148e2:	002c      	movs	r4, r5
100148e4:	1a08      	subs	r0, r1, r0
100148e6:	40c4      	lsrs	r4, r0
100148e8:	4095      	lsls	r5, r2
100148ea:	0324      	lsls	r4, r4, #12
100148ec:	055a      	lsls	r2, r3, #21
100148ee:	0b24      	lsrs	r4, r4, #12
100148f0:	0d52      	lsrs	r2, r2, #21
100148f2:	e7e7      	b.n	100148c4 <__aeabi_ui2d+0x28>
100148f4:	2200      	movs	r2, #0
100148f6:	2400      	movs	r4, #0
100148f8:	e7e4      	b.n	100148c4 <__aeabi_ui2d+0x28>
100148fa:	46c0      	nop			; (mov r8, r8)
100148fc:	0000041e 	.word	0x0000041e
10014900:	00000433 	.word	0x00000433
10014904:	00000413 	.word	0x00000413
10014908:	800fffff 	.word	0x800fffff

1001490c <__clzsi2>:
1001490c:	211c      	movs	r1, #28
1001490e:	2301      	movs	r3, #1
10014910:	041b      	lsls	r3, r3, #16
10014912:	4298      	cmp	r0, r3
10014914:	d301      	bcc.n	1001491a <__clzsi2+0xe>
10014916:	0c00      	lsrs	r0, r0, #16
10014918:	3910      	subs	r1, #16
1001491a:	0a1b      	lsrs	r3, r3, #8
1001491c:	4298      	cmp	r0, r3
1001491e:	d301      	bcc.n	10014924 <__clzsi2+0x18>
10014920:	0a00      	lsrs	r0, r0, #8
10014922:	3908      	subs	r1, #8
10014924:	091b      	lsrs	r3, r3, #4
10014926:	4298      	cmp	r0, r3
10014928:	d301      	bcc.n	1001492e <__clzsi2+0x22>
1001492a:	0900      	lsrs	r0, r0, #4
1001492c:	3904      	subs	r1, #4
1001492e:	a202      	add	r2, pc, #8	; (adr r2, 10014938 <__clzsi2+0x2c>)
10014930:	5c10      	ldrb	r0, [r2, r0]
10014932:	1840      	adds	r0, r0, r1
10014934:	4770      	bx	lr
10014936:	46c0      	nop			; (mov r8, r8)
10014938:	02020304 	.word	0x02020304
1001493c:	01010101 	.word	0x01010101
	...

10014948 <__libc_init_array>:
10014948:	4b0e      	ldr	r3, [pc, #56]	; (10014984 <__libc_init_array+0x3c>)
1001494a:	b570      	push	{r4, r5, r6, lr}
1001494c:	2500      	movs	r5, #0
1001494e:	001e      	movs	r6, r3
10014950:	4c0d      	ldr	r4, [pc, #52]	; (10014988 <__libc_init_array+0x40>)
10014952:	1ae4      	subs	r4, r4, r3
10014954:	10a4      	asrs	r4, r4, #2
10014956:	42a5      	cmp	r5, r4
10014958:	d004      	beq.n	10014964 <__libc_init_array+0x1c>
1001495a:	00ab      	lsls	r3, r5, #2
1001495c:	58f3      	ldr	r3, [r6, r3]
1001495e:	4798      	blx	r3
10014960:	3501      	adds	r5, #1
10014962:	e7f8      	b.n	10014956 <__libc_init_array+0xe>
10014964:	f003 f996 	bl	10017c94 <_init>
10014968:	4b08      	ldr	r3, [pc, #32]	; (1001498c <__libc_init_array+0x44>)
1001496a:	2500      	movs	r5, #0
1001496c:	001e      	movs	r6, r3
1001496e:	4c08      	ldr	r4, [pc, #32]	; (10014990 <__libc_init_array+0x48>)
10014970:	1ae4      	subs	r4, r4, r3
10014972:	10a4      	asrs	r4, r4, #2
10014974:	42a5      	cmp	r5, r4
10014976:	d004      	beq.n	10014982 <__libc_init_array+0x3a>
10014978:	00ab      	lsls	r3, r5, #2
1001497a:	58f3      	ldr	r3, [r6, r3]
1001497c:	4798      	blx	r3
1001497e:	3501      	adds	r5, #1
10014980:	e7f8      	b.n	10014974 <__libc_init_array+0x2c>
10014982:	bd70      	pop	{r4, r5, r6, pc}
10014984:	10017ca0 	.word	0x10017ca0
10014988:	10017ca0 	.word	0x10017ca0
1001498c:	10017ca0 	.word	0x10017ca0
10014990:	10017ca4 	.word	0x10017ca4

10014994 <malloc>:
10014994:	b510      	push	{r4, lr}
10014996:	4b03      	ldr	r3, [pc, #12]	; (100149a4 <malloc+0x10>)
10014998:	0001      	movs	r1, r0
1001499a:	6818      	ldr	r0, [r3, #0]
1001499c:	f000 f86a 	bl	10014a74 <_malloc_r>
100149a0:	bd10      	pop	{r4, pc}
100149a2:	46c0      	nop			; (mov r8, r8)
100149a4:	10017d5c 	.word	0x10017d5c

100149a8 <memcmp>:
100149a8:	b530      	push	{r4, r5, lr}
100149aa:	2400      	movs	r4, #0
100149ac:	42a2      	cmp	r2, r4
100149ae:	d008      	beq.n	100149c2 <memcmp+0x1a>
100149b0:	5d03      	ldrb	r3, [r0, r4]
100149b2:	1c65      	adds	r5, r4, #1
100149b4:	5d0c      	ldrb	r4, [r1, r4]
100149b6:	42a3      	cmp	r3, r4
100149b8:	d001      	beq.n	100149be <memcmp+0x16>
100149ba:	1b18      	subs	r0, r3, r4
100149bc:	e002      	b.n	100149c4 <memcmp+0x1c>
100149be:	002c      	movs	r4, r5
100149c0:	e7f4      	b.n	100149ac <memcmp+0x4>
100149c2:	2000      	movs	r0, #0
100149c4:	bd30      	pop	{r4, r5, pc}

100149c6 <memcpy>:
100149c6:	2300      	movs	r3, #0
100149c8:	b510      	push	{r4, lr}
100149ca:	429a      	cmp	r2, r3
100149cc:	d003      	beq.n	100149d6 <memcpy+0x10>
100149ce:	5ccc      	ldrb	r4, [r1, r3]
100149d0:	54c4      	strb	r4, [r0, r3]
100149d2:	3301      	adds	r3, #1
100149d4:	e7f9      	b.n	100149ca <memcpy+0x4>
100149d6:	bd10      	pop	{r4, pc}

100149d8 <memset>:
100149d8:	0003      	movs	r3, r0
100149da:	1882      	adds	r2, r0, r2
100149dc:	4293      	cmp	r3, r2
100149de:	d002      	beq.n	100149e6 <memset+0xe>
100149e0:	7019      	strb	r1, [r3, #0]
100149e2:	3301      	adds	r3, #1
100149e4:	e7fa      	b.n	100149dc <memset+0x4>
100149e6:	4770      	bx	lr

100149e8 <_free_r>:
100149e8:	b530      	push	{r4, r5, lr}
100149ea:	2900      	cmp	r1, #0
100149ec:	d03e      	beq.n	10014a6c <_free_r+0x84>
100149ee:	3904      	subs	r1, #4
100149f0:	680b      	ldr	r3, [r1, #0]
100149f2:	2b00      	cmp	r3, #0
100149f4:	da00      	bge.n	100149f8 <_free_r+0x10>
100149f6:	18c9      	adds	r1, r1, r3
100149f8:	4a1d      	ldr	r2, [pc, #116]	; (10014a70 <_free_r+0x88>)
100149fa:	6813      	ldr	r3, [r2, #0]
100149fc:	0014      	movs	r4, r2
100149fe:	2b00      	cmp	r3, #0
10014a00:	d102      	bne.n	10014a08 <_free_r+0x20>
10014a02:	604b      	str	r3, [r1, #4]
10014a04:	6011      	str	r1, [r2, #0]
10014a06:	e031      	b.n	10014a6c <_free_r+0x84>
10014a08:	428b      	cmp	r3, r1
10014a0a:	d90d      	bls.n	10014a28 <_free_r+0x40>
10014a0c:	680a      	ldr	r2, [r1, #0]
10014a0e:	1888      	adds	r0, r1, r2
10014a10:	4283      	cmp	r3, r0
10014a12:	d103      	bne.n	10014a1c <_free_r+0x34>
10014a14:	6818      	ldr	r0, [r3, #0]
10014a16:	685b      	ldr	r3, [r3, #4]
10014a18:	1882      	adds	r2, r0, r2
10014a1a:	600a      	str	r2, [r1, #0]
10014a1c:	604b      	str	r3, [r1, #4]
10014a1e:	6021      	str	r1, [r4, #0]
10014a20:	e024      	b.n	10014a6c <_free_r+0x84>
10014a22:	428a      	cmp	r2, r1
10014a24:	d803      	bhi.n	10014a2e <_free_r+0x46>
10014a26:	0013      	movs	r3, r2
10014a28:	685a      	ldr	r2, [r3, #4]
10014a2a:	2a00      	cmp	r2, #0
10014a2c:	d1f9      	bne.n	10014a22 <_free_r+0x3a>
10014a2e:	681d      	ldr	r5, [r3, #0]
10014a30:	195c      	adds	r4, r3, r5
10014a32:	428c      	cmp	r4, r1
10014a34:	d10b      	bne.n	10014a4e <_free_r+0x66>
10014a36:	6809      	ldr	r1, [r1, #0]
10014a38:	1869      	adds	r1, r5, r1
10014a3a:	1858      	adds	r0, r3, r1
10014a3c:	6019      	str	r1, [r3, #0]
10014a3e:	4282      	cmp	r2, r0
10014a40:	d114      	bne.n	10014a6c <_free_r+0x84>
10014a42:	6810      	ldr	r0, [r2, #0]
10014a44:	6852      	ldr	r2, [r2, #4]
10014a46:	1841      	adds	r1, r0, r1
10014a48:	6019      	str	r1, [r3, #0]
10014a4a:	605a      	str	r2, [r3, #4]
10014a4c:	e00e      	b.n	10014a6c <_free_r+0x84>
10014a4e:	428c      	cmp	r4, r1
10014a50:	d902      	bls.n	10014a58 <_free_r+0x70>
10014a52:	230c      	movs	r3, #12
10014a54:	6003      	str	r3, [r0, #0]
10014a56:	e009      	b.n	10014a6c <_free_r+0x84>
10014a58:	6808      	ldr	r0, [r1, #0]
10014a5a:	180c      	adds	r4, r1, r0
10014a5c:	42a2      	cmp	r2, r4
10014a5e:	d103      	bne.n	10014a68 <_free_r+0x80>
10014a60:	6814      	ldr	r4, [r2, #0]
10014a62:	6852      	ldr	r2, [r2, #4]
10014a64:	1820      	adds	r0, r4, r0
10014a66:	6008      	str	r0, [r1, #0]
10014a68:	604a      	str	r2, [r1, #4]
10014a6a:	6059      	str	r1, [r3, #4]
10014a6c:	bd30      	pop	{r4, r5, pc}
10014a6e:	46c0      	nop			; (mov r8, r8)
10014a70:	10019830 	.word	0x10019830

10014a74 <_malloc_r>:
10014a74:	2303      	movs	r3, #3
10014a76:	b570      	push	{r4, r5, r6, lr}
10014a78:	1ccd      	adds	r5, r1, #3
10014a7a:	439d      	bics	r5, r3
10014a7c:	3508      	adds	r5, #8
10014a7e:	0006      	movs	r6, r0
10014a80:	2d0c      	cmp	r5, #12
10014a82:	d201      	bcs.n	10014a88 <_malloc_r+0x14>
10014a84:	250c      	movs	r5, #12
10014a86:	e005      	b.n	10014a94 <_malloc_r+0x20>
10014a88:	2d00      	cmp	r5, #0
10014a8a:	da03      	bge.n	10014a94 <_malloc_r+0x20>
10014a8c:	230c      	movs	r3, #12
10014a8e:	2000      	movs	r0, #0
10014a90:	6033      	str	r3, [r6, #0]
10014a92:	e040      	b.n	10014b16 <_malloc_r+0xa2>
10014a94:	42a9      	cmp	r1, r5
10014a96:	d8f9      	bhi.n	10014a8c <_malloc_r+0x18>
10014a98:	4b1f      	ldr	r3, [pc, #124]	; (10014b18 <_malloc_r+0xa4>)
10014a9a:	681c      	ldr	r4, [r3, #0]
10014a9c:	001a      	movs	r2, r3
10014a9e:	0021      	movs	r1, r4
10014aa0:	2900      	cmp	r1, #0
10014aa2:	d013      	beq.n	10014acc <_malloc_r+0x58>
10014aa4:	680b      	ldr	r3, [r1, #0]
10014aa6:	1b5b      	subs	r3, r3, r5
10014aa8:	d40d      	bmi.n	10014ac6 <_malloc_r+0x52>
10014aaa:	2b0b      	cmp	r3, #11
10014aac:	d902      	bls.n	10014ab4 <_malloc_r+0x40>
10014aae:	600b      	str	r3, [r1, #0]
10014ab0:	18cc      	adds	r4, r1, r3
10014ab2:	e01e      	b.n	10014af2 <_malloc_r+0x7e>
10014ab4:	428c      	cmp	r4, r1
10014ab6:	d102      	bne.n	10014abe <_malloc_r+0x4a>
10014ab8:	6863      	ldr	r3, [r4, #4]
10014aba:	6013      	str	r3, [r2, #0]
10014abc:	e01a      	b.n	10014af4 <_malloc_r+0x80>
10014abe:	684b      	ldr	r3, [r1, #4]
10014ac0:	6063      	str	r3, [r4, #4]
10014ac2:	000c      	movs	r4, r1
10014ac4:	e016      	b.n	10014af4 <_malloc_r+0x80>
10014ac6:	000c      	movs	r4, r1
10014ac8:	6849      	ldr	r1, [r1, #4]
10014aca:	e7e9      	b.n	10014aa0 <_malloc_r+0x2c>
10014acc:	4c13      	ldr	r4, [pc, #76]	; (10014b1c <_malloc_r+0xa8>)
10014ace:	6823      	ldr	r3, [r4, #0]
10014ad0:	2b00      	cmp	r3, #0
10014ad2:	d103      	bne.n	10014adc <_malloc_r+0x68>
10014ad4:	0030      	movs	r0, r6
10014ad6:	f000 f8f9 	bl	10014ccc <_sbrk_r>
10014ada:	6020      	str	r0, [r4, #0]
10014adc:	0029      	movs	r1, r5
10014ade:	0030      	movs	r0, r6
10014ae0:	f000 f8f4 	bl	10014ccc <_sbrk_r>
10014ae4:	1c43      	adds	r3, r0, #1
10014ae6:	d0d1      	beq.n	10014a8c <_malloc_r+0x18>
10014ae8:	2303      	movs	r3, #3
10014aea:	1cc4      	adds	r4, r0, #3
10014aec:	439c      	bics	r4, r3
10014aee:	42a0      	cmp	r0, r4
10014af0:	d10a      	bne.n	10014b08 <_malloc_r+0x94>
10014af2:	6025      	str	r5, [r4, #0]
10014af4:	0020      	movs	r0, r4
10014af6:	2207      	movs	r2, #7
10014af8:	300b      	adds	r0, #11
10014afa:	1d23      	adds	r3, r4, #4
10014afc:	4390      	bics	r0, r2
10014afe:	1ac3      	subs	r3, r0, r3
10014b00:	d009      	beq.n	10014b16 <_malloc_r+0xa2>
10014b02:	425a      	negs	r2, r3
10014b04:	50e2      	str	r2, [r4, r3]
10014b06:	e006      	b.n	10014b16 <_malloc_r+0xa2>
10014b08:	1a21      	subs	r1, r4, r0
10014b0a:	0030      	movs	r0, r6
10014b0c:	f000 f8de 	bl	10014ccc <_sbrk_r>
10014b10:	1c43      	adds	r3, r0, #1
10014b12:	d1ee      	bne.n	10014af2 <_malloc_r+0x7e>
10014b14:	e7ba      	b.n	10014a8c <_malloc_r+0x18>
10014b16:	bd70      	pop	{r4, r5, r6, pc}
10014b18:	10019830 	.word	0x10019830
10014b1c:	1001982c 	.word	0x1001982c

10014b20 <iprintf>:
10014b20:	b40f      	push	{r0, r1, r2, r3}
10014b22:	4b0b      	ldr	r3, [pc, #44]	; (10014b50 <iprintf+0x30>)
10014b24:	b513      	push	{r0, r1, r4, lr}
10014b26:	681c      	ldr	r4, [r3, #0]
10014b28:	2c00      	cmp	r4, #0
10014b2a:	d005      	beq.n	10014b38 <iprintf+0x18>
10014b2c:	69a3      	ldr	r3, [r4, #24]
10014b2e:	2b00      	cmp	r3, #0
10014b30:	d102      	bne.n	10014b38 <iprintf+0x18>
10014b32:	0020      	movs	r0, r4
10014b34:	f000 fb58 	bl	100151e8 <__sinit>
10014b38:	ab05      	add	r3, sp, #20
10014b3a:	9a04      	ldr	r2, [sp, #16]
10014b3c:	68a1      	ldr	r1, [r4, #8]
10014b3e:	0020      	movs	r0, r4
10014b40:	9301      	str	r3, [sp, #4]
10014b42:	f000 fc71 	bl	10015428 <_vfiprintf_r>
10014b46:	bc16      	pop	{r1, r2, r4}
10014b48:	bc08      	pop	{r3}
10014b4a:	b004      	add	sp, #16
10014b4c:	4718      	bx	r3
10014b4e:	46c0      	nop			; (mov r8, r8)
10014b50:	10017d5c 	.word	0x10017d5c

10014b54 <putchar>:
10014b54:	4b08      	ldr	r3, [pc, #32]	; (10014b78 <putchar+0x24>)
10014b56:	b570      	push	{r4, r5, r6, lr}
10014b58:	681c      	ldr	r4, [r3, #0]
10014b5a:	0005      	movs	r5, r0
10014b5c:	2c00      	cmp	r4, #0
10014b5e:	d005      	beq.n	10014b6c <putchar+0x18>
10014b60:	69a3      	ldr	r3, [r4, #24]
10014b62:	2b00      	cmp	r3, #0
10014b64:	d102      	bne.n	10014b6c <putchar+0x18>
10014b66:	0020      	movs	r0, r4
10014b68:	f000 fb3e 	bl	100151e8 <__sinit>
10014b6c:	0029      	movs	r1, r5
10014b6e:	68a2      	ldr	r2, [r4, #8]
10014b70:	0020      	movs	r0, r4
10014b72:	f000 ff05 	bl	10015980 <_putc_r>
10014b76:	bd70      	pop	{r4, r5, r6, pc}
10014b78:	10017d5c 	.word	0x10017d5c

10014b7c <_puts_r>:
10014b7c:	b570      	push	{r4, r5, r6, lr}
10014b7e:	0005      	movs	r5, r0
10014b80:	000e      	movs	r6, r1
10014b82:	2800      	cmp	r0, #0
10014b84:	d004      	beq.n	10014b90 <_puts_r+0x14>
10014b86:	6983      	ldr	r3, [r0, #24]
10014b88:	2b00      	cmp	r3, #0
10014b8a:	d101      	bne.n	10014b90 <_puts_r+0x14>
10014b8c:	f000 fb2c 	bl	100151e8 <__sinit>
10014b90:	69ab      	ldr	r3, [r5, #24]
10014b92:	68ac      	ldr	r4, [r5, #8]
10014b94:	2b00      	cmp	r3, #0
10014b96:	d102      	bne.n	10014b9e <_puts_r+0x22>
10014b98:	0028      	movs	r0, r5
10014b9a:	f000 fb25 	bl	100151e8 <__sinit>
10014b9e:	4b25      	ldr	r3, [pc, #148]	; (10014c34 <_puts_r+0xb8>)
10014ba0:	429c      	cmp	r4, r3
10014ba2:	d101      	bne.n	10014ba8 <_puts_r+0x2c>
10014ba4:	686c      	ldr	r4, [r5, #4]
10014ba6:	e008      	b.n	10014bba <_puts_r+0x3e>
10014ba8:	4b23      	ldr	r3, [pc, #140]	; (10014c38 <_puts_r+0xbc>)
10014baa:	429c      	cmp	r4, r3
10014bac:	d101      	bne.n	10014bb2 <_puts_r+0x36>
10014bae:	68ac      	ldr	r4, [r5, #8]
10014bb0:	e003      	b.n	10014bba <_puts_r+0x3e>
10014bb2:	4b22      	ldr	r3, [pc, #136]	; (10014c3c <_puts_r+0xc0>)
10014bb4:	429c      	cmp	r4, r3
10014bb6:	d100      	bne.n	10014bba <_puts_r+0x3e>
10014bb8:	68ec      	ldr	r4, [r5, #12]
10014bba:	89a3      	ldrh	r3, [r4, #12]
10014bbc:	071b      	lsls	r3, r3, #28
10014bbe:	d502      	bpl.n	10014bc6 <_puts_r+0x4a>
10014bc0:	6923      	ldr	r3, [r4, #16]
10014bc2:	2b00      	cmp	r3, #0
10014bc4:	d111      	bne.n	10014bea <_puts_r+0x6e>
10014bc6:	0021      	movs	r1, r4
10014bc8:	0028      	movs	r0, r5
10014bca:	f000 f9a3 	bl	10014f14 <__swsetup_r>
10014bce:	2800      	cmp	r0, #0
10014bd0:	d00b      	beq.n	10014bea <_puts_r+0x6e>
10014bd2:	2001      	movs	r0, #1
10014bd4:	4240      	negs	r0, r0
10014bd6:	e02b      	b.n	10014c30 <_puts_r+0xb4>
10014bd8:	3b01      	subs	r3, #1
10014bda:	3601      	adds	r6, #1
10014bdc:	60a3      	str	r3, [r4, #8]
10014bde:	2b00      	cmp	r3, #0
10014be0:	db08      	blt.n	10014bf4 <_puts_r+0x78>
10014be2:	6823      	ldr	r3, [r4, #0]
10014be4:	1c5a      	adds	r2, r3, #1
10014be6:	6022      	str	r2, [r4, #0]
10014be8:	7019      	strb	r1, [r3, #0]
10014bea:	7831      	ldrb	r1, [r6, #0]
10014bec:	68a3      	ldr	r3, [r4, #8]
10014bee:	2900      	cmp	r1, #0
10014bf0:	d1f2      	bne.n	10014bd8 <_puts_r+0x5c>
10014bf2:	e00b      	b.n	10014c0c <_puts_r+0x90>
10014bf4:	69a2      	ldr	r2, [r4, #24]
10014bf6:	4293      	cmp	r3, r2
10014bf8:	db01      	blt.n	10014bfe <_puts_r+0x82>
10014bfa:	290a      	cmp	r1, #10
10014bfc:	d1f1      	bne.n	10014be2 <_puts_r+0x66>
10014bfe:	0022      	movs	r2, r4
10014c00:	0028      	movs	r0, r5
10014c02:	f000 f92f 	bl	10014e64 <__swbuf_r>
10014c06:	1c43      	adds	r3, r0, #1
10014c08:	d1ef      	bne.n	10014bea <_puts_r+0x6e>
10014c0a:	e7e2      	b.n	10014bd2 <_puts_r+0x56>
10014c0c:	3b01      	subs	r3, #1
10014c0e:	60a3      	str	r3, [r4, #8]
10014c10:	2b00      	cmp	r3, #0
10014c12:	da08      	bge.n	10014c26 <_puts_r+0xaa>
10014c14:	0022      	movs	r2, r4
10014c16:	310a      	adds	r1, #10
10014c18:	0028      	movs	r0, r5
10014c1a:	f000 f923 	bl	10014e64 <__swbuf_r>
10014c1e:	1c43      	adds	r3, r0, #1
10014c20:	d0d7      	beq.n	10014bd2 <_puts_r+0x56>
10014c22:	200a      	movs	r0, #10
10014c24:	e004      	b.n	10014c30 <_puts_r+0xb4>
10014c26:	200a      	movs	r0, #10
10014c28:	6823      	ldr	r3, [r4, #0]
10014c2a:	1c5a      	adds	r2, r3, #1
10014c2c:	6022      	str	r2, [r4, #0]
10014c2e:	7018      	strb	r0, [r3, #0]
10014c30:	bd70      	pop	{r4, r5, r6, pc}
10014c32:	46c0      	nop			; (mov r8, r8)
10014c34:	10017c00 	.word	0x10017c00
10014c38:	10017c20 	.word	0x10017c20
10014c3c:	10017c40 	.word	0x10017c40

10014c40 <puts>:
10014c40:	b510      	push	{r4, lr}
10014c42:	4b03      	ldr	r3, [pc, #12]	; (10014c50 <puts+0x10>)
10014c44:	0001      	movs	r1, r0
10014c46:	6818      	ldr	r0, [r3, #0]
10014c48:	f7ff ff98 	bl	10014b7c <_puts_r>
10014c4c:	bd10      	pop	{r4, pc}
10014c4e:	46c0      	nop			; (mov r8, r8)
10014c50:	10017d5c 	.word	0x10017d5c

10014c54 <rand>:
10014c54:	4b15      	ldr	r3, [pc, #84]	; (10014cac <rand+0x58>)
10014c56:	b510      	push	{r4, lr}
10014c58:	681c      	ldr	r4, [r3, #0]
10014c5a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
10014c5c:	2b00      	cmp	r3, #0
10014c5e:	d115      	bne.n	10014c8c <rand+0x38>
10014c60:	2018      	movs	r0, #24
10014c62:	f7ff fe97 	bl	10014994 <malloc>
10014c66:	4b12      	ldr	r3, [pc, #72]	; (10014cb0 <rand+0x5c>)
10014c68:	63a0      	str	r0, [r4, #56]	; 0x38
10014c6a:	8003      	strh	r3, [r0, #0]
10014c6c:	4b11      	ldr	r3, [pc, #68]	; (10014cb4 <rand+0x60>)
10014c6e:	2201      	movs	r2, #1
10014c70:	8043      	strh	r3, [r0, #2]
10014c72:	4b11      	ldr	r3, [pc, #68]	; (10014cb8 <rand+0x64>)
10014c74:	8083      	strh	r3, [r0, #4]
10014c76:	4b11      	ldr	r3, [pc, #68]	; (10014cbc <rand+0x68>)
10014c78:	80c3      	strh	r3, [r0, #6]
10014c7a:	4b11      	ldr	r3, [pc, #68]	; (10014cc0 <rand+0x6c>)
10014c7c:	8103      	strh	r3, [r0, #8]
10014c7e:	2305      	movs	r3, #5
10014c80:	8143      	strh	r3, [r0, #10]
10014c82:	3306      	adds	r3, #6
10014c84:	8183      	strh	r3, [r0, #12]
10014c86:	2300      	movs	r3, #0
10014c88:	6102      	str	r2, [r0, #16]
10014c8a:	6143      	str	r3, [r0, #20]
10014c8c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
10014c8e:	4a0d      	ldr	r2, [pc, #52]	; (10014cc4 <rand+0x70>)
10014c90:	6920      	ldr	r0, [r4, #16]
10014c92:	6961      	ldr	r1, [r4, #20]
10014c94:	4b0c      	ldr	r3, [pc, #48]	; (10014cc8 <rand+0x74>)
10014c96:	f7fe f9c9 	bl	1001302c <__aeabi_lmul>
10014c9a:	2201      	movs	r2, #1
10014c9c:	2300      	movs	r3, #0
10014c9e:	1880      	adds	r0, r0, r2
10014ca0:	4159      	adcs	r1, r3
10014ca2:	6120      	str	r0, [r4, #16]
10014ca4:	6161      	str	r1, [r4, #20]
10014ca6:	0048      	lsls	r0, r1, #1
10014ca8:	0840      	lsrs	r0, r0, #1
10014caa:	bd10      	pop	{r4, pc}
10014cac:	10017d5c 	.word	0x10017d5c
10014cb0:	0000330e 	.word	0x0000330e
10014cb4:	ffffabcd 	.word	0xffffabcd
10014cb8:	00001234 	.word	0x00001234
10014cbc:	ffffe66d 	.word	0xffffe66d
10014cc0:	ffffdeec 	.word	0xffffdeec
10014cc4:	4c957f2d 	.word	0x4c957f2d
10014cc8:	5851f42d 	.word	0x5851f42d

10014ccc <_sbrk_r>:
10014ccc:	2300      	movs	r3, #0
10014cce:	b570      	push	{r4, r5, r6, lr}
10014cd0:	4c06      	ldr	r4, [pc, #24]	; (10014cec <_sbrk_r+0x20>)
10014cd2:	0005      	movs	r5, r0
10014cd4:	0008      	movs	r0, r1
10014cd6:	6023      	str	r3, [r4, #0]
10014cd8:	f7f8 fb7a 	bl	1000d3d0 <_sbrk>
10014cdc:	1c43      	adds	r3, r0, #1
10014cde:	d103      	bne.n	10014ce8 <_sbrk_r+0x1c>
10014ce0:	6823      	ldr	r3, [r4, #0]
10014ce2:	2b00      	cmp	r3, #0
10014ce4:	d000      	beq.n	10014ce8 <_sbrk_r+0x1c>
10014ce6:	602b      	str	r3, [r5, #0]
10014ce8:	bd70      	pop	{r4, r5, r6, pc}
10014cea:	46c0      	nop			; (mov r8, r8)
10014cec:	1001ac00 	.word	0x1001ac00

10014cf0 <setbuf>:
10014cf0:	424a      	negs	r2, r1
10014cf2:	414a      	adcs	r2, r1
10014cf4:	2380      	movs	r3, #128	; 0x80
10014cf6:	b510      	push	{r4, lr}
10014cf8:	0052      	lsls	r2, r2, #1
10014cfa:	00db      	lsls	r3, r3, #3
10014cfc:	f000 f802 	bl	10014d04 <setvbuf>
10014d00:	bd10      	pop	{r4, pc}
	...

10014d04 <setvbuf>:
10014d04:	b5f0      	push	{r4, r5, r6, r7, lr}
10014d06:	001d      	movs	r5, r3
10014d08:	4b51      	ldr	r3, [pc, #324]	; (10014e50 <setvbuf+0x14c>)
10014d0a:	b085      	sub	sp, #20
10014d0c:	681e      	ldr	r6, [r3, #0]
10014d0e:	0004      	movs	r4, r0
10014d10:	000f      	movs	r7, r1
10014d12:	9200      	str	r2, [sp, #0]
10014d14:	2e00      	cmp	r6, #0
10014d16:	d005      	beq.n	10014d24 <setvbuf+0x20>
10014d18:	69b3      	ldr	r3, [r6, #24]
10014d1a:	2b00      	cmp	r3, #0
10014d1c:	d102      	bne.n	10014d24 <setvbuf+0x20>
10014d1e:	0030      	movs	r0, r6
10014d20:	f000 fa62 	bl	100151e8 <__sinit>
10014d24:	4b4b      	ldr	r3, [pc, #300]	; (10014e54 <setvbuf+0x150>)
10014d26:	429c      	cmp	r4, r3
10014d28:	d101      	bne.n	10014d2e <setvbuf+0x2a>
10014d2a:	6874      	ldr	r4, [r6, #4]
10014d2c:	e008      	b.n	10014d40 <setvbuf+0x3c>
10014d2e:	4b4a      	ldr	r3, [pc, #296]	; (10014e58 <setvbuf+0x154>)
10014d30:	429c      	cmp	r4, r3
10014d32:	d101      	bne.n	10014d38 <setvbuf+0x34>
10014d34:	68b4      	ldr	r4, [r6, #8]
10014d36:	e003      	b.n	10014d40 <setvbuf+0x3c>
10014d38:	4b48      	ldr	r3, [pc, #288]	; (10014e5c <setvbuf+0x158>)
10014d3a:	429c      	cmp	r4, r3
10014d3c:	d100      	bne.n	10014d40 <setvbuf+0x3c>
10014d3e:	68f4      	ldr	r4, [r6, #12]
10014d40:	9b00      	ldr	r3, [sp, #0]
10014d42:	2b02      	cmp	r3, #2
10014d44:	d005      	beq.n	10014d52 <setvbuf+0x4e>
10014d46:	2b01      	cmp	r3, #1
10014d48:	d900      	bls.n	10014d4c <setvbuf+0x48>
10014d4a:	e07c      	b.n	10014e46 <setvbuf+0x142>
10014d4c:	2d00      	cmp	r5, #0
10014d4e:	da00      	bge.n	10014d52 <setvbuf+0x4e>
10014d50:	e079      	b.n	10014e46 <setvbuf+0x142>
10014d52:	0021      	movs	r1, r4
10014d54:	0030      	movs	r0, r6
10014d56:	f000 f9d9 	bl	1001510c <_fflush_r>
10014d5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
10014d5c:	2900      	cmp	r1, #0
10014d5e:	d008      	beq.n	10014d72 <setvbuf+0x6e>
10014d60:	0023      	movs	r3, r4
10014d62:	3344      	adds	r3, #68	; 0x44
10014d64:	4299      	cmp	r1, r3
10014d66:	d002      	beq.n	10014d6e <setvbuf+0x6a>
10014d68:	0030      	movs	r0, r6
10014d6a:	f7ff fe3d 	bl	100149e8 <_free_r>
10014d6e:	2300      	movs	r3, #0
10014d70:	6363      	str	r3, [r4, #52]	; 0x34
10014d72:	2300      	movs	r3, #0
10014d74:	61a3      	str	r3, [r4, #24]
10014d76:	6063      	str	r3, [r4, #4]
10014d78:	89a3      	ldrh	r3, [r4, #12]
10014d7a:	061b      	lsls	r3, r3, #24
10014d7c:	d503      	bpl.n	10014d86 <setvbuf+0x82>
10014d7e:	6921      	ldr	r1, [r4, #16]
10014d80:	0030      	movs	r0, r6
10014d82:	f7ff fe31 	bl	100149e8 <_free_r>
10014d86:	89a2      	ldrh	r2, [r4, #12]
10014d88:	4b35      	ldr	r3, [pc, #212]	; (10014e60 <setvbuf+0x15c>)
10014d8a:	4013      	ands	r3, r2
10014d8c:	81a3      	strh	r3, [r4, #12]
10014d8e:	9b00      	ldr	r3, [sp, #0]
10014d90:	2b02      	cmp	r3, #2
10014d92:	d021      	beq.n	10014dd8 <setvbuf+0xd4>
10014d94:	ab03      	add	r3, sp, #12
10014d96:	aa02      	add	r2, sp, #8
10014d98:	0021      	movs	r1, r4
10014d9a:	0030      	movs	r0, r6
10014d9c:	f000 fab8 	bl	10015310 <__swhatbuf_r>
10014da0:	89a3      	ldrh	r3, [r4, #12]
10014da2:	4318      	orrs	r0, r3
10014da4:	81a0      	strh	r0, [r4, #12]
10014da6:	2d00      	cmp	r5, #0
10014da8:	d101      	bne.n	10014dae <setvbuf+0xaa>
10014daa:	9d02      	ldr	r5, [sp, #8]
10014dac:	e001      	b.n	10014db2 <setvbuf+0xae>
10014dae:	2f00      	cmp	r7, #0
10014db0:	d125      	bne.n	10014dfe <setvbuf+0xfa>
10014db2:	0028      	movs	r0, r5
10014db4:	f7ff fdee 	bl	10014994 <malloc>
10014db8:	9501      	str	r5, [sp, #4]
10014dba:	1e07      	subs	r7, r0, #0
10014dbc:	d11a      	bne.n	10014df4 <setvbuf+0xf0>
10014dbe:	9b02      	ldr	r3, [sp, #8]
10014dc0:	9301      	str	r3, [sp, #4]
10014dc2:	42ab      	cmp	r3, r5
10014dc4:	d102      	bne.n	10014dcc <setvbuf+0xc8>
10014dc6:	2001      	movs	r0, #1
10014dc8:	4240      	negs	r0, r0
10014dca:	e006      	b.n	10014dda <setvbuf+0xd6>
10014dcc:	9801      	ldr	r0, [sp, #4]
10014dce:	f7ff fde1 	bl	10014994 <malloc>
10014dd2:	1e07      	subs	r7, r0, #0
10014dd4:	d10e      	bne.n	10014df4 <setvbuf+0xf0>
10014dd6:	e7f6      	b.n	10014dc6 <setvbuf+0xc2>
10014dd8:	2000      	movs	r0, #0
10014dda:	2202      	movs	r2, #2
10014ddc:	89a3      	ldrh	r3, [r4, #12]
10014dde:	4313      	orrs	r3, r2
10014de0:	81a3      	strh	r3, [r4, #12]
10014de2:	2300      	movs	r3, #0
10014de4:	60a3      	str	r3, [r4, #8]
10014de6:	0023      	movs	r3, r4
10014de8:	3347      	adds	r3, #71	; 0x47
10014dea:	6023      	str	r3, [r4, #0]
10014dec:	6123      	str	r3, [r4, #16]
10014dee:	2301      	movs	r3, #1
10014df0:	6163      	str	r3, [r4, #20]
10014df2:	e02a      	b.n	10014e4a <setvbuf+0x146>
10014df4:	2280      	movs	r2, #128	; 0x80
10014df6:	89a3      	ldrh	r3, [r4, #12]
10014df8:	9d01      	ldr	r5, [sp, #4]
10014dfa:	4313      	orrs	r3, r2
10014dfc:	81a3      	strh	r3, [r4, #12]
10014dfe:	69b3      	ldr	r3, [r6, #24]
10014e00:	2b00      	cmp	r3, #0
10014e02:	d102      	bne.n	10014e0a <setvbuf+0x106>
10014e04:	0030      	movs	r0, r6
10014e06:	f000 f9ef 	bl	100151e8 <__sinit>
10014e0a:	9b00      	ldr	r3, [sp, #0]
10014e0c:	2b01      	cmp	r3, #1
10014e0e:	d103      	bne.n	10014e18 <setvbuf+0x114>
10014e10:	89a3      	ldrh	r3, [r4, #12]
10014e12:	9a00      	ldr	r2, [sp, #0]
10014e14:	431a      	orrs	r2, r3
10014e16:	81a2      	strh	r2, [r4, #12]
10014e18:	2308      	movs	r3, #8
10014e1a:	89a2      	ldrh	r2, [r4, #12]
10014e1c:	6027      	str	r7, [r4, #0]
10014e1e:	4013      	ands	r3, r2
10014e20:	6127      	str	r7, [r4, #16]
10014e22:	6165      	str	r5, [r4, #20]
10014e24:	1e18      	subs	r0, r3, #0
10014e26:	d00c      	beq.n	10014e42 <setvbuf+0x13e>
10014e28:	2301      	movs	r3, #1
10014e2a:	401a      	ands	r2, r3
10014e2c:	2300      	movs	r3, #0
10014e2e:	1e10      	subs	r0, r2, #0
10014e30:	4298      	cmp	r0, r3
10014e32:	d004      	beq.n	10014e3e <setvbuf+0x13a>
10014e34:	426d      	negs	r5, r5
10014e36:	60a3      	str	r3, [r4, #8]
10014e38:	61a5      	str	r5, [r4, #24]
10014e3a:	0018      	movs	r0, r3
10014e3c:	e005      	b.n	10014e4a <setvbuf+0x146>
10014e3e:	60a5      	str	r5, [r4, #8]
10014e40:	e003      	b.n	10014e4a <setvbuf+0x146>
10014e42:	60a3      	str	r3, [r4, #8]
10014e44:	e001      	b.n	10014e4a <setvbuf+0x146>
10014e46:	2001      	movs	r0, #1
10014e48:	4240      	negs	r0, r0
10014e4a:	b005      	add	sp, #20
10014e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10014e4e:	46c0      	nop			; (mov r8, r8)
10014e50:	10017d5c 	.word	0x10017d5c
10014e54:	10017c00 	.word	0x10017c00
10014e58:	10017c20 	.word	0x10017c20
10014e5c:	10017c40 	.word	0x10017c40
10014e60:	fffff35c 	.word	0xfffff35c

10014e64 <__swbuf_r>:
10014e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10014e66:	0005      	movs	r5, r0
10014e68:	000f      	movs	r7, r1
10014e6a:	0014      	movs	r4, r2
10014e6c:	2800      	cmp	r0, #0
10014e6e:	d004      	beq.n	10014e7a <__swbuf_r+0x16>
10014e70:	6983      	ldr	r3, [r0, #24]
10014e72:	2b00      	cmp	r3, #0
10014e74:	d101      	bne.n	10014e7a <__swbuf_r+0x16>
10014e76:	f000 f9b7 	bl	100151e8 <__sinit>
10014e7a:	4b23      	ldr	r3, [pc, #140]	; (10014f08 <__swbuf_r+0xa4>)
10014e7c:	429c      	cmp	r4, r3
10014e7e:	d101      	bne.n	10014e84 <__swbuf_r+0x20>
10014e80:	686c      	ldr	r4, [r5, #4]
10014e82:	e008      	b.n	10014e96 <__swbuf_r+0x32>
10014e84:	4b21      	ldr	r3, [pc, #132]	; (10014f0c <__swbuf_r+0xa8>)
10014e86:	429c      	cmp	r4, r3
10014e88:	d101      	bne.n	10014e8e <__swbuf_r+0x2a>
10014e8a:	68ac      	ldr	r4, [r5, #8]
10014e8c:	e003      	b.n	10014e96 <__swbuf_r+0x32>
10014e8e:	4b20      	ldr	r3, [pc, #128]	; (10014f10 <__swbuf_r+0xac>)
10014e90:	429c      	cmp	r4, r3
10014e92:	d100      	bne.n	10014e96 <__swbuf_r+0x32>
10014e94:	68ec      	ldr	r4, [r5, #12]
10014e96:	69a3      	ldr	r3, [r4, #24]
10014e98:	60a3      	str	r3, [r4, #8]
10014e9a:	89a3      	ldrh	r3, [r4, #12]
10014e9c:	071b      	lsls	r3, r3, #28
10014e9e:	d50a      	bpl.n	10014eb6 <__swbuf_r+0x52>
10014ea0:	6923      	ldr	r3, [r4, #16]
10014ea2:	2b00      	cmp	r3, #0
10014ea4:	d007      	beq.n	10014eb6 <__swbuf_r+0x52>
10014ea6:	6823      	ldr	r3, [r4, #0]
10014ea8:	6922      	ldr	r2, [r4, #16]
10014eaa:	b2fe      	uxtb	r6, r7
10014eac:	1a98      	subs	r0, r3, r2
10014eae:	6963      	ldr	r3, [r4, #20]
10014eb0:	4298      	cmp	r0, r3
10014eb2:	db0f      	blt.n	10014ed4 <__swbuf_r+0x70>
10014eb4:	e008      	b.n	10014ec8 <__swbuf_r+0x64>
10014eb6:	0021      	movs	r1, r4
10014eb8:	0028      	movs	r0, r5
10014eba:	f000 f82b 	bl	10014f14 <__swsetup_r>
10014ebe:	2800      	cmp	r0, #0
10014ec0:	d0f1      	beq.n	10014ea6 <__swbuf_r+0x42>
10014ec2:	2001      	movs	r0, #1
10014ec4:	4240      	negs	r0, r0
10014ec6:	e01d      	b.n	10014f04 <__swbuf_r+0xa0>
10014ec8:	0021      	movs	r1, r4
10014eca:	0028      	movs	r0, r5
10014ecc:	f000 f91e 	bl	1001510c <_fflush_r>
10014ed0:	2800      	cmp	r0, #0
10014ed2:	d1f6      	bne.n	10014ec2 <__swbuf_r+0x5e>
10014ed4:	68a3      	ldr	r3, [r4, #8]
10014ed6:	3001      	adds	r0, #1
10014ed8:	3b01      	subs	r3, #1
10014eda:	60a3      	str	r3, [r4, #8]
10014edc:	6823      	ldr	r3, [r4, #0]
10014ede:	1c5a      	adds	r2, r3, #1
10014ee0:	6022      	str	r2, [r4, #0]
10014ee2:	701f      	strb	r7, [r3, #0]
10014ee4:	6963      	ldr	r3, [r4, #20]
10014ee6:	4298      	cmp	r0, r3
10014ee8:	d005      	beq.n	10014ef6 <__swbuf_r+0x92>
10014eea:	89a3      	ldrh	r3, [r4, #12]
10014eec:	0030      	movs	r0, r6
10014eee:	07db      	lsls	r3, r3, #31
10014ef0:	d508      	bpl.n	10014f04 <__swbuf_r+0xa0>
10014ef2:	2e0a      	cmp	r6, #10
10014ef4:	d106      	bne.n	10014f04 <__swbuf_r+0xa0>
10014ef6:	0021      	movs	r1, r4
10014ef8:	0028      	movs	r0, r5
10014efa:	f000 f907 	bl	1001510c <_fflush_r>
10014efe:	2800      	cmp	r0, #0
10014f00:	d1df      	bne.n	10014ec2 <__swbuf_r+0x5e>
10014f02:	0030      	movs	r0, r6
10014f04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10014f06:	46c0      	nop			; (mov r8, r8)
10014f08:	10017c00 	.word	0x10017c00
10014f0c:	10017c20 	.word	0x10017c20
10014f10:	10017c40 	.word	0x10017c40

10014f14 <__swsetup_r>:
10014f14:	4b36      	ldr	r3, [pc, #216]	; (10014ff0 <__swsetup_r+0xdc>)
10014f16:	b570      	push	{r4, r5, r6, lr}
10014f18:	681d      	ldr	r5, [r3, #0]
10014f1a:	0006      	movs	r6, r0
10014f1c:	000c      	movs	r4, r1
10014f1e:	2d00      	cmp	r5, #0
10014f20:	d005      	beq.n	10014f2e <__swsetup_r+0x1a>
10014f22:	69ab      	ldr	r3, [r5, #24]
10014f24:	2b00      	cmp	r3, #0
10014f26:	d102      	bne.n	10014f2e <__swsetup_r+0x1a>
10014f28:	0028      	movs	r0, r5
10014f2a:	f000 f95d 	bl	100151e8 <__sinit>
10014f2e:	4b31      	ldr	r3, [pc, #196]	; (10014ff4 <__swsetup_r+0xe0>)
10014f30:	429c      	cmp	r4, r3
10014f32:	d101      	bne.n	10014f38 <__swsetup_r+0x24>
10014f34:	686c      	ldr	r4, [r5, #4]
10014f36:	e008      	b.n	10014f4a <__swsetup_r+0x36>
10014f38:	4b2f      	ldr	r3, [pc, #188]	; (10014ff8 <__swsetup_r+0xe4>)
10014f3a:	429c      	cmp	r4, r3
10014f3c:	d101      	bne.n	10014f42 <__swsetup_r+0x2e>
10014f3e:	68ac      	ldr	r4, [r5, #8]
10014f40:	e003      	b.n	10014f4a <__swsetup_r+0x36>
10014f42:	4b2e      	ldr	r3, [pc, #184]	; (10014ffc <__swsetup_r+0xe8>)
10014f44:	429c      	cmp	r4, r3
10014f46:	d100      	bne.n	10014f4a <__swsetup_r+0x36>
10014f48:	68ec      	ldr	r4, [r5, #12]
10014f4a:	220c      	movs	r2, #12
10014f4c:	5ea3      	ldrsh	r3, [r4, r2]
10014f4e:	b29a      	uxth	r2, r3
10014f50:	0711      	lsls	r1, r2, #28
10014f52:	d423      	bmi.n	10014f9c <__swsetup_r+0x88>
10014f54:	06d1      	lsls	r1, r2, #27
10014f56:	d407      	bmi.n	10014f68 <__swsetup_r+0x54>
10014f58:	2209      	movs	r2, #9
10014f5a:	2001      	movs	r0, #1
10014f5c:	6032      	str	r2, [r6, #0]
10014f5e:	3237      	adds	r2, #55	; 0x37
10014f60:	4313      	orrs	r3, r2
10014f62:	81a3      	strh	r3, [r4, #12]
10014f64:	4240      	negs	r0, r0
10014f66:	e042      	b.n	10014fee <__swsetup_r+0xda>
10014f68:	0753      	lsls	r3, r2, #29
10014f6a:	d513      	bpl.n	10014f94 <__swsetup_r+0x80>
10014f6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
10014f6e:	2900      	cmp	r1, #0
10014f70:	d008      	beq.n	10014f84 <__swsetup_r+0x70>
10014f72:	0023      	movs	r3, r4
10014f74:	3344      	adds	r3, #68	; 0x44
10014f76:	4299      	cmp	r1, r3
10014f78:	d002      	beq.n	10014f80 <__swsetup_r+0x6c>
10014f7a:	0030      	movs	r0, r6
10014f7c:	f7ff fd34 	bl	100149e8 <_free_r>
10014f80:	2300      	movs	r3, #0
10014f82:	6363      	str	r3, [r4, #52]	; 0x34
10014f84:	2224      	movs	r2, #36	; 0x24
10014f86:	89a3      	ldrh	r3, [r4, #12]
10014f88:	4393      	bics	r3, r2
10014f8a:	81a3      	strh	r3, [r4, #12]
10014f8c:	2300      	movs	r3, #0
10014f8e:	6063      	str	r3, [r4, #4]
10014f90:	6923      	ldr	r3, [r4, #16]
10014f92:	6023      	str	r3, [r4, #0]
10014f94:	2208      	movs	r2, #8
10014f96:	89a3      	ldrh	r3, [r4, #12]
10014f98:	4313      	orrs	r3, r2
10014f9a:	81a3      	strh	r3, [r4, #12]
10014f9c:	6923      	ldr	r3, [r4, #16]
10014f9e:	2b00      	cmp	r3, #0
10014fa0:	d10b      	bne.n	10014fba <__swsetup_r+0xa6>
10014fa2:	23a0      	movs	r3, #160	; 0xa0
10014fa4:	89a2      	ldrh	r2, [r4, #12]
10014fa6:	009b      	lsls	r3, r3, #2
10014fa8:	4013      	ands	r3, r2
10014faa:	2280      	movs	r2, #128	; 0x80
10014fac:	0092      	lsls	r2, r2, #2
10014fae:	4293      	cmp	r3, r2
10014fb0:	d003      	beq.n	10014fba <__swsetup_r+0xa6>
10014fb2:	0021      	movs	r1, r4
10014fb4:	0030      	movs	r0, r6
10014fb6:	f000 f9d1 	bl	1001535c <__smakebuf_r>
10014fba:	2301      	movs	r3, #1
10014fbc:	89a2      	ldrh	r2, [r4, #12]
10014fbe:	4013      	ands	r3, r2
10014fc0:	d005      	beq.n	10014fce <__swsetup_r+0xba>
10014fc2:	2300      	movs	r3, #0
10014fc4:	60a3      	str	r3, [r4, #8]
10014fc6:	6963      	ldr	r3, [r4, #20]
10014fc8:	425b      	negs	r3, r3
10014fca:	61a3      	str	r3, [r4, #24]
10014fcc:	e003      	b.n	10014fd6 <__swsetup_r+0xc2>
10014fce:	0792      	lsls	r2, r2, #30
10014fd0:	d400      	bmi.n	10014fd4 <__swsetup_r+0xc0>
10014fd2:	6963      	ldr	r3, [r4, #20]
10014fd4:	60a3      	str	r3, [r4, #8]
10014fd6:	2000      	movs	r0, #0
10014fd8:	6923      	ldr	r3, [r4, #16]
10014fda:	4283      	cmp	r3, r0
10014fdc:	d107      	bne.n	10014fee <__swsetup_r+0xda>
10014fde:	220c      	movs	r2, #12
10014fe0:	5ea3      	ldrsh	r3, [r4, r2]
10014fe2:	061a      	lsls	r2, r3, #24
10014fe4:	d503      	bpl.n	10014fee <__swsetup_r+0xda>
10014fe6:	2240      	movs	r2, #64	; 0x40
10014fe8:	4313      	orrs	r3, r2
10014fea:	81a3      	strh	r3, [r4, #12]
10014fec:	3801      	subs	r0, #1
10014fee:	bd70      	pop	{r4, r5, r6, pc}
10014ff0:	10017d5c 	.word	0x10017d5c
10014ff4:	10017c00 	.word	0x10017c00
10014ff8:	10017c20 	.word	0x10017c20
10014ffc:	10017c40 	.word	0x10017c40

10015000 <__sflush_r>:
10015000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10015002:	898a      	ldrh	r2, [r1, #12]
10015004:	0005      	movs	r5, r0
10015006:	000c      	movs	r4, r1
10015008:	0713      	lsls	r3, r2, #28
1001500a:	d45a      	bmi.n	100150c2 <__sflush_r+0xc2>
1001500c:	684b      	ldr	r3, [r1, #4]
1001500e:	2b00      	cmp	r3, #0
10015010:	dc02      	bgt.n	10015018 <__sflush_r+0x18>
10015012:	6c0b      	ldr	r3, [r1, #64]	; 0x40
10015014:	2b00      	cmp	r3, #0
10015016:	dd19      	ble.n	1001504c <__sflush_r+0x4c>
10015018:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
1001501a:	2f00      	cmp	r7, #0
1001501c:	d016      	beq.n	1001504c <__sflush_r+0x4c>
1001501e:	2300      	movs	r3, #0
10015020:	682e      	ldr	r6, [r5, #0]
10015022:	602b      	str	r3, [r5, #0]
10015024:	2380      	movs	r3, #128	; 0x80
10015026:	015b      	lsls	r3, r3, #5
10015028:	401a      	ands	r2, r3
1001502a:	d001      	beq.n	10015030 <__sflush_r+0x30>
1001502c:	6d60      	ldr	r0, [r4, #84]	; 0x54
1001502e:	e014      	b.n	1001505a <__sflush_r+0x5a>
10015030:	2301      	movs	r3, #1
10015032:	6a21      	ldr	r1, [r4, #32]
10015034:	0028      	movs	r0, r5
10015036:	47b8      	blx	r7
10015038:	1c43      	adds	r3, r0, #1
1001503a:	d10e      	bne.n	1001505a <__sflush_r+0x5a>
1001503c:	682b      	ldr	r3, [r5, #0]
1001503e:	2b00      	cmp	r3, #0
10015040:	d00b      	beq.n	1001505a <__sflush_r+0x5a>
10015042:	2b1d      	cmp	r3, #29
10015044:	d001      	beq.n	1001504a <__sflush_r+0x4a>
10015046:	2b16      	cmp	r3, #22
10015048:	d102      	bne.n	10015050 <__sflush_r+0x50>
1001504a:	602e      	str	r6, [r5, #0]
1001504c:	2000      	movs	r0, #0
1001504e:	e05a      	b.n	10015106 <__sflush_r+0x106>
10015050:	2240      	movs	r2, #64	; 0x40
10015052:	89a3      	ldrh	r3, [r4, #12]
10015054:	4313      	orrs	r3, r2
10015056:	81a3      	strh	r3, [r4, #12]
10015058:	e055      	b.n	10015106 <__sflush_r+0x106>
1001505a:	89a3      	ldrh	r3, [r4, #12]
1001505c:	075b      	lsls	r3, r3, #29
1001505e:	d506      	bpl.n	1001506e <__sflush_r+0x6e>
10015060:	6863      	ldr	r3, [r4, #4]
10015062:	1ac0      	subs	r0, r0, r3
10015064:	6b63      	ldr	r3, [r4, #52]	; 0x34
10015066:	2b00      	cmp	r3, #0
10015068:	d001      	beq.n	1001506e <__sflush_r+0x6e>
1001506a:	6c23      	ldr	r3, [r4, #64]	; 0x40
1001506c:	1ac0      	subs	r0, r0, r3
1001506e:	2300      	movs	r3, #0
10015070:	0002      	movs	r2, r0
10015072:	6a21      	ldr	r1, [r4, #32]
10015074:	0028      	movs	r0, r5
10015076:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
10015078:	47b8      	blx	r7
1001507a:	89a3      	ldrh	r3, [r4, #12]
1001507c:	1c42      	adds	r2, r0, #1
1001507e:	d106      	bne.n	1001508e <__sflush_r+0x8e>
10015080:	6829      	ldr	r1, [r5, #0]
10015082:	291d      	cmp	r1, #29
10015084:	d83a      	bhi.n	100150fc <__sflush_r+0xfc>
10015086:	4a20      	ldr	r2, [pc, #128]	; (10015108 <__sflush_r+0x108>)
10015088:	40ca      	lsrs	r2, r1
1001508a:	07d2      	lsls	r2, r2, #31
1001508c:	d536      	bpl.n	100150fc <__sflush_r+0xfc>
1001508e:	2200      	movs	r2, #0
10015090:	6062      	str	r2, [r4, #4]
10015092:	6922      	ldr	r2, [r4, #16]
10015094:	6022      	str	r2, [r4, #0]
10015096:	04db      	lsls	r3, r3, #19
10015098:	d505      	bpl.n	100150a6 <__sflush_r+0xa6>
1001509a:	1c43      	adds	r3, r0, #1
1001509c:	d102      	bne.n	100150a4 <__sflush_r+0xa4>
1001509e:	682b      	ldr	r3, [r5, #0]
100150a0:	2b00      	cmp	r3, #0
100150a2:	d100      	bne.n	100150a6 <__sflush_r+0xa6>
100150a4:	6560      	str	r0, [r4, #84]	; 0x54
100150a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
100150a8:	602e      	str	r6, [r5, #0]
100150aa:	2900      	cmp	r1, #0
100150ac:	d0ce      	beq.n	1001504c <__sflush_r+0x4c>
100150ae:	0023      	movs	r3, r4
100150b0:	3344      	adds	r3, #68	; 0x44
100150b2:	4299      	cmp	r1, r3
100150b4:	d002      	beq.n	100150bc <__sflush_r+0xbc>
100150b6:	0028      	movs	r0, r5
100150b8:	f7ff fc96 	bl	100149e8 <_free_r>
100150bc:	2000      	movs	r0, #0
100150be:	6360      	str	r0, [r4, #52]	; 0x34
100150c0:	e021      	b.n	10015106 <__sflush_r+0x106>
100150c2:	690f      	ldr	r7, [r1, #16]
100150c4:	2f00      	cmp	r7, #0
100150c6:	d0c1      	beq.n	1001504c <__sflush_r+0x4c>
100150c8:	680b      	ldr	r3, [r1, #0]
100150ca:	600f      	str	r7, [r1, #0]
100150cc:	1bdb      	subs	r3, r3, r7
100150ce:	9301      	str	r3, [sp, #4]
100150d0:	2300      	movs	r3, #0
100150d2:	0792      	lsls	r2, r2, #30
100150d4:	d100      	bne.n	100150d8 <__sflush_r+0xd8>
100150d6:	694b      	ldr	r3, [r1, #20]
100150d8:	60a3      	str	r3, [r4, #8]
100150da:	e003      	b.n	100150e4 <__sflush_r+0xe4>
100150dc:	9b01      	ldr	r3, [sp, #4]
100150de:	183f      	adds	r7, r7, r0
100150e0:	1a1b      	subs	r3, r3, r0
100150e2:	9301      	str	r3, [sp, #4]
100150e4:	9b01      	ldr	r3, [sp, #4]
100150e6:	2b00      	cmp	r3, #0
100150e8:	ddb0      	ble.n	1001504c <__sflush_r+0x4c>
100150ea:	9b01      	ldr	r3, [sp, #4]
100150ec:	003a      	movs	r2, r7
100150ee:	6a21      	ldr	r1, [r4, #32]
100150f0:	0028      	movs	r0, r5
100150f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
100150f4:	47b0      	blx	r6
100150f6:	2800      	cmp	r0, #0
100150f8:	dcf0      	bgt.n	100150dc <__sflush_r+0xdc>
100150fa:	89a3      	ldrh	r3, [r4, #12]
100150fc:	2240      	movs	r2, #64	; 0x40
100150fe:	2001      	movs	r0, #1
10015100:	4313      	orrs	r3, r2
10015102:	81a3      	strh	r3, [r4, #12]
10015104:	4240      	negs	r0, r0
10015106:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10015108:	20400001 	.word	0x20400001

1001510c <_fflush_r>:
1001510c:	690b      	ldr	r3, [r1, #16]
1001510e:	b570      	push	{r4, r5, r6, lr}
10015110:	0005      	movs	r5, r0
10015112:	000c      	movs	r4, r1
10015114:	2b00      	cmp	r3, #0
10015116:	d101      	bne.n	1001511c <_fflush_r+0x10>
10015118:	2000      	movs	r0, #0
1001511a:	e01c      	b.n	10015156 <_fflush_r+0x4a>
1001511c:	2800      	cmp	r0, #0
1001511e:	d004      	beq.n	1001512a <_fflush_r+0x1e>
10015120:	6983      	ldr	r3, [r0, #24]
10015122:	2b00      	cmp	r3, #0
10015124:	d101      	bne.n	1001512a <_fflush_r+0x1e>
10015126:	f000 f85f 	bl	100151e8 <__sinit>
1001512a:	4b0b      	ldr	r3, [pc, #44]	; (10015158 <_fflush_r+0x4c>)
1001512c:	429c      	cmp	r4, r3
1001512e:	d101      	bne.n	10015134 <_fflush_r+0x28>
10015130:	686c      	ldr	r4, [r5, #4]
10015132:	e008      	b.n	10015146 <_fflush_r+0x3a>
10015134:	4b09      	ldr	r3, [pc, #36]	; (1001515c <_fflush_r+0x50>)
10015136:	429c      	cmp	r4, r3
10015138:	d101      	bne.n	1001513e <_fflush_r+0x32>
1001513a:	68ac      	ldr	r4, [r5, #8]
1001513c:	e003      	b.n	10015146 <_fflush_r+0x3a>
1001513e:	4b08      	ldr	r3, [pc, #32]	; (10015160 <_fflush_r+0x54>)
10015140:	429c      	cmp	r4, r3
10015142:	d100      	bne.n	10015146 <_fflush_r+0x3a>
10015144:	68ec      	ldr	r4, [r5, #12]
10015146:	220c      	movs	r2, #12
10015148:	5ea3      	ldrsh	r3, [r4, r2]
1001514a:	2b00      	cmp	r3, #0
1001514c:	d0e4      	beq.n	10015118 <_fflush_r+0xc>
1001514e:	0021      	movs	r1, r4
10015150:	0028      	movs	r0, r5
10015152:	f7ff ff55 	bl	10015000 <__sflush_r>
10015156:	bd70      	pop	{r4, r5, r6, pc}
10015158:	10017c00 	.word	0x10017c00
1001515c:	10017c20 	.word	0x10017c20
10015160:	10017c40 	.word	0x10017c40

10015164 <_cleanup_r>:
10015164:	b510      	push	{r4, lr}
10015166:	4902      	ldr	r1, [pc, #8]	; (10015170 <_cleanup_r+0xc>)
10015168:	f000 f8b0 	bl	100152cc <_fwalk_reent>
1001516c:	bd10      	pop	{r4, pc}
1001516e:	46c0      	nop			; (mov r8, r8)
10015170:	1001510d 	.word	0x1001510d

10015174 <std.isra.0>:
10015174:	2300      	movs	r3, #0
10015176:	b510      	push	{r4, lr}
10015178:	0004      	movs	r4, r0
1001517a:	6003      	str	r3, [r0, #0]
1001517c:	6043      	str	r3, [r0, #4]
1001517e:	6083      	str	r3, [r0, #8]
10015180:	8181      	strh	r1, [r0, #12]
10015182:	6643      	str	r3, [r0, #100]	; 0x64
10015184:	81c2      	strh	r2, [r0, #14]
10015186:	6103      	str	r3, [r0, #16]
10015188:	6143      	str	r3, [r0, #20]
1001518a:	6183      	str	r3, [r0, #24]
1001518c:	0019      	movs	r1, r3
1001518e:	2208      	movs	r2, #8
10015190:	305c      	adds	r0, #92	; 0x5c
10015192:	f7ff fc21 	bl	100149d8 <memset>
10015196:	4b05      	ldr	r3, [pc, #20]	; (100151ac <std.isra.0+0x38>)
10015198:	6224      	str	r4, [r4, #32]
1001519a:	6263      	str	r3, [r4, #36]	; 0x24
1001519c:	4b04      	ldr	r3, [pc, #16]	; (100151b0 <std.isra.0+0x3c>)
1001519e:	62a3      	str	r3, [r4, #40]	; 0x28
100151a0:	4b04      	ldr	r3, [pc, #16]	; (100151b4 <std.isra.0+0x40>)
100151a2:	62e3      	str	r3, [r4, #44]	; 0x2c
100151a4:	4b04      	ldr	r3, [pc, #16]	; (100151b8 <std.isra.0+0x44>)
100151a6:	6323      	str	r3, [r4, #48]	; 0x30
100151a8:	bd10      	pop	{r4, pc}
100151aa:	46c0      	nop			; (mov r8, r8)
100151ac:	100159ed 	.word	0x100159ed
100151b0:	10015a15 	.word	0x10015a15
100151b4:	10015a4d 	.word	0x10015a4d
100151b8:	10015a79 	.word	0x10015a79

100151bc <__sfmoreglue>:
100151bc:	b570      	push	{r4, r5, r6, lr}
100151be:	2568      	movs	r5, #104	; 0x68
100151c0:	1e4b      	subs	r3, r1, #1
100151c2:	435d      	muls	r5, r3
100151c4:	000e      	movs	r6, r1
100151c6:	0029      	movs	r1, r5
100151c8:	3174      	adds	r1, #116	; 0x74
100151ca:	f7ff fc53 	bl	10014a74 <_malloc_r>
100151ce:	1e04      	subs	r4, r0, #0
100151d0:	d008      	beq.n	100151e4 <__sfmoreglue+0x28>
100151d2:	2100      	movs	r1, #0
100151d4:	002a      	movs	r2, r5
100151d6:	6001      	str	r1, [r0, #0]
100151d8:	6046      	str	r6, [r0, #4]
100151da:	300c      	adds	r0, #12
100151dc:	60a0      	str	r0, [r4, #8]
100151de:	3268      	adds	r2, #104	; 0x68
100151e0:	f7ff fbfa 	bl	100149d8 <memset>
100151e4:	0020      	movs	r0, r4
100151e6:	bd70      	pop	{r4, r5, r6, pc}

100151e8 <__sinit>:
100151e8:	6983      	ldr	r3, [r0, #24]
100151ea:	b513      	push	{r0, r1, r4, lr}
100151ec:	0004      	movs	r4, r0
100151ee:	2b00      	cmp	r3, #0
100151f0:	d128      	bne.n	10015244 <__sinit+0x5c>
100151f2:	6483      	str	r3, [r0, #72]	; 0x48
100151f4:	64c3      	str	r3, [r0, #76]	; 0x4c
100151f6:	6503      	str	r3, [r0, #80]	; 0x50
100151f8:	4b13      	ldr	r3, [pc, #76]	; (10015248 <__sinit+0x60>)
100151fa:	4a14      	ldr	r2, [pc, #80]	; (1001524c <__sinit+0x64>)
100151fc:	681b      	ldr	r3, [r3, #0]
100151fe:	6282      	str	r2, [r0, #40]	; 0x28
10015200:	9301      	str	r3, [sp, #4]
10015202:	4298      	cmp	r0, r3
10015204:	d101      	bne.n	1001520a <__sinit+0x22>
10015206:	2301      	movs	r3, #1
10015208:	6183      	str	r3, [r0, #24]
1001520a:	0020      	movs	r0, r4
1001520c:	f000 f820 	bl	10015250 <__sfp>
10015210:	6060      	str	r0, [r4, #4]
10015212:	0020      	movs	r0, r4
10015214:	f000 f81c 	bl	10015250 <__sfp>
10015218:	60a0      	str	r0, [r4, #8]
1001521a:	0020      	movs	r0, r4
1001521c:	f000 f818 	bl	10015250 <__sfp>
10015220:	2200      	movs	r2, #0
10015222:	60e0      	str	r0, [r4, #12]
10015224:	2104      	movs	r1, #4
10015226:	6860      	ldr	r0, [r4, #4]
10015228:	f7ff ffa4 	bl	10015174 <std.isra.0>
1001522c:	2201      	movs	r2, #1
1001522e:	2109      	movs	r1, #9
10015230:	68a0      	ldr	r0, [r4, #8]
10015232:	f7ff ff9f 	bl	10015174 <std.isra.0>
10015236:	2202      	movs	r2, #2
10015238:	2112      	movs	r1, #18
1001523a:	68e0      	ldr	r0, [r4, #12]
1001523c:	f7ff ff9a 	bl	10015174 <std.isra.0>
10015240:	2301      	movs	r3, #1
10015242:	61a3      	str	r3, [r4, #24]
10015244:	bd13      	pop	{r0, r1, r4, pc}
10015246:	46c0      	nop			; (mov r8, r8)
10015248:	10017bfc 	.word	0x10017bfc
1001524c:	10015165 	.word	0x10015165

10015250 <__sfp>:
10015250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10015252:	4b1d      	ldr	r3, [pc, #116]	; (100152c8 <__sfp+0x78>)
10015254:	0006      	movs	r6, r0
10015256:	681d      	ldr	r5, [r3, #0]
10015258:	69ab      	ldr	r3, [r5, #24]
1001525a:	2b00      	cmp	r3, #0
1001525c:	d102      	bne.n	10015264 <__sfp+0x14>
1001525e:	0028      	movs	r0, r5
10015260:	f7ff ffc2 	bl	100151e8 <__sinit>
10015264:	3548      	adds	r5, #72	; 0x48
10015266:	68ac      	ldr	r4, [r5, #8]
10015268:	686b      	ldr	r3, [r5, #4]
1001526a:	3b01      	subs	r3, #1
1001526c:	d405      	bmi.n	1001527a <__sfp+0x2a>
1001526e:	220c      	movs	r2, #12
10015270:	5ea7      	ldrsh	r7, [r4, r2]
10015272:	2f00      	cmp	r7, #0
10015274:	d010      	beq.n	10015298 <__sfp+0x48>
10015276:	3468      	adds	r4, #104	; 0x68
10015278:	e7f7      	b.n	1001526a <__sfp+0x1a>
1001527a:	682b      	ldr	r3, [r5, #0]
1001527c:	2b00      	cmp	r3, #0
1001527e:	d001      	beq.n	10015284 <__sfp+0x34>
10015280:	682d      	ldr	r5, [r5, #0]
10015282:	e7f0      	b.n	10015266 <__sfp+0x16>
10015284:	2104      	movs	r1, #4
10015286:	0030      	movs	r0, r6
10015288:	f7ff ff98 	bl	100151bc <__sfmoreglue>
1001528c:	6028      	str	r0, [r5, #0]
1001528e:	2800      	cmp	r0, #0
10015290:	d1f6      	bne.n	10015280 <__sfp+0x30>
10015292:	230c      	movs	r3, #12
10015294:	6033      	str	r3, [r6, #0]
10015296:	e016      	b.n	100152c6 <__sfp+0x76>
10015298:	2301      	movs	r3, #1
1001529a:	0020      	movs	r0, r4
1001529c:	425b      	negs	r3, r3
1001529e:	81e3      	strh	r3, [r4, #14]
100152a0:	3302      	adds	r3, #2
100152a2:	81a3      	strh	r3, [r4, #12]
100152a4:	6667      	str	r7, [r4, #100]	; 0x64
100152a6:	6027      	str	r7, [r4, #0]
100152a8:	60a7      	str	r7, [r4, #8]
100152aa:	6067      	str	r7, [r4, #4]
100152ac:	6127      	str	r7, [r4, #16]
100152ae:	6167      	str	r7, [r4, #20]
100152b0:	61a7      	str	r7, [r4, #24]
100152b2:	305c      	adds	r0, #92	; 0x5c
100152b4:	2208      	movs	r2, #8
100152b6:	0039      	movs	r1, r7
100152b8:	f7ff fb8e 	bl	100149d8 <memset>
100152bc:	0020      	movs	r0, r4
100152be:	6367      	str	r7, [r4, #52]	; 0x34
100152c0:	63a7      	str	r7, [r4, #56]	; 0x38
100152c2:	64a7      	str	r7, [r4, #72]	; 0x48
100152c4:	64e7      	str	r7, [r4, #76]	; 0x4c
100152c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100152c8:	10017bfc 	.word	0x10017bfc

100152cc <_fwalk_reent>:
100152cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100152ce:	0004      	movs	r4, r0
100152d0:	0007      	movs	r7, r0
100152d2:	2600      	movs	r6, #0
100152d4:	9101      	str	r1, [sp, #4]
100152d6:	3448      	adds	r4, #72	; 0x48
100152d8:	2c00      	cmp	r4, #0
100152da:	d016      	beq.n	1001530a <_fwalk_reent+0x3e>
100152dc:	6863      	ldr	r3, [r4, #4]
100152de:	68a5      	ldr	r5, [r4, #8]
100152e0:	9300      	str	r3, [sp, #0]
100152e2:	9b00      	ldr	r3, [sp, #0]
100152e4:	3b01      	subs	r3, #1
100152e6:	9300      	str	r3, [sp, #0]
100152e8:	d40d      	bmi.n	10015306 <_fwalk_reent+0x3a>
100152ea:	89ab      	ldrh	r3, [r5, #12]
100152ec:	2b01      	cmp	r3, #1
100152ee:	d908      	bls.n	10015302 <_fwalk_reent+0x36>
100152f0:	220e      	movs	r2, #14
100152f2:	5eab      	ldrsh	r3, [r5, r2]
100152f4:	3301      	adds	r3, #1
100152f6:	d004      	beq.n	10015302 <_fwalk_reent+0x36>
100152f8:	0029      	movs	r1, r5
100152fa:	0038      	movs	r0, r7
100152fc:	9b01      	ldr	r3, [sp, #4]
100152fe:	4798      	blx	r3
10015300:	4306      	orrs	r6, r0
10015302:	3568      	adds	r5, #104	; 0x68
10015304:	e7ed      	b.n	100152e2 <_fwalk_reent+0x16>
10015306:	6824      	ldr	r4, [r4, #0]
10015308:	e7e6      	b.n	100152d8 <_fwalk_reent+0xc>
1001530a:	0030      	movs	r0, r6
1001530c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

10015310 <__swhatbuf_r>:
10015310:	b570      	push	{r4, r5, r6, lr}
10015312:	000e      	movs	r6, r1
10015314:	001d      	movs	r5, r3
10015316:	230e      	movs	r3, #14
10015318:	5ec9      	ldrsh	r1, [r1, r3]
1001531a:	b090      	sub	sp, #64	; 0x40
1001531c:	0014      	movs	r4, r2
1001531e:	2900      	cmp	r1, #0
10015320:	da06      	bge.n	10015330 <__swhatbuf_r+0x20>
10015322:	2300      	movs	r3, #0
10015324:	602b      	str	r3, [r5, #0]
10015326:	89b3      	ldrh	r3, [r6, #12]
10015328:	061b      	lsls	r3, r3, #24
1001532a:	d50f      	bpl.n	1001534c <__swhatbuf_r+0x3c>
1001532c:	2340      	movs	r3, #64	; 0x40
1001532e:	e00f      	b.n	10015350 <__swhatbuf_r+0x40>
10015330:	aa01      	add	r2, sp, #4
10015332:	f000 fbcd 	bl	10015ad0 <_fstat_r>
10015336:	2800      	cmp	r0, #0
10015338:	dbf3      	blt.n	10015322 <__swhatbuf_r+0x12>
1001533a:	23f0      	movs	r3, #240	; 0xf0
1001533c:	9a02      	ldr	r2, [sp, #8]
1001533e:	021b      	lsls	r3, r3, #8
10015340:	4013      	ands	r3, r2
10015342:	4a05      	ldr	r2, [pc, #20]	; (10015358 <__swhatbuf_r+0x48>)
10015344:	189b      	adds	r3, r3, r2
10015346:	425a      	negs	r2, r3
10015348:	4153      	adcs	r3, r2
1001534a:	602b      	str	r3, [r5, #0]
1001534c:	2380      	movs	r3, #128	; 0x80
1001534e:	00db      	lsls	r3, r3, #3
10015350:	2000      	movs	r0, #0
10015352:	6023      	str	r3, [r4, #0]
10015354:	b010      	add	sp, #64	; 0x40
10015356:	bd70      	pop	{r4, r5, r6, pc}
10015358:	ffffe000 	.word	0xffffe000

1001535c <__smakebuf_r>:
1001535c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001535e:	2602      	movs	r6, #2
10015360:	898b      	ldrh	r3, [r1, #12]
10015362:	0005      	movs	r5, r0
10015364:	000c      	movs	r4, r1
10015366:	4233      	tst	r3, r6
10015368:	d110      	bne.n	1001538c <__smakebuf_r+0x30>
1001536a:	ab01      	add	r3, sp, #4
1001536c:	466a      	mov	r2, sp
1001536e:	f7ff ffcf 	bl	10015310 <__swhatbuf_r>
10015372:	9900      	ldr	r1, [sp, #0]
10015374:	0007      	movs	r7, r0
10015376:	0028      	movs	r0, r5
10015378:	f7ff fb7c 	bl	10014a74 <_malloc_r>
1001537c:	2800      	cmp	r0, #0
1001537e:	d10c      	bne.n	1001539a <__smakebuf_r+0x3e>
10015380:	220c      	movs	r2, #12
10015382:	5ea3      	ldrsh	r3, [r4, r2]
10015384:	059a      	lsls	r2, r3, #22
10015386:	d423      	bmi.n	100153d0 <__smakebuf_r+0x74>
10015388:	4333      	orrs	r3, r6
1001538a:	81a3      	strh	r3, [r4, #12]
1001538c:	0023      	movs	r3, r4
1001538e:	3347      	adds	r3, #71	; 0x47
10015390:	6023      	str	r3, [r4, #0]
10015392:	6123      	str	r3, [r4, #16]
10015394:	2301      	movs	r3, #1
10015396:	6163      	str	r3, [r4, #20]
10015398:	e01a      	b.n	100153d0 <__smakebuf_r+0x74>
1001539a:	2280      	movs	r2, #128	; 0x80
1001539c:	4b0d      	ldr	r3, [pc, #52]	; (100153d4 <__smakebuf_r+0x78>)
1001539e:	62ab      	str	r3, [r5, #40]	; 0x28
100153a0:	89a3      	ldrh	r3, [r4, #12]
100153a2:	6020      	str	r0, [r4, #0]
100153a4:	4313      	orrs	r3, r2
100153a6:	81a3      	strh	r3, [r4, #12]
100153a8:	9b00      	ldr	r3, [sp, #0]
100153aa:	6120      	str	r0, [r4, #16]
100153ac:	6163      	str	r3, [r4, #20]
100153ae:	9b01      	ldr	r3, [sp, #4]
100153b0:	2b00      	cmp	r3, #0
100153b2:	d00a      	beq.n	100153ca <__smakebuf_r+0x6e>
100153b4:	230e      	movs	r3, #14
100153b6:	5ee1      	ldrsh	r1, [r4, r3]
100153b8:	0028      	movs	r0, r5
100153ba:	f000 fb9b 	bl	10015af4 <_isatty_r>
100153be:	2800      	cmp	r0, #0
100153c0:	d003      	beq.n	100153ca <__smakebuf_r+0x6e>
100153c2:	2201      	movs	r2, #1
100153c4:	89a3      	ldrh	r3, [r4, #12]
100153c6:	4313      	orrs	r3, r2
100153c8:	81a3      	strh	r3, [r4, #12]
100153ca:	89a3      	ldrh	r3, [r4, #12]
100153cc:	431f      	orrs	r7, r3
100153ce:	81a7      	strh	r7, [r4, #12]
100153d0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
100153d2:	46c0      	nop			; (mov r8, r8)
100153d4:	10015165 	.word	0x10015165

100153d8 <__sfputc_r>:
100153d8:	6893      	ldr	r3, [r2, #8]
100153da:	b510      	push	{r4, lr}
100153dc:	3b01      	subs	r3, #1
100153de:	6093      	str	r3, [r2, #8]
100153e0:	2b00      	cmp	r3, #0
100153e2:	da05      	bge.n	100153f0 <__sfputc_r+0x18>
100153e4:	6994      	ldr	r4, [r2, #24]
100153e6:	42a3      	cmp	r3, r4
100153e8:	db08      	blt.n	100153fc <__sfputc_r+0x24>
100153ea:	b2cb      	uxtb	r3, r1
100153ec:	2b0a      	cmp	r3, #10
100153ee:	d005      	beq.n	100153fc <__sfputc_r+0x24>
100153f0:	6813      	ldr	r3, [r2, #0]
100153f2:	1c58      	adds	r0, r3, #1
100153f4:	6010      	str	r0, [r2, #0]
100153f6:	7019      	strb	r1, [r3, #0]
100153f8:	b2c8      	uxtb	r0, r1
100153fa:	e001      	b.n	10015400 <__sfputc_r+0x28>
100153fc:	f7ff fd32 	bl	10014e64 <__swbuf_r>
10015400:	bd10      	pop	{r4, pc}

10015402 <__sfputs_r>:
10015402:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10015404:	0006      	movs	r6, r0
10015406:	000f      	movs	r7, r1
10015408:	0014      	movs	r4, r2
1001540a:	18d5      	adds	r5, r2, r3
1001540c:	42ac      	cmp	r4, r5
1001540e:	d008      	beq.n	10015422 <__sfputs_r+0x20>
10015410:	7821      	ldrb	r1, [r4, #0]
10015412:	003a      	movs	r2, r7
10015414:	0030      	movs	r0, r6
10015416:	f7ff ffdf 	bl	100153d8 <__sfputc_r>
1001541a:	3401      	adds	r4, #1
1001541c:	1c43      	adds	r3, r0, #1
1001541e:	d1f5      	bne.n	1001540c <__sfputs_r+0xa>
10015420:	e000      	b.n	10015424 <__sfputs_r+0x22>
10015422:	2000      	movs	r0, #0
10015424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

10015428 <_vfiprintf_r>:
10015428:	b5f0      	push	{r4, r5, r6, r7, lr}
1001542a:	b09f      	sub	sp, #124	; 0x7c
1001542c:	0006      	movs	r6, r0
1001542e:	000f      	movs	r7, r1
10015430:	9202      	str	r2, [sp, #8]
10015432:	9305      	str	r3, [sp, #20]
10015434:	2800      	cmp	r0, #0
10015436:	d004      	beq.n	10015442 <_vfiprintf_r+0x1a>
10015438:	6983      	ldr	r3, [r0, #24]
1001543a:	2b00      	cmp	r3, #0
1001543c:	d101      	bne.n	10015442 <_vfiprintf_r+0x1a>
1001543e:	f7ff fed3 	bl	100151e8 <__sinit>
10015442:	4b7f      	ldr	r3, [pc, #508]	; (10015640 <_vfiprintf_r+0x218>)
10015444:	429f      	cmp	r7, r3
10015446:	d101      	bne.n	1001544c <_vfiprintf_r+0x24>
10015448:	6877      	ldr	r7, [r6, #4]
1001544a:	e008      	b.n	1001545e <_vfiprintf_r+0x36>
1001544c:	4b7d      	ldr	r3, [pc, #500]	; (10015644 <_vfiprintf_r+0x21c>)
1001544e:	429f      	cmp	r7, r3
10015450:	d101      	bne.n	10015456 <_vfiprintf_r+0x2e>
10015452:	68b7      	ldr	r7, [r6, #8]
10015454:	e003      	b.n	1001545e <_vfiprintf_r+0x36>
10015456:	4b7c      	ldr	r3, [pc, #496]	; (10015648 <_vfiprintf_r+0x220>)
10015458:	429f      	cmp	r7, r3
1001545a:	d100      	bne.n	1001545e <_vfiprintf_r+0x36>
1001545c:	68f7      	ldr	r7, [r6, #12]
1001545e:	89bb      	ldrh	r3, [r7, #12]
10015460:	071b      	lsls	r3, r3, #28
10015462:	d50a      	bpl.n	1001547a <_vfiprintf_r+0x52>
10015464:	693b      	ldr	r3, [r7, #16]
10015466:	2b00      	cmp	r3, #0
10015468:	d007      	beq.n	1001547a <_vfiprintf_r+0x52>
1001546a:	2300      	movs	r3, #0
1001546c:	ad06      	add	r5, sp, #24
1001546e:	616b      	str	r3, [r5, #20]
10015470:	3320      	adds	r3, #32
10015472:	766b      	strb	r3, [r5, #25]
10015474:	3310      	adds	r3, #16
10015476:	76ab      	strb	r3, [r5, #26]
10015478:	e03d      	b.n	100154f6 <_vfiprintf_r+0xce>
1001547a:	0039      	movs	r1, r7
1001547c:	0030      	movs	r0, r6
1001547e:	f7ff fd49 	bl	10014f14 <__swsetup_r>
10015482:	2800      	cmp	r0, #0
10015484:	d0f1      	beq.n	1001546a <_vfiprintf_r+0x42>
10015486:	2001      	movs	r0, #1
10015488:	4240      	negs	r0, r0
1001548a:	e0d6      	b.n	1001563a <_vfiprintf_r+0x212>
1001548c:	9a05      	ldr	r2, [sp, #20]
1001548e:	1d11      	adds	r1, r2, #4
10015490:	6812      	ldr	r2, [r2, #0]
10015492:	9105      	str	r1, [sp, #20]
10015494:	2a00      	cmp	r2, #0
10015496:	da00      	bge.n	1001549a <_vfiprintf_r+0x72>
10015498:	e07f      	b.n	1001559a <_vfiprintf_r+0x172>
1001549a:	9209      	str	r2, [sp, #36]	; 0x24
1001549c:	3401      	adds	r4, #1
1001549e:	7823      	ldrb	r3, [r4, #0]
100154a0:	2b2e      	cmp	r3, #46	; 0x2e
100154a2:	d100      	bne.n	100154a6 <_vfiprintf_r+0x7e>
100154a4:	e08d      	b.n	100155c2 <_vfiprintf_r+0x19a>
100154a6:	7821      	ldrb	r1, [r4, #0]
100154a8:	2203      	movs	r2, #3
100154aa:	4868      	ldr	r0, [pc, #416]	; (1001564c <_vfiprintf_r+0x224>)
100154ac:	f000 fb48 	bl	10015b40 <memchr>
100154b0:	2800      	cmp	r0, #0
100154b2:	d007      	beq.n	100154c4 <_vfiprintf_r+0x9c>
100154b4:	4b65      	ldr	r3, [pc, #404]	; (1001564c <_vfiprintf_r+0x224>)
100154b6:	682a      	ldr	r2, [r5, #0]
100154b8:	1ac0      	subs	r0, r0, r3
100154ba:	2340      	movs	r3, #64	; 0x40
100154bc:	4083      	lsls	r3, r0
100154be:	4313      	orrs	r3, r2
100154c0:	602b      	str	r3, [r5, #0]
100154c2:	3401      	adds	r4, #1
100154c4:	7821      	ldrb	r1, [r4, #0]
100154c6:	1c63      	adds	r3, r4, #1
100154c8:	2206      	movs	r2, #6
100154ca:	4861      	ldr	r0, [pc, #388]	; (10015650 <_vfiprintf_r+0x228>)
100154cc:	9302      	str	r3, [sp, #8]
100154ce:	7629      	strb	r1, [r5, #24]
100154d0:	f000 fb36 	bl	10015b40 <memchr>
100154d4:	2800      	cmp	r0, #0
100154d6:	d100      	bne.n	100154da <_vfiprintf_r+0xb2>
100154d8:	e09d      	b.n	10015616 <_vfiprintf_r+0x1ee>
100154da:	4b5e      	ldr	r3, [pc, #376]	; (10015654 <_vfiprintf_r+0x22c>)
100154dc:	2b00      	cmp	r3, #0
100154de:	d000      	beq.n	100154e2 <_vfiprintf_r+0xba>
100154e0:	e090      	b.n	10015604 <_vfiprintf_r+0x1dc>
100154e2:	2207      	movs	r2, #7
100154e4:	9b05      	ldr	r3, [sp, #20]
100154e6:	3307      	adds	r3, #7
100154e8:	4393      	bics	r3, r2
100154ea:	3308      	adds	r3, #8
100154ec:	9305      	str	r3, [sp, #20]
100154ee:	696b      	ldr	r3, [r5, #20]
100154f0:	9a03      	ldr	r2, [sp, #12]
100154f2:	189b      	adds	r3, r3, r2
100154f4:	616b      	str	r3, [r5, #20]
100154f6:	9c02      	ldr	r4, [sp, #8]
100154f8:	7823      	ldrb	r3, [r4, #0]
100154fa:	2b00      	cmp	r3, #0
100154fc:	d104      	bne.n	10015508 <_vfiprintf_r+0xe0>
100154fe:	9b02      	ldr	r3, [sp, #8]
10015500:	1ae3      	subs	r3, r4, r3
10015502:	9304      	str	r3, [sp, #16]
10015504:	d012      	beq.n	1001552c <_vfiprintf_r+0x104>
10015506:	e003      	b.n	10015510 <_vfiprintf_r+0xe8>
10015508:	2b25      	cmp	r3, #37	; 0x25
1001550a:	d0f8      	beq.n	100154fe <_vfiprintf_r+0xd6>
1001550c:	3401      	adds	r4, #1
1001550e:	e7f3      	b.n	100154f8 <_vfiprintf_r+0xd0>
10015510:	9b04      	ldr	r3, [sp, #16]
10015512:	9a02      	ldr	r2, [sp, #8]
10015514:	0039      	movs	r1, r7
10015516:	0030      	movs	r0, r6
10015518:	f7ff ff73 	bl	10015402 <__sfputs_r>
1001551c:	1c43      	adds	r3, r0, #1
1001551e:	d100      	bne.n	10015522 <_vfiprintf_r+0xfa>
10015520:	e086      	b.n	10015630 <_vfiprintf_r+0x208>
10015522:	696a      	ldr	r2, [r5, #20]
10015524:	9b04      	ldr	r3, [sp, #16]
10015526:	4694      	mov	ip, r2
10015528:	4463      	add	r3, ip
1001552a:	616b      	str	r3, [r5, #20]
1001552c:	7823      	ldrb	r3, [r4, #0]
1001552e:	2b00      	cmp	r3, #0
10015530:	d07e      	beq.n	10015630 <_vfiprintf_r+0x208>
10015532:	2201      	movs	r2, #1
10015534:	2300      	movs	r3, #0
10015536:	4252      	negs	r2, r2
10015538:	606a      	str	r2, [r5, #4]
1001553a:	a902      	add	r1, sp, #8
1001553c:	3254      	adds	r2, #84	; 0x54
1001553e:	1852      	adds	r2, r2, r1
10015540:	3401      	adds	r4, #1
10015542:	602b      	str	r3, [r5, #0]
10015544:	60eb      	str	r3, [r5, #12]
10015546:	60ab      	str	r3, [r5, #8]
10015548:	7013      	strb	r3, [r2, #0]
1001554a:	65ab      	str	r3, [r5, #88]	; 0x58
1001554c:	7821      	ldrb	r1, [r4, #0]
1001554e:	2205      	movs	r2, #5
10015550:	4841      	ldr	r0, [pc, #260]	; (10015658 <_vfiprintf_r+0x230>)
10015552:	f000 faf5 	bl	10015b40 <memchr>
10015556:	2800      	cmp	r0, #0
10015558:	d008      	beq.n	1001556c <_vfiprintf_r+0x144>
1001555a:	4b3f      	ldr	r3, [pc, #252]	; (10015658 <_vfiprintf_r+0x230>)
1001555c:	682a      	ldr	r2, [r5, #0]
1001555e:	1ac0      	subs	r0, r0, r3
10015560:	2301      	movs	r3, #1
10015562:	4083      	lsls	r3, r0
10015564:	4313      	orrs	r3, r2
10015566:	602b      	str	r3, [r5, #0]
10015568:	3401      	adds	r4, #1
1001556a:	e7ef      	b.n	1001554c <_vfiprintf_r+0x124>
1001556c:	682b      	ldr	r3, [r5, #0]
1001556e:	06da      	lsls	r2, r3, #27
10015570:	d504      	bpl.n	1001557c <_vfiprintf_r+0x154>
10015572:	2253      	movs	r2, #83	; 0x53
10015574:	2120      	movs	r1, #32
10015576:	a802      	add	r0, sp, #8
10015578:	1812      	adds	r2, r2, r0
1001557a:	7011      	strb	r1, [r2, #0]
1001557c:	071a      	lsls	r2, r3, #28
1001557e:	d504      	bpl.n	1001558a <_vfiprintf_r+0x162>
10015580:	2253      	movs	r2, #83	; 0x53
10015582:	212b      	movs	r1, #43	; 0x2b
10015584:	a802      	add	r0, sp, #8
10015586:	1812      	adds	r2, r2, r0
10015588:	7011      	strb	r1, [r2, #0]
1001558a:	7822      	ldrb	r2, [r4, #0]
1001558c:	2a2a      	cmp	r2, #42	; 0x2a
1001558e:	d100      	bne.n	10015592 <_vfiprintf_r+0x16a>
10015590:	e77c      	b.n	1001548c <_vfiprintf_r+0x64>
10015592:	9b09      	ldr	r3, [sp, #36]	; 0x24
10015594:	2000      	movs	r0, #0
10015596:	210a      	movs	r1, #10
10015598:	e005      	b.n	100155a6 <_vfiprintf_r+0x17e>
1001559a:	4252      	negs	r2, r2
1001559c:	60ea      	str	r2, [r5, #12]
1001559e:	2202      	movs	r2, #2
100155a0:	4313      	orrs	r3, r2
100155a2:	602b      	str	r3, [r5, #0]
100155a4:	e77a      	b.n	1001549c <_vfiprintf_r+0x74>
100155a6:	7822      	ldrb	r2, [r4, #0]
100155a8:	3a30      	subs	r2, #48	; 0x30
100155aa:	2a09      	cmp	r2, #9
100155ac:	d804      	bhi.n	100155b8 <_vfiprintf_r+0x190>
100155ae:	434b      	muls	r3, r1
100155b0:	3401      	adds	r4, #1
100155b2:	189b      	adds	r3, r3, r2
100155b4:	2001      	movs	r0, #1
100155b6:	e7f6      	b.n	100155a6 <_vfiprintf_r+0x17e>
100155b8:	2800      	cmp	r0, #0
100155ba:	d100      	bne.n	100155be <_vfiprintf_r+0x196>
100155bc:	e76f      	b.n	1001549e <_vfiprintf_r+0x76>
100155be:	9309      	str	r3, [sp, #36]	; 0x24
100155c0:	e76d      	b.n	1001549e <_vfiprintf_r+0x76>
100155c2:	7863      	ldrb	r3, [r4, #1]
100155c4:	2b2a      	cmp	r3, #42	; 0x2a
100155c6:	d10a      	bne.n	100155de <_vfiprintf_r+0x1b6>
100155c8:	9b05      	ldr	r3, [sp, #20]
100155ca:	3402      	adds	r4, #2
100155cc:	1d1a      	adds	r2, r3, #4
100155ce:	681b      	ldr	r3, [r3, #0]
100155d0:	9205      	str	r2, [sp, #20]
100155d2:	2b00      	cmp	r3, #0
100155d4:	da01      	bge.n	100155da <_vfiprintf_r+0x1b2>
100155d6:	2301      	movs	r3, #1
100155d8:	425b      	negs	r3, r3
100155da:	9307      	str	r3, [sp, #28]
100155dc:	e763      	b.n	100154a6 <_vfiprintf_r+0x7e>
100155de:	2300      	movs	r3, #0
100155e0:	200a      	movs	r0, #10
100155e2:	001a      	movs	r2, r3
100155e4:	3401      	adds	r4, #1
100155e6:	606b      	str	r3, [r5, #4]
100155e8:	7821      	ldrb	r1, [r4, #0]
100155ea:	3930      	subs	r1, #48	; 0x30
100155ec:	2909      	cmp	r1, #9
100155ee:	d804      	bhi.n	100155fa <_vfiprintf_r+0x1d2>
100155f0:	4342      	muls	r2, r0
100155f2:	3401      	adds	r4, #1
100155f4:	1852      	adds	r2, r2, r1
100155f6:	2301      	movs	r3, #1
100155f8:	e7f6      	b.n	100155e8 <_vfiprintf_r+0x1c0>
100155fa:	2b00      	cmp	r3, #0
100155fc:	d100      	bne.n	10015600 <_vfiprintf_r+0x1d8>
100155fe:	e752      	b.n	100154a6 <_vfiprintf_r+0x7e>
10015600:	9207      	str	r2, [sp, #28]
10015602:	e750      	b.n	100154a6 <_vfiprintf_r+0x7e>
10015604:	ab05      	add	r3, sp, #20
10015606:	9300      	str	r3, [sp, #0]
10015608:	003a      	movs	r2, r7
1001560a:	4b14      	ldr	r3, [pc, #80]	; (1001565c <_vfiprintf_r+0x234>)
1001560c:	0029      	movs	r1, r5
1001560e:	0030      	movs	r0, r6
10015610:	e000      	b.n	10015614 <_vfiprintf_r+0x1ec>
10015612:	bf00      	nop
10015614:	e007      	b.n	10015626 <_vfiprintf_r+0x1fe>
10015616:	ab05      	add	r3, sp, #20
10015618:	9300      	str	r3, [sp, #0]
1001561a:	003a      	movs	r2, r7
1001561c:	4b0f      	ldr	r3, [pc, #60]	; (1001565c <_vfiprintf_r+0x234>)
1001561e:	0029      	movs	r1, r5
10015620:	0030      	movs	r0, r6
10015622:	f000 f88b 	bl	1001573c <_printf_i>
10015626:	9003      	str	r0, [sp, #12]
10015628:	9b03      	ldr	r3, [sp, #12]
1001562a:	3301      	adds	r3, #1
1001562c:	d000      	beq.n	10015630 <_vfiprintf_r+0x208>
1001562e:	e75e      	b.n	100154ee <_vfiprintf_r+0xc6>
10015630:	89bb      	ldrh	r3, [r7, #12]
10015632:	065b      	lsls	r3, r3, #25
10015634:	d500      	bpl.n	10015638 <_vfiprintf_r+0x210>
10015636:	e726      	b.n	10015486 <_vfiprintf_r+0x5e>
10015638:	980b      	ldr	r0, [sp, #44]	; 0x2c
1001563a:	b01f      	add	sp, #124	; 0x7c
1001563c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001563e:	46c0      	nop			; (mov r8, r8)
10015640:	10017c00 	.word	0x10017c00
10015644:	10017c20 	.word	0x10017c20
10015648:	10017c40 	.word	0x10017c40
1001564c:	10017c66 	.word	0x10017c66
10015650:	10017c6a 	.word	0x10017c6a
10015654:	00000000 	.word	0x00000000
10015658:	10017c60 	.word	0x10017c60
1001565c:	10015403 	.word	0x10015403

10015660 <_printf_common>:
10015660:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10015662:	0017      	movs	r7, r2
10015664:	9301      	str	r3, [sp, #4]
10015666:	688a      	ldr	r2, [r1, #8]
10015668:	690b      	ldr	r3, [r1, #16]
1001566a:	9000      	str	r0, [sp, #0]
1001566c:	000c      	movs	r4, r1
1001566e:	4293      	cmp	r3, r2
10015670:	da00      	bge.n	10015674 <_printf_common+0x14>
10015672:	0013      	movs	r3, r2
10015674:	0022      	movs	r2, r4
10015676:	603b      	str	r3, [r7, #0]
10015678:	3243      	adds	r2, #67	; 0x43
1001567a:	7812      	ldrb	r2, [r2, #0]
1001567c:	2a00      	cmp	r2, #0
1001567e:	d001      	beq.n	10015684 <_printf_common+0x24>
10015680:	3301      	adds	r3, #1
10015682:	603b      	str	r3, [r7, #0]
10015684:	6823      	ldr	r3, [r4, #0]
10015686:	069b      	lsls	r3, r3, #26
10015688:	d502      	bpl.n	10015690 <_printf_common+0x30>
1001568a:	683b      	ldr	r3, [r7, #0]
1001568c:	3302      	adds	r3, #2
1001568e:	603b      	str	r3, [r7, #0]
10015690:	2506      	movs	r5, #6
10015692:	6823      	ldr	r3, [r4, #0]
10015694:	401d      	ands	r5, r3
10015696:	d01e      	beq.n	100156d6 <_printf_common+0x76>
10015698:	0023      	movs	r3, r4
1001569a:	3343      	adds	r3, #67	; 0x43
1001569c:	781b      	ldrb	r3, [r3, #0]
1001569e:	1e5a      	subs	r2, r3, #1
100156a0:	4193      	sbcs	r3, r2
100156a2:	6822      	ldr	r2, [r4, #0]
100156a4:	0692      	lsls	r2, r2, #26
100156a6:	d51c      	bpl.n	100156e2 <_printf_common+0x82>
100156a8:	2030      	movs	r0, #48	; 0x30
100156aa:	18e1      	adds	r1, r4, r3
100156ac:	3143      	adds	r1, #67	; 0x43
100156ae:	7008      	strb	r0, [r1, #0]
100156b0:	0021      	movs	r1, r4
100156b2:	1c5a      	adds	r2, r3, #1
100156b4:	3145      	adds	r1, #69	; 0x45
100156b6:	7809      	ldrb	r1, [r1, #0]
100156b8:	18a2      	adds	r2, r4, r2
100156ba:	3243      	adds	r2, #67	; 0x43
100156bc:	3302      	adds	r3, #2
100156be:	7011      	strb	r1, [r2, #0]
100156c0:	e00f      	b.n	100156e2 <_printf_common+0x82>
100156c2:	0022      	movs	r2, r4
100156c4:	2301      	movs	r3, #1
100156c6:	3219      	adds	r2, #25
100156c8:	9901      	ldr	r1, [sp, #4]
100156ca:	9800      	ldr	r0, [sp, #0]
100156cc:	9e08      	ldr	r6, [sp, #32]
100156ce:	47b0      	blx	r6
100156d0:	1c43      	adds	r3, r0, #1
100156d2:	d00e      	beq.n	100156f2 <_printf_common+0x92>
100156d4:	3501      	adds	r5, #1
100156d6:	68e3      	ldr	r3, [r4, #12]
100156d8:	683a      	ldr	r2, [r7, #0]
100156da:	1a9b      	subs	r3, r3, r2
100156dc:	429d      	cmp	r5, r3
100156de:	dbf0      	blt.n	100156c2 <_printf_common+0x62>
100156e0:	e7da      	b.n	10015698 <_printf_common+0x38>
100156e2:	0022      	movs	r2, r4
100156e4:	9901      	ldr	r1, [sp, #4]
100156e6:	3243      	adds	r2, #67	; 0x43
100156e8:	9800      	ldr	r0, [sp, #0]
100156ea:	9d08      	ldr	r5, [sp, #32]
100156ec:	47a8      	blx	r5
100156ee:	1c43      	adds	r3, r0, #1
100156f0:	d102      	bne.n	100156f8 <_printf_common+0x98>
100156f2:	2001      	movs	r0, #1
100156f4:	4240      	negs	r0, r0
100156f6:	e020      	b.n	1001573a <_printf_common+0xda>
100156f8:	2306      	movs	r3, #6
100156fa:	6820      	ldr	r0, [r4, #0]
100156fc:	68e1      	ldr	r1, [r4, #12]
100156fe:	683a      	ldr	r2, [r7, #0]
10015700:	4003      	ands	r3, r0
10015702:	2500      	movs	r5, #0
10015704:	2b04      	cmp	r3, #4
10015706:	d103      	bne.n	10015710 <_printf_common+0xb0>
10015708:	1a8d      	subs	r5, r1, r2
1001570a:	43eb      	mvns	r3, r5
1001570c:	17db      	asrs	r3, r3, #31
1001570e:	401d      	ands	r5, r3
10015710:	68a3      	ldr	r3, [r4, #8]
10015712:	6922      	ldr	r2, [r4, #16]
10015714:	4293      	cmp	r3, r2
10015716:	dd01      	ble.n	1001571c <_printf_common+0xbc>
10015718:	1a9b      	subs	r3, r3, r2
1001571a:	18ed      	adds	r5, r5, r3
1001571c:	2700      	movs	r7, #0
1001571e:	42bd      	cmp	r5, r7
10015720:	d00a      	beq.n	10015738 <_printf_common+0xd8>
10015722:	0022      	movs	r2, r4
10015724:	2301      	movs	r3, #1
10015726:	321a      	adds	r2, #26
10015728:	9901      	ldr	r1, [sp, #4]
1001572a:	9800      	ldr	r0, [sp, #0]
1001572c:	9e08      	ldr	r6, [sp, #32]
1001572e:	47b0      	blx	r6
10015730:	1c43      	adds	r3, r0, #1
10015732:	d0de      	beq.n	100156f2 <_printf_common+0x92>
10015734:	3701      	adds	r7, #1
10015736:	e7f2      	b.n	1001571e <_printf_common+0xbe>
10015738:	2000      	movs	r0, #0
1001573a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

1001573c <_printf_i>:
1001573c:	b5f0      	push	{r4, r5, r6, r7, lr}
1001573e:	b08b      	sub	sp, #44	; 0x2c
10015740:	9206      	str	r2, [sp, #24]
10015742:	000a      	movs	r2, r1
10015744:	3243      	adds	r2, #67	; 0x43
10015746:	9307      	str	r3, [sp, #28]
10015748:	9005      	str	r0, [sp, #20]
1001574a:	9204      	str	r2, [sp, #16]
1001574c:	7e0a      	ldrb	r2, [r1, #24]
1001574e:	000c      	movs	r4, r1
10015750:	9b10      	ldr	r3, [sp, #64]	; 0x40
10015752:	2a6e      	cmp	r2, #110	; 0x6e
10015754:	d100      	bne.n	10015758 <_printf_i+0x1c>
10015756:	e0ab      	b.n	100158b0 <_printf_i+0x174>
10015758:	d811      	bhi.n	1001577e <_printf_i+0x42>
1001575a:	2a63      	cmp	r2, #99	; 0x63
1001575c:	d022      	beq.n	100157a4 <_printf_i+0x68>
1001575e:	d809      	bhi.n	10015774 <_printf_i+0x38>
10015760:	2a00      	cmp	r2, #0
10015762:	d100      	bne.n	10015766 <_printf_i+0x2a>
10015764:	e0b5      	b.n	100158d2 <_printf_i+0x196>
10015766:	2a58      	cmp	r2, #88	; 0x58
10015768:	d000      	beq.n	1001576c <_printf_i+0x30>
1001576a:	e0c5      	b.n	100158f8 <_printf_i+0x1bc>
1001576c:	3145      	adds	r1, #69	; 0x45
1001576e:	700a      	strb	r2, [r1, #0]
10015770:	4a81      	ldr	r2, [pc, #516]	; (10015978 <_printf_i+0x23c>)
10015772:	e04f      	b.n	10015814 <_printf_i+0xd8>
10015774:	2a64      	cmp	r2, #100	; 0x64
10015776:	d01d      	beq.n	100157b4 <_printf_i+0x78>
10015778:	2a69      	cmp	r2, #105	; 0x69
1001577a:	d01b      	beq.n	100157b4 <_printf_i+0x78>
1001577c:	e0bc      	b.n	100158f8 <_printf_i+0x1bc>
1001577e:	2a73      	cmp	r2, #115	; 0x73
10015780:	d100      	bne.n	10015784 <_printf_i+0x48>
10015782:	e0aa      	b.n	100158da <_printf_i+0x19e>
10015784:	d809      	bhi.n	1001579a <_printf_i+0x5e>
10015786:	2a6f      	cmp	r2, #111	; 0x6f
10015788:	d029      	beq.n	100157de <_printf_i+0xa2>
1001578a:	2a70      	cmp	r2, #112	; 0x70
1001578c:	d000      	beq.n	10015790 <_printf_i+0x54>
1001578e:	e0b3      	b.n	100158f8 <_printf_i+0x1bc>
10015790:	2220      	movs	r2, #32
10015792:	6809      	ldr	r1, [r1, #0]
10015794:	430a      	orrs	r2, r1
10015796:	6022      	str	r2, [r4, #0]
10015798:	e037      	b.n	1001580a <_printf_i+0xce>
1001579a:	2a75      	cmp	r2, #117	; 0x75
1001579c:	d01f      	beq.n	100157de <_printf_i+0xa2>
1001579e:	2a78      	cmp	r2, #120	; 0x78
100157a0:	d033      	beq.n	1001580a <_printf_i+0xce>
100157a2:	e0a9      	b.n	100158f8 <_printf_i+0x1bc>
100157a4:	000e      	movs	r6, r1
100157a6:	681a      	ldr	r2, [r3, #0]
100157a8:	3642      	adds	r6, #66	; 0x42
100157aa:	1d11      	adds	r1, r2, #4
100157ac:	6019      	str	r1, [r3, #0]
100157ae:	6813      	ldr	r3, [r2, #0]
100157b0:	7033      	strb	r3, [r6, #0]
100157b2:	e0a4      	b.n	100158fe <_printf_i+0x1c2>
100157b4:	6821      	ldr	r1, [r4, #0]
100157b6:	681a      	ldr	r2, [r3, #0]
100157b8:	0608      	lsls	r0, r1, #24
100157ba:	d406      	bmi.n	100157ca <_printf_i+0x8e>
100157bc:	0649      	lsls	r1, r1, #25
100157be:	d504      	bpl.n	100157ca <_printf_i+0x8e>
100157c0:	1d11      	adds	r1, r2, #4
100157c2:	6019      	str	r1, [r3, #0]
100157c4:	2300      	movs	r3, #0
100157c6:	5ed5      	ldrsh	r5, [r2, r3]
100157c8:	e002      	b.n	100157d0 <_printf_i+0x94>
100157ca:	1d11      	adds	r1, r2, #4
100157cc:	6019      	str	r1, [r3, #0]
100157ce:	6815      	ldr	r5, [r2, #0]
100157d0:	2d00      	cmp	r5, #0
100157d2:	da3b      	bge.n	1001584c <_printf_i+0x110>
100157d4:	232d      	movs	r3, #45	; 0x2d
100157d6:	9a04      	ldr	r2, [sp, #16]
100157d8:	426d      	negs	r5, r5
100157da:	7013      	strb	r3, [r2, #0]
100157dc:	e036      	b.n	1001584c <_printf_i+0x110>
100157de:	6821      	ldr	r1, [r4, #0]
100157e0:	681a      	ldr	r2, [r3, #0]
100157e2:	0608      	lsls	r0, r1, #24
100157e4:	d406      	bmi.n	100157f4 <_printf_i+0xb8>
100157e6:	0649      	lsls	r1, r1, #25
100157e8:	d504      	bpl.n	100157f4 <_printf_i+0xb8>
100157ea:	6815      	ldr	r5, [r2, #0]
100157ec:	1d11      	adds	r1, r2, #4
100157ee:	6019      	str	r1, [r3, #0]
100157f0:	b2ad      	uxth	r5, r5
100157f2:	e002      	b.n	100157fa <_printf_i+0xbe>
100157f4:	1d11      	adds	r1, r2, #4
100157f6:	6019      	str	r1, [r3, #0]
100157f8:	6815      	ldr	r5, [r2, #0]
100157fa:	4b5f      	ldr	r3, [pc, #380]	; (10015978 <_printf_i+0x23c>)
100157fc:	7e22      	ldrb	r2, [r4, #24]
100157fe:	9303      	str	r3, [sp, #12]
10015800:	2708      	movs	r7, #8
10015802:	2a6f      	cmp	r2, #111	; 0x6f
10015804:	d01d      	beq.n	10015842 <_printf_i+0x106>
10015806:	270a      	movs	r7, #10
10015808:	e01b      	b.n	10015842 <_printf_i+0x106>
1001580a:	0022      	movs	r2, r4
1001580c:	2178      	movs	r1, #120	; 0x78
1001580e:	3245      	adds	r2, #69	; 0x45
10015810:	7011      	strb	r1, [r2, #0]
10015812:	4a5a      	ldr	r2, [pc, #360]	; (1001597c <_printf_i+0x240>)
10015814:	6819      	ldr	r1, [r3, #0]
10015816:	9203      	str	r2, [sp, #12]
10015818:	1d08      	adds	r0, r1, #4
1001581a:	6822      	ldr	r2, [r4, #0]
1001581c:	6018      	str	r0, [r3, #0]
1001581e:	680d      	ldr	r5, [r1, #0]
10015820:	0610      	lsls	r0, r2, #24
10015822:	d402      	bmi.n	1001582a <_printf_i+0xee>
10015824:	0650      	lsls	r0, r2, #25
10015826:	d500      	bpl.n	1001582a <_printf_i+0xee>
10015828:	b2ad      	uxth	r5, r5
1001582a:	07d3      	lsls	r3, r2, #31
1001582c:	d502      	bpl.n	10015834 <_printf_i+0xf8>
1001582e:	2320      	movs	r3, #32
10015830:	431a      	orrs	r2, r3
10015832:	6022      	str	r2, [r4, #0]
10015834:	2710      	movs	r7, #16
10015836:	2d00      	cmp	r5, #0
10015838:	d103      	bne.n	10015842 <_printf_i+0x106>
1001583a:	2320      	movs	r3, #32
1001583c:	6822      	ldr	r2, [r4, #0]
1001583e:	439a      	bics	r2, r3
10015840:	6022      	str	r2, [r4, #0]
10015842:	0023      	movs	r3, r4
10015844:	2200      	movs	r2, #0
10015846:	3343      	adds	r3, #67	; 0x43
10015848:	701a      	strb	r2, [r3, #0]
1001584a:	e002      	b.n	10015852 <_printf_i+0x116>
1001584c:	270a      	movs	r7, #10
1001584e:	4b4a      	ldr	r3, [pc, #296]	; (10015978 <_printf_i+0x23c>)
10015850:	9303      	str	r3, [sp, #12]
10015852:	6863      	ldr	r3, [r4, #4]
10015854:	60a3      	str	r3, [r4, #8]
10015856:	2b00      	cmp	r3, #0
10015858:	db09      	blt.n	1001586e <_printf_i+0x132>
1001585a:	2204      	movs	r2, #4
1001585c:	6821      	ldr	r1, [r4, #0]
1001585e:	4391      	bics	r1, r2
10015860:	6021      	str	r1, [r4, #0]
10015862:	2d00      	cmp	r5, #0
10015864:	d105      	bne.n	10015872 <_printf_i+0x136>
10015866:	9e04      	ldr	r6, [sp, #16]
10015868:	2b00      	cmp	r3, #0
1001586a:	d011      	beq.n	10015890 <_printf_i+0x154>
1001586c:	e07b      	b.n	10015966 <_printf_i+0x22a>
1001586e:	2d00      	cmp	r5, #0
10015870:	d079      	beq.n	10015966 <_printf_i+0x22a>
10015872:	9e04      	ldr	r6, [sp, #16]
10015874:	0028      	movs	r0, r5
10015876:	0039      	movs	r1, r7
10015878:	f7fd fa70 	bl	10012d5c <__aeabi_uidivmod>
1001587c:	9b03      	ldr	r3, [sp, #12]
1001587e:	3e01      	subs	r6, #1
10015880:	5c5b      	ldrb	r3, [r3, r1]
10015882:	0028      	movs	r0, r5
10015884:	7033      	strb	r3, [r6, #0]
10015886:	0039      	movs	r1, r7
10015888:	f7fd f9e2 	bl	10012c50 <__aeabi_uidiv>
1001588c:	1e05      	subs	r5, r0, #0
1001588e:	d1f1      	bne.n	10015874 <_printf_i+0x138>
10015890:	2f08      	cmp	r7, #8
10015892:	d109      	bne.n	100158a8 <_printf_i+0x16c>
10015894:	6823      	ldr	r3, [r4, #0]
10015896:	07db      	lsls	r3, r3, #31
10015898:	d506      	bpl.n	100158a8 <_printf_i+0x16c>
1001589a:	6863      	ldr	r3, [r4, #4]
1001589c:	6922      	ldr	r2, [r4, #16]
1001589e:	4293      	cmp	r3, r2
100158a0:	dc02      	bgt.n	100158a8 <_printf_i+0x16c>
100158a2:	2330      	movs	r3, #48	; 0x30
100158a4:	3e01      	subs	r6, #1
100158a6:	7033      	strb	r3, [r6, #0]
100158a8:	9b04      	ldr	r3, [sp, #16]
100158aa:	1b9b      	subs	r3, r3, r6
100158ac:	6123      	str	r3, [r4, #16]
100158ae:	e02b      	b.n	10015908 <_printf_i+0x1cc>
100158b0:	6809      	ldr	r1, [r1, #0]
100158b2:	681a      	ldr	r2, [r3, #0]
100158b4:	0608      	lsls	r0, r1, #24
100158b6:	d407      	bmi.n	100158c8 <_printf_i+0x18c>
100158b8:	0649      	lsls	r1, r1, #25
100158ba:	d505      	bpl.n	100158c8 <_printf_i+0x18c>
100158bc:	1d11      	adds	r1, r2, #4
100158be:	6019      	str	r1, [r3, #0]
100158c0:	6813      	ldr	r3, [r2, #0]
100158c2:	8aa2      	ldrh	r2, [r4, #20]
100158c4:	801a      	strh	r2, [r3, #0]
100158c6:	e004      	b.n	100158d2 <_printf_i+0x196>
100158c8:	1d11      	adds	r1, r2, #4
100158ca:	6019      	str	r1, [r3, #0]
100158cc:	6813      	ldr	r3, [r2, #0]
100158ce:	6962      	ldr	r2, [r4, #20]
100158d0:	601a      	str	r2, [r3, #0]
100158d2:	2300      	movs	r3, #0
100158d4:	9e04      	ldr	r6, [sp, #16]
100158d6:	6123      	str	r3, [r4, #16]
100158d8:	e016      	b.n	10015908 <_printf_i+0x1cc>
100158da:	681a      	ldr	r2, [r3, #0]
100158dc:	1d11      	adds	r1, r2, #4
100158de:	6019      	str	r1, [r3, #0]
100158e0:	6816      	ldr	r6, [r2, #0]
100158e2:	2100      	movs	r1, #0
100158e4:	6862      	ldr	r2, [r4, #4]
100158e6:	0030      	movs	r0, r6
100158e8:	f000 f92a 	bl	10015b40 <memchr>
100158ec:	2800      	cmp	r0, #0
100158ee:	d001      	beq.n	100158f4 <_printf_i+0x1b8>
100158f0:	1b80      	subs	r0, r0, r6
100158f2:	6060      	str	r0, [r4, #4]
100158f4:	6863      	ldr	r3, [r4, #4]
100158f6:	e003      	b.n	10015900 <_printf_i+0x1c4>
100158f8:	0026      	movs	r6, r4
100158fa:	3642      	adds	r6, #66	; 0x42
100158fc:	7032      	strb	r2, [r6, #0]
100158fe:	2301      	movs	r3, #1
10015900:	6123      	str	r3, [r4, #16]
10015902:	2300      	movs	r3, #0
10015904:	9a04      	ldr	r2, [sp, #16]
10015906:	7013      	strb	r3, [r2, #0]
10015908:	9b07      	ldr	r3, [sp, #28]
1001590a:	aa09      	add	r2, sp, #36	; 0x24
1001590c:	9300      	str	r3, [sp, #0]
1001590e:	0021      	movs	r1, r4
10015910:	9b06      	ldr	r3, [sp, #24]
10015912:	9805      	ldr	r0, [sp, #20]
10015914:	f7ff fea4 	bl	10015660 <_printf_common>
10015918:	1c43      	adds	r3, r0, #1
1001591a:	d102      	bne.n	10015922 <_printf_i+0x1e6>
1001591c:	2001      	movs	r0, #1
1001591e:	4240      	negs	r0, r0
10015920:	e027      	b.n	10015972 <_printf_i+0x236>
10015922:	6923      	ldr	r3, [r4, #16]
10015924:	0032      	movs	r2, r6
10015926:	9906      	ldr	r1, [sp, #24]
10015928:	9805      	ldr	r0, [sp, #20]
1001592a:	9d07      	ldr	r5, [sp, #28]
1001592c:	47a8      	blx	r5
1001592e:	1c43      	adds	r3, r0, #1
10015930:	d0f4      	beq.n	1001591c <_printf_i+0x1e0>
10015932:	6823      	ldr	r3, [r4, #0]
10015934:	2500      	movs	r5, #0
10015936:	079b      	lsls	r3, r3, #30
10015938:	d40f      	bmi.n	1001595a <_printf_i+0x21e>
1001593a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1001593c:	68e0      	ldr	r0, [r4, #12]
1001593e:	4298      	cmp	r0, r3
10015940:	da17      	bge.n	10015972 <_printf_i+0x236>
10015942:	0018      	movs	r0, r3
10015944:	e015      	b.n	10015972 <_printf_i+0x236>
10015946:	0022      	movs	r2, r4
10015948:	2301      	movs	r3, #1
1001594a:	3219      	adds	r2, #25
1001594c:	9906      	ldr	r1, [sp, #24]
1001594e:	9805      	ldr	r0, [sp, #20]
10015950:	9e07      	ldr	r6, [sp, #28]
10015952:	47b0      	blx	r6
10015954:	1c43      	adds	r3, r0, #1
10015956:	d0e1      	beq.n	1001591c <_printf_i+0x1e0>
10015958:	3501      	adds	r5, #1
1001595a:	68e3      	ldr	r3, [r4, #12]
1001595c:	9a09      	ldr	r2, [sp, #36]	; 0x24
1001595e:	1a9b      	subs	r3, r3, r2
10015960:	429d      	cmp	r5, r3
10015962:	dbf0      	blt.n	10015946 <_printf_i+0x20a>
10015964:	e7e9      	b.n	1001593a <_printf_i+0x1fe>
10015966:	0026      	movs	r6, r4
10015968:	9b03      	ldr	r3, [sp, #12]
1001596a:	3642      	adds	r6, #66	; 0x42
1001596c:	781b      	ldrb	r3, [r3, #0]
1001596e:	7033      	strb	r3, [r6, #0]
10015970:	e78e      	b.n	10015890 <_printf_i+0x154>
10015972:	b00b      	add	sp, #44	; 0x2c
10015974:	bdf0      	pop	{r4, r5, r6, r7, pc}
10015976:	46c0      	nop			; (mov r8, r8)
10015978:	10017c71 	.word	0x10017c71
1001597c:	10017c82 	.word	0x10017c82

10015980 <_putc_r>:
10015980:	b570      	push	{r4, r5, r6, lr}
10015982:	0006      	movs	r6, r0
10015984:	000d      	movs	r5, r1
10015986:	0014      	movs	r4, r2
10015988:	2800      	cmp	r0, #0
1001598a:	d004      	beq.n	10015996 <_putc_r+0x16>
1001598c:	6983      	ldr	r3, [r0, #24]
1001598e:	2b00      	cmp	r3, #0
10015990:	d101      	bne.n	10015996 <_putc_r+0x16>
10015992:	f7ff fc29 	bl	100151e8 <__sinit>
10015996:	4b12      	ldr	r3, [pc, #72]	; (100159e0 <_putc_r+0x60>)
10015998:	429c      	cmp	r4, r3
1001599a:	d101      	bne.n	100159a0 <_putc_r+0x20>
1001599c:	6874      	ldr	r4, [r6, #4]
1001599e:	e008      	b.n	100159b2 <_putc_r+0x32>
100159a0:	4b10      	ldr	r3, [pc, #64]	; (100159e4 <_putc_r+0x64>)
100159a2:	429c      	cmp	r4, r3
100159a4:	d101      	bne.n	100159aa <_putc_r+0x2a>
100159a6:	68b4      	ldr	r4, [r6, #8]
100159a8:	e003      	b.n	100159b2 <_putc_r+0x32>
100159aa:	4b0f      	ldr	r3, [pc, #60]	; (100159e8 <_putc_r+0x68>)
100159ac:	429c      	cmp	r4, r3
100159ae:	d100      	bne.n	100159b2 <_putc_r+0x32>
100159b0:	68f4      	ldr	r4, [r6, #12]
100159b2:	68a3      	ldr	r3, [r4, #8]
100159b4:	3b01      	subs	r3, #1
100159b6:	60a3      	str	r3, [r4, #8]
100159b8:	2b00      	cmp	r3, #0
100159ba:	da05      	bge.n	100159c8 <_putc_r+0x48>
100159bc:	69a2      	ldr	r2, [r4, #24]
100159be:	4293      	cmp	r3, r2
100159c0:	db08      	blt.n	100159d4 <_putc_r+0x54>
100159c2:	b2eb      	uxtb	r3, r5
100159c4:	2b0a      	cmp	r3, #10
100159c6:	d005      	beq.n	100159d4 <_putc_r+0x54>
100159c8:	6823      	ldr	r3, [r4, #0]
100159ca:	b2e8      	uxtb	r0, r5
100159cc:	1c5a      	adds	r2, r3, #1
100159ce:	6022      	str	r2, [r4, #0]
100159d0:	701d      	strb	r5, [r3, #0]
100159d2:	e004      	b.n	100159de <_putc_r+0x5e>
100159d4:	0022      	movs	r2, r4
100159d6:	0029      	movs	r1, r5
100159d8:	0030      	movs	r0, r6
100159da:	f7ff fa43 	bl	10014e64 <__swbuf_r>
100159de:	bd70      	pop	{r4, r5, r6, pc}
100159e0:	10017c00 	.word	0x10017c00
100159e4:	10017c20 	.word	0x10017c20
100159e8:	10017c40 	.word	0x10017c40

100159ec <__sread>:
100159ec:	b570      	push	{r4, r5, r6, lr}
100159ee:	000c      	movs	r4, r1
100159f0:	250e      	movs	r5, #14
100159f2:	5f49      	ldrsh	r1, [r1, r5]
100159f4:	f000 f8b0 	bl	10015b58 <_read_r>
100159f8:	2800      	cmp	r0, #0
100159fa:	db03      	blt.n	10015a04 <__sread+0x18>
100159fc:	6d63      	ldr	r3, [r4, #84]	; 0x54
100159fe:	181b      	adds	r3, r3, r0
10015a00:	6563      	str	r3, [r4, #84]	; 0x54
10015a02:	e003      	b.n	10015a0c <__sread+0x20>
10015a04:	89a2      	ldrh	r2, [r4, #12]
10015a06:	4b02      	ldr	r3, [pc, #8]	; (10015a10 <__sread+0x24>)
10015a08:	4013      	ands	r3, r2
10015a0a:	81a3      	strh	r3, [r4, #12]
10015a0c:	bd70      	pop	{r4, r5, r6, pc}
10015a0e:	46c0      	nop			; (mov r8, r8)
10015a10:	ffffefff 	.word	0xffffefff

10015a14 <__swrite>:
10015a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10015a16:	001f      	movs	r7, r3
10015a18:	898b      	ldrh	r3, [r1, #12]
10015a1a:	0005      	movs	r5, r0
10015a1c:	000c      	movs	r4, r1
10015a1e:	0016      	movs	r6, r2
10015a20:	05db      	lsls	r3, r3, #23
10015a22:	d505      	bpl.n	10015a30 <__swrite+0x1c>
10015a24:	230e      	movs	r3, #14
10015a26:	5ec9      	ldrsh	r1, [r1, r3]
10015a28:	2200      	movs	r2, #0
10015a2a:	2302      	movs	r3, #2
10015a2c:	f000 f874 	bl	10015b18 <_lseek_r>
10015a30:	89a2      	ldrh	r2, [r4, #12]
10015a32:	4b05      	ldr	r3, [pc, #20]	; (10015a48 <__swrite+0x34>)
10015a34:	0028      	movs	r0, r5
10015a36:	4013      	ands	r3, r2
10015a38:	81a3      	strh	r3, [r4, #12]
10015a3a:	0032      	movs	r2, r6
10015a3c:	230e      	movs	r3, #14
10015a3e:	5ee1      	ldrsh	r1, [r4, r3]
10015a40:	003b      	movs	r3, r7
10015a42:	f000 f81f 	bl	10015a84 <_write_r>
10015a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10015a48:	ffffefff 	.word	0xffffefff

10015a4c <__sseek>:
10015a4c:	b570      	push	{r4, r5, r6, lr}
10015a4e:	000c      	movs	r4, r1
10015a50:	250e      	movs	r5, #14
10015a52:	5f49      	ldrsh	r1, [r1, r5]
10015a54:	f000 f860 	bl	10015b18 <_lseek_r>
10015a58:	89a3      	ldrh	r3, [r4, #12]
10015a5a:	1c42      	adds	r2, r0, #1
10015a5c:	d103      	bne.n	10015a66 <__sseek+0x1a>
10015a5e:	4a05      	ldr	r2, [pc, #20]	; (10015a74 <__sseek+0x28>)
10015a60:	4013      	ands	r3, r2
10015a62:	81a3      	strh	r3, [r4, #12]
10015a64:	e004      	b.n	10015a70 <__sseek+0x24>
10015a66:	2280      	movs	r2, #128	; 0x80
10015a68:	0152      	lsls	r2, r2, #5
10015a6a:	4313      	orrs	r3, r2
10015a6c:	81a3      	strh	r3, [r4, #12]
10015a6e:	6560      	str	r0, [r4, #84]	; 0x54
10015a70:	bd70      	pop	{r4, r5, r6, pc}
10015a72:	46c0      	nop			; (mov r8, r8)
10015a74:	ffffefff 	.word	0xffffefff

10015a78 <__sclose>:
10015a78:	b510      	push	{r4, lr}
10015a7a:	230e      	movs	r3, #14
10015a7c:	5ec9      	ldrsh	r1, [r1, r3]
10015a7e:	f000 f815 	bl	10015aac <_close_r>
10015a82:	bd10      	pop	{r4, pc}

10015a84 <_write_r>:
10015a84:	b570      	push	{r4, r5, r6, lr}
10015a86:	0005      	movs	r5, r0
10015a88:	0008      	movs	r0, r1
10015a8a:	0011      	movs	r1, r2
10015a8c:	2200      	movs	r2, #0
10015a8e:	4c06      	ldr	r4, [pc, #24]	; (10015aa8 <_write_r+0x24>)
10015a90:	6022      	str	r2, [r4, #0]
10015a92:	001a      	movs	r2, r3
10015a94:	f7f7 fc74 	bl	1000d380 <_write>
10015a98:	1c43      	adds	r3, r0, #1
10015a9a:	d103      	bne.n	10015aa4 <_write_r+0x20>
10015a9c:	6823      	ldr	r3, [r4, #0]
10015a9e:	2b00      	cmp	r3, #0
10015aa0:	d000      	beq.n	10015aa4 <_write_r+0x20>
10015aa2:	602b      	str	r3, [r5, #0]
10015aa4:	bd70      	pop	{r4, r5, r6, pc}
10015aa6:	46c0      	nop			; (mov r8, r8)
10015aa8:	1001ac00 	.word	0x1001ac00

10015aac <_close_r>:
10015aac:	2300      	movs	r3, #0
10015aae:	b570      	push	{r4, r5, r6, lr}
10015ab0:	4c06      	ldr	r4, [pc, #24]	; (10015acc <_close_r+0x20>)
10015ab2:	0005      	movs	r5, r0
10015ab4:	0008      	movs	r0, r1
10015ab6:	6023      	str	r3, [r4, #0]
10015ab8:	f7f7 fc9c 	bl	1000d3f4 <_close>
10015abc:	1c43      	adds	r3, r0, #1
10015abe:	d103      	bne.n	10015ac8 <_close_r+0x1c>
10015ac0:	6823      	ldr	r3, [r4, #0]
10015ac2:	2b00      	cmp	r3, #0
10015ac4:	d000      	beq.n	10015ac8 <_close_r+0x1c>
10015ac6:	602b      	str	r3, [r5, #0]
10015ac8:	bd70      	pop	{r4, r5, r6, pc}
10015aca:	46c0      	nop			; (mov r8, r8)
10015acc:	1001ac00 	.word	0x1001ac00

10015ad0 <_fstat_r>:
10015ad0:	2300      	movs	r3, #0
10015ad2:	b570      	push	{r4, r5, r6, lr}
10015ad4:	4c06      	ldr	r4, [pc, #24]	; (10015af0 <_fstat_r+0x20>)
10015ad6:	0005      	movs	r5, r0
10015ad8:	0008      	movs	r0, r1
10015ada:	0011      	movs	r1, r2
10015adc:	6023      	str	r3, [r4, #0]
10015ade:	f7f7 fc8d 	bl	1000d3fc <_fstat>
10015ae2:	1c43      	adds	r3, r0, #1
10015ae4:	d103      	bne.n	10015aee <_fstat_r+0x1e>
10015ae6:	6823      	ldr	r3, [r4, #0]
10015ae8:	2b00      	cmp	r3, #0
10015aea:	d000      	beq.n	10015aee <_fstat_r+0x1e>
10015aec:	602b      	str	r3, [r5, #0]
10015aee:	bd70      	pop	{r4, r5, r6, pc}
10015af0:	1001ac00 	.word	0x1001ac00

10015af4 <_isatty_r>:
10015af4:	2300      	movs	r3, #0
10015af6:	b570      	push	{r4, r5, r6, lr}
10015af8:	4c06      	ldr	r4, [pc, #24]	; (10015b14 <_isatty_r+0x20>)
10015afa:	0005      	movs	r5, r0
10015afc:	0008      	movs	r0, r1
10015afe:	6023      	str	r3, [r4, #0]
10015b00:	f7f7 fc82 	bl	1000d408 <_isatty>
10015b04:	1c43      	adds	r3, r0, #1
10015b06:	d103      	bne.n	10015b10 <_isatty_r+0x1c>
10015b08:	6823      	ldr	r3, [r4, #0]
10015b0a:	2b00      	cmp	r3, #0
10015b0c:	d000      	beq.n	10015b10 <_isatty_r+0x1c>
10015b0e:	602b      	str	r3, [r5, #0]
10015b10:	bd70      	pop	{r4, r5, r6, pc}
10015b12:	46c0      	nop			; (mov r8, r8)
10015b14:	1001ac00 	.word	0x1001ac00

10015b18 <_lseek_r>:
10015b18:	b570      	push	{r4, r5, r6, lr}
10015b1a:	0005      	movs	r5, r0
10015b1c:	0008      	movs	r0, r1
10015b1e:	0011      	movs	r1, r2
10015b20:	2200      	movs	r2, #0
10015b22:	4c06      	ldr	r4, [pc, #24]	; (10015b3c <_lseek_r+0x24>)
10015b24:	6022      	str	r2, [r4, #0]
10015b26:	001a      	movs	r2, r3
10015b28:	f7f7 fc70 	bl	1000d40c <_lseek>
10015b2c:	1c43      	adds	r3, r0, #1
10015b2e:	d103      	bne.n	10015b38 <_lseek_r+0x20>
10015b30:	6823      	ldr	r3, [r4, #0]
10015b32:	2b00      	cmp	r3, #0
10015b34:	d000      	beq.n	10015b38 <_lseek_r+0x20>
10015b36:	602b      	str	r3, [r5, #0]
10015b38:	bd70      	pop	{r4, r5, r6, pc}
10015b3a:	46c0      	nop			; (mov r8, r8)
10015b3c:	1001ac00 	.word	0x1001ac00

10015b40 <memchr>:
10015b40:	b2c9      	uxtb	r1, r1
10015b42:	1882      	adds	r2, r0, r2
10015b44:	4290      	cmp	r0, r2
10015b46:	d004      	beq.n	10015b52 <memchr+0x12>
10015b48:	7803      	ldrb	r3, [r0, #0]
10015b4a:	428b      	cmp	r3, r1
10015b4c:	d002      	beq.n	10015b54 <memchr+0x14>
10015b4e:	3001      	adds	r0, #1
10015b50:	e7f8      	b.n	10015b44 <memchr+0x4>
10015b52:	2000      	movs	r0, #0
10015b54:	4770      	bx	lr
	...

10015b58 <_read_r>:
10015b58:	b570      	push	{r4, r5, r6, lr}
10015b5a:	0005      	movs	r5, r0
10015b5c:	0008      	movs	r0, r1
10015b5e:	0011      	movs	r1, r2
10015b60:	2200      	movs	r2, #0
10015b62:	4c06      	ldr	r4, [pc, #24]	; (10015b7c <_read_r+0x24>)
10015b64:	6022      	str	r2, [r4, #0]
10015b66:	001a      	movs	r2, r3
10015b68:	f7f7 fbea 	bl	1000d340 <_read>
10015b6c:	1c43      	adds	r3, r0, #1
10015b6e:	d103      	bne.n	10015b78 <_read_r+0x20>
10015b70:	6823      	ldr	r3, [r4, #0]
10015b72:	2b00      	cmp	r3, #0
10015b74:	d000      	beq.n	10015b78 <_read_r+0x20>
10015b76:	602b      	str	r3, [r5, #0]
10015b78:	bd70      	pop	{r4, r5, r6, pc}
10015b7a:	46c0      	nop			; (mov r8, r8)
10015b7c:	1001ac00 	.word	0x1001ac00
10015b80:	74737973 	.word	0x74737973
10015b84:	63206d65 	.word	0x63206d65
10015b88:	6b636f6c 	.word	0x6b636f6c
10015b8c:	6c25203a 	.word	0x6c25203a
10015b90:	0064      	.short	0x0064
10015b92:	03e8      	.short	0x03e8

10015b94 <test>:
10015b94:	0083 0000 4000 0000 0200 0000 00c8 00c8     .....@..........
10015ba4:	0000 41a0 0000 4270 0000 3f00 6666 3e66     ...A..pB...?fff>
10015bb4:	cccd 3f2c 0000 3f00 0000 3f00 000a 0000     ..,?...?...?....
10015bc4:	7453 7261 6974 676e 4220 6169 2073 6f4c     Starting Bias Lo
10015bd4:	706f 5220 6165 7364 0000 0000 6153 706d     op Reads....Samp
10015be4:	656c 3a73 2520 0a64 0000 0000 6341 6563     les: %d.....Acce
10015bf4:	206c 666f 7366 7465 6420 7461 2061 5748     l offset data HW
10015c04:	5453 6220 7469 253d 3a64 2520 2e37 6634     ST bit=%d: %7.4f
10015c14:	2520 2e37 6634 2520 2e37 6634 0a0d 0000      %7.4f %7.4f....
10015c24:	7947 6f72 6f20 6666 6573 2074 6164 6174     Gyro offset data
10015c34:	4820 5357 2054 6962 3d74 6425 203a 3725      HWST bit=%d: %7
10015c44:	342e 2066 3725 342e 2066 3725 342e 0d66     .4f %7.4f %7.4f.
10015c54:	000a 0000 2325 7835 203a 2325 7835 0a0d     ....%#5x: %#5x..
10015c64:	0000 0000 6f43 706d 7361 2073 6f6e 2074     ....Compass not 
10015c74:	6f66 6e75 2e64 0000 7453 7261 6974 676e     found...Starting
10015c84:	4d20 5550 3536 3030 4820 5357 2154 000d      MPU6500 HWST!..
10015c94:	6552 7274 6569 6976 676e 4220 6169 6573     Retrieving Biase
10015ca4:	0d73 0000 6552 7274 6569 6976 676e 4220     s...Retrieving B
10015cb4:	6169 6573 2073 7245 6f72 2072 202d 6f70     iases Error - po
10015cc4:	7373 6269 656c 4920 4332 6520 7272 726f     ssible I2C error
10015cd4:	0000 0000 6552 7274 6569 6976 676e 5320     ....Retrieving S
10015ce4:	2054 6942 7361 7365 0000 0000 6552 7274     T Biases....Retr
10015cf4:	6569 6976 676e 5320 2054 6942 7361 7365     ieving ST Biases
10015d04:	4520 7272 726f 2d20 7020 736f 6973 6c62      Error - possibl
10015d14:	2065 3249 2043 7265 6f72 0072 6552 6461     e I2C error.Read
10015d24:	6e69 2067 544f 2050 6552 6967 7473 7265     ing OTP Register
10015d34:	4520 7272 726f 002e 6341 6563 206c 544f      Error..Accel OT
10015d44:	3a50 6425 202c 6425 202c 6425 000a 0000     P:%d, %d, %d....
10015d54:	4341 4543 3a4c 5243 5449 5245 4149 4120     ACCEL:CRITERIA A
10015d64:	0000 0000 6942 7361 535f 6968 7466 253d     ....Bias_Shift=%
10015d74:	2e37 6634 202c 6942 7361 525f 6765 253d     7.4f, Bias_Reg=%
10015d84:	2e37 6634 202c 6942 7361 485f 5357 3d54     7.4f, Bias_HWST=
10015d94:	3725 342e 0d66 000a 544f 2050 6176 756c     %7.4f...OTP valu
10015da4:	3a65 2520 2e37 6634 0a0d 0000 6172 6974     e: %7.4f....rati
10015db4:	3d6f 3725 342e 2c66 7420 7268 7365 6f68     o=%7.4f, thresho
10015dc4:	646c 253d 2e37 6634 0a0d 0000 4341 4543     ld=%7.4f....ACCE
10015dd4:	204c 6146 6c69 4120 6978 2073 203d 6425     L Fail Axis = %d
10015de4:	000a 0000 4341 4543 3a4c 5243 5449 5245     ....ACCEL:CRITER
10015df4:	4149 4220 000d 0000 694d 206e 474d 203a     IA B....Min MG: 
10015e04:	3725 342e 0d66 000a 614d 2078 474d 203a     %7.4f...Max MG: 
10015e14:	3725 342e 0d66 000a 6942 7361 735f 6968     %7.4f...Bias_shi
10015e24:	7466 253d 2e37 6634 202c 7473 253d 2e37     ft=%7.4f, st=%7.
10015e34:	6634 202c 6572 3d67 3725 342e 0a66 0000     4f, reg=%7.4f...
10015e44:	6341 6563 206c 4146 4c49 6120 6978 3a73     Accel FAIL axis:
10015e54:	6425 3c20 203d 3232 6d35 2067 726f 3e20     %d <= 225mg or >
10015e64:	203d 3736 6d35 0a67 0000 0000 6341 6563     = 675mg.....Acce
10015e74:	3a6c 5243 5449 5245 4149 4320 203a 6962     l:CRITERIA C: bi
10015e84:	7361 6c20 7365 2073 6874 6e61 2520 2e37     as less than %7.
10015e94:	6634 000a 4146 4c49 4445 203a 6341 6563     4f..FAILED: Acce
10015ea4:	206c 7861 7369 253a 2064 203d 6c25 2064     l axis:%d = %ld 
10015eb4:	203e 3035 6d30 0a67 0000 0000 6341 6563     > 500mg.....Acce
10015ec4:	206c 6553 666c 5420 7365 2074 6552 7573     l Self Test Resu
10015ed4:	746c 3a73 2520 0a64 0000 0000 7947 6f72     lts: %d.....Gyro
10015ee4:	4f20 5054 253a 2c64 2520 2c64 2520 0d64      OTP:%d, %d, %d.
10015ef4:	000a 0000 5947 4f52 433a 4952 4554 4952     ....GYRO:CRITERI
10015f04:	2041 0041 7947 6f72 4620 6961 206c 7841     A A.Gyro Fail Ax
10015f14:	7369 3d20 2520 0a64 0000 0000 5947 4f52     is = %d.....GYRO
10015f24:	433a 4952 4554 4952 2041 0d42 0000 0000     :CRITERIA B.....
10015f34:	614d 2078 5044 3a53 2520 2e37 6634 0a0d     Max DPS: %7.4f..
10015f44:	0000 0000 5947 4f52 4620 4941 204c 7861     ....GYRO FAIL ax
10015f54:	7369 253a 2064 7267 6165 6574 2072 6874     is:%d greater th
10015f64:	6e61 3620 6430 7370 000a 0000 7947 6f72     an 60dps....Gyro
10015f74:	433a 4952 4554 4952 2041 3a43 6220 6169     :CRITERIA C: bia
10015f84:	2073 656c 7373 7420 6168 206e 3725 342e     s less than %7.4
10015f94:	0a66 0000 4146 4c49 4445 203a 7947 6f72     f...FAILED: Gyro
10015fa4:	6120 6978 3a73 6425 3d20 2520 646c 3e20      axis:%d = %ld >
10015fb4:	3220 6430 7370 000a 7947 6f72 5320 6c65      20dps..Gyro Sel
10015fc4:	2066 6554 7473 5220 7365 6c75 7374 203a     f Test Results: 
10015fd4:	6425 000a 6f43 706d 7361 2073 6553 666c     %d..Compass Self
10015fe4:	5420 7365 2074 6552 7573 746c 3a73 2520      Test Results: %
10015ff4:	0a64 0000 7845 7469 6e69 2067 5748 5453     d...Exiting HWST
10016004:	0000 0000                                   ....

10016008 <hw>:
10016008:	0069 0400 0080 0141 0000 0100 1333 0000     i.....A.....3...

10016018 <reg>:
10016018:	1975 0c1a 236a 1c1b 1e1d 201f 7472 3b43     u...j#..... rtC;
10016028:	3841 3a39 6b69 376c 776f 6d24 706e 2625     A89:ikl7ow$mnp%&
10016038:	2827 2a29 6334 6764 0049 0000 cd4c 006c     '()*4cdgI...L.l.
10016048:	c90c 002c 5636 0076 4626 0066 f2fe c4ab     ..,.6Vv.&Ff.....
10016058:	f1aa dfdf afbb dfdf aab8 8db3 98b4 350d     ...............5
10016068:	005d 0000 aab8 aaaa 88b0 c5c3 00c7 0000     ]...............
10016078:	b1d8 f3b9 a38b b691 b409 00d9 b1da f3b9     ................
10016088:	a38b b691 b4da 00da 735b 736d 625f 656c     ........[sms_ble
10016098:	705f 6961 5f72 6572 7571 7365 5f74 6e66     _pair_request_fn
100160a8:	095d 6150 7269 6e69 2067 6572 7571 7365     ].Pairing reques
100160b8:	2e74 2e2e 4220 656e 2077 6425 202c 4c42     t... Bnew %d, BL
100160c8:	2045 7830 3025 7832 202c 3154 2520 2c64     E 0x%02x, T1 %d,
100160d8:	5420 2032 6425 0000 735b 736d 625f 656c      T2 %d..[sms_ble
100160e8:	705f 776f 7265 645f 776f 5d6e 0000 0000     _power_down]....
100160f8:	735b 736d 625f 656c 705f 776f 7265 645f     [sms_ble_power_d
10016108:	776f 5d6e 5309 6f74 7070 6e69 2067 6f63     own].Stopping co
10016118:	6d6d 6e61 2064 6572 6563 7669 6465 6420     mmand received d
10016128:	7275 6e69 2067 6461 6576 7472 7369 6d65     uring advertisem
10016138:	6e65 2e74 5320 6f74 7070 6e69 2e67 2e2e     ent. Stopping...
10016148:	0020 0000 6166 6c69 6465 2121 0021 0000      ...failed!!!...
10016158:	6f64 656e 0021 0000 735b 736d 625f 656c     done!...[sms_ble
10016168:	705f 776f 7265 645f 776f 5d6e 0909 6544     _power_down]..De
10016178:	6976 6563 7020 6961 6572 2e64 2e2e 6420     vice paired... d
10016188:	7369 6261 696c 676e 6920 746e 7265 7572     isabling interru
10016198:	7470 2073 2026 7773 7469 6863 6e69 2067     pts & switching 
100161a8:	6f64 6e77 7320 6e65 6f73 7372 0000 0000     down sensors....
100161b8:	735b 736d 625f 656c 705f 776f 7265 645f     [sms_ble_power_d
100161c8:	776f 5d6e 0909 7543 7272 6e65 6c74 2079     own]..Currently 
100161d8:	6e69 6964 6163 6974 676e 0000 735b 736d     indicating..[sms
100161e8:	625f 656c 705f 776f 7265 645f 776f 5d6e     _ble_power_down]
100161f8:	0909 6544 6976 6563 6320 6e6f 656e 7463     ..Device connect
10016208:	6465 2e2e 202e 6964 6373 6e6f 656e 7463     ed... disconnect
10016218:	6e69 0067 735b 736d 625f 656c 615f 7664     ing.[sms_ble_adv
10016228:	725f 7065 726f 5f74 6e66 095d 6441 6576     _report_fn].Adve
10016238:	7472 7369 6d65 6e65 2074 6974 656d 756f     rtisement timeou
10016248:	2e74 2e2e 0000 0000 735b 736d 625f 656c     t.......[sms_ble
10016258:	635f 6e6f 656e 7463 6465 665f 5d6e 0909     _connected_fn]..
10016268:	6544 6976 6563 2073 6f63 6e6e 6365 6574     Devices connecte
10016278:	2e64 2e2e 0000 0000 735b 736d 625f 656c     d.......[sms_ble
10016288:	705f 6961 6572 5f64 6e66 005d 735b 736d     _paired_fn].[sms
10016298:	625f 656c 615f 7664 7265 6974 6573 095d     _ble_advertise].
100162a8:	6441 6576 7472 7369 6d65 6e65 2074 6164     Advertisement da
100162b8:	6174 7320 7465 6620 6961 656c 2164 0000     ta set failed!..
100162c8:	735b 736d 625f 656c 615f 7664 7265 6974     [sms_ble_adverti
100162d8:	6573 095d 4209 454c 5320 6174 7472 6465     se]..BLE Started
100162e8:	4120 7664 7265 6974 6573 656d 746e 0000      Advertisement..
100162f8:	735b 736d 735f 7265 6976 6563 615f 7664     [sms_service_adv
10016308:	7265 6974 6573 095d 4c42 2045 6441 6576     ertise].BLE Adve
10016318:	7472 7369 6d65 6e65 2074 7473 7261 2074     rtisement start 
10016328:	6166 6c69 6465 203a 6572 7361 6e6f 3020     failed: reason 0
10016338:	2578 0078 735b 736d 625f 656c 645f 7369     x%x.[sms_ble_dis
10016348:	6f63 6e6e 6365 6574 5f64 6e66 095d 6550     connected_fn].Pe
10016358:	7265 6420 7369 6f63 6e6e 6365 6574 2e64     er disconnected.
10016368:	2e2e 4220 656e 2077 6425 202c 4c42 2045     .. Bnew %d, BLE 
10016378:	7830 3025 7832 202c 3154 2520 2c64 5420     0x%02x, T1 %d, T
10016388:	2032 6425 0000 0000 0a0d 6e63 3a74 2520     2 %d......cnt: %
10016398:	0064 0000                                   d...

1001639c <sms_ble_gap_cb>:
	...
100163a8:	9d0d 1000 0000 0000 9d41 1000 9e51 1000     ........A...Q...
	...
100163c0:	9d89 1000 9b29 1000 0000 0000 0000 0000     ....)...........
	...

100163e8 <sms_ble_gatt_server_cb>:
100163e8:	9b75 1000 9bb1 1000 0000 0000 0000 0000     u...............
	...
10016410:	735b 736d 625f 7475 6f74 5f6e 6f63 666e     [sms_button_conf
10016420:	6769 7275 5d65 7009 6f72 6c62 6d65 7720     igure].problem w
10016430:	6968 656c 7320 7465 6974 676e 7520 2070     hile setting up 
10016440:	7562 7474 6e6f 0030 735b 736d 625f 7475     button0.[sms_but
10016450:	6f74 5f6e 6f63 666e 6769 7275 5d65 5009     ton_configure].P
10016460:	6f72 6c62 6d65 7720 6968 656c 7320 7465     roblem while set
10016470:	6974 676e 7520 2070 7562 7474 6e6f 0031     ting up button1.
10016480:	735b 736d 625f 7475 6f74 5f6e 6f63 666e     [sms_button_conf
10016490:	6769 7275 5d65 5009 6f72 6c62 6d65 7720     igure].Problem w
100164a0:	6968 656c 7320 7465 6974 676e 7520 2070     hile setting up 
100164b0:	5058 414c 4e49 4445 7520 6573 2072 7562     XPLAINED user bu
100164c0:	7474 6e6f 0000 0000 735b 736d 625f 7475     tton....[sms_but
100164d0:	6f74 5f6e 6567 5f74 7473 7461 5d65 0909     ton_get_state]..
100164e0:	7542 7474 6e6f 7320 6174 6574 203a 6425     Button state: %d
100164f0:	2520 0064 735b 736d 625f 7475 6f74 5f6e      %d.[sms_button_
10016500:	6e66 2d5d 0030 0000 735b 736d 625f 7475     fn]-0...[sms_but
10016510:	6f74 5f6e 6e66 2d5d 0031 0000 735b 736d     ton_fn]-1...[sms
10016520:	625f 7475 6f74 5f6e 6e66 095d 5309 6174     _button_fn]..Sta
10016530:	7472 6e69 2067 6573 736e 726f 2073 4228     rting sensors (B
10016540:	2930 0000 735b 736d 625f 7475 6f74 5f6e     0)..[sms_button_
10016550:	6e66 095d 0909 6f4e 2074 7375 6465 7320     fn]...Not used s
10016560:	6174 6574 2e73 2e2e 0000 0000 735b 736d     tates.......[sms
10016570:	625f 7475 6f74 5f6e 6e66 095d 5309 6174     _button_fn]..Sta
10016580:	7472 6e69 2067 6573 736e 726f 2073 4228     rting sensors (B
10016590:	2931 0000 735b 736d 625f 7475 6f74 5f6e     1)..[sms_button_
100165a0:	6e66 095d 7453 6c69 206c 6e69 6964 6163     fn].Still indica
100165b0:	6974 676e 2e2e 002e 735b 736d 625f 7475     ting....[sms_but
100165c0:	6f74 5f6e 6564 6966 656e 735f 7265 6976     ton_define_servi
100165d0:	6563 5d73 5309 7265 6976 6563 2073 6564     ces].Services de
100165e0:	6966 696e 676e 6620 6961 656c 2c64 7220     fining failed, r
100165f0:	6165 6f73 206e 7830 7825 0000 735b 736d     eason 0x%x..[sms
10016600:	625f 7475 6f74 5f6e 6564 6966 656e 735f     _button_define_s
10016610:	7265 6976 6563 5d73 5309 7265 6976 6563     ervices].Service
10016620:	2073 6564 6966 656e 2c64 5320 534d 6220     s defined, SMS b
10016630:	7475 6f74 206e 6168 646e 656c 203a 6425     utton handle: %d
10016640:	0000 0000 7250 626f 656c 206d 6877 6c69     ....Problem whil
10016650:	2065 6573 7474 6e69 2067 7067 6f69 7020     e setting gpio p
10016660:	6e69 0000 7325 2e2e 092e 4209 702d 6572     in..%s.....B-pre
10016670:	2076 6425 202c 2d42 7563 2072 6425 202c     v %d, B-cur %d, 
10016680:	4c42 2045 7830 3025 7832 202c 3154 2520     BLE 0x%02x, T1 %
10016690:	2c64 5420 2032 6425 202c 4d53 2053 6425     d, T2 %d, SMS %d
100166a0:	0000 0000 735b 736d 695f 756d 635f 6e6f     ....[sms_imu_con
100166b0:	6966 7567 6572 675f 6970 5d6f 5009 6f72     figure_gpio].Pro
100166c0:	6c62 6d65 7720 6968 656c 7320 7465 6974     blem while setti
100166d0:	676e 7520 2070 4d49 2055 5244 5944 7020     ng up IMU DRDY p
100166e0:	6e69 0000 735b 736d 695f 756d 635f 6e6f     in..[sms_imu_con
100166f0:	6966 7567 6572 675f 6970 5d6f 5009 6f72     figure_gpio].Pro
10016700:	6c62 6d65 7720 6968 656c 7320 7465 6974     blem while setti
10016710:	676e 7520 2070 504d 2055 4356 2043 6970     ng up MPU VCC pi
10016720:	006e 0000 6e49 7469 6169 696c 697a 676e     n...Initializing
10016730:	4d20 5550 2e2e 002e 6620 6961 656c 2164      MPU.... failed!
10016740:	0000 0000 6553 7474 6e69 2067 7075 4d20     ....Setting up M
10016750:	5550 2e2e 002e 0000 735b 736d 6d5f 7570     PU......[sms_mpu
10016760:	645f 6665 6e69 5f65 6573 7672 6369 7365     _define_services
10016770:	095d 6553 7672 6369 7365 6420 6665 6e69     ].Services defin
10016780:	6e69 2067 6166 6c69 6465 202c 6572 7361     ing failed, reas
10016790:	6e6f 3020 2578 0078 735b 736d 6d5f 7570     on 0x%x.[sms_mpu
100167a0:	645f 6665 6e69 5f65 6573 7672 6369 7365     _define_services
100167b0:	095d 6553 7672 6369 7365 6420 6665 6e69     ].Services defin
100167c0:	6465 202c 4d53 2053 504d 2055 6168 646e     ed, SMS MPU hand
100167d0:	656c 203a 6425 0000 735b 736d 6c5f 6465     le: %d..[sms_led
100167e0:	675f 6970 5f6f 6e69 7469 095d 7270 626f     _gpio_init].prob
100167f0:	656c 206d 6877 6c69 2065 6573 7474 6e69     lem while settin
10016800:	2067 7075 6c20 6465 0030 0000 735b 736d     g up led0...[sms
10016810:	705f 6572 7373 7275 5f65 6f63 666e 6769     _pressure_config
10016820:	7275 5f65 7067 6f69 095d 7270 626f 656c     ure_gpio].proble
10016830:	206d 6877 6c69 2065 6573 7474 6e69 2067     m while setting 
10016840:	7075 5620 6363 7020 6e69 0000 735b 736d     up Vcc pin..[sms
10016850:	705f 6572 7373 7275 5f65 7473 7261 7574     _pressure_startu
10016860:	5d70 0909 7453 7261 6974 676e 7020 6572     p]..Starting pre
10016870:	7373 7275 2065 6573 736e 726f 0000 0000     ssure sensor....
10016880:	735b 736d 705f 6572 7373 7275 5f65 7473     [sms_pressure_st
10016890:	7261 7574 5d70 0909 4609 6961 656c 2064     artup]...Failed 
100168a0:	6f74 6920 696e 6974 6c61 7a69 2065 7270     to initialize pr
100168b0:	7365 7573 6572 6420 7665 6369 0065 0000     essure device...
100168c0:	735b 736d 705f 6572 7373 7275 5f65 736d     [sms_pressure_ms
100168d0:	3835 635f 6c61 7563 616c 6574 205d 6574     58_calculate] te
100168e0:	706d 7265 7461 7275 2065 203d 6c25 2064     mperature = %ld 
100168f0:	7020 6572 7373 7275 2065 203d 6c25 0064      pressure = %ld.
10016900:	735b 736d 705f 6572 7373 7275 5f65 6f70     [sms_pressure_po
10016910:	6c6c 645f 7461 5d61 5309 6174 7472 6e69     ll_data].Startin
10016920:	2067 6164 6174 7020 6c6f 696c 676e 0000     g data polling..
10016930:	735b 736d 705f 6572 7373 7275 5f65 736d     [sms_pressure_ms
10016940:	3835 705f 6c6f 5f6c 6164 6174 205d 7270     58_poll_data] pr
10016950:	626f 656c 206d 6572 6461 6e69 2067 736d     oblem reading ms
10016960:	3835 6420 7461 0061 735b 736d 705f 6572     58 data.[sms_pre
10016970:	7373 7275 5f65 6564 6966 656e 735f 7265     ssure_define_ser
10016980:	6976 6563 5d73 5309 7265 6976 6563 2073     vices].Services 
10016990:	6564 6966 696e 676e 6620 6961 656c 2c64     defining failed,
100169a0:	7220 6165 6f73 206e 7830 7825 0000 0000      reason 0x%x....
100169b0:	735b 736d 705f 6572 7373 7275 5f65 6564     [sms_pressure_de
100169c0:	6966 656e 735f 7265 6976 6563 5d73 5309     fine_services].S
100169d0:	7265 6976 6563 2073 6564 6966 656e 2c64     ervices defined,
100169e0:	5320 534d 7020 6572 7373 7275 2065 6168      SMS pressure ha
100169f0:	646e 656c 203a 6425 0000 0000 735b 736d     ndle: %d....[sms
10016a00:	735f 6e65 6f73 7372 735f 6977 6374 5d68     _sensors_switch]
10016a10:	0909 4309 756f 646c 276e 2074 6e69 7469     ...Couldn't init
10016a20:	6169 696c 657a 4d20 5550 0000 735b 736d     ialize MPU..[sms
10016a30:	645f 6175 746c 6d69 7265 5f31 6e66 005d     _dualtimer1_fn].
10016a40:	735b 736d 645f 6175 746c 6d69 7265 5f31     [sms_dualtimer1_
10016a50:	6e66 095d 5309 6174 7472 6e69 2067 6573     fn]..Starting se
10016a60:	736e 726f 2073 7328 7568 7474 6e69 2067     nsors (shutting 
10016a70:	6f64 6e77 2e29 2e2e 0000 0000 735b 736d     down).......[sms
10016a80:	645f 6175 746c 6d69 7265 5f32 6e66 005d     _dualtimer2_fn].
10016a90:	2e20 2e2e 6967 6976 676e 7520 2170 0000      ...giving up!..
10016aa0:	2e20 2e2e 6177 7469 6e69 2e67 2e2e 6320      ...waiting... c
10016ab0:	756f 746e 7265 203a 6425 0000 735b 736d     ounter: %d..[sms
10016ac0:	645f 6175 746c 6d69 7265 5f32 6e66 095d     _dualtimer2_fn].
10016ad0:	4209 696c 6b6e 6e69 2067 7473 7261 7574     .Blinking startu
10016ae0:	2e70 2e2e 0000 0000 735b 736d 645f 6175     p.......[sms_dua
10016af0:	746c 6d69 7265 5f32 6e66 095d 4209 696c     ltimer2_fn]..Bli
10016b00:	6b6e 6e69 2067 6873 7475 6f64 6e77 2e2e     nking shutdown..
10016b10:	002e 0000 735b 736d 645f 6175 746c 6d69     ....[sms_dualtim
10016b20:	7265 5f32 6e66 095d 5009 776f 7265 6e69     er2_fn]..Powerin
10016b30:	2067 666f 2e66 2e2e 0000 0000 c360 1000     g off.......`...
10016b40:	c36e 1000 c37c 1000 c38a 1000 c398 1000     n...|...........
10016b50:	c3a6 1000 c3b4 1000 c3c4 1000 c3d4 1000     ................
10016b60:	c3e4 1000 c3f4 1000 c404 1000 c414 1000     ................
10016b70:	c424 1000 c434 1000 c444 1000 c454 1000     $...4...D...T...
10016b80:	c464 1000 c474 1000 c484 1000 c494 1000     d...t...........
10016b90:	c4a4 1000 c4b4 1000 c4c4 1000 c4d4 1000     ................
10016ba0:	c4e4 1000 c4f4 1000 c504 1000 c512 1000     ................
10016bb0:	c520 1000 c52e 1000 c53c 1000 c54a 1000      .......<...J...
10016bc0:	c558 1000 c566 1000 c574 1000 c584 1000     X...f...t.......
10016bd0:	c594 1000 c5a4 1000 c5b4 1000 c5c4 1000     ................
10016be0:	c5d4 1000 c5e4 1000 c5f4 1000 c604 1000     ................
10016bf0:	c614 1000 c624 1000 c634 1000 c644 1000     ....$...4...D...
10016c00:	c654 1000 c664 1000 c674 1000 c682 1000     T...d...t.......
10016c10:	c690 1000 c6bc 1000 c6ca 1000 c6d8 1000     ................
10016c20:	c6e6 1000 c6f4 1000 c702 1000 c710 1000     ................
10016c30:	c71e 1000 c72c 1000 c73a 1000 c748 1000     ....,...:...H...
10016c40:	c756 1000 c764 1000 c772 1000 c780 1000     V...d...r.......
10016c50:	c78e 1000 c79c 1000 c7aa 1000 c7b8 1000     ................
10016c60:	c7c6 1000 c7d4 1000 c7e2 1000 c7f0 1000     ................
10016c70:	c7fe 1000 c80c 1000 c81a 1000 c828 1000     ............(...
10016c80:	c836 1000 c844 1000 c852 1000 c860 1000     6...D...R...`...
10016c90:	c86e 1000 c87c 1000 c88a 1000 c898 1000     n...|...........
10016ca0:	c8a6 1000 c8b4 1000 c8c2 1000 c8d0 1000     ................
10016cb0:	c8de 1000 c8ec 1000 c8fa 1000 c908 1000     ................
10016cc0:	c916 1000 c924 1000 c932 1000 c940 1000     ....$...2...@...
10016cd0:	c94e 1000 c95c 1000 c96a 1000 c978 1000     N...\...j...x...
10016ce0:	c986 1000 c994 1000 c9a2 1000 ca3c 1000     ............<...
10016cf0:	ca64 1000 ca8c 1000 cab4 1000 ccf4 1000     d...............
10016d00:	cae4 1000 cafc 1000 cb74 1000 cb8c 1000     ........t.......
10016d10:	cb14 1000 cb2c 1000 cb44 1000 cb5c 1000     ....,...D...\...
10016d20:	cba4 1000 ce68 1000 ce68 1000 ce68 1000     ....h...h...h...
10016d30:	ce68 1000 ce68 1000 ce68 1000 ce68 1000     h...h...h...h...
10016d40:	ce68 1000 cc4c 1000 cc64 1000 cc7c 1000     h...L...d...|...
10016d50:	cd0a 1000 cbd4 1000 ce68 1000 ce68 1000     ........h...h...
10016d60:	ce68 1000 ce68 1000 ce68 1000 ce68 1000     h...h...h...h...
10016d70:	cc94 1000 ccac 1000 ccc4 1000 ccdc 1000     ................
10016d80:	ce68 1000 ce20 1000 ce38 1000 ce68 1000     h... ...8...h...
10016d90:	ce68 1000 cd36 1000 cd4c 1000 cd62 1000     h...6...L...b...
10016da0:	cd78 1000 ce68 1000 ce68 1000 ce68 1000     x...h...h...h...
10016db0:	ce68 1000 ce68 1000 ce68 1000 ce68 1000     h...h...h...h...
10016dc0:	ce68 1000 ca28 1000 ca50 1000 ca78 1000     h...(...P...x...
10016dd0:	caa0 1000 cacc 1000 cbbc 1000 cbec 1000     ................
10016de0:	cc04 1000 cc1c 1000 cc34 1000 cd20 1000     ........4... ...
10016df0:	cd8e 1000 ce08 1000 ce50 1000 d58a 1000     ........P.......
10016e00:	d59c 1000 d572 1000 d572 1000 d572 1000     ....r...r...r...
10016e10:	d58a 1000 d572 1000 d572 1000 df8e 1000     ....r...r.......
10016e20:	e002 1000 df76 1000 e008 1000 df7c 1000     ....v.......|...
10016e30:	df82 1000 df88 1000 e6e8 1000 e6e8 1000     ................
10016e40:	e6e8 1000 e6e8 1000 e6e8 1000 e6e8 1000     ................
10016e50:	e6e8 1000 e6e8 1000 e6e8 1000 e6e8 1000     ................
10016e60:	e6e8 1000 e6e8 1000 e6e8 1000 e6e8 1000     ................
10016e70:	e6e8 1000 e6e8 1000 e6e8 1000 e6e8 1000     ................
10016e80:	e6e8 1000 e706 1000 e706 1000 e706 1000     ................
10016e90:	e706 1000 e706 1000 e706 1000 e706 1000     ................
10016ea0:	e706 1000 e706 1000 e706 1000 e728 1000     ............(...
10016eb0:	e728 1000 e728 1000 e728 1000 e728 1000     (...(...(...(...
10016ec0:	e728 1000 e728 1000 e728 1000 e728 1000     (...(...(...(...
10016ed0:	e728 1000 e758 1000 e758 1000 e758 1000     (...X...X...X...
10016ee0:	e758 1000 e758 1000 e758 1000 e772 1000     X...X...X...r...
10016ef0:	e772 1000 e772 1000 e772 1000 e772 1000     r...r...r...r...
10016f00:	e772 1000 e772 1000 e772 1000 e772 1000     r...r...r...r...
10016f10:	e78c 1000 e78c 1000 e7ae 1000 e7ae 1000     ................
10016f20:	e7c8 1000 e7ae 1000 3231 3433 3635 0000     ........123456..
10016f30:	ab00 efcd cdab 00ef                         ........

10016f38 <ble_mgr_gatt_server_handle>:
	...
10016f50:	d485 1000 d4ad 1000 d4f5 1000 0000 0000     ................
10016f60:	6e55 6564 6966 656e 2064 7645 6e65 2074     Undefined Event 
10016f70:	6552 6563 7669 6465 0000 0000 6353 6e61     Received....Scan
10016f80:	696e 676e 2020 6166 6c69 6465 0000 0000     ning  failed....
10016f90:	6441 6576 7472 7369 6e69 2067 6166 6c69     Advertising fail
10016fa0:	6465 0000 4c42 2d45 544d 2055 6843 6e61     ed..BLE-MTU Chan
10016fb0:	6567 2c64 4320 6e6f 656e 7463 6f69 206e     ged, Connection 
10016fc0:	6148 646e 656c 203a 6425 202c 654e 2077     Handle: %d, New 
10016fd0:	6156 756c 3a65 2520 0064 0000 544d 2055     Value: %d...MTU 
10016fe0:	6843 6e61 6567 2c64 4320 6e6f 656e 7463     Changed, Connect
10016ff0:	6f69 206e 6148 646e 656c 253a 2c64 4f20     ion Handle:%d, O
10017000:	6570 6172 6974 6e6f 253a 0064 544d 2055     peration:%d.MTU 
10017010:	6843 6e61 6567 4620 6961 656c 2c64 4320     Change Failed, C
10017020:	6e6f 656e 7463 6f69 206e 6148 646e 656c     onnection Handle
10017030:	253a 2c64 4f20 6570 6172 6974 6e6f 253a     :%d, Operation:%
10017040:	0064 0000 6843 7261 5720 6972 6574 4320     d...Char Write C
10017050:	646d 4320 6d6f 6c70 7465 2c65 4320 6e6f     md Complete, Con
10017060:	656e 7463 6f69 206e 6148 646e 656c 253a     nection Handle:%
10017070:	2c64 4f20 6570 6172 6974 6e6f 253a 0064     d, Operation:%d.
10017080:	6843 7261 5720 6972 6574 4320 646d 4620     Char Write Cmd F
10017090:	6961 656c 2c64 4320 6e6f 656e 7463 6f69     ailed, Connectio
100170a0:	206e 6148 646e 656c 253a 2c64 4f20 6570     n Handle:%d, Ope
100170b0:	6172 6974 6e6f 253a 0064 0000 7453 7461     ration:%d...Stat
100170c0:	2065 6f4e 2074 6148 646e 656c 2064 6425     e Not Handled %d
100170d0:	0000 0000 6544 6976 6563 6420 7369 6f63     ....Device disco
100170e0:	6e6e 6365 6574 2064 6552 7361 6e6f 303a     nnected Reason:0
100170f0:	2578 3230 2078 6148 646e 656c 303d 2578     x%02x Handle=0x%
10017100:	0078 0000 5441 425f 454c 435f 4e4f 5f4e     x...AT_BLE_CONN_
10017110:	4150 4152 5f4d 5055 4144 4554 0020 0000     PARAM_UPDATE ...
10017120:	6e45 7263 7079 6974 6e6f 6620 6961 656c     Encryption faile
10017130:	0064 0000 6e45 7263 7079 6974 6e6f 6320     d...Encryption c
10017140:	6d6f 6c70 7465 6465 7320 6375 6563 7373     ompleted success
10017150:	7566 6c6c 0079 0000 4c42 2045 6544 6976     fully...BLE Devi
10017160:	6563 6e20 746f 6620 756f 646e 6520 636e     ce not found enc
10017170:	7972 7470 6f69 206e 6e69 6f66 0000 0000     ryption info....
10017180:	6e49 6f66 443a 7665 6369 2065 6f66 6e75     Info:Device foun
10017190:	2064 6461 7264 7365 2073 255b 5d64 2020     d address [%d]  
100171a0:	7830 3025 5832 3025 5832 3025 5832 3025     0x%02X%02X%02X%0
100171b0:	5832 3025 5832 3025 5832 0020 6e49 6f66     2X%02X%02X .Info
100171c0:	6d3a 7861 6d69 6d75 6e20 2e6f 666f 7320     :maximum no.of s
100171d0:	6163 206e 6564 6976 6563 7220 6165 6863     can device reach
100171e0:	6465 2e2e 532e 6f74 7070 6e69 2067 6353     ed...Stopping Sc
100171f0:	6e61 0000 6146 6c69 6465 7420 206f 7473     an..Failed to st
10017200:	706f 7320 6163 6e6e 6e69 0067 7830 3025     op scanning.0x%0
10017210:	5832 202c 0000 0000 5343 4b52 203a 0000     2X, ....CSRK: ..
10017220:	5249 3a4b 0000 0000 6150 7269 6e69 2067     IRK:....Pairing 
10017230:	6166 6c69 6465 2e2e 442e 7369 6f63 6e6e     failed...Disconn
10017240:	6365 6974 676e 0000 6944 6373 6e6f 656e     ecting..Disconne
10017250:	7463 5220 7165 6575 7473 4620 6961 656c     ct Request Faile
10017260:	0064 0000 6150 7269 6e69 2067 7270 636f     d...Pairing proc
10017270:	6465 7275 2065 6f63 706d 656c 6574 2064     edure completed 
10017280:	7573 6363 7365 6673 6c75 796c 0000 0000     successfully....
10017290:	4c42 2045 6544 6976 6563 6e20 746f 6620     BLE Device not f
100172a0:	756f 646e 7420 206f 7473 726f 2065 6874     ound to store th
100172b0:	2065 6170 7269 6e69 2067 6e69 6f66 0000     e pairing info..
100172c0:	544c 3a4b 0020 0000 6e45 7263 7079 6974     LTK: ...Encrypti
100172d0:	6e6f 4e20 746f 7320 6174 7472 6465 0000     on Not started..
100172e0:	6c53 7661 2065 6553 7563 6972 7974 5220     Slave Security R
100172f0:	7165 2d20 4120 7475 6568 746e 6369 7461     eq - Authenticat
10017300:	6f69 206e 6146 6c69 6465 0000 6547 656e     ion Failed..Gene
10017310:	6172 6574 2064 544c 3a4b 0020 7830 3025     rated LTK: .0x%0
10017320:	5832 0020 6553 646e 6e69 2067 6170 7269     2X .Sending pair
10017330:	6e69 2067 6572 7073 6e6f 6573 0000 0000     ing response....
10017340:	6150 7269 5220 7165 6575 7473 2d20 4120     Pair Request - A
10017350:	7475 6568 746e 6369 7461 6f69 206e 6146     uthentication Fa
10017360:	6c69 6465 0000 0000 6e45 6574 2072 6874     iled....Enter th
10017370:	2065 6150 7373 656b 2879 2d36 6944 6967     e Passkey(6-Digi
10017380:	2974 6920 206e 6554 6d72 6e69 6c61 003a     t) in Terminal:.
10017390:	6950 206e 6954 656d 756f 0074 6944 6373     Pin Timeout.Disc
100173a0:	6e6f 656e 7463 6e69 2067 2e2e 002e 0000     onnecting ......
100173b0:	6c50 6165 6573 4520 746e 7265 7420 6568     Please Enter the
100173c0:	6620 6c6f 6f6c 6977 676e 5020 7361 2d73      following Pass-
100173d0:	6f63 6564 6f28 206e 746f 6568 2072 6544     code(on other De
100173e0:	6976 6563 3a29 0000 6150 7269 6b2d 7965     vice):..Pair-key
100173f0:	7220 7065 796c 6620 6961 656c 0064 0000      reply failed...
10017400:	4f4f 2042 6546 7461 7275 2065 6f4e 2074     OOB Feature Not 
10017410:	7573 7070 726f 6574 0064 0000 6e45 6574     supported...Ente
10017420:	6572 2064 6150 7373 632d 646f 3a65 0000     red Pass-code:..
10017430:	4e45 2d43 6552 3a71 4320 6e6f 206e 6148     ENC-Req: Conn Ha
10017440:	646e 656c 4420 7665 6369 2065 6f46 6e75     ndle Device Foun
10017450:	3a64 6468 3a6c 6425 0000 0000 6f68 7473     d:hdl:%d....host
10017460:	6420 7665 6369 2065 6465 7669 2520 0078      device ediv %x.
10017470:	6570 7265 6420 7665 6369 2065 6465 7669     peer device ediv
10017480:	2520 0078 6e65 5f63 6572 2071 6465 7669      %x.enc_req ediv
10017490:	2520 0078 6854 2065 6e69 6564 2078 7369      %x.The index is
100174a0:	2520 0064 4e45 2d43 6552 3a71 4b20 7965      %d.ENC-Req: Key
100174b0:	4620 756f 646e 0000 6150 7269 6e69 2067      Found..Pairing 
100174c0:	6e69 6f66 6d72 7461 6f69 206e 666f 7020     information of p
100174d0:	6565 2072 6564 6976 6563 6920 2073 6f6e     eer device is no
100174e0:	2074 7661 6961 616c 6c62 2e65 0000 0000     t available.....
100174f0:	6c50 6165 6573 7520 706e 6961 2072 6874     Please unpair th
10017500:	2065 6564 6976 6563 6620 6f72 206d 6570     e device from pe
10017510:	7265 6420 7665 6369 2865 6f6d 6962 656c     er device(mobile
10017520:	2029 6573 7474 6e69 7367 6d20 6e65 2075     ) settings menu 
10017530:	6e61 2064 7473 7261 2074 6170 7269 6e69     and start pairin
10017540:	2067 6761 6961 006e 6e45 7263 7079 6974     g again.Encrypti
10017550:	6e6f 5220 7165 6575 7473 5220 7065 796c     on Request Reply
10017560:	4620 6961 656c 0064 6e45 7263 7079 6974      Failed.Encrypti
10017570:	6e6f 5220 7165 6575 7473 5220 7065 796c     on Request Reply
10017580:	0000 0000 625b 656c 695f 696e 5d74 0909     ....[ble_init]..
10017590:	4909 696e 6974 6c61 7a69 6e69 2067 4153     .Initializing SA
100175a0:	424d 3131 0000 0000 625b 656c 695f 696e     MB11....[ble_ini
100175b0:	5d74 0909 4153 424d 3131 4920 696e 6974     t]..SAMB11 Initi
100175c0:	6c61 7a69 7461 6f69 206e 6166 6c69 6465     alization failed
100175d0:	0000 0000 625b 656c 695f 696e 5d74 0909     ....[ble_init]..
100175e0:	6c50 6165 6573 6320 6568 6b63 7420 6568     Please check the
100175f0:	7020 776f 7265 6120 646e 6320 6e6f 656e      power and conne
10017600:	7463 6f69 206e 202f 6168 6472 6177 6572     ction / hardware
10017610:	6320 6e6f 656e 7463 726f 0000 4153 5242      connector..SABR
10017620:	2d65 4d53 0053 0000 6544 6976 6563 6e20     e-SMS...Device n
10017630:	6d61 2065 6573 2074 6166 6c69 6465 0000     ame set failed..
10017640:	625b 656c 735f 7465 645f 7665 635f 6e6f     [ble_set_dev_con
10017650:	6966 5d67 0909 4442 6120 6464 6572 7373     fig]..BD address
10017660:	6720 7465 6620 6961 656c 0064 625b 656c      get failed.[ble
10017670:	735f 7465 645f 7665 635f 6e6f 6966 5d67     _set_dev_config]
10017680:	0909 4442 4120 6464 6572 7373 303a 2578     ..BD Address:0x%
10017690:	3230 2558 3230 2558 3230 2558 3230 2558     02X%02X%02X%02X%
100176a0:	3230 2558 3230 2c58 4120 6464 6572 7373     02X%02X, Address
100176b0:	5420 7079 3a65 6425 0000 0000 625b 656c      Type:%d....[ble
100176c0:	735f 7465 645f 7665 635f 6e6f 6966 5d67     _set_dev_config]
100176d0:	5309 7465 4220 454c 4420 7665 6369 2065     .Set BLE Device 
100176e0:	6f63 666e 6769 7275 7461 6f69 206e 6166     configuration fa
100176f0:	6c69 6465 0000 0000 625b 656c 735f 7465     iled....[ble_set
10017700:	645f 7665 635f 6e6f 6966 5d67 5309 7465     _dev_config].Set
10017710:	4220 454c 4420 7665 6369 2065 6441 7264      BLE Device Addr
10017720:	7365 2073 6166 6c69 6465 0000 6353 6e61     ess failed..Scan
10017730:	696e 676e 2e2e 502e 656c 7361 2065 6177     ning...Please wa
10017740:	7469 2e2e 002e 0000 6c53 7661 2065 6573     it......Slave se
10017750:	7563 6972 7974 7220 7165 6575 7473 7320     curity request s
10017760:	6375 6563 7373 7566 006c 0000 6c53 7661     uccessful...Slav
10017770:	2065 6573 7563 6972 7974 7220 7165 6575     e security reque
10017780:	7473 6620 6961 656c 0064 0000 6f43 6e6e     st failed...Conn
10017790:	6365 6574 2064 6f74 7020 6565 2072 6564     ected to peer de
100177a0:	6976 6563 7720 7469 2068 6461 7264 7365     vice with addres
100177b0:	2073 7830 3025 7832 3025 7832 3025 7832     s 0x%02x%02x%02x
100177c0:	3025 7832 3025 7832 3025 7832 0000 0000     %02x%02x%02x....
100177d0:	6f43 6e6e 6365 6974 6e6f 4820 6e61 6c64     Connection Handl
100177e0:	2065 6425 0000 0000 6552 6f73 766c 6e69     e %d....Resolvin
100177f0:	2067 6152 646e 6d6f 6120 6464 6572 7373     g Random address
10017800:	7320 6375 6563 7373 2a2a 0000 6552 6f73      success**..Reso
10017810:	766c 6e69 2067 6152 646e 6d6f 6120 6464     lving Random add
10017820:	6572 7373 6620 6961 656c 2a64 002a 0000     ress failed**...
10017830:	614d 2078 756e 626d 7265 6f20 2066 6f63     Max number of co
10017840:	6e6e 6365 6974 6e6f 7220 6165 6863 6465     nnection reached
10017850:	203a 6425 3d20 3d3d 443e 7369 6f63 6e6e     : %d ===>Disconn
10017860:	6365 6974 676e 2e2e 002e 0000 6544 6976     ecting......Devi
10017870:	6563 4320 6e6f 656e 7463 6f69 206e 6146     ce Connection Fa
10017880:	6c69 6465 2d20 5320 6174 7574 3a73 2520     iled - Status: %
10017890:	0064 0000 2323 2323 2323 2323 2323 6544     d...##########De
100178a0:	6976 6563 4620 756f 646e 0000 2323 2323     vice Found..####
100178b0:	2323 2323 2323 6544 6976 6563 4e20 746f     ######Device Not
100178c0:	4620 756f 646e 0000 6544 6976 6563 6920      Found..Device i
100178d0:	7864 253a 0064 0000 0a0d 4c42 2d45 7645     dx:%d.....BLE-Ev
100178e0:	6e65 3a74 6425 0000 4147 5454 535f 7265     ent:%d..GATT_Ser
100178f0:	6576 2072 7645 6e65 3a74 6425 0000 0000     ver Event:%d....
10017900:	4c42 2d45 614d 616e 6567 3a72 6e55 6e6b     BLE-Manager:Unkn
10017910:	776f 206e 7645 6e65 3d74 7830 5825 0000     own Event=0x%X..
10017920:	625b 656c 6d5f 6e61 6761 7265 095d 0909     [ble_manager]...
10017930:	614d 756e 6166 7463 7275 7265 7320 6570     Manufacturer spe
10017940:	6963 6966 2063 6164 6174 6520 616e 6c62     cific data enabl
10017950:	6465 0000 571c 5a2d 2dbe 0000 4c42 2045     ed...W-Z.-..BLE 
10017960:	6441 6576 7472 7369 6d65 6e65 2074 6164     Advertisement da
10017970:	6174 7320 7465 6620 6961 656c 0064 0000     ta set failed...

10017980 <ble_mgr_gap_handle>:
10017980:	d411 1000 d6c1 1000 d435 1000 d45d 1000     ........5...]...
10017990:	0000 0000 e33d 1000 d53d 1000 d5d9 1000     ....=...=.......
100179a0:	d91d 1000 d76d 1000 db1d 1000 d935 1000     ....m.......5...
100179b0:	dca9 1000 dded 1000 d5fd 1000 e589 1000     ................
	...
100179cc:	f5a6 1000 f5b4 1000 f5f8 1000 f63c 1000     ............<...
100179dc:	f64a 1000 f68a 1000 f6a2 1000 6d5b 6961     J...........[mai
100179ec:	5d6e 0909 0909 6157 696b 676e 7520 2e70     n]....Waking up.
100179fc:	2e2e 0000 6420 6e6f 2165 0000 6d5b 6961     .... done!..[mai
10017a0c:	5d6e 0909 0909 6944 6173 6c62 6e69 2067     n]....Disabling 
10017a1c:	7562 7474 6e6f 6920 746e 2e2e 002e 0000     button int......
10017a2c:	2e2e 4e2e 204f 4f53 5255 4543 2121 0000     ...NO SOURCE!!..
10017a3c:	2e2e 422e 4e54 0030 6d5b 6961 5d6e 0909     ...BTN0.[main]..
10017a4c:	0909 7245 6f72 2072 6e69 7320 736d 625f     ..Error in sms_b
10017a5c:	7475 6f74 5f6e 6e66 2928 0021 2e2e 422e     utton_fn()!....B
10017a6c:	4e54 0031 2e2e 4d2e 5550 445f 4452 0059     TN1....MPU_DRDY.
10017a7c:	2e2e 412e 4e4f 545f 4d49 5245 0000 0000     ...AON_TIMER....
10017a8c:	2e2e 442e 4155 544c 4d49 5245 0031 0000     ...DUALTIMER1...
10017a9c:	2e2e 442e 4155 544c 4d49 5245 0032 0000     ...DUALTIMER2...
10017aac:	2e2e 3f2e 003f 0000 6d5b 6961 5d6e 0909     ...??...[main]..
10017abc:	0909 4c55 2e50 2e2e 0000 0000 2120 0021     ..ULP....... !!.
10017acc:	7441 656d 206c 6f43 7072 022e                    Atmel Corp.

10017ad7 <CSWTCH.45>:
10017ad7:	0402 0010                                        ...

10017ada <CSWTCH.47>:
10017ada:	0300 0301 0303 0303 0303 0303 0303 0202          ...............

10017ae9 <client_conf_uuid>:
10017ae9:	2902                                        .)

10017aeb <presentation_format_uuid>:
10017aeb:	2904                                        .)

10017aed <user_desc_uuid>:
10017aed:	2901                                        .)

10017aef <server_conf_uuid>:
10017aef:	2903                                        .)

10017af1 <extended_props_uuid>:
10017af1:	2900                                        .)

10017af3 <include_uuid>:
10017af3:	2802                                        .(

10017af5 <char_uuid>:
10017af5:	2803 4200 0132 6610 0131 2410 0132 fc10     .(.B2..f1..$2...
10017b05:	0131 2410 0132 f010 0131 2410 0132 fc10     1..$2...1..$2...
10017b15:	0131 6610 0131 6610 0131 f010 0131 fc10     1..f1..f1...1...
10017b25:	0131 a810 0132 a810 0132 a810 0132 2a10     1...2...2...2..*
10017b35:	0132 6610 0131 6610 0131 1010 0132 fa10     2..f1..f1...2...
10017b45:	0131 1010 0132 f010 0131 1010 0132 fa10     1...2...1...2...
10017b55:	0131 6610 0131 6610 0131 f010 0131 fa10     1..f1..f1...1...
10017b65:	0131 a810 0132 a810 0132 a810 0132 b410     1...2...2...2...
10017b75:	0132 a010 0135 fe10 0134 fe10 0134 fc10     2...5...4...4...
10017b85:	0134 9210 0135 9210 0135 8810 0135 fc10     4...5...5...5...
10017b95:	0134 9210 0135 8810 0135 9210 0135 fc10     4...5...5...5...
10017ba5:	0134 9810 0135 9810 0135 9810 0135 2210     4...5...5...5.."
10017bb5:	0136 8410 013e 4410 013d 4410 013d 4210     6...>..D=..D=..B
10017bc5:	013d 5c10 013e 5c10 013e 4e10 013e 4210     =..\>..\>..N>..B
10017bd5:	013d 5c10 013e 4e10 013e 5c10 013e 4210     =..\>..N>..\>..B
10017be5:	013d 6410 013e 6410 013e 6410 013e 6410     =..d>..d>..d>..d
10017bf5:	0140 4310 0000 fc00                              @..C...

10017bfc <_global_impure_ptr>:
10017bfc:	7cfc 1001                                   .|..

10017c00 <__sf_fake_stdin>:
	...

10017c20 <__sf_fake_stdout>:
	...

10017c40 <__sf_fake_stderr>:
	...
10017c60:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
10017c70:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
10017c80:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
10017c90:	6665 0000                                   ef..

10017c94 <_init>:
10017c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10017c96:	46c0      	nop			; (mov r8, r8)
10017c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
10017c9a:	bc08      	pop	{r3}
10017c9c:	469e      	mov	lr, r3
10017c9e:	4770      	bx	lr

10017ca0 <__init_array_start>:
10017ca0:	100080b1 	.word	0x100080b1

10017ca4 <_fini>:
10017ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10017ca6:	46c0      	nop			; (mov r8, r8)
10017ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
10017caa:	bc08      	pop	{r3}
10017cac:	469e      	mov	lr, r3
10017cae:	4770      	bx	lr

10017cb0 <__fini_array_start>:
10017cb0:	10008089 	.word	0x10008089
