#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Sep 11 21:03:52 2024
# Process ID: 1380887
# Current directory: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.runs/design_1_rv32i_npp_ip_0_0_synth_1
# Command line: vivado -log design_1_rv32i_npp_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rv32i_npp_ip_0_0.tcl
# Log file: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.runs/design_1_rv32i_npp_ip_0_0_synth_1/design_1_rv32i_npp_ip_0_0.vds
# Journal file: /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.runs/design_1_rv32i_npp_ip_0_0_synth_1/vivado.jou
# Running On        :goossens-Precision-5530
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :Intel(R) Xeon(R) E-2176M  CPU @ 2.70GHz
# CPU Frequency     :3899.993 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :33276 MB
# Swap memory       :2147 MB
# Total Virtual     :35424 MB
# Available Virtual :26388 MB
#-----------------------------------------------------------
source design_1_rv32i_npp_ip_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1477.258 ; gain = 95.836 ; free physical = 8346 ; free virtual = 22687
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/workspace/hls_component/rv32i_npp_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rv32i_npp_ip_0_0
Command: synth_design -top design_1_rv32i_npp_ip_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1380985
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2273.191 ; gain = 422.652 ; free physical = 2478 ; free virtual = 16812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_rv32i_npp_ip_0_0' [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rv32i_npp_ip_0_0/synth/design_1_rv32i_npp_ip_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rv32i_npp_ip' [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip.v:9]
INFO: [Synth 8-6157] synthesizing module 'rv32i_npp_ip_control_s_axi' [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_control_s_axi.v:215]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_npp_ip_control_s_axi' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'rv32i_npp_ip_sparsemux_65_5_32_1_1' [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_sparsemux_65_5_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_sparsemux_65_5_32_1_1.v:223]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_npp_ip_sparsemux_65_5_32_1_1' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_sparsemux_65_5_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'rv32i_npp_ip_sparsemux_15_6_1_1_1' [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_sparsemux_15_6_1_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_npp_ip_sparsemux_15_6_1_1_1' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_sparsemux_15_6_1_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'rv32i_npp_ip_sparsemux_9_3_8_1_1' [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_sparsemux_9_3_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_npp_ip_sparsemux_9_3_8_1_1' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_sparsemux_9_3_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'rv32i_npp_ip_flow_control_loop_pipe' [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_npp_ip_flow_control_loop_pipe' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_npp_ip' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rv32i_npp_ip_0_0' (0#1) [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rv32i_npp_ip_0_0/synth/design_1_rv32i_npp_ip_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip_control_s_axi.v:282]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_mux_result_30_phi_fu_547_p48_reg' and it is trimmed from '32' to '17' bits. [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ipshared/47ff/hdl/verilog/rv32i_npp_ip.v:1492]
WARNING: [Synth 8-7129] Port ap_done_int in module rv32i_npp_ip_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module rv32i_npp_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module rv32i_npp_ip_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2370.129 ; gain = 519.590 ; free physical = 1487 ; free virtual = 15836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.973 ; gain = 534.434 ; free physical = 1467 ; free virtual = 15817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.973 ; gain = 534.434 ; free physical = 1467 ; free virtual = 15817
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2384.973 ; gain = 0.000 ; free physical = 1445 ; free virtual = 15794
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rv32i_npp_ip_0_0/constraints/rv32i_npp_ip_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rv32i_npp_ip_0_0/constraints/rv32i_npp_ip_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.runs/design_1_rv32i_npp_ip_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.runs/design_1_rv32i_npp_ip_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2523.723 ; gain = 0.000 ; free physical = 1278 ; free virtual = 15612
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2523.723 ; gain = 0.000 ; free physical = 1271 ; free virtual = 15604
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2523.723 ; gain = 673.184 ; free physical = 1028 ; free virtual = 15363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2531.727 ; gain = 681.188 ; free physical = 1027 ; free virtual = 15363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.runs/design_1_rv32i_npp_ip_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2531.727 ; gain = 681.188 ; free physical = 1025 ; free virtual = 15362
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'rv32i_npp_ip_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'rv32i_npp_ip_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'rv32i_npp_ip_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'rv32i_npp_ip_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2531.727 ; gain = 681.188 ; free physical = 992 ; free virtual = 15330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 85    
	               30 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 6     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port AWADDR[1] in module rv32i_npp_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module rv32i_npp_ip_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module rv32i_npp_ip_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module rv32i_npp_ip_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2531.727 ; gain = 681.188 ; free physical = 726 ; free virtual = 15060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2531.727 ; gain = 681.188 ; free physical = 1599 ; free virtual = 15956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2568.422 ; gain = 717.883 ; free physical = 7023 ; free virtual = 21385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 2576.430 ; gain = 725.891 ; free physical = 6998 ; free virtual = 21367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2576.430 ; gain = 725.891 ; free physical = 8413 ; free virtual = 22771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2576.430 ; gain = 725.891 ; free physical = 8413 ; free virtual = 22771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2576.430 ; gain = 725.891 ; free physical = 8427 ; free virtual = 22777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2576.430 ; gain = 725.891 ; free physical = 8427 ; free virtual = 22777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 2576.430 ; gain = 725.891 ; free physical = 8382 ; free virtual = 22732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 2576.430 ; gain = 725.891 ; free physical = 8374 ; free virtual = 22724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    81|
|2     |LUT1   |    46|
|3     |LUT2   |   311|
|4     |LUT3   |   215|
|5     |LUT4   |   263|
|6     |LUT5   |   327|
|7     |LUT6   |  1415|
|8     |MUXF7  |   239|
|9     |MUXF8  |    25|
|10    |FDRE   |  2861|
|11    |FDSE   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 2576.430 ; gain = 725.891 ; free physical = 8374 ; free virtual = 22724
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2576.430 ; gain = 587.141 ; free physical = 8359 ; free virtual = 22709
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 2576.438 ; gain = 725.891 ; free physical = 8359 ; free virtual = 22710
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2576.438 ; gain = 0.000 ; free physical = 8614 ; free virtual = 22967
INFO: [Netlist 29-17] Analyzing 345 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_rv32i_npp_ip_0_0' is not ideal for floorplanning, since the cellview 'rv32i_npp_ip' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.457 ; gain = 0.000 ; free physical = 8589 ; free virtual = 22959
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2f308e1b
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 2632.457 ; gain = 1135.387 ; free physical = 8568 ; free virtual = 22938
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1989.850; main = 1695.243; forked = 344.945
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3619.176; main = 2632.461; forked = 1042.742
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2656.469 ; gain = 0.000 ; free physical = 8523 ; free virtual = 22893
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.runs/design_1_rv32i_npp_ip_0_0_synth_1/design_1_rv32i_npp_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_rv32i_npp_ip_0_0, cache-ID = cae880ab126a0e2c
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2656.469 ; gain = 0.000 ; free physical = 8221 ; free virtual = 22581
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/rv32i_npp_bram_ip/project_1.runs/design_1_rv32i_npp_ip_0_0_synth_1/design_1_rv32i_npp_ip_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_rv32i_npp_ip_0_0_utilization_synth.rpt -pb design_1_rv32i_npp_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 21:05:12 2024...
