static int F_1 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_5 * V_6 ,\r\nunsigned int * V_7 )\r\n{\r\nstruct V_8 * V_9 = V_2 -> V_10 ;\r\nint V_11 = 0 ;\r\nunsigned int V_12 = 0 ;\r\nunsigned int V_13 ;\r\ndouble V_14 = 0 ;\r\nunsigned char V_15 ;\r\nunsigned char V_16 ;\r\nunsigned char V_17 ;\r\nunsigned char V_18 ;\r\nunsigned int V_19 ;\r\nunsigned int V_20 = 0 ;\r\nV_11 = V_6 -> V_21 ;\r\nV_15 = ( unsigned char ) F_2 ( V_6 -> V_22 ) ;\r\nV_16 = ( unsigned char ) V_7 [ 0 ] ;\r\nV_17 = ( unsigned char ) V_7 [ 1 ] ;\r\nV_18 = ( unsigned char ) V_7 [ 2 ] ;\r\nV_19 = ( unsigned int ) V_7 [ 3 ] ;\r\nF_3 ( L_1 , V_17 ) ;\r\nif ( V_15 < 4 ) {\r\nif ( ( V_9 -> V_23 .\r\nV_24 [ V_15 ] &\r\n0xFFFF0000UL ) == V_25 ) {\r\nif ( V_16 <= 1 ) {\r\nif ( ( V_17 == V_26 ) ||\r\n( V_17 == V_27 ) ||\r\n( V_17 == V_28 ) ||\r\n( V_17 ==\r\nV_29 ) ) {\r\nif ( ( V_18 <= 4 )\r\n|| ( V_17 ==\r\nV_29 ) ) {\r\nif ( ( ( V_17 == V_26 ) && ( V_18 == 0 ) && ( V_19 >= 133 ) && ( V_19 <= 0xFFFFFFFFUL ) ) || ( ( V_17 == V_26 ) && ( V_18 == 1 ) && ( V_19 >= 1 ) && ( V_19 <= 571230650UL ) ) || ( ( V_17 == V_26 ) && ( V_18 == 2 ) && ( V_19 >= 1 ) && ( V_19 <= 571230UL ) ) || ( ( V_17 == V_26 ) && ( V_18 == 3 ) && ( V_19 >= 1 ) && ( V_19 <= 571UL ) ) || ( ( V_17 == V_26 ) && ( V_18 == 4 ) && ( V_19 >= 1 ) && ( V_19 <= 9UL ) ) || ( ( V_17 == V_27 ) && ( V_18 == 0 ) && ( V_19 >= 121 ) && ( V_19 <= 0xFFFFFFFFUL ) ) || ( ( V_17 == V_27 ) && ( V_18 == 1 ) && ( V_19 >= 1 ) && ( V_19 <= 519691043UL ) ) || ( ( V_17 == V_27 ) && ( V_18 == 2 ) && ( V_19 >= 1 ) && ( V_19 <= 519691UL ) ) || ( ( V_17 == V_27 ) && ( V_18 == 3 ) && ( V_19 >= 1 ) && ( V_19 <= 520UL ) ) || ( ( V_17 == V_27 ) && ( V_18 == 4 ) && ( V_19 >= 1 ) && ( V_19 <= 8UL ) ) || ( ( V_17 == V_28 ) && ( V_18 == 0 ) && ( V_19 >= 100 ) && ( V_19 <= 0xFFFFFFFFUL ) ) || ( ( V_17 == V_28 ) && ( V_18 == 1 ) && ( V_19 >= 1 ) && ( V_19 <= 429496729UL ) ) || ( ( V_17 == V_28 ) && ( V_18 == 2 ) && ( V_19 >= 1 ) && ( V_19 <= 429496UL ) ) || ( ( V_17 == V_28 ) && ( V_18 == 3 ) && ( V_19 >= 1 ) && ( V_19 <= 429UL ) ) || ( ( V_17 == V_28 ) && ( V_18 == 4 ) && ( V_19 >= 1 ) && ( V_19 <= 7UL ) ) || ( ( V_17 == V_29 ) && ( V_19 >= 2 ) ) ) {\r\nif ( ( ( V_17 == V_28 ) && ( V_9 -> V_23 . V_30 > 0 ) ) || ( V_17 != V_28 ) ) {\r\nif ( ( ( V_17 == V_28 ) && ( ( V_9 -> V_23 . V_24 [ V_15 ] & 0xFFFF ) >= 0x3131 ) ) || ( ( V_17 == V_29 ) && ( ( V_9 -> V_23 . V_24 [ V_15 ] & 0xFFFF ) >= 0x3132 ) ) || ( V_17 == V_26 ) || ( V_17 == V_27 ) ) {\r\nif ( V_17 != V_29 ) {\r\nF_4\r\n() ;\r\nswitch ( V_18 ) {\r\ncase 0 :\r\nV_12\r\n=\r\n( unsigned int )\r\n( V_19\r\n*\r\n( 0.00025 * V_17 ) ) ;\r\nif ( ( double ) ( ( double ) V_19 * ( 0.00025 * ( double ) V_17 ) ) >= ( ( double ) ( ( double ) V_12 + 0.5 ) ) ) {\r\nV_12\r\n=\r\nV_12\r\n+\r\n1 ;\r\n}\r\nV_20\r\n=\r\n( unsigned int )\r\n( V_12\r\n/\r\n( 0.00025 * ( double ) V_17 ) ) ;\r\nV_14\r\n=\r\n( double )\r\nV_12\r\n/\r\n( 0.00025\r\n*\r\n( double )\r\nV_17 ) ;\r\nif ( ( double ) ( ( double ) V_12 / ( 0.00025 * ( double ) V_17 ) ) >= ( double ) ( ( double ) V_20 + 0.5 ) ) {\r\nV_20\r\n=\r\nV_20\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_12\r\n=\r\nV_12\r\n-\r\n2 ;\r\nif ( V_17 != V_28 ) {\r\nV_12\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_12 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_12\r\n=\r\n( unsigned int )\r\n( V_19\r\n*\r\n( 0.25 * V_17 ) ) ;\r\nif ( ( double ) ( ( double ) V_19 * ( 0.25 * ( double ) V_17 ) ) >= ( ( double ) ( ( double ) V_12 + 0.5 ) ) ) {\r\nV_12\r\n=\r\nV_12\r\n+\r\n1 ;\r\n}\r\nV_20\r\n=\r\n( unsigned int )\r\n( V_12\r\n/\r\n( 0.25 * ( double ) V_17 ) ) ;\r\nV_14\r\n=\r\n( double )\r\nV_12\r\n/\r\n(\r\n( double )\r\n0.25\r\n*\r\n( double )\r\nV_17 ) ;\r\nif ( ( double ) ( ( double ) V_12 / ( 0.25 * ( double ) V_17 ) ) >= ( double ) ( ( double ) V_20 + 0.5 ) ) {\r\nV_20\r\n=\r\nV_20\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_12\r\n=\r\nV_12\r\n-\r\n2 ;\r\nif ( V_17 != V_28 ) {\r\nV_12\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_12 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 2 :\r\nV_12\r\n=\r\nV_19\r\n*\r\n( 250.0\r\n*\r\nV_17 ) ;\r\nif ( ( double ) ( ( double ) V_19 * ( 250.0 * ( double ) V_17 ) ) >= ( ( double ) ( ( double ) V_12 + 0.5 ) ) ) {\r\nV_12\r\n=\r\nV_12\r\n+\r\n1 ;\r\n}\r\nV_20\r\n=\r\n( unsigned int )\r\n( V_12\r\n/\r\n( 250.0 * ( double ) V_17 ) ) ;\r\nV_14\r\n=\r\n( double )\r\nV_12\r\n/\r\n( 250.0\r\n*\r\n( double )\r\nV_17 ) ;\r\nif ( ( double ) ( ( double ) V_12 / ( 250.0 * ( double ) V_17 ) ) >= ( double ) ( ( double ) V_20 + 0.5 ) ) {\r\nV_20\r\n=\r\nV_20\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_12\r\n=\r\nV_12\r\n-\r\n2 ;\r\nif ( V_17 != V_28 ) {\r\nV_12\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_12 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 3 :\r\nV_12\r\n=\r\n( unsigned int )\r\n( V_19\r\n*\r\n( 250000.0\r\n*\r\nV_17 ) ) ;\r\nif ( ( double ) ( ( double ) V_19 * ( 250000.0 * ( double ) V_17 ) ) >= ( ( double ) ( ( double ) V_12 + 0.5 ) ) ) {\r\nV_12\r\n=\r\nV_12\r\n+\r\n1 ;\r\n}\r\nV_20\r\n=\r\n( unsigned int )\r\n( V_12\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_17 ) ) ;\r\nV_14\r\n=\r\n( double )\r\nV_12\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_17 ) ;\r\nif ( ( double ) ( ( double ) V_12 / ( 250000.0 * ( double ) V_17 ) ) >= ( double ) ( ( double ) V_20 + 0.5 ) ) {\r\nV_20\r\n=\r\nV_20\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_12\r\n=\r\nV_12\r\n-\r\n2 ;\r\nif ( V_17 != V_28 ) {\r\nV_12\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_12 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 4 :\r\nV_12\r\n=\r\n( unsigned int )\r\n(\r\n( V_19\r\n*\r\n60 )\r\n*\r\n( 250000.0\r\n*\r\nV_17 ) ) ;\r\nif ( ( double ) ( ( double ) ( V_19 * 60.0 ) * ( 250000.0 * ( double ) V_17 ) ) >= ( ( double ) ( ( double ) V_12 + 0.5 ) ) ) {\r\nV_12\r\n=\r\nV_12\r\n+\r\n1 ;\r\n}\r\nV_20\r\n=\r\n( unsigned int )\r\n( V_12\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_17 ) )\r\n/\r\n60 ;\r\nV_14\r\n=\r\n(\r\n( double )\r\nV_12\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_17 ) )\r\n/\r\n60.0 ;\r\nif ( ( double ) ( ( ( double ) V_12 / ( 250000.0 * ( double ) V_17 ) ) / 60.0 ) >= ( double ) ( ( double ) V_20 + 0.5 ) ) {\r\nV_20\r\n=\r\nV_20\r\n+\r\n1 ;\r\n}\r\nV_19\r\n=\r\nV_19\r\n-\r\n1 ;\r\nV_12\r\n=\r\nV_12\r\n-\r\n2 ;\r\nif ( V_17 != V_28 ) {\r\nV_12\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_12 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\n}\r\nF_5 () ;\r\n}\r\nelse {\r\nV_12\r\n=\r\nV_19\r\n-\r\n2 ;\r\n}\r\nV_9 ->\r\nV_31\r\n[ V_15 ] .\r\nV_32 .\r\nV_17\r\n=\r\nV_17 ;\r\nV_9 ->\r\nV_31\r\n[ V_15 ] .\r\nV_32 .\r\nV_33\r\n[ V_16 ] .\r\nV_18\r\n=\r\nV_18 ;\r\nV_9 ->\r\nV_31\r\n[ V_15 ] .\r\nV_32 .\r\nV_33\r\n[ V_16 ] .\r\nV_34\r\n=\r\nV_14 ;\r\nV_9 ->\r\nV_31\r\n[ V_15 ] .\r\nV_32 .\r\nV_33\r\n[ V_16 ] .\r\nV_20\r\n=\r\nV_20 ;\r\nV_13\r\n=\r\nF_6\r\n( V_9 ->\r\nV_23 .\r\nV_35\r\n+\r\n4\r\n+\r\n( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\nV_13\r\n=\r\n( V_13\r\n>>\r\n4 )\r\n&\r\n0xF ;\r\nif ( V_17 == V_28 ) {\r\nV_13\r\n=\r\nV_13\r\n|\r\n0x10 ;\r\n}\r\nif ( V_17 == V_29 ) {\r\nV_13\r\n=\r\nV_13\r\n|\r\n0x20 ;\r\n}\r\nF_7 ( V_13 , V_9 -> V_23 . V_35 + 4 + ( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\nF_7 ( 0 , V_9 -> V_23 . V_35 + 8 + ( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\nF_7 ( V_12 , V_9 -> V_23 . V_35 + 0 + ( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\nV_9 ->\r\nV_31\r\n[ V_15 ] .\r\nV_32 .\r\nV_33\r\n[ V_16 ] .\r\nV_36\r\n=\r\n1 ;\r\n} else {\r\nF_8 ( L_2 ) ;\r\nV_11\r\n=\r\n- 9 ;\r\n}\r\n} else {\r\nF_8 ( L_3 ) ;\r\nV_11 =\r\n- 8 ;\r\n}\r\n} else {\r\nF_8 ( L_4 ) ;\r\nV_11 = - 7 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_5 ) ;\r\nV_11 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_6 ) ;\r\nV_11 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_7 ) ;\r\nV_11 = - 4 ;\r\n}\r\n} else {\r\nF_8 ( L_8 ) ;\r\nV_11 = - 3 ;\r\n}\r\n} else {\r\nF_8 ( L_9 ) ;\r\nV_11 = - 2 ;\r\n}\r\nV_7 [ 0 ] = ( unsigned int ) V_20 ;\r\nreturn V_11 ;\r\n}\r\nstatic int F_9 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_5 * V_6 ,\r\nunsigned int * V_7 )\r\n{\r\nstruct V_8 * V_9 = V_2 -> V_10 ;\r\nint V_11 = 0 ;\r\nunsigned int V_37 ;\r\nunsigned int V_38 ;\r\nunsigned int V_39 ;\r\nunsigned char V_15 , V_40 ;\r\nunsigned char V_16 ;\r\nunsigned char V_41 ;\r\nunsigned char V_42 ;\r\nunsigned char V_43 ;\r\nunsigned char V_44 ;\r\nV_15 = ( unsigned char ) F_2 ( V_6 -> V_22 ) ;\r\nV_40 = ( unsigned char ) V_7 [ 0 ] ;\r\nV_16 = ( unsigned char ) V_7 [ 1 ] ;\r\nV_41 = ( unsigned char ) V_7 [ 2 ] ;\r\nV_42 = ( unsigned char ) V_7 [ 3 ] ;\r\nV_43 = ( unsigned char ) V_7 [ 4 ] ;\r\nV_44 = ( unsigned char ) V_7 [ 5 ] ;\r\nV_11 = V_6 -> V_21 ;\r\nV_9 -> V_45 = V_46 ;\r\nif ( V_15 < 4 ) {\r\nif ( ( V_9 -> V_23 .\r\nV_24 [ V_15 ] &\r\n0xFFFF0000UL ) == V_25 ) {\r\nif ( V_16 <= 1 ) {\r\nswitch ( V_40 )\r\n{\r\ncase V_47 :\r\nV_37 =\r\nF_6 ( V_9 -> V_23 .\r\nV_35 + 8 +\r\n( 16 * V_16 ) +\r\n( 64 * V_15 ) ) ;\r\nif ( V_37 & 0x10 ) {\r\nif ( V_41 == 0 ||\r\nV_41 == 1 ||\r\nV_41 ==\r\nV_48\r\n|| V_41 ==\r\nV_49\r\n|| V_41 ==\r\nV_50 )\r\n{\r\nif ( V_42 == 0\r\n|| V_42\r\n== 1\r\n|| V_41 >\r\n1 ) {\r\nif ( ( V_43 == V_51 ) || ( V_43 == V_52 ) ) {\r\nif ( ( V_44 == V_47 ) || ( V_44 == V_53 ) ) {\r\nV_9 ->\r\nV_31\r\n[ V_15 ] .\r\nV_32 .\r\nV_33\r\n[ V_16 ] .\r\nV_44\r\n=\r\nV_44 ;\r\nV_39\r\n=\r\nF_6\r\n( V_9 ->\r\nV_23 .\r\nV_35\r\n+\r\n4\r\n+\r\n( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\nV_39\r\n=\r\n( V_39\r\n>>\r\n4 )\r\n&\r\n0x30 ;\r\nif ( V_41 > 1 ) {\r\nV_42\r\n=\r\n0 ;\r\nV_39\r\n=\r\nV_39\r\n|\r\n0x40 ;\r\nif ( V_41 == V_48 ) {\r\nV_39\r\n=\r\nV_39\r\n|\r\n0x780 ;\r\n}\r\nif ( V_41 == V_49 ) {\r\nV_39\r\n=\r\nV_39\r\n|\r\n0x180 ;\r\n}\r\nV_41\r\n=\r\n0 ;\r\n}\r\nV_39\r\n=\r\nV_39\r\n|\r\nV_43\r\n|\r\n( V_44\r\n*\r\n2 )\r\n|\r\n( V_41\r\n*\r\n4 )\r\n|\r\n( V_42\r\n*\r\n8 ) ;\r\nV_38\r\n=\r\nF_6\r\n( V_9 ->\r\nV_23 .\r\nV_35\r\n+\r\n0\r\n+\r\n( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\nV_38\r\n=\r\nF_6\r\n( V_9 ->\r\nV_23 .\r\nV_35\r\n+\r\n12\r\n+\r\n( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\nF_7 ( V_39 , V_9 -> V_23 . V_35 + 4 + ( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\nF_7 ( 1 , V_9 -> V_23 . V_35 + 8 + ( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\n}\r\nelse {\r\nF_8 ( L_10 ) ;\r\nV_11\r\n=\r\n- 9 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_11 ) ;\r\nV_11\r\n=\r\n- 8 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_12 ) ;\r\nV_11 =\r\n- 7 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_13 ) ;\r\nV_11 = - 6 ;\r\n}\r\n} else {\r\nF_8 ( L_14 ) ;\r\nV_11 = - 5 ;\r\n}\r\nbreak;\r\ncase V_53 :\r\nV_37 = F_6 ( V_9 -> V_23 .\r\nV_35 + 8 +\r\n( 16 * V_16 ) +\r\n( 64 * V_15 ) ) ;\r\nif ( V_37 & 0x10 ) {\r\nif ( V_37 & 0x1 ) {\r\nV_9 ->\r\nV_31\r\n[ V_15 ] .\r\nV_32 .\r\nV_33\r\n[ V_16 ] .\r\nV_44\r\n=\r\nV_53 ;\r\nF_7 ( 0 , V_9 ->\r\nV_23 .\r\nV_35 + 8 +\r\n( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\n}\r\nelse {\r\nF_8 ( L_15 ) ;\r\nV_11 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_14 ) ;\r\nV_11 = - 5 ;\r\n}\r\n}\r\n}\r\nelse {\r\nF_8 ( L_16 ) ;\r\nV_11 = - 4 ;\r\n}\r\n} else {\r\nF_8 ( L_17 ) ;\r\nV_11 = - 3 ;\r\n}\r\n} else {\r\nF_8 ( L_18 ) ;\r\nV_11 = - 2 ;\r\n}\r\nreturn V_11 ;\r\n}\r\nstatic int F_10 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_5 * V_6 ,\r\nunsigned int * V_7 )\r\n{\r\nstruct V_8 * V_9 = V_2 -> V_10 ;\r\nint V_11 = 0 ;\r\nunsigned int V_37 ;\r\nunsigned char V_15 ;\r\nunsigned char V_16 ;\r\nunsigned char * V_54 ;\r\nunsigned int * V_55 ;\r\nunsigned char * V_56 ;\r\nunsigned char * V_57 ;\r\nunsigned char * V_58 ;\r\nunsigned char * V_59 ;\r\nunsigned char * V_60 ;\r\nV_11 = V_6 -> V_21 ;\r\nV_15 = F_2 ( V_6 -> V_22 ) ;\r\nV_16 = F_11 ( V_6 -> V_22 ) ;\r\nV_54 = ( unsigned char * ) & V_7 [ 0 ] ;\r\nV_55 = ( unsigned int * ) & V_7 [ 1 ] ;\r\nV_56 = ( unsigned char * ) & V_7 [ 2 ] ;\r\nV_57 = ( unsigned char * ) & V_7 [ 3 ] ;\r\nV_58 = ( unsigned char * ) & V_7 [ 4 ] ;\r\nV_59 = ( unsigned char * ) & V_7 [ 5 ] ;\r\nV_60 = ( unsigned char * ) & V_7 [ 6 ] ;\r\nif ( V_15 < 4 ) {\r\nif ( ( V_9 -> V_23 .\r\nV_24 [ V_15 ] &\r\n0xFFFF0000UL ) == V_25 ) {\r\nif ( V_16 <= 1 ) {\r\nV_37 = F_6 ( V_9 -> V_23 .\r\nV_35 + 8 + ( 16 * V_16 ) +\r\n( 64 * V_15 ) ) ;\r\nif ( V_37 & 0x10 ) {\r\n* V_59 = V_37 & 1 ;\r\nV_37 = F_6 ( V_9 -> V_23 .\r\nV_35 + 4 +\r\n( 16 * V_16 ) +\r\n( 64 * V_15 ) ) ;\r\n* V_58 =\r\n( unsigned char ) ( ( V_37 >> 4 ) & 1 ) ;\r\n* V_60 =\r\n( unsigned char ) ( ( V_37 >> 5 ) & 1 ) ;\r\nif ( V_37 & 0x600 ) {\r\nif ( V_37 & 0x400 ) {\r\nif ( ( V_37 & 0x7800 )\r\n== 0x7800 ) {\r\n* V_56 =\r\nV_48 ;\r\n}\r\nif ( ( V_37 & 0x7800 )\r\n== 0x1800 ) {\r\n* V_56 =\r\nV_49 ;\r\n}\r\nif ( ( V_37 & 0x7800 )\r\n== 0x0000 ) {\r\n* V_56 =\r\nV_50 ;\r\n}\r\n}\r\nelse {\r\n* V_56 = 1 ;\r\n}\r\n* V_57 = 0 ;\r\n}\r\nelse {\r\n* V_56 =\r\n( unsigned char ) ( ( V_37 >> 6 )\r\n& 1 ) ;\r\n* V_57 =\r\n( unsigned char ) ( ( V_37 >> 7 )\r\n& 1 ) ;\r\n}\r\n* V_54 =\r\nV_9 ->\r\nV_31 [ V_15 ] .\r\nV_32 .\r\nV_33 [ V_16 ] .\r\nV_18 ;\r\n* V_55 =\r\nV_9 ->\r\nV_31 [ V_15 ] .\r\nV_32 .\r\nV_33 [ V_16 ] .\r\nV_20 ;\r\n} else {\r\nF_8 ( L_14 ) ;\r\nV_11 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_19 ) ;\r\nV_11 = - 4 ;\r\n}\r\n} else {\r\nF_8 ( L_8 ) ;\r\nV_11 = - 3 ;\r\n}\r\n} else {\r\nF_8 ( L_9 ) ;\r\nV_11 = - 2 ;\r\n}\r\nreturn V_11 ;\r\n}\r\nstatic int F_12 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_5 * V_6 ,\r\nunsigned int * V_7 )\r\n{\r\nstruct V_8 * V_9 = V_2 -> V_10 ;\r\nint V_11 = 0 ;\r\nunsigned int V_37 ;\r\nunsigned int V_61 = 0 ;\r\nunsigned char V_15 ;\r\nunsigned char V_16 ;\r\nunsigned char V_62 ;\r\nunsigned int V_63 ;\r\nunsigned char * V_64 ;\r\nunsigned int * V_65 ;\r\nV_11 = V_6 -> V_21 ;\r\nV_15 = F_2 ( V_6 -> V_22 ) ;\r\nV_62 = ( unsigned char ) V_7 [ 0 ] ;\r\nV_16 = ( unsigned char ) V_7 [ 1 ] ;\r\nV_63 = ( unsigned int ) V_7 [ 2 ] ;\r\nV_64 = ( unsigned char * ) & V_7 [ 0 ] ;\r\nV_65 = ( unsigned int * ) & V_7 [ 1 ] ;\r\nif ( V_62 == V_66 ) {\r\nV_7 [ 0 ] = V_9 -> V_67 .\r\nV_68 [ V_9 ->\r\nV_67 . V_69 ] . V_70 ;\r\nV_7 [ 1 ] = V_9 -> V_67 .\r\nV_68 [ V_9 ->\r\nV_67 . V_69 ] . V_71 ;\r\nV_7 [ 2 ] = V_9 -> V_67 .\r\nV_68 [ V_9 ->\r\nV_67 . V_69 ] . V_72 ;\r\nV_9 ->\r\nV_67 .\r\nV_69 = ( V_9 ->\r\nV_67 .\r\nV_69 + 1 ) % V_73 ;\r\nreturn V_6 -> V_21 ;\r\n}\r\nif ( V_15 < 4 ) {\r\nif ( ( V_9 -> V_23 .\r\nV_24 [ V_15 ] &\r\n0xFFFF0000UL ) == V_25 ) {\r\nif ( V_16 <= 1 ) {\r\nV_37 = F_6 ( V_9 -> V_23 .\r\nV_35 + 8 + ( 16 * V_16 ) +\r\n( 64 * V_15 ) ) ;\r\nif ( V_37 & 0x10 ) {\r\nif ( V_37 & 0x1 ) {\r\nswitch ( V_62 ) {\r\ncase V_74 :\r\nV_37 =\r\nF_6 ( V_9 ->\r\nV_23 .\r\nV_35 + 4 +\r\n( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\nV_37 =\r\nV_37 & 0xF ;\r\nif ( V_37 & 1 ) {\r\nif ( V_37 &\r\n2 ) {\r\nif ( V_37 & 4 ) {\r\n* V_64\r\n=\r\n3 ;\r\n} else {\r\n* V_64\r\n=\r\n2 ;\r\n}\r\n} else {\r\n* V_64\r\n=\r\n1 ;\r\n}\r\n} else {\r\n* V_64\r\n= 0 ;\r\n}\r\nbreak;\r\ncase V_75 :\r\nif ( ( V_63 >= 0 )\r\n&& ( V_63\r\n<=\r\n65535UL ) )\r\n{\r\nfor (; ; ) {\r\nV_37\r\n=\r\nF_6\r\n( V_9 ->\r\nV_23 .\r\nV_35\r\n+\r\n4\r\n+\r\n( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\nif ( ( V_37 & 4 ) == 4 ) {\r\n* V_64\r\n=\r\n3 ;\r\n* V_65\r\n=\r\nF_6\r\n( V_9 ->\r\nV_23 .\r\nV_35\r\n+\r\n0\r\n+\r\n( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\nbreak;\r\n}\r\nelse {\r\nif ( ( V_37 & 2 ) == 2 ) {\r\n* V_64\r\n=\r\n2 ;\r\n* V_65\r\n=\r\nF_6\r\n( V_9 ->\r\nV_23 .\r\nV_35\r\n+\r\n0\r\n+\r\n( 16 * V_16 ) + ( 64 * V_15 ) ) ;\r\nbreak;\r\n}\r\nelse {\r\nif ( ( V_37 & 1 ) == 1 ) {\r\n* V_64\r\n=\r\n1 ;\r\n}\r\nelse {\r\n* V_64\r\n=\r\n0 ;\r\n}\r\n}\r\n}\r\nif ( V_61 == V_63 ) {\r\nbreak;\r\n} else {\r\nV_61\r\n=\r\nV_61\r\n+\r\n1 ;\r\nF_13 ( 1000 ) ;\r\n}\r\n}\r\nif ( ( * V_64 != 3 ) && ( V_61 == V_63 ) && ( V_63 != 0 ) ) {\r\n* V_64\r\n=\r\n4 ;\r\n}\r\n} else {\r\nF_8 ( L_20 ) ;\r\nV_11 =\r\n- 7 ;\r\n}\r\nbreak;\r\ndefault:\r\nF_3 ( L_21 ) ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_22 ) ;\r\nV_11 = - 6 ;\r\n}\r\n} else {\r\nF_8 ( L_14 ) ;\r\nV_11 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_16 ) ;\r\nV_11 = - 4 ;\r\n}\r\n} else {\r\nF_8 ( L_8 ) ;\r\nV_11 = - 3 ;\r\n}\r\n} else {\r\nF_8 ( L_9 ) ;\r\nV_11 = - 2 ;\r\n}\r\nreturn V_11 ;\r\n}
