{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544505275574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544505275575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 23:14:35 2018 " "Processing started: Mon Dec 10 23:14:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544505275575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1544505275575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Typhoon -c Typhoon " "Command: quartus_sta Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1544505275575 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1544505275689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1544505276156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1544505276156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544505276197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544505276197 ""}
{ "Info" "ISTA_SDC_FOUND" "Typhoon.sdc " "Reading SDC File: 'Typhoon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1544505276752 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{BOARD_CLK\} -max 3 \[all_outputs\] " "set_input_delay -clock \{BOARD_CLK\} -max 3 \[all_outputs\]" {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544505276768 ""}  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276768 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276768 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276768 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276768 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276768 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276768 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{BOARD_CLK\} -min 2 \[all_outputs\] " "set_input_delay -clock \{BOARD_CLK\} -min 2 \[all_outputs\]" {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544505276781 ""}  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276785 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276785 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276785 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276785 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276785 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276785 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276785 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276785 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276785 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276785 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276785 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276785 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276786 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276788 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276789 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276790 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276791 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276791 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276791 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276791 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276791 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276791 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276791 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276791 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276791 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276791 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276791 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276791 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276792 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276792 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276792 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276792 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276792 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276792 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276792 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276792 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276792 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276792 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276792 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276792 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276793 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276793 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276793 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276793 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276793 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276793 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276793 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544505276793 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1544505276827 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544505276827 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Rise) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Rise) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544505276827 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Fall) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Fall) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544505276827 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1544505276827 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1544505276828 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1544505276844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544505277023 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544505277023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.797 " "Worst-case setup slack is -4.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505277029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505277029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.797             -96.284 BOARD_CLK  " "   -4.797             -96.284 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505277029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544505277029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505277058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505277058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 BOARD_CLK  " "    0.400               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505277058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544505277058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544505277063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544505277067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.490 " "Worst-case minimum pulse width slack is 9.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505277072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505277072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.490               0.000 BOARD_CLK  " "    9.490               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505277072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544505277072 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544505277483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1544505277505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1544505278129 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1544505278347 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544505278347 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Rise) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Rise) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544505278347 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Fall) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Fall) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544505278347 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1544505278347 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544505278432 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544505278432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.555 " "Worst-case setup slack is -2.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505278437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505278437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.555             -42.580 BOARD_CLK  " "   -2.555             -42.580 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505278437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544505278437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505278474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505278474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 BOARD_CLK  " "    0.353               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505278474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544505278474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544505278478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544505278483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.527 " "Worst-case minimum pulse width slack is 9.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505278490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505278490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.527               0.000 BOARD_CLK  " "    9.527               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505278490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544505278490 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544505278885 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1544505279045 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544505279045 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Rise) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Rise) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544505279045 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Fall) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Fall) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544505279045 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1544505279045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.700 " "Worst-case setup slack is 7.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505279076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505279076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.700               0.000 BOARD_CLK  " "    7.700               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505279076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544505279076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505279112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505279112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 BOARD_CLK  " "    0.180               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505279112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544505279112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544505279118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544505279123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505279129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505279129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 BOARD_CLK  " "    9.371               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544505279129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544505279129 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544505279897 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544505279897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 326 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544505280013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 23:14:40 2018 " "Processing ended: Mon Dec 10 23:14:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544505280013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544505280013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544505280013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544505280013 ""}
