# Egg-Timer
Verilog code for a programmable egg timer on an Nexys A7 FPGA
