static int F_1 ( unsigned char V_1 )\r\n{\r\nif ( V_1 >= 'a' && V_1 <= 'f' )\r\nreturn V_1 - 'a' + 10 ;\r\nif ( V_1 >= '0' && V_1 <= '9' )\r\nreturn V_1 - '0' ;\r\nif ( V_1 >= 'A' && V_1 <= 'F' )\r\nreturn V_1 - 'A' + 10 ;\r\nreturn - 1 ;\r\n}\r\nvoid F_2 ( const char * V_2 , ... )\r\n{\r\nstatic char V_3 [ 1024 ] ;\r\nT_1 args ;\r\nint V_4 ;\r\nva_start ( args , V_2 ) ;\r\nV_4 = vsnprintf ( V_3 , sizeof( V_3 ) , V_2 , args ) ;\r\nva_end ( args ) ;\r\nF_3 ( V_3 , V_4 ) ;\r\n}\r\nstatic inline char * F_4 ( char * V_5 , const char * V_6 )\r\n{\r\nint V_7 = 0 ;\r\nwhile ( ( V_5 [ V_7 ] = V_6 [ V_7 ] ) )\r\nV_7 ++ ;\r\nreturn V_5 ;\r\n}\r\nstatic void F_5 ( void )\r\n{\r\nasm volatile(" dcef @(gr0,gr0),#1 \n"\r\n" icei @(gr0,gr0),#1 \n"\r\n" membar \n"\r\n" bar \n"\r\n);\r\n}\r\nstatic void F_6 ( char * V_8 )\r\n{\r\nunsigned char V_9 ;\r\nunsigned char V_10 ;\r\nunsigned char V_1 ;\r\nint V_11 , V_12 , V_13 , error ;\r\nfor (; ; ) {\r\ndo {\r\nF_7 ( & V_1 , 0 ) ;\r\n} while ( V_1 != '$' );\r\nV_9 = 0 ;\r\nV_10 = - 1 ;\r\nV_11 = 0 ;\r\nerror = 0 ;\r\nwhile ( V_11 < V_14 ) {\r\nV_13 = F_7 ( & V_1 , 0 ) ;\r\nif ( V_13 < 0 )\r\nerror = V_13 ;\r\nif ( V_1 == '#' )\r\nbreak;\r\nV_9 += V_1 ;\r\nV_8 [ V_11 ] = V_1 ;\r\nV_11 ++ ;\r\n}\r\nif ( error == - V_15 ) {\r\nF_8 ( L_1 ) ;\r\nF_8 ( L_2 ) ;\r\nF_9 ( '-' ) ;\r\ncontinue;\r\n}\r\nif ( V_11 >= V_14 || error )\r\ncontinue;\r\nV_8 [ V_11 ] = 0 ;\r\nV_13 = F_7 ( & V_1 , 0 ) ;\r\nif ( V_13 < 0 )\r\nerror = V_13 ;\r\nV_10 = F_1 ( V_1 ) << 4 ;\r\nV_13 = F_7 ( & V_1 , 0 ) ;\r\nif ( V_13 < 0 )\r\nerror = V_13 ;\r\nV_10 |= F_1 ( V_1 ) ;\r\nif ( error ) {\r\nif ( error == - V_15 )\r\nF_8 ( L_3 ) ;\r\nF_8 ( L_2 ) ;\r\nF_9 ( '-' ) ;\r\ncontinue;\r\n}\r\nif ( V_9 != V_10 ) {\r\nF_8 ( L_2 ) ;\r\nF_9 ( '-' ) ;\r\ncontinue;\r\n}\r\nF_8 ( L_4 , V_8 , V_9 ) ;\r\nF_8 ( L_5 ) ;\r\nF_9 ( '+' ) ;\r\nif ( V_8 [ 2 ] == ':' ) {\r\nF_9 ( V_8 [ 0 ] ) ;\r\nF_9 ( V_8 [ 1 ] ) ;\r\nV_11 = 0 ;\r\nwhile ( V_8 [ V_11 ] ) V_11 ++ ;\r\nfor ( V_12 = 3 ; V_12 <= V_11 ; V_12 ++ )\r\nV_8 [ V_12 - 3 ] = V_8 [ V_12 ] ;\r\n}\r\nbreak;\r\n}\r\n}\r\nstatic int F_10 ( char * V_8 )\r\n{\r\nunsigned char V_9 ;\r\nint V_11 ;\r\nunsigned char V_1 ;\r\nF_8 ( L_6 , V_8 ) ;\r\ndo {\r\nF_9 ( '$' ) ;\r\nV_9 = 0 ;\r\nV_11 = 0 ;\r\nwhile ( ( V_1 = V_8 [ V_11 ] ) != 0 ) {\r\nF_9 ( V_1 ) ;\r\nV_9 += V_1 ;\r\nV_11 += 1 ;\r\n}\r\nF_9 ( '#' ) ;\r\nF_9 ( F_11 ( V_9 ) ) ;\r\nF_9 ( F_12 ( V_9 ) ) ;\r\n} while ( F_7 ( & V_1 , 0 ) ,\r\n#ifdef F_13\r\nV_1 == '-' && ( F_8 ( L_7 ) , 0 ) ,\r\nV_1 != '-' && V_1 != '+' && ( F_8 ( L_8 , V_1 ) , 0 ) ,\r\n#endif\r\nV_1 != '+' && V_1 != '$' );\r\nif ( V_1 == '+' ) {\r\nF_8 ( L_9 ) ;\r\nreturn 0 ;\r\n}\r\nF_8 ( L_10 ) ;\r\nV_16 = V_1 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_14 ( char * * V_17 , unsigned long * V_18 )\r\n{\r\nint V_11 = 0 , V_1 ;\r\n* V_18 = 0 ;\r\nwhile ( * * V_17 ) {\r\nV_1 = F_1 ( * * V_17 ) ;\r\nif ( V_1 < 0 )\r\nbreak;\r\n* V_18 = ( * V_18 << 4 ) | ( ( V_19 ) V_1 & 0xf ) ;\r\nV_11 ++ ;\r\n( * V_17 ) ++ ;\r\n}\r\nreturn V_11 ;\r\n}\r\nstatic inline int F_15 ( const void * V_20 )\r\n{\r\n#ifdef F_16\r\nunsigned long V_21 ;\r\nasm("lrad %1,%0,#1,#0,#0" : "=r"(paddr) : "r"(vaddr));\r\nif ( ! ( V_21 & V_22 ) )\r\nreturn 0 ;\r\n#endif\r\nreturn 1 ;\r\n}\r\nstatic inline unsigned long F_17 ( unsigned long V_20 )\r\n{\r\nT_2 * V_23 ;\r\nT_3 * V_24 ;\r\nT_4 * V_25 ;\r\nT_5 * V_26 ;\r\nunsigned long V_27 , V_28 ;\r\nV_23 = ( T_2 * ) F_18 ( 3 ) + F_19 ( V_20 ) ;\r\nV_24 = F_20 ( V_23 , V_20 ) ;\r\nV_25 = F_21 ( V_24 , V_20 ) ;\r\nif ( F_22 ( * V_25 ) || ! F_23 ( * V_25 ) )\r\nreturn 0 ;\r\nV_28 = F_24 ( 5 ) ;\r\nV_27 = F_25 ( * V_25 ) ;\r\nF_26 ( 5 , V_27 | V_29 | V_30 | V_31 | V_32 | V_22 ) ;\r\nV_26 = ( T_5 * ) F_18 ( 5 ) + F_27 ( V_20 ) ;\r\nif ( F_28 ( * V_26 ) )\r\nV_27 = F_29 ( * V_26 ) ;\r\nelse\r\nV_27 = 0 ;\r\nF_26 ( 5 , V_28 ) ;\r\nreturn V_27 ;\r\n}\r\nstatic inline int F_30 ( const void * V_20 )\r\n{\r\n#ifdef F_16\r\nunsigned long V_26 ;\r\nV_33 = F_24 ( 2 ) ;\r\nV_34 = F_18 ( 2 ) ;\r\n#endif\r\nif ( F_15 ( V_20 ) )\r\nreturn 1 ;\r\n#ifdef F_16\r\nV_26 = F_17 ( ( unsigned long ) V_20 ) ;\r\nif ( V_26 ) {\r\nF_26 ( 2 , V_26 ) ;\r\nF_31 ( 2 , ( unsigned long ) V_20 & V_35 ) ;\r\nreturn 1 ;\r\n}\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic inline void F_32 ( void )\r\n{\r\n#ifdef F_16\r\nF_26 ( 2 , V_33 ) ;\r\nF_31 ( 2 , V_34 ) ;\r\n#endif\r\n}\r\nstatic inline int F_33 ( const void * V_36 , T_6 * V_37 )\r\n{\r\nunsigned long V_38 ;\r\nT_6 V_39 ;\r\nif ( ! F_30 ( V_36 ) )\r\nreturn 0 ;\r\nasm volatile(" movgs gr0,brr \n"\r\n" ld%I2 %M2,%0 \n"\r\n" movsg brr,%1 \n"\r\n: "=r"(res), "=r"(brr)\r\n: "m"(*(uint32_t *) addr));\r\n* V_37 = V_39 ;\r\nF_32 () ;\r\nreturn F_34 ( ! V_38 ) ;\r\n}\r\nstatic inline int F_35 ( void * V_36 , T_6 V_27 )\r\n{\r\nunsigned long V_38 ;\r\nif ( ! F_30 ( V_36 ) )\r\nreturn 0 ;\r\nasm volatile(" movgs gr0,brr \n"\r\n" st%I2 %1,%M2 \n"\r\n" movsg brr,%0 \n"\r\n: "=r"(brr)\r\n: "r"(val), "m"(*(uint32_t *) addr));\r\nF_32 () ;\r\nreturn F_34 ( ! V_38 ) ;\r\n}\r\nstatic inline int F_36 ( const void * V_36 , T_7 * V_37 )\r\n{\r\nunsigned long V_38 ;\r\nT_7 V_39 ;\r\nif ( ! F_30 ( V_36 ) )\r\nreturn 0 ;\r\nasm volatile(" movgs gr0,brr \n"\r\n" lduh%I2 %M2,%0 \n"\r\n" movsg brr,%1 \n"\r\n: "=r"(res), "=r"(brr)\r\n: "m"(*(uint16_t *) addr));\r\n* V_37 = V_39 ;\r\nF_32 () ;\r\nreturn F_34 ( ! V_38 ) ;\r\n}\r\nstatic inline int F_37 ( void * V_36 , T_7 V_27 )\r\n{\r\nunsigned long V_38 ;\r\nif ( ! F_30 ( V_36 ) )\r\nreturn 0 ;\r\nasm volatile(" movgs gr0,brr \n"\r\n" sth%I2 %1,%M2 \n"\r\n" movsg brr,%0 \n"\r\n: "=r"(brr)\r\n: "r"(val), "m"(*(uint16_t *) addr));\r\nF_32 () ;\r\nreturn F_34 ( ! V_38 ) ;\r\n}\r\nstatic inline int F_38 ( const void * V_36 , V_19 * V_37 )\r\n{\r\nunsigned long V_38 ;\r\nV_19 V_39 ;\r\nif ( ! F_30 ( V_36 ) )\r\nreturn 0 ;\r\nasm volatile(" movgs gr0,brr \n"\r\n" ldub%I2 %M2,%0 \n"\r\n" movsg brr,%1 \n"\r\n: "=r"(res), "=r"(brr)\r\n: "m"(*(uint8_t *) addr));\r\n* V_37 = V_39 ;\r\nF_32 () ;\r\nreturn F_34 ( ! V_38 ) ;\r\n}\r\nstatic inline int F_39 ( void * V_36 , V_19 V_27 )\r\n{\r\nunsigned long V_38 ;\r\nif ( ! F_30 ( V_36 ) )\r\nreturn 0 ;\r\nasm volatile(" movgs gr0,brr \n"\r\n" stb%I2 %1,%M2 \n"\r\n" movsg brr,%0 \n"\r\n: "=r"(brr)\r\n: "r"(val), "m"(*(uint8_t *) addr));\r\nF_32 () ;\r\nreturn F_34 ( ! V_38 ) ;\r\n}\r\nstatic void F_40 ( struct V_40 * V_41 , const char * V_42 , unsigned V_43 )\r\n{\r\nchar V_44 [ 26 ] ;\r\nint V_45 ;\r\nV_44 [ 0 ] = 'O' ;\r\nwhile ( V_43 > 0 ) {\r\nV_45 = 1 ;\r\nwhile ( V_43 > 0 && V_45 < 20 ) {\r\nF_41 ( V_42 , V_44 + V_45 , 2 , 0 ) ;\r\nV_45 += 2 ;\r\nif ( * V_42 == 0x0a ) {\r\nV_44 [ V_45 ++ ] = '0' ;\r\nV_44 [ V_45 ++ ] = 'd' ;\r\n}\r\nV_42 ++ ;\r\nV_43 -- ;\r\n}\r\nV_44 [ V_45 ] = 0 ;\r\nF_10 ( V_44 ) ;\r\n}\r\n}\r\nstatic unsigned char * F_41 ( const void * V_46 , char * V_3 , int V_11 , int V_47 )\r\n{\r\nconst V_19 * V_48 = V_46 ;\r\nV_19 V_1 [ 4 ] V_49 ( ( F_42 ( 4 ) ) ) ;\r\nif ( ( T_6 ) V_48 & 1 && V_11 >= 1 ) {\r\nif ( ! F_38 ( V_48 , V_1 ) )\r\nreturn NULL ;\r\nV_3 = F_43 ( V_3 , V_1 [ 0 ] ) ;\r\nV_48 ++ ;\r\nV_11 -- ;\r\n}\r\nif ( ( T_6 ) V_48 & 3 && V_11 >= 2 ) {\r\nif ( ! F_36 ( V_48 , ( T_7 * ) V_1 ) )\r\nreturn NULL ;\r\nV_3 = F_43 ( V_3 , V_1 [ 0 ] ) ;\r\nV_3 = F_43 ( V_3 , V_1 [ 1 ] ) ;\r\nV_48 += 2 ;\r\nV_11 -= 2 ;\r\n}\r\nwhile ( V_11 >= 4 ) {\r\nif ( ! F_33 ( V_48 , ( T_6 * ) V_1 ) )\r\nreturn NULL ;\r\nV_3 = F_43 ( V_3 , V_1 [ 0 ] ) ;\r\nV_3 = F_43 ( V_3 , V_1 [ 1 ] ) ;\r\nV_3 = F_43 ( V_3 , V_1 [ 2 ] ) ;\r\nV_3 = F_43 ( V_3 , V_1 [ 3 ] ) ;\r\nV_48 += 4 ;\r\nV_11 -= 4 ;\r\n}\r\nif ( V_11 >= 2 ) {\r\nif ( ! F_36 ( V_48 , ( T_7 * ) V_1 ) )\r\nreturn NULL ;\r\nV_3 = F_43 ( V_3 , V_1 [ 0 ] ) ;\r\nV_3 = F_43 ( V_3 , V_1 [ 1 ] ) ;\r\nV_48 += 2 ;\r\nV_11 -= 2 ;\r\n}\r\nif ( V_11 >= 1 ) {\r\nif ( ! F_38 ( V_48 , V_1 ) )\r\nreturn NULL ;\r\nV_3 = F_43 ( V_3 , V_1 [ 0 ] ) ;\r\n}\r\n* V_3 = 0 ;\r\nreturn V_3 ;\r\n}\r\nstatic char * F_44 ( const char * V_3 , void * V_46 , int V_11 )\r\n{\r\nV_19 * V_48 = V_46 ;\r\nunion {\r\nT_6 V_50 ;\r\nT_7 V_51 ;\r\nV_19 V_52 [ 4 ] ;\r\n} V_1 ;\r\nif ( ( V_53 ) V_48 & 1 && V_11 >= 1 ) {\r\nV_1 . V_52 [ 0 ] = F_1 ( * V_3 ++ ) << 4 ;\r\nV_1 . V_52 [ 0 ] |= F_1 ( * V_3 ++ ) ;\r\nif ( ! F_39 ( V_48 , V_1 . V_52 [ 0 ] ) )\r\nreturn NULL ;\r\nV_48 ++ ;\r\nV_11 -- ;\r\n}\r\nif ( ( V_53 ) V_48 & 3 && V_11 >= 2 ) {\r\nV_1 . V_52 [ 0 ] = F_1 ( * V_3 ++ ) << 4 ;\r\nV_1 . V_52 [ 0 ] |= F_1 ( * V_3 ++ ) ;\r\nV_1 . V_52 [ 1 ] = F_1 ( * V_3 ++ ) << 4 ;\r\nV_1 . V_52 [ 1 ] |= F_1 ( * V_3 ++ ) ;\r\nif ( ! F_37 ( V_48 , V_1 . V_51 ) )\r\nreturn NULL ;\r\nV_48 += 2 ;\r\nV_11 -= 2 ;\r\n}\r\nwhile ( V_11 >= 4 ) {\r\nV_1 . V_52 [ 0 ] = F_1 ( * V_3 ++ ) << 4 ;\r\nV_1 . V_52 [ 0 ] |= F_1 ( * V_3 ++ ) ;\r\nV_1 . V_52 [ 1 ] = F_1 ( * V_3 ++ ) << 4 ;\r\nV_1 . V_52 [ 1 ] |= F_1 ( * V_3 ++ ) ;\r\nV_1 . V_52 [ 2 ] = F_1 ( * V_3 ++ ) << 4 ;\r\nV_1 . V_52 [ 2 ] |= F_1 ( * V_3 ++ ) ;\r\nV_1 . V_52 [ 3 ] = F_1 ( * V_3 ++ ) << 4 ;\r\nV_1 . V_52 [ 3 ] |= F_1 ( * V_3 ++ ) ;\r\nif ( ! F_35 ( V_48 , V_1 . V_50 ) )\r\nreturn NULL ;\r\nV_48 += 4 ;\r\nV_11 -= 4 ;\r\n}\r\nif ( V_11 >= 2 ) {\r\nV_1 . V_52 [ 0 ] = F_1 ( * V_3 ++ ) << 4 ;\r\nV_1 . V_52 [ 0 ] |= F_1 ( * V_3 ++ ) ;\r\nV_1 . V_52 [ 1 ] = F_1 ( * V_3 ++ ) << 4 ;\r\nV_1 . V_52 [ 1 ] |= F_1 ( * V_3 ++ ) ;\r\nif ( ! F_37 ( V_48 , V_1 . V_51 ) )\r\nreturn NULL ;\r\nV_48 += 2 ;\r\nV_11 -= 2 ;\r\n}\r\nif ( V_11 >= 1 ) {\r\nV_1 . V_52 [ 0 ] = F_1 ( * V_3 ++ ) << 4 ;\r\nV_1 . V_52 [ 0 ] |= F_1 ( * V_3 ++ ) ;\r\nif ( ! F_39 ( V_48 , V_1 . V_52 [ 0 ] ) )\r\nreturn NULL ;\r\n}\r\nreturn ( char * ) V_3 ;\r\n}\r\nstatic inline int F_45 ( unsigned long V_38 )\r\n{\r\nconst struct V_54 * V_55 ;\r\nunsigned long V_56 = ( V_38 & V_57 ) >> 12 ;\r\nfor ( V_55 = V_54 ; V_55 -> V_58 ; V_55 ++ )\r\nif ( V_55 -> V_58 & V_38 )\r\nif ( ! V_55 -> V_59 || V_55 -> V_59 == V_56 )\r\nbreak;\r\nreturn V_55 -> V_60 ;\r\n}\r\nstatic int F_46 ( unsigned long type , unsigned long V_36 , unsigned long V_4 )\r\n{\r\nunsigned long V_61 ;\r\nint V_62 , V_7 , V_63 ;\r\nunion {\r\nstruct {\r\nunsigned long V_64 , V_65 ;\r\n};\r\nV_19 V_66 [ 8 ] ;\r\n} V_67 ;\r\nswitch ( type ) {\r\ncase 0 :\r\nif ( V_36 & 3 || V_4 > 7 * 4 )\r\nreturn - V_68 ;\r\nfor ( V_62 = 255 ; V_62 >= 0 ; V_62 -- )\r\nif ( ! V_69 [ V_62 ] . V_36 )\r\nbreak;\r\nif ( V_62 < 0 )\r\nreturn - V_70 ;\r\nfor ( V_7 = 0 ; V_7 < V_4 / 4 ; V_7 ++ )\r\nif ( ! F_33 ( & ( ( T_6 * ) V_36 ) [ V_7 ] ,\r\n& V_69 [ V_62 ] . V_71 [ V_7 ] ) )\r\nreturn - V_72 ;\r\nfor ( V_7 = 0 ; V_7 < V_4 / 4 ; V_7 ++ )\r\nif ( ! F_35 ( & ( ( T_6 * ) V_36 ) [ V_7 ] ,\r\nV_73 )\r\n) {\r\nfor ( V_63 = 0 ; V_63 < V_7 ; V_63 ++ )\r\nF_35 ( & ( ( T_6 * ) V_36 ) [ V_63 ] ,\r\nV_69 [ V_62 ] . V_71 [ V_63 ] ) ;\r\nreturn - V_72 ;\r\n}\r\nV_69 [ V_62 ] . V_36 = V_36 ;\r\nV_69 [ V_62 ] . V_4 = V_4 ;\r\n#if 0\r\ngdbstub_printk("Set BKPT[%02x]: %08lx #%d {%04x, %04x} -> { %04x, %04x }\n",\r\nbkpt,\r\ngdbstub_bkpts[bkpt].addr,\r\ngdbstub_bkpts[bkpt].len,\r\ngdbstub_bkpts[bkpt].originsns[0],\r\ngdbstub_bkpts[bkpt].originsns[1],\r\n((uint32_t *) addr)[0],\r\n((uint32_t *) addr)[1]\r\n);\r\n#endif\r\nreturn 0 ;\r\ncase 1 :\r\nif ( V_36 & 3 || V_4 != 4 )\r\nreturn - V_68 ;\r\nif ( ! ( V_74 -> V_75 & V_76 ) ) {\r\nV_74 -> V_75 |= V_76 ;\r\nV_74 -> V_77 [ 0 ] = V_36 ;\r\nasm volatile("movgs %0,ibar0" : : "r"(addr));\r\nreturn 0 ;\r\n}\r\nif ( ! ( V_74 -> V_75 & V_78 ) ) {\r\nV_74 -> V_75 |= V_78 ;\r\nV_74 -> V_77 [ 1 ] = V_36 ;\r\nasm volatile("movgs %0,ibar1" : : "r"(addr));\r\nreturn 0 ;\r\n}\r\nif ( ! ( V_74 -> V_75 & V_79 ) ) {\r\nV_74 -> V_75 |= V_79 ;\r\nV_74 -> V_77 [ 2 ] = V_36 ;\r\nasm volatile("movgs %0,ibar2" : : "r"(addr));\r\nreturn 0 ;\r\n}\r\nif ( ! ( V_74 -> V_75 & V_80 ) ) {\r\nV_74 -> V_75 |= V_80 ;\r\nV_74 -> V_77 [ 3 ] = V_36 ;\r\nasm volatile("movgs %0,ibar3" : : "r"(addr));\r\nreturn 0 ;\r\n}\r\nreturn - V_70 ;\r\ncase 2 :\r\ncase 3 :\r\ncase 4 :\r\nif ( ( V_36 & ~ 7 ) != ( ( V_36 + V_4 - 1 ) & ~ 7 ) )\r\nreturn - V_68 ;\r\nV_61 = V_36 & 7 ;\r\nmemset ( V_67 . V_66 , 0xff , sizeof( V_67 . V_66 ) ) ;\r\nfor ( V_7 = 0 ; V_7 < V_4 ; V_7 ++ )\r\nV_67 . V_66 [ V_61 + V_7 ] = 0 ;\r\nV_36 &= ~ 7 ;\r\nif ( ! ( V_74 -> V_75 & ( V_81 | V_82 ) ) ) {\r\nV_61 = type == 2 ? V_82 : type == 3 ? V_81 : V_81 | V_82 ;\r\nV_74 -> V_75 |= V_61 ;\r\nV_74 -> V_83 [ 0 ] = V_36 ;\r\nV_74 -> V_67 [ 0 ] [ 0 ] = V_67 . V_64 ;\r\nV_74 -> V_67 [ 0 ] [ 1 ] = V_67 . V_65 ;\r\nV_74 -> V_84 [ 0 ] [ 0 ] = 0 ;\r\nV_74 -> V_84 [ 0 ] [ 1 ] = 0 ;\r\nasm volatile(" movgs %0,dbar0 \n"\r\n" movgs %1,dbmr00 \n"\r\n" movgs %2,dbmr01 \n"\r\n" movgs gr0,dbdr00 \n"\r\n" movgs gr0,dbdr01 \n"\r\n: : "r"(addr), "r"(dbmr.mask0), "r"(dbmr.mask1));\r\nreturn 0 ;\r\n}\r\nif ( ! ( V_74 -> V_75 & ( V_85 | V_86 ) ) ) {\r\nV_61 = type == 2 ? V_86 : type == 3 ? V_85 : V_85 | V_86 ;\r\nV_74 -> V_75 |= V_61 ;\r\nV_74 -> V_83 [ 1 ] = V_36 ;\r\nV_74 -> V_67 [ 1 ] [ 0 ] = V_67 . V_64 ;\r\nV_74 -> V_67 [ 1 ] [ 1 ] = V_67 . V_65 ;\r\nV_74 -> V_84 [ 1 ] [ 0 ] = 0 ;\r\nV_74 -> V_84 [ 1 ] [ 1 ] = 0 ;\r\nasm volatile(" movgs %0,dbar1 \n"\r\n" movgs %1,dbmr10 \n"\r\n" movgs %2,dbmr11 \n"\r\n" movgs gr0,dbdr10 \n"\r\n" movgs gr0,dbdr11 \n"\r\n: : "r"(addr), "r"(dbmr.mask0), "r"(dbmr.mask1));\r\nreturn 0 ;\r\n}\r\nreturn - V_70 ;\r\ndefault:\r\nreturn - V_68 ;\r\n}\r\n}\r\nint F_47 ( unsigned long type , unsigned long V_36 , unsigned long V_4 )\r\n{\r\nunsigned long V_61 ;\r\nint V_62 , V_7 ;\r\nunion {\r\nstruct {\r\nunsigned long V_64 , V_65 ;\r\n};\r\nV_19 V_66 [ 8 ] ;\r\n} V_67 ;\r\nswitch ( type ) {\r\ncase 0 :\r\nfor ( V_62 = 255 ; V_62 >= 0 ; V_62 -- )\r\nif ( V_69 [ V_62 ] . V_36 == V_36 && V_69 [ V_62 ] . V_4 == V_4 )\r\nbreak;\r\nif ( V_62 < 0 )\r\nreturn - V_87 ;\r\nV_69 [ V_62 ] . V_36 = 0 ;\r\nfor ( V_7 = 0 ; V_7 < V_4 / 4 ; V_7 ++ )\r\nif ( ! F_35 ( & ( ( T_6 * ) V_36 ) [ V_7 ] ,\r\nV_69 [ V_62 ] . V_71 [ V_7 ] ) )\r\nreturn - V_72 ;\r\nreturn 0 ;\r\ncase 1 :\r\nif ( V_36 & 3 || V_4 != 4 )\r\nreturn - V_68 ;\r\n#define F_48 ( T_8 ) ({ unsigned long x; asm volatile("movsg ibar"#X",%0" : "=r"(x)); x; })\r\nif ( V_74 -> V_75 & V_76 && F_48 ( 0 ) == V_36 ) {\r\nV_74 -> V_75 &= ~ V_76 ;\r\nV_74 -> V_77 [ 0 ] = 0 ;\r\nasm volatile("movgs gr0,ibar0");\r\nreturn 0 ;\r\n}\r\nif ( V_74 -> V_75 & V_78 && F_48 ( 1 ) == V_36 ) {\r\nV_74 -> V_75 &= ~ V_78 ;\r\nV_74 -> V_77 [ 1 ] = 0 ;\r\nasm volatile("movgs gr0,ibar1");\r\nreturn 0 ;\r\n}\r\nif ( V_74 -> V_75 & V_79 && F_48 ( 2 ) == V_36 ) {\r\nV_74 -> V_75 &= ~ V_79 ;\r\nV_74 -> V_77 [ 2 ] = 0 ;\r\nasm volatile("movgs gr0,ibar2");\r\nreturn 0 ;\r\n}\r\nif ( V_74 -> V_75 & V_80 && F_48 ( 3 ) == V_36 ) {\r\nV_74 -> V_75 &= ~ V_80 ;\r\nV_74 -> V_77 [ 3 ] = 0 ;\r\nasm volatile("movgs gr0,ibar3");\r\nreturn 0 ;\r\n}\r\nreturn - V_68 ;\r\ncase 2 :\r\ncase 3 :\r\ncase 4 :\r\nif ( ( V_36 & ~ 7 ) != ( ( V_36 + V_4 - 1 ) & ~ 7 ) )\r\nreturn - V_68 ;\r\nV_61 = V_36 & 7 ;\r\nmemset ( V_67 . V_66 , 0xff , sizeof( V_67 . V_66 ) ) ;\r\nfor ( V_7 = 0 ; V_7 < V_4 ; V_7 ++ )\r\nV_67 . V_66 [ V_61 + V_7 ] = 0 ;\r\nV_36 &= ~ 7 ;\r\n#define F_49 ( T_8 ) ({ unsigned long x; asm volatile("movsg dbar"#X",%0" : "=r"(x)); x; })\r\n#define F_50 ( T_8 ) ({ unsigned long x; asm volatile("movsg dbmr"#X"0,%0" : "=r"(x)); x; })\r\n#define F_51 ( T_8 ) ({ unsigned long x; asm volatile("movsg dbmr"#X"1,%0" : "=r"(x)); x; })\r\nV_61 = type == 2 ? V_82 : type == 3 ? V_81 : V_81 | V_82 ;\r\nif ( ( V_74 -> V_75 & ( V_81 | V_82 ) ) != V_61 ||\r\nF_49 ( 0 ) != V_36 ||\r\nF_50 ( 0 ) != V_67 . V_64 ||\r\nF_51 ( 0 ) != V_67 . V_65 )\r\ngoto V_88;\r\nV_74 -> V_75 &= ~ ( V_81 | V_82 ) ;\r\nV_74 -> V_83 [ 0 ] = 0 ;\r\nV_74 -> V_67 [ 0 ] [ 0 ] = 0 ;\r\nV_74 -> V_67 [ 0 ] [ 1 ] = 0 ;\r\nV_74 -> V_84 [ 0 ] [ 0 ] = 0 ;\r\nV_74 -> V_84 [ 0 ] [ 1 ] = 0 ;\r\nasm volatile(" movgs gr0,dbar0 \n"\r\n" movgs gr0,dbmr00 \n"\r\n" movgs gr0,dbmr01 \n"\r\n" movgs gr0,dbdr00 \n"\r\n" movgs gr0,dbdr01 \n");\r\nreturn 0 ;\r\nV_88:\r\nV_61 = type == 2 ? V_86 : type == 3 ? V_85 : V_85 | V_86 ;\r\nif ( ( V_74 -> V_75 & ( V_85 | V_86 ) ) != V_61 ||\r\nF_49 ( 1 ) != V_36 ||\r\nF_50 ( 1 ) != V_67 . V_64 ||\r\nF_51 ( 1 ) != V_67 . V_65 )\r\ngoto V_89;\r\nV_74 -> V_75 &= ~ ( V_85 | V_86 ) ;\r\nV_74 -> V_83 [ 1 ] = 0 ;\r\nV_74 -> V_67 [ 1 ] [ 0 ] = 0 ;\r\nV_74 -> V_67 [ 1 ] [ 1 ] = 0 ;\r\nV_74 -> V_84 [ 1 ] [ 0 ] = 0 ;\r\nV_74 -> V_84 [ 1 ] [ 1 ] = 0 ;\r\nasm volatile(" movgs gr0,dbar1 \n"\r\n" movgs gr0,dbmr10 \n"\r\n" movgs gr0,dbmr11 \n"\r\n" movgs gr0,dbdr10 \n"\r\n" movgs gr0,dbdr11 \n");\r\nreturn 0 ;\r\nV_89:\r\nreturn - V_70 ;\r\ndefault:\r\nreturn - V_68 ;\r\n}\r\n}\r\nstatic void F_52 ( void )\r\n{\r\nunsigned long V_36 = V_90 -> V_91 - 4 ;\r\nint V_62 ;\r\nfor ( V_62 = 255 ; V_62 >= 0 ; V_62 -- )\r\nif ( V_69 [ V_62 ] . V_36 == V_36 )\r\nbreak;\r\nif ( V_62 >= 0 )\r\nV_90 -> V_91 = V_36 ;\r\n}\r\nstatic void T_9 F_53 ( void )\r\n{\r\nunsigned long * V_92 ;\r\nint V_7 ;\r\nF_2 ( L_11 ) ;\r\nF_2 ( L_12 ,\r\nV_90 ,\r\nV_90 -> V_93 & V_94 ? L_13 : L_14 ) ;\r\nV_92 = ( unsigned long * ) V_90 ;\r\nfor ( V_7 = 0 ; V_7 < V_95 ; V_7 ++ ) {\r\nF_54 ( L_15 , V_96 [ V_7 + 0 ] , V_92 [ V_7 + 0 ] ) ;\r\nif ( V_7 == V_95 - 1 || V_7 % 5 == 4 )\r\nF_54 ( L_11 ) ;\r\nelse\r\nF_54 ( L_16 ) ;\r\n}\r\nF_2 ( L_17 , V_97 -> V_98 , V_97 -> V_99 ) ;\r\n}\r\nstatic void T_9 F_55 ( void )\r\n{\r\nF_2 ( L_18 , V_100 . V_75 ) ;\r\nF_2 ( L_19 , V_100 . V_38 ) ;\r\nF_2 ( L_20 , F_48 ( 0 ) ) ;\r\nF_2 ( L_21 , F_48 ( 1 ) ) ;\r\nF_2 ( L_22 , F_48 ( 2 ) ) ;\r\nF_2 ( L_23 , F_48 ( 3 ) ) ;\r\nF_2 ( L_24 , F_49 ( 0 ) ) ;\r\nF_2 ( L_25 , F_50 ( 0 ) ) ;\r\nF_2 ( L_26 , F_51 ( 0 ) ) ;\r\nF_2 ( L_27 , F_49 ( 1 ) ) ;\r\nF_2 ( L_28 , F_50 ( 1 ) ) ;\r\nF_2 ( L_29 , F_51 ( 1 ) ) ;\r\nF_2 ( L_11 ) ;\r\n}\r\nvoid F_56 ( void )\r\n{\r\nasm volatile("movsg hsr0,%0" : "=r"(__debug_mmu.regs.hsr0));\r\nasm volatile("movsg pcsr,%0" : "=r"(__debug_mmu.regs.pcsr));\r\nasm volatile("movsg esr0,%0" : "=r"(__debug_mmu.regs.esr0));\r\nasm volatile("movsg ear0,%0" : "=r"(__debug_mmu.regs.ear0));\r\nasm volatile("movsg epcr0,%0" : "=r"(__debug_mmu.regs.epcr0));\r\nV_101 . V_102 [ 0 ] . V_103 = F_57 ( 0 ) ;\r\nV_101 . V_102 [ 0 ] . V_104 = F_58 ( 0 ) ;\r\nV_101 . V_102 [ 1 ] . V_103 = F_57 ( 1 ) ;\r\nV_101 . V_102 [ 1 ] . V_104 = F_58 ( 1 ) ;\r\nV_101 . V_102 [ 2 ] . V_103 = F_57 ( 2 ) ;\r\nV_101 . V_102 [ 2 ] . V_104 = F_58 ( 2 ) ;\r\nV_101 . V_102 [ 3 ] . V_103 = F_57 ( 3 ) ;\r\nV_101 . V_102 [ 3 ] . V_104 = F_58 ( 3 ) ;\r\nV_101 . V_102 [ 4 ] . V_103 = F_57 ( 4 ) ;\r\nV_101 . V_102 [ 4 ] . V_104 = F_58 ( 4 ) ;\r\nV_101 . V_102 [ 5 ] . V_103 = F_57 ( 5 ) ;\r\nV_101 . V_102 [ 5 ] . V_104 = F_58 ( 5 ) ;\r\nV_101 . V_102 [ 6 ] . V_103 = F_57 ( 6 ) ;\r\nV_101 . V_102 [ 6 ] . V_104 = F_58 ( 6 ) ;\r\nV_101 . V_102 [ 7 ] . V_103 = F_57 ( 7 ) ;\r\nV_101 . V_102 [ 7 ] . V_104 = F_58 ( 7 ) ;\r\nV_101 . V_102 [ 8 ] . V_103 = F_57 ( 8 ) ;\r\nV_101 . V_102 [ 8 ] . V_104 = F_58 ( 8 ) ;\r\nV_101 . V_102 [ 9 ] . V_103 = F_57 ( 9 ) ;\r\nV_101 . V_102 [ 9 ] . V_104 = F_58 ( 9 ) ;\r\nV_101 . V_102 [ 10 ] . V_103 = F_57 ( 10 ) ;\r\nV_101 . V_102 [ 10 ] . V_104 = F_58 ( 10 ) ;\r\nV_101 . V_102 [ 11 ] . V_103 = F_57 ( 11 ) ;\r\nV_101 . V_102 [ 11 ] . V_104 = F_58 ( 11 ) ;\r\nV_101 . V_102 [ 12 ] . V_103 = F_57 ( 12 ) ;\r\nV_101 . V_102 [ 12 ] . V_104 = F_58 ( 12 ) ;\r\nV_101 . V_102 [ 13 ] . V_103 = F_57 ( 13 ) ;\r\nV_101 . V_102 [ 13 ] . V_104 = F_58 ( 13 ) ;\r\nV_101 . V_102 [ 14 ] . V_103 = F_57 ( 14 ) ;\r\nV_101 . V_102 [ 14 ] . V_104 = F_58 ( 14 ) ;\r\nV_101 . V_102 [ 15 ] . V_103 = F_57 ( 15 ) ;\r\nV_101 . V_102 [ 15 ] . V_104 = F_58 ( 15 ) ;\r\nV_101 . V_105 [ 0 ] . V_103 = F_18 ( 0 ) ;\r\nV_101 . V_105 [ 0 ] . V_104 = F_24 ( 0 ) ;\r\nV_101 . V_105 [ 1 ] . V_103 = F_18 ( 1 ) ;\r\nV_101 . V_105 [ 1 ] . V_104 = F_24 ( 1 ) ;\r\nV_101 . V_105 [ 2 ] . V_103 = F_18 ( 2 ) ;\r\nV_101 . V_105 [ 2 ] . V_104 = F_24 ( 2 ) ;\r\nV_101 . V_105 [ 3 ] . V_103 = F_18 ( 3 ) ;\r\nV_101 . V_105 [ 3 ] . V_104 = F_24 ( 3 ) ;\r\nV_101 . V_105 [ 4 ] . V_103 = F_18 ( 4 ) ;\r\nV_101 . V_105 [ 4 ] . V_104 = F_24 ( 4 ) ;\r\nV_101 . V_105 [ 5 ] . V_103 = F_18 ( 5 ) ;\r\nV_101 . V_105 [ 5 ] . V_104 = F_24 ( 5 ) ;\r\nV_101 . V_105 [ 6 ] . V_103 = F_18 ( 6 ) ;\r\nV_101 . V_105 [ 6 ] . V_104 = F_24 ( 6 ) ;\r\nV_101 . V_105 [ 7 ] . V_103 = F_18 ( 7 ) ;\r\nV_101 . V_105 [ 7 ] . V_104 = F_24 ( 7 ) ;\r\nV_101 . V_105 [ 8 ] . V_103 = F_18 ( 8 ) ;\r\nV_101 . V_105 [ 8 ] . V_104 = F_24 ( 8 ) ;\r\nV_101 . V_105 [ 9 ] . V_103 = F_18 ( 9 ) ;\r\nV_101 . V_105 [ 9 ] . V_104 = F_24 ( 9 ) ;\r\nV_101 . V_105 [ 10 ] . V_103 = F_18 ( 10 ) ;\r\nV_101 . V_105 [ 10 ] . V_104 = F_24 ( 10 ) ;\r\nV_101 . V_105 [ 11 ] . V_103 = F_18 ( 11 ) ;\r\nV_101 . V_105 [ 11 ] . V_104 = F_24 ( 11 ) ;\r\nV_101 . V_105 [ 12 ] . V_103 = F_18 ( 12 ) ;\r\nV_101 . V_105 [ 12 ] . V_104 = F_24 ( 12 ) ;\r\nV_101 . V_105 [ 13 ] . V_103 = F_18 ( 13 ) ;\r\nV_101 . V_105 [ 13 ] . V_104 = F_24 ( 13 ) ;\r\nV_101 . V_105 [ 14 ] . V_103 = F_18 ( 14 ) ;\r\nV_101 . V_105 [ 14 ] . V_104 = F_24 ( 14 ) ;\r\nV_101 . V_105 [ 15 ] . V_103 = F_18 ( 15 ) ;\r\nV_101 . V_105 [ 15 ] . V_104 = F_24 ( 15 ) ;\r\n#ifdef F_16\r\ndo {\r\nstruct V_106 * V_42 ;\r\nint V_7 ;\r\nasm volatile("movsg tplr,%0" : "=r"(__debug_mmu.regs.tplr));\r\nasm volatile("movsg tppr,%0" : "=r"(__debug_mmu.regs.tppr));\r\nasm volatile("movsg tpxr,%0" : "=r"(__debug_mmu.regs.tpxr));\r\nasm volatile("movsg cxnr,%0" : "=r"(__debug_mmu.regs.cxnr));\r\nV_42 = V_101 . V_107 ;\r\nasm volatile("movgs %0,tpxr" :: "r"(0 << TPXR_WAY_SHIFT));\r\nfor ( V_7 = 0 ; V_7 < 64 ; V_7 ++ ) {\r\nasm volatile("tlbpr %0,gr0,#1,#0" :: "r"(loop << PAGE_SHIFT));\r\nasm volatile("movsg tplr,%0" : "=r"(p->L));\r\nasm volatile("movsg tppr,%0" : "=r"(p->P));\r\nV_42 ++ ;\r\n}\r\nasm volatile("movgs %0,tpxr" :: "r"(1 << TPXR_WAY_SHIFT));\r\nfor ( V_7 = 0 ; V_7 < 64 ; V_7 ++ ) {\r\nasm volatile("tlbpr %0,gr0,#1,#0" :: "r"(loop << PAGE_SHIFT));\r\nasm volatile("movsg tplr,%0" : "=r"(p->L));\r\nasm volatile("movsg tppr,%0" : "=r"(p->P));\r\nV_42 ++ ;\r\n}\r\nasm volatile("movgs %0,tplr" :: "r"(__debug_mmu.regs.tplr));\r\nasm volatile("movgs %0,tppr" :: "r"(__debug_mmu.regs.tppr));\r\nasm volatile("movgs %0,tpxr" :: "r"(__debug_mmu.regs.tpxr));\r\n} while( 0 );\r\n#endif\r\n}\r\nstatic void F_59 ( void )\r\n{\r\nif ( strcmp ( V_108 , L_30 ) == 0 ) {\r\nsprintf ( V_109 , L_31 ) ;\r\nreturn;\r\n}\r\nif ( strcmp ( V_108 , L_32 ) == 0 ) {\r\nsprintf ( V_109 , L_33 ) ;\r\nreturn;\r\n}\r\nif ( strcmp ( V_108 , L_34 ) == 0 ) {\r\nsprintf ( V_109 , L_35 ) ;\r\nreturn;\r\n}\r\nif ( strcmp ( V_108 , L_36 ) == 0 ) {\r\nsprintf ( V_109 , L_37 ) ;\r\nreturn;\r\n}\r\nif ( strcmp ( V_108 , L_38 ) == 0 ) {\r\nsprintf ( V_109 , L_39 ,\r\nsizeof( V_108 ) ) ;\r\nreturn;\r\n}\r\nF_4 ( V_109 , L_40 ) ;\r\n}\r\nvoid F_60 ( int V_110 )\r\n{\r\nunsigned long V_36 , V_111 , V_7 , V_83 , V_112 , V_113 , V_114 ;\r\nT_6 V_115 ;\r\nchar * V_17 ;\r\nint V_116 = 0 ;\r\nF_61 ( 0x5000 ) ;\r\nif ( V_110 < 0 ) {\r\n#ifndef F_62\r\nreturn;\r\n#else\r\nV_110 = V_117 ;\r\n#endif\r\n}\r\nF_63 ( & V_118 -> V_119 ) ;\r\n#if 0\r\ngdbstub_printk("--> gdbstub() %08x %p %08x %08x\n",\r\n__debug_frame->pc,\r\n__debug_frame,\r\n__debug_regs->brr,\r\n__debug_regs->bpsr);\r\n#endif\r\nF_61 ( 0x5001 ) ;\r\nV_112 = ( unsigned long ) V_120 ;\r\nV_113 = ( unsigned long ) V_121 ;\r\nV_114 = V_90 -> V_91 & ~ 15 ;\r\nif ( V_114 == V_112 + V_122 ||\r\nV_114 == V_113 + V_122\r\n) {\r\nasm volatile("movsg pcsr,%0" : "=r"(__debug_frame->pc));\r\nV_90 -> V_93 |= V_123 ;\r\nV_90 -> V_93 &= ~ V_94 ;\r\nif ( V_90 -> V_93 & V_124 )\r\nV_90 -> V_93 |= V_94 ;\r\nV_100 . V_38 = ( V_90 -> V_56 & V_125 ) << 12 ;\r\nV_100 . V_38 |= V_126 ;\r\nV_110 = V_117 ;\r\n}\r\nif ( V_114 == V_112 + V_127 ||\r\nV_114 == V_113 + V_127\r\n) {\r\nasm volatile("movgs %0,timerd" :: "r"(10000000));\r\nasm volatile("movsg pcsr,%0" : "=r"(__debug_frame->pc));\r\nV_90 -> V_93 |= V_123 ;\r\nV_90 -> V_93 &= ~ V_94 ;\r\nif ( V_90 -> V_93 & V_124 )\r\nV_90 -> V_93 |= V_94 ;\r\nV_100 . V_38 = ( V_90 -> V_56 & V_125 ) << 12 ;\r\nV_100 . V_38 |= V_126 ;\r\nV_110 = V_128 ;\r\n}\r\nF_61 ( 0x5002 ) ;\r\nif ( V_100 . V_38 & V_129 )\r\nF_52 () ;\r\nF_61 ( 0x5003 ) ;\r\nif ( V_90 -> V_91 == ( unsigned long ) V_130 + 4 ) {\r\nF_40 ( (struct V_40 * ) V_90 -> V_131 ,\r\n( const char * ) V_90 -> V_132 ,\r\n( unsigned ) V_90 -> V_133 ) ;\r\ngoto V_134;\r\n}\r\nif ( V_16 ) {\r\nV_110 = V_117 ;\r\ngoto V_135;\r\n}\r\nif ( ! V_110 )\r\nV_110 = F_45 ( V_100 . V_38 ) ;\r\nF_61 ( 0x5004 ) ;\r\nif ( V_110 != V_117 && V_110 != V_136 && V_110 != V_137 ) {\r\nstatic const char V_138 [] = L_41 ;\r\nstatic const char V_139 [] = L_42 ;\r\nunsigned long V_38 = V_100 . V_38 ;\r\nchar V_140 ;\r\nV_17 = V_109 ;\r\n* V_17 ++ = 'O' ;\r\nV_17 = F_41 ( V_138 , V_17 , sizeof( V_138 ) - 1 , 0 ) ;\r\nV_140 = F_11 ( V_38 >> 24 ) ;\r\nV_17 = F_43 ( V_17 , V_140 ) ;\r\nV_140 = F_12 ( V_38 >> 24 ) ;\r\nV_17 = F_43 ( V_17 , V_140 ) ;\r\nV_140 = F_11 ( V_38 >> 16 ) ;\r\nV_17 = F_43 ( V_17 , V_140 ) ;\r\nV_140 = F_12 ( V_38 >> 16 ) ;\r\nV_17 = F_43 ( V_17 , V_140 ) ;\r\nV_140 = F_11 ( V_38 >> 8 ) ;\r\nV_17 = F_43 ( V_17 , V_140 ) ;\r\nV_140 = F_12 ( V_38 >> 8 ) ;\r\nV_17 = F_43 ( V_17 , V_140 ) ;\r\nV_140 = F_11 ( V_38 ) ;\r\nV_17 = F_43 ( V_17 , V_140 ) ;\r\nV_140 = F_12 ( V_38 ) ;\r\nV_17 = F_43 ( V_17 , V_140 ) ;\r\nV_17 = F_41 ( V_139 , V_17 , sizeof( V_139 ) - 1 , 0 ) ;\r\n* V_17 = 0 ;\r\nF_10 ( V_109 ) ;\r\n}\r\nF_61 ( 0x5005 ) ;\r\nV_17 = V_109 ;\r\n* V_17 ++ = 'T' ;\r\nV_17 = F_43 ( V_17 , V_110 ) ;\r\nV_17 = F_43 ( V_17 , V_141 ) ;\r\n* V_17 ++ = ':' ;\r\nV_17 = F_41 ( & V_90 -> V_91 , V_17 , 4 , 0 ) ;\r\n* V_17 ++ = ';' ;\r\nV_17 = F_43 ( V_17 , V_142 ) ;\r\n* V_17 ++ = ':' ;\r\nV_17 = F_41 ( & V_90 -> V_143 , V_17 , 4 , 0 ) ;\r\n* V_17 ++ = ';' ;\r\nV_17 = F_43 ( V_17 , V_144 ) ;\r\n* V_17 ++ = ':' ;\r\nV_17 = F_41 ( & V_90 -> V_145 , V_17 , 4 , 0 ) ;\r\n* V_17 ++ = ';' ;\r\n* V_17 ++ = 0 ;\r\nF_10 ( V_109 ) ;\r\nF_61 ( 0x5006 ) ;\r\nV_135:\r\nF_56 () ;\r\nwhile ( 1 ) {\r\nV_109 [ 0 ] = 0 ;\r\nF_61 ( 0x5007 ) ;\r\nF_6 ( V_108 ) ;\r\nF_61 ( 0x5600 | V_108 [ 0 ] ) ;\r\nswitch ( V_108 [ 0 ] ) {\r\ncase '?' :\r\nV_109 [ 0 ] = 'S' ;\r\nV_109 [ 1 ] = F_11 ( V_110 ) ;\r\nV_109 [ 2 ] = F_12 ( V_110 ) ;\r\nV_109 [ 3 ] = 0 ;\r\nbreak;\r\ncase 'd' :\r\nbreak;\r\ncase 'g' :\r\nV_115 = 0 ;\r\nV_17 = V_109 ;\r\nV_17 = F_41 ( & V_115 , V_17 , 4 , 0 ) ;\r\nfor ( V_7 = 1 ; V_7 <= 27 ; V_7 ++ )\r\nV_17 = F_41 ( & V_146 -> V_12 . V_147 [ V_7 ] , V_17 , 4 , 0 ) ;\r\nV_112 = ( unsigned long ) V_148 ;\r\nV_17 = F_41 ( & V_112 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_146 -> V_12 . V_147 [ 29 ] , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_146 -> V_12 . V_147 [ 30 ] , V_17 , 4 , 0 ) ;\r\n#ifdef F_16\r\nV_17 = F_41 ( & V_146 -> V_12 . V_147 [ 31 ] , V_17 , 4 , 0 ) ;\r\n#else\r\nV_112 = ( unsigned long ) V_90 ;\r\nV_17 = F_41 ( & V_112 , V_17 , 4 , 0 ) ;\r\n#endif\r\nfor ( V_7 = 32 ; V_7 <= 63 ; V_7 ++ )\r\nV_17 = F_41 ( & V_146 -> V_12 . V_147 [ V_7 ] , V_17 , 4 , 0 ) ;\r\nfor ( V_7 = 0 ; V_7 <= 63 ; V_7 ++ )\r\nV_17 = F_41 ( & V_146 -> V_149 . V_150 [ V_7 ] , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_90 -> V_91 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_90 -> V_93 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_90 -> V_151 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_90 -> V_152 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_115 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_115 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_115 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_90 -> V_56 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_100 . V_38 , V_17 , 4 , 0 ) ;\r\nasm volatile("movsg dbar0,%0" : "=r"(dbar));\r\nV_17 = F_41 ( & V_83 , V_17 , 4 , 0 ) ;\r\nasm volatile("movsg dbar1,%0" : "=r"(dbar));\r\nV_17 = F_41 ( & V_83 , V_17 , 4 , 0 ) ;\r\nasm volatile("movsg dbar2,%0" : "=r"(dbar));\r\nV_17 = F_41 ( & V_83 , V_17 , 4 , 0 ) ;\r\nasm volatile("movsg dbar3,%0" : "=r"(dbar));\r\nV_17 = F_41 ( & V_83 , V_17 , 4 , 0 ) ;\r\nasm volatile("movsg scr0,%0" : "=r"(dbar));\r\nV_17 = F_41 ( & V_83 , V_17 , 4 , 0 ) ;\r\nasm volatile("movsg scr1,%0" : "=r"(dbar));\r\nV_17 = F_41 ( & V_83 , V_17 , 4 , 0 ) ;\r\nasm volatile("movsg scr2,%0" : "=r"(dbar));\r\nV_17 = F_41 ( & V_83 , V_17 , 4 , 0 ) ;\r\nasm volatile("movsg scr3,%0" : "=r"(dbar));\r\nV_17 = F_41 ( & V_83 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_90 -> V_153 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_90 -> V_154 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_90 -> V_155 , V_17 , 8 , 0 ) ;\r\nV_17 = F_41 ( & V_146 -> V_149 . V_156 [ 0 ] , V_17 , 4 , 0 ) ;\r\nfor ( V_7 = 0 ; V_7 <= 7 ; V_7 ++ )\r\nV_17 = F_41 ( & V_146 -> V_149 . V_157 [ V_7 ] , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_146 -> V_149 . V_158 , V_17 , 8 , 0 ) ;\r\nfor ( V_7 = 0 ; V_7 <= 1 ; V_7 ++ )\r\nV_17 = F_41 ( & V_146 -> V_149 . V_159 [ V_7 ] , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_90 -> V_160 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_90 -> V_161 , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_146 -> V_149 . V_162 [ 0 ] , V_17 , 4 , 0 ) ;\r\nV_17 = F_41 ( & V_146 -> V_149 . V_162 [ 1 ] , V_17 , 4 , 0 ) ;\r\nbreak;\r\ncase 'G' :\r\nV_17 = & V_108 [ 1 ] ;\r\nV_17 = F_44 ( V_17 , & V_112 , 4 ) ;\r\nfor ( V_7 = 1 ; V_7 <= 27 ; V_7 ++ )\r\nV_17 = F_44 ( V_17 , & V_146 -> V_12 . V_147 [ V_7 ] , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_112 , 4 ) ;\r\nV_148 = (struct V_163 * ) V_112 ;\r\nV_17 = F_44 ( V_17 , & V_90 -> V_164 , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_90 -> V_165 , 4 ) ;\r\n#ifdef F_16\r\nV_17 = F_44 ( V_17 , & V_90 -> V_166 , 4 ) ;\r\n#else\r\nV_17 = F_44 ( V_17 , & V_112 , 4 ) ;\r\n#endif\r\nfor ( V_7 = 32 ; V_7 <= 63 ; V_7 ++ )\r\nV_17 = F_44 ( V_17 , & V_146 -> V_12 . V_147 [ V_7 ] , 4 ) ;\r\nfor ( V_7 = 0 ; V_7 <= 63 ; V_7 ++ )\r\nV_17 = F_41 ( & V_146 -> V_149 . V_150 [ V_7 ] , V_17 , 4 , 0 ) ;\r\nV_17 = F_44 ( V_17 , & V_90 -> V_91 , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_90 -> V_93 , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_90 -> V_151 , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_90 -> V_152 , 4 ) ;\r\nfor ( V_7 = 132 ; V_7 <= 140 ; V_7 ++ )\r\nV_17 = F_44 ( V_17 , & V_112 , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_112 , 4 ) ;\r\nasm volatile("movgs %0,scr0" :: "r"(temp));\r\nV_17 = F_44 ( V_17 , & V_112 , 4 ) ;\r\nasm volatile("movgs %0,scr1" :: "r"(temp));\r\nV_17 = F_44 ( V_17 , & V_112 , 4 ) ;\r\nasm volatile("movgs %0,scr2" :: "r"(temp));\r\nV_17 = F_44 ( V_17 , & V_112 , 4 ) ;\r\nasm volatile("movgs %0,scr3" :: "r"(temp));\r\nV_17 = F_44 ( V_17 , & V_90 -> V_153 , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_90 -> V_154 , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_90 -> V_155 , 8 ) ;\r\nV_17 = F_44 ( V_17 , & V_146 -> V_149 . V_156 [ 0 ] , 4 ) ;\r\nfor ( V_7 = 0 ; V_7 <= 7 ; V_7 ++ )\r\nV_17 = F_44 ( V_17 , & V_146 -> V_149 . V_157 [ V_7 ] , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_146 -> V_149 . V_158 , 8 ) ;\r\nfor ( V_7 = 0 ; V_7 <= 1 ; V_7 ++ )\r\nV_17 = F_44 ( V_17 , & V_146 -> V_149 . V_159 [ V_7 ] , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_90 -> V_160 , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_90 -> V_161 , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_146 -> V_149 . V_162 [ 0 ] , 4 ) ;\r\nV_17 = F_44 ( V_17 , & V_146 -> V_149 . V_162 [ 1 ] , 4 ) ;\r\nF_4 ( V_109 , L_37 ) ;\r\nbreak;\r\ncase 'm' :\r\nV_17 = & V_108 [ 1 ] ;\r\nif ( F_14 ( & V_17 , & V_36 ) &&\r\n* V_17 ++ == ',' &&\r\nF_14 ( & V_17 , & V_111 )\r\n) {\r\nif ( F_41 ( ( char * ) V_36 , V_109 , V_111 , 1 ) )\r\nbreak;\r\nF_4 ( V_109 , L_43 ) ;\r\n}\r\nelse {\r\nF_4 ( V_109 , L_40 ) ;\r\n}\r\nbreak;\r\ncase 'M' :\r\nV_17 = & V_108 [ 1 ] ;\r\nif ( F_14 ( & V_17 , & V_36 ) &&\r\n* V_17 ++ == ',' &&\r\nF_14 ( & V_17 , & V_111 ) &&\r\n* V_17 ++ == ':'\r\n) {\r\nif ( F_44 ( V_17 , ( char * ) V_36 , V_111 ) ) {\r\nF_4 ( V_109 , L_37 ) ;\r\n}\r\nelse {\r\nF_4 ( V_109 , L_43 ) ;\r\n}\r\n}\r\nelse\r\nF_4 ( V_109 , L_44 ) ;\r\nV_116 = 1 ;\r\nbreak;\r\ncase 'p' :\r\nbreak;\r\ncase 'P' :\r\nV_17 = & V_108 [ 1 ] ;\r\nif ( ! F_14 ( & V_17 , & V_36 ) ||\r\n* V_17 ++ != '=' ||\r\n! F_14 ( & V_17 , & V_112 )\r\n) {\r\nF_4 ( V_109 , L_40 ) ;\r\nbreak;\r\n}\r\nV_113 = 1 ;\r\nswitch ( V_36 ) {\r\ncase F_64 ( 0 ) :\r\nbreak;\r\ncase F_64 ( 1 ) ... F_64 ( 63 ) :\r\nV_146 -> V_12 . V_147 [ V_36 - F_64 ( 0 ) ] = V_112 ;\r\nbreak;\r\ncase F_65 ( 0 ) ... F_65 ( 63 ) :\r\nV_146 -> V_149 . V_150 [ V_36 - F_65 ( 0 ) ] = V_112 ;\r\nbreak;\r\ncase V_141 :\r\nV_146 -> V_12 . V_91 = V_112 ;\r\nbreak;\r\ncase V_167 :\r\nV_146 -> V_12 . V_93 = V_112 ;\r\nbreak;\r\ncase V_168 :\r\nV_146 -> V_12 . V_151 = V_112 ;\r\nbreak;\r\ncase V_169 :\r\nV_146 -> V_12 . V_152 = V_112 ;\r\nbreak;\r\ncase V_170 :\r\nV_100 . V_38 = V_112 ;\r\nbreak;\r\ncase V_171 :\r\nV_146 -> V_12 . V_153 = V_112 ;\r\nbreak;\r\ncase V_172 :\r\nV_146 -> V_12 . V_154 = V_112 ;\r\nbreak;\r\ncase V_173 :\r\nV_146 -> V_149 . V_156 [ 0 ] = V_112 ;\r\nbreak;\r\ncase F_66 ( 0 ) ... F_66 ( 7 ) :\r\nV_146 -> V_149 . V_157 [ V_36 - F_66 ( 0 ) ] = V_112 ;\r\nbreak;\r\ncase F_67 ( 0 ) :\r\n* ( T_6 * ) & V_146 -> V_149 . V_158 [ 0 ] = V_112 ;\r\nbreak;\r\ncase F_67 ( 4 ) :\r\n* ( T_6 * ) & V_146 -> V_149 . V_158 [ 4 ] = V_112 ;\r\nbreak;\r\ncase F_68 ( 0 ) ... F_68 ( 1 ) :\r\nV_146 -> V_149 . V_159 [ V_36 - F_68 ( 0 ) ] = V_112 ;\r\nbreak;\r\ncase F_69 ( 0 ) ... F_69 ( 1 ) :\r\nV_146 -> V_12 . V_174 [ V_36 - F_69 ( 0 ) ] = V_112 ;\r\nbreak;\r\ncase F_70 ( 0 ) ... F_70 ( 1 ) :\r\nV_146 -> V_149 . V_162 [ V_36 - F_70 ( 0 ) ] = V_112 ;\r\nbreak;\r\ndefault:\r\nV_113 = 0 ;\r\nbreak;\r\n}\r\nif ( V_113 ) {\r\nF_4 ( V_109 , L_37 ) ;\r\n}\r\nelse {\r\nF_4 ( V_109 , L_44 ) ;\r\n}\r\nbreak;\r\ncase 'c' :\r\nV_17 = & V_108 [ 1 ] ;\r\nif ( F_14 ( & V_17 , & V_36 ) )\r\nV_90 -> V_91 = V_36 ;\r\ngoto V_134;\r\ncase 'k' :\r\ngoto V_134;\r\ncase 'D' :\r\nF_4 ( V_109 , L_37 ) ;\r\nbreak;\r\ncase 'r' :\r\nbreak;\r\ncase 's' :\r\nV_74 -> V_75 |= V_175 ;\r\nV_100 . V_75 |= V_175 ;\r\ngoto V_134;\r\ncase 'v' :\r\nif ( strcmp ( V_108 , L_45 ) == 0 ) {\r\nV_109 [ 0 ] = 0 ;\r\nbreak;\r\n}\r\ngoto V_176;\r\ncase 'b' :\r\nV_17 = & V_108 [ 1 ] ;\r\nif ( ! F_14 ( & V_17 , & V_112 ) ) {\r\nF_4 ( V_109 , L_46 ) ;\r\nbreak;\r\n}\r\nif ( V_112 ) {\r\nF_10 ( L_37 ) ;\r\nF_71 ( V_112 ) ;\r\n}\r\nbreak;\r\ncase 'Z' :\r\nV_17 = & V_108 [ 1 ] ;\r\nif ( ! F_14 ( & V_17 , & V_112 ) || * V_17 ++ != ',' ||\r\n! F_14 ( & V_17 , & V_36 ) || * V_17 ++ != ',' ||\r\n! F_14 ( & V_17 , & V_111 )\r\n) {\r\nF_4 ( V_109 , L_40 ) ;\r\nbreak;\r\n}\r\nif ( V_112 >= 5 ) {\r\nF_4 ( V_109 , L_43 ) ;\r\nbreak;\r\n}\r\nif ( F_46 ( V_112 , V_36 , V_111 ) < 0 ) {\r\nF_4 ( V_109 , L_43 ) ;\r\nbreak;\r\n}\r\nif ( V_112 == 0 )\r\nV_116 = 1 ;\r\nF_4 ( V_109 , L_37 ) ;\r\nbreak;\r\ncase 'z' :\r\nV_17 = & V_108 [ 1 ] ;\r\nif ( ! F_14 ( & V_17 , & V_112 ) || * V_17 ++ != ',' ||\r\n! F_14 ( & V_17 , & V_36 ) || * V_17 ++ != ',' ||\r\n! F_14 ( & V_17 , & V_111 )\r\n) {\r\nF_4 ( V_109 , L_40 ) ;\r\nbreak;\r\n}\r\nif ( V_112 >= 5 ) {\r\nF_4 ( V_109 , L_43 ) ;\r\nbreak;\r\n}\r\nif ( F_47 ( V_112 , V_36 , V_111 ) < 0 ) {\r\nF_4 ( V_109 , L_43 ) ;\r\nbreak;\r\n}\r\nif ( V_112 == 0 )\r\nV_116 = 1 ;\r\nF_4 ( V_109 , L_37 ) ;\r\nbreak;\r\ncase 'H' :\r\nF_4 ( V_109 , L_37 ) ;\r\nbreak;\r\ncase 'q' :\r\nF_59 () ;\r\nbreak;\r\ndefault:\r\nV_176:\r\nF_8 ( L_47 , V_108 ) ;\r\nF_4 ( V_109 , L_40 ) ;\r\nbreak;\r\n}\r\nF_61 ( 0x5009 ) ;\r\nF_10 ( V_109 ) ;\r\n}\r\nV_134:\r\nF_72 ( & V_118 -> V_119 ) ;\r\nif ( V_116 )\r\nF_5 () ;\r\nF_61 ( 0x5666 ) ;\r\n}\r\nvoid T_10 F_73 ( void )\r\n{\r\n#ifdef F_62\r\nunsigned char V_1 ;\r\nint V_13 ;\r\n#endif\r\nF_2 ( L_48 , V_177 ) ;\r\nF_74 () ;\r\nF_8 ( L_5 ) ;\r\nF_9 ( '+' ) ;\r\n#ifdef F_62\r\nF_2 ( L_49 ) ;\r\ndo { F_7 ( & V_1 , 0 ) ; } while ( V_1 != '$' );\r\ndo { F_7 ( & V_1 , 0 ) ; } while ( V_1 != '#' );\r\ndo { V_13 = F_7 ( & V_1 , 0 ) ; } while ( V_13 != 0 );\r\ndo { V_13 = F_7 ( & V_1 , 0 ) ; } while ( V_13 != 0 );\r\nF_8 ( L_2 ) ;\r\nF_9 ( '-' ) ;\r\n#else\r\nF_2 ( L_50 ) ;\r\n#endif\r\n#if 0\r\nptr = output_buffer;\r\n*ptr++ = 'O';\r\nptr = mem2hex(gdbstub_banner, ptr, sizeof(gdbstub_banner) - 1, 0);\r\ngdbstub_send_packet(output_buffer);\r\n#endif\r\n#if F_75 ( V_178 ) && F_75 ( F_62 )\r\nF_76 ( & V_179 ) ;\r\n#endif\r\n}\r\nstatic int T_10 F_77 ( void )\r\n{\r\nF_54 ( L_51 ) ;\r\nF_76 ( & V_179 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_78 ( int V_180 )\r\n{\r\nunsigned char V_9 ;\r\nint V_11 ;\r\nunsigned char V_1 ;\r\nsprintf ( V_109 , L_52 , V_180 & 0xff ) ;\r\nF_9 ( '$' ) ;\r\nV_9 = 0 ;\r\nV_11 = 0 ;\r\nwhile ( ( V_1 = V_109 [ V_11 ] ) != 0 ) {\r\nF_9 ( V_1 ) ;\r\nV_9 += V_1 ;\r\nV_11 += 1 ;\r\n}\r\nF_9 ( '#' ) ;\r\nF_9 ( F_11 ( V_9 ) ) ;\r\nF_9 ( F_12 ( V_9 ) ) ;\r\nF_9 ( '-' ) ;\r\nF_79 () ;\r\n}\r\nstatic void * malloc ( T_11 V_181 )\r\n{\r\nreturn F_80 ( V_181 , V_182 ) ;\r\n}\r\nstatic void free ( void * V_42 )\r\n{\r\nF_81 ( V_42 ) ;\r\n}\r\nstatic T_6 F_82 ( void )\r\n{\r\nreturn F_83 ( 0 ) ;\r\n}\r\nstatic T_6 F_84 ( T_6 V_183 )\r\n{\r\nF_85 ( 0 , V_183 ) ;\r\nreturn F_83 ( 0 ) ;\r\n}
