
christmas-2023_SD_DAC-test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072d8  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  080074bc  080074bc  000174bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075e0  080075e0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080075e0  080075e0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080075e0  080075e0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075e0  080075e0  000175e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075e4  080075e4  000175e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080075e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000780  2000000c  080075f4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000078c  080075f4  0002078c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000120de  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d56  00000000  00000000  00032113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e8  00000000  00000000  00034e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001080  00000000  00000000  00036058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bad4  00000000  00000000  000370d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015487  00000000  00000000  00052bac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e02a  00000000  00000000  00068033  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010605d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ad4  00000000  00000000  001060b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	080074a4 	.word	0x080074a4

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	080074a4 	.word	0x080074a4

08000224 <setSampleRate>:
static uint8_t dmaBuffer[2][BUFSIZE];
static uint8_t dmaBank = 0;

static void
setSampleRate(uint16_t freq)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b084      	sub	sp, #16
 8000228:	af00      	add	r7, sp, #0
 800022a:	4603      	mov	r3, r0
 800022c:	80fb      	strh	r3, [r7, #6]
  uint16_t period = (72000000 / freq) - 1;
 800022e:	88fb      	ldrh	r3, [r7, #6]
 8000230:	4a0f      	ldr	r2, [pc, #60]	; (8000270 <setSampleRate+0x4c>)
 8000232:	fb92 f3f3 	sdiv	r3, r2, r3
 8000236:	b29b      	uxth	r3, r3
 8000238:	3b01      	subs	r3, #1
 800023a:	81fb      	strh	r3, [r7, #14]

  htim4.Instance = TIM4;
 800023c:	4b0d      	ldr	r3, [pc, #52]	; (8000274 <setSampleRate+0x50>)
 800023e:	4a0e      	ldr	r2, [pc, #56]	; (8000278 <setSampleRate+0x54>)
 8000240:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000242:	4b0c      	ldr	r3, [pc, #48]	; (8000274 <setSampleRate+0x50>)
 8000244:	2200      	movs	r2, #0
 8000246:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000248:	4b0a      	ldr	r3, [pc, #40]	; (8000274 <setSampleRate+0x50>)
 800024a:	2200      	movs	r2, #0
 800024c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = period;
 800024e:	89fb      	ldrh	r3, [r7, #14]
 8000250:	4a08      	ldr	r2, [pc, #32]	; (8000274 <setSampleRate+0x50>)
 8000252:	60d3      	str	r3, [r2, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000254:	4b07      	ldr	r3, [pc, #28]	; (8000274 <setSampleRate+0x50>)
 8000256:	2200      	movs	r2, #0
 8000258:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800025a:	4b06      	ldr	r3, [pc, #24]	; (8000274 <setSampleRate+0x50>)
 800025c:	2200      	movs	r2, #0
 800025e:	619a      	str	r2, [r3, #24]
  HAL_TIM_Base_Init(&htim4);
 8000260:	4804      	ldr	r0, [pc, #16]	; (8000274 <setSampleRate+0x50>)
 8000262:	f003 f967 	bl	8003534 <HAL_TIM_Base_Init>
}
 8000266:	bf00      	nop
 8000268:	3710      	adds	r7, #16
 800026a:	46bd      	mov	sp, r7
 800026c:	bd80      	pop	{r7, pc}
 800026e:	bf00      	nop
 8000270:	044aa200 	.word	0x044aa200
 8000274:	20000104 	.word	0x20000104
 8000278:	40000800 	.word	0x40000800

0800027c <val2Dac8>:

static inline uint16_t
val2Dac8(int32_t v)
{
 800027c:	b480      	push	{r7}
 800027e:	b085      	sub	sp, #20
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
  uint16_t out = v << 3;
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	b29b      	uxth	r3, r3
 8000288:	00db      	lsls	r3, r3, #3
 800028a:	81fb      	strh	r3, [r7, #14]
  return out;
 800028c:	89fb      	ldrh	r3, [r7, #14]
}
 800028e:	4618      	mov	r0, r3
 8000290:	3714      	adds	r7, #20
 8000292:	46bd      	mov	sp, r7
 8000294:	bc80      	pop	{r7}
 8000296:	4770      	bx	lr

08000298 <val2Dac16>:

static inline uint16_t
val2Dac16(int32_t v)
{
 8000298:	b480      	push	{r7}
 800029a:	b083      	sub	sp, #12
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
  v >>= 4;
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	111b      	asrs	r3, r3, #4
 80002a4:	607b      	str	r3, [r7, #4]
  v += 2047;
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 80002ac:	607b      	str	r3, [r7, #4]
  return v & 0xfff;
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	b29b      	uxth	r3, r3
 80002b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80002b6:	b29b      	uxth	r3, r3
}
 80002b8:	4618      	mov	r0, r3
 80002ba:	370c      	adds	r7, #12
 80002bc:	46bd      	mov	sp, r7
 80002be:	bc80      	pop	{r7}
 80002c0:	4770      	bx	lr

080002c2 <prepareDACBuffer_8Bit>:

static void
prepareDACBuffer_8Bit(uint8_t channels, uint16_t numSamples, void *pIn, uint16_t *pOutput)
{
 80002c2:	b590      	push	{r4, r7, lr}
 80002c4:	b089      	sub	sp, #36	; 0x24
 80002c6:	af00      	add	r7, sp, #0
 80002c8:	60ba      	str	r2, [r7, #8]
 80002ca:	607b      	str	r3, [r7, #4]
 80002cc:	4603      	mov	r3, r0
 80002ce:	73fb      	strb	r3, [r7, #15]
 80002d0:	460b      	mov	r3, r1
 80002d2:	81bb      	strh	r3, [r7, #12]
  uint8_t *pInput = (uint8_t *)pIn;
 80002d4:	68bb      	ldr	r3, [r7, #8]
 80002d6:	61fb      	str	r3, [r7, #28]

  for (int i=0; i<numSamples; i++) {
 80002d8:	2300      	movs	r3, #0
 80002da:	61bb      	str	r3, [r7, #24]
 80002dc:	e023      	b.n	8000326 <prepareDACBuffer_8Bit+0x64>
    int32_t val = 0;
 80002de:	2300      	movs	r3, #0
 80002e0:	617b      	str	r3, [r7, #20]

    for(int j=0; j<channels; j++) {
 80002e2:	2300      	movs	r3, #0
 80002e4:	613b      	str	r3, [r7, #16]
 80002e6:	e00a      	b.n	80002fe <prepareDACBuffer_8Bit+0x3c>
      val += *pInput++;
 80002e8:	69fb      	ldr	r3, [r7, #28]
 80002ea:	1c5a      	adds	r2, r3, #1
 80002ec:	61fa      	str	r2, [r7, #28]
 80002ee:	781b      	ldrb	r3, [r3, #0]
 80002f0:	461a      	mov	r2, r3
 80002f2:	697b      	ldr	r3, [r7, #20]
 80002f4:	4413      	add	r3, r2
 80002f6:	617b      	str	r3, [r7, #20]
    for(int j=0; j<channels; j++) {
 80002f8:	693b      	ldr	r3, [r7, #16]
 80002fa:	3301      	adds	r3, #1
 80002fc:	613b      	str	r3, [r7, #16]
 80002fe:	7bfb      	ldrb	r3, [r7, #15]
 8000300:	693a      	ldr	r2, [r7, #16]
 8000302:	429a      	cmp	r2, r3
 8000304:	dbf0      	blt.n	80002e8 <prepareDACBuffer_8Bit+0x26>
    }
    val /= channels;
 8000306:	7bfb      	ldrb	r3, [r7, #15]
 8000308:	697a      	ldr	r2, [r7, #20]
 800030a:	fb92 f3f3 	sdiv	r3, r2, r3
 800030e:	617b      	str	r3, [r7, #20]
    *pOutput++ = val2Dac8(val);
 8000310:	687c      	ldr	r4, [r7, #4]
 8000312:	1ca3      	adds	r3, r4, #2
 8000314:	607b      	str	r3, [r7, #4]
 8000316:	6978      	ldr	r0, [r7, #20]
 8000318:	f7ff ffb0 	bl	800027c <val2Dac8>
 800031c:	4603      	mov	r3, r0
 800031e:	8023      	strh	r3, [r4, #0]
  for (int i=0; i<numSamples; i++) {
 8000320:	69bb      	ldr	r3, [r7, #24]
 8000322:	3301      	adds	r3, #1
 8000324:	61bb      	str	r3, [r7, #24]
 8000326:	89bb      	ldrh	r3, [r7, #12]
 8000328:	69ba      	ldr	r2, [r7, #24]
 800032a:	429a      	cmp	r2, r3
 800032c:	dbd7      	blt.n	80002de <prepareDACBuffer_8Bit+0x1c>
  }
}
 800032e:	bf00      	nop
 8000330:	bf00      	nop
 8000332:	3724      	adds	r7, #36	; 0x24
 8000334:	46bd      	mov	sp, r7
 8000336:	bd90      	pop	{r4, r7, pc}

08000338 <prepareDACBuffer_16Bit>:

static void
prepareDACBuffer_16Bit(uint8_t channels, uint16_t numSamples, void *pIn, uint16_t *pOutput)
{
 8000338:	b590      	push	{r4, r7, lr}
 800033a:	b089      	sub	sp, #36	; 0x24
 800033c:	af00      	add	r7, sp, #0
 800033e:	60ba      	str	r2, [r7, #8]
 8000340:	607b      	str	r3, [r7, #4]
 8000342:	4603      	mov	r3, r0
 8000344:	73fb      	strb	r3, [r7, #15]
 8000346:	460b      	mov	r3, r1
 8000348:	81bb      	strh	r3, [r7, #12]
  int16_t *pInput = (int16_t *)pIn;
 800034a:	68bb      	ldr	r3, [r7, #8]
 800034c:	61fb      	str	r3, [r7, #28]

  for (int i=0; i<numSamples; i++) {
 800034e:	2300      	movs	r3, #0
 8000350:	61bb      	str	r3, [r7, #24]
 8000352:	e024      	b.n	800039e <prepareDACBuffer_16Bit+0x66>
    int32_t val = 0;
 8000354:	2300      	movs	r3, #0
 8000356:	617b      	str	r3, [r7, #20]

    for(int j=0; j<channels; j++) {
 8000358:	2300      	movs	r3, #0
 800035a:	613b      	str	r3, [r7, #16]
 800035c:	e00b      	b.n	8000376 <prepareDACBuffer_16Bit+0x3e>
      val += *pInput++;
 800035e:	69fb      	ldr	r3, [r7, #28]
 8000360:	1c9a      	adds	r2, r3, #2
 8000362:	61fa      	str	r2, [r7, #28]
 8000364:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000368:	461a      	mov	r2, r3
 800036a:	697b      	ldr	r3, [r7, #20]
 800036c:	4413      	add	r3, r2
 800036e:	617b      	str	r3, [r7, #20]
    for(int j=0; j<channels; j++) {
 8000370:	693b      	ldr	r3, [r7, #16]
 8000372:	3301      	adds	r3, #1
 8000374:	613b      	str	r3, [r7, #16]
 8000376:	7bfb      	ldrb	r3, [r7, #15]
 8000378:	693a      	ldr	r2, [r7, #16]
 800037a:	429a      	cmp	r2, r3
 800037c:	dbef      	blt.n	800035e <prepareDACBuffer_16Bit+0x26>
    }
    val /= channels;
 800037e:	7bfb      	ldrb	r3, [r7, #15]
 8000380:	697a      	ldr	r2, [r7, #20]
 8000382:	fb92 f3f3 	sdiv	r3, r2, r3
 8000386:	617b      	str	r3, [r7, #20]
    *pOutput++ = val2Dac16(val);
 8000388:	687c      	ldr	r4, [r7, #4]
 800038a:	1ca3      	adds	r3, r4, #2
 800038c:	607b      	str	r3, [r7, #4]
 800038e:	6978      	ldr	r0, [r7, #20]
 8000390:	f7ff ff82 	bl	8000298 <val2Dac16>
 8000394:	4603      	mov	r3, r0
 8000396:	8023      	strh	r3, [r4, #0]
  for (int i=0; i<numSamples; i++) {
 8000398:	69bb      	ldr	r3, [r7, #24]
 800039a:	3301      	adds	r3, #1
 800039c:	61bb      	str	r3, [r7, #24]
 800039e:	89bb      	ldrh	r3, [r7, #12]
 80003a0:	69ba      	ldr	r2, [r7, #24]
 80003a2:	429a      	cmp	r2, r3
 80003a4:	dbd6      	blt.n	8000354 <prepareDACBuffer_16Bit+0x1c>
  }
}
 80003a6:	bf00      	nop
 80003a8:	bf00      	nop
 80003aa:	3724      	adds	r7, #36	; 0x24
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd90      	pop	{r4, r7, pc}

080003b0 <outputSamples>:

static void
outputSamples(FIL *fil, struct Wav_Header *header)
{
 80003b0:	b590      	push	{r4, r7, lr}
 80003b2:	b08d      	sub	sp, #52	; 0x34
 80003b4:	af02      	add	r7, sp, #8
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	6039      	str	r1, [r7, #0]
  const uint8_t channels = header->channels;
 80003ba:	683b      	ldr	r3, [r7, #0]
 80003bc:	8adb      	ldrh	r3, [r3, #22]
 80003be:	b29b      	uxth	r3, r3
 80003c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  const uint8_t bytesPerSample = header->bitsPerSample / 8;
 80003c4:	683b      	ldr	r3, [r7, #0]
 80003c6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80003c8:	b29b      	uxth	r3, r3
 80003ca:	08db      	lsrs	r3, r3, #3
 80003cc:	b29b      	uxth	r3, r3
 80003ce:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  funcP prepareData = (header->bitsPerSample == 8)? prepareDACBuffer_8Bit : prepareDACBuffer_16Bit;
 80003d2:	683b      	ldr	r3, [r7, #0]
 80003d4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80003d6:	b29b      	uxth	r3, r3
 80003d8:	2b08      	cmp	r3, #8
 80003da:	d101      	bne.n	80003e0 <outputSamples+0x30>
 80003dc:	4b40      	ldr	r3, [pc, #256]	; (80004e0 <outputSamples+0x130>)
 80003de:	e000      	b.n	80003e2 <outputSamples+0x32>
 80003e0:	4b40      	ldr	r3, [pc, #256]	; (80004e4 <outputSamples+0x134>)
 80003e2:	61fb      	str	r3, [r7, #28]

  flg_dma_done = 1;
 80003e4:	4b40      	ldr	r3, [pc, #256]	; (80004e8 <outputSamples+0x138>)
 80003e6:	2201      	movs	r2, #1
 80003e8:	701a      	strb	r2, [r3, #0]
  dmaBank = 0;
 80003ea:	4b40      	ldr	r3, [pc, #256]	; (80004ec <outputSamples+0x13c>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	701a      	strb	r2, [r3, #0]

  uint32_t bytes_last = header->dataChunkLength;
 80003f0:	683b      	ldr	r3, [r7, #0]
 80003f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003f4:	627b      	str	r3, [r7, #36]	; 0x24

  while(0 < bytes_last) {
 80003f6:	e061      	b.n	80004bc <outputSamples+0x10c>

    int blksize = (header->bitsPerSample == 8)? MIN(bytes_last, BUFSIZE / 2) : MIN(bytes_last, BUFSIZE);
 80003f8:	683b      	ldr	r3, [r7, #0]
 80003fa:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80003fc:	b29b      	uxth	r3, r3
 80003fe:	2b08      	cmp	r3, #8
 8000400:	d106      	bne.n	8000410 <outputSamples+0x60>
 8000402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000404:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000408:	bf28      	it	cs
 800040a:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800040e:	e005      	b.n	800041c <outputSamples+0x6c>
 8000410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000412:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000416:	bf28      	it	cs
 8000418:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800041c:	61bb      	str	r3, [r7, #24]

    UINT bytes_read;
    FRESULT res;

    res = f_read(fil, fileBuffer, blksize, &bytes_read);
 800041e:	69ba      	ldr	r2, [r7, #24]
 8000420:	f107 0308 	add.w	r3, r7, #8
 8000424:	4932      	ldr	r1, [pc, #200]	; (80004f0 <outputSamples+0x140>)
 8000426:	6878      	ldr	r0, [r7, #4]
 8000428:	f006 fb63 	bl	8006af2 <f_read>
 800042c:	4603      	mov	r3, r0
 800042e:	75fb      	strb	r3, [r7, #23]
    if (res != FR_OK || bytes_read == 0)
 8000430:	7dfb      	ldrb	r3, [r7, #23]
 8000432:	2b00      	cmp	r3, #0
 8000434:	d147      	bne.n	80004c6 <outputSamples+0x116>
 8000436:	68bb      	ldr	r3, [r7, #8]
 8000438:	2b00      	cmp	r3, #0
 800043a:	d044      	beq.n	80004c6 <outputSamples+0x116>
      break;

    uint16_t numSamples = bytes_read / bytesPerSample / channels;
 800043c:	68ba      	ldr	r2, [r7, #8]
 800043e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000442:	fbb2 f2f3 	udiv	r2, r2, r3
 8000446:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800044a:	fbb2 f3f3 	udiv	r3, r2, r3
 800044e:	82bb      	strh	r3, [r7, #20]
    int16_t     *pInput = (int16_t *)fileBuffer;
 8000450:	4b27      	ldr	r3, [pc, #156]	; (80004f0 <outputSamples+0x140>)
 8000452:	613b      	str	r3, [r7, #16]
    uint16_t   *pOutput = (uint16_t *)dmaBuffer[dmaBank];
 8000454:	4b25      	ldr	r3, [pc, #148]	; (80004ec <outputSamples+0x13c>)
 8000456:	781b      	ldrb	r3, [r3, #0]
 8000458:	025b      	lsls	r3, r3, #9
 800045a:	4a26      	ldr	r2, [pc, #152]	; (80004f4 <outputSamples+0x144>)
 800045c:	4413      	add	r3, r2
 800045e:	60fb      	str	r3, [r7, #12]

    prepareData(channels, numSamples, pInput, pOutput);
 8000460:	8ab9      	ldrh	r1, [r7, #20]
 8000462:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8000466:	69fc      	ldr	r4, [r7, #28]
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	693a      	ldr	r2, [r7, #16]
 800046c:	47a0      	blx	r4

    // wait for DMA complete
    while(flg_dma_done == 0) {
 800046e:	e000      	b.n	8000472 <outputSamples+0xc2>
      __NOP();
 8000470:	bf00      	nop
    while(flg_dma_done == 0) {
 8000472:	4b1d      	ldr	r3, [pc, #116]	; (80004e8 <outputSamples+0x138>)
 8000474:	781b      	ldrb	r3, [r3, #0]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d0fa      	beq.n	8000470 <outputSamples+0xc0>
    }

    HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 800047a:	2100      	movs	r1, #0
 800047c:	481e      	ldr	r0, [pc, #120]	; (80004f8 <outputSamples+0x148>)
 800047e:	f000 fe79 	bl	8001174 <HAL_DAC_Stop_DMA>
    flg_dma_done = 0;
 8000482:	4b19      	ldr	r3, [pc, #100]	; (80004e8 <outputSamples+0x138>)
 8000484:	2200      	movs	r2, #0
 8000486:	701a      	strb	r2, [r3, #0]
    HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)dmaBuffer[dmaBank], numSamples, DAC_ALIGN_12B_R);
 8000488:	4b18      	ldr	r3, [pc, #96]	; (80004ec <outputSamples+0x13c>)
 800048a:	781b      	ldrb	r3, [r3, #0]
 800048c:	025b      	lsls	r3, r3, #9
 800048e:	4a19      	ldr	r2, [pc, #100]	; (80004f4 <outputSamples+0x144>)
 8000490:	441a      	add	r2, r3
 8000492:	8abb      	ldrh	r3, [r7, #20]
 8000494:	2100      	movs	r1, #0
 8000496:	9100      	str	r1, [sp, #0]
 8000498:	2100      	movs	r1, #0
 800049a:	4817      	ldr	r0, [pc, #92]	; (80004f8 <outputSamples+0x148>)
 800049c:	f000 fdba 	bl	8001014 <HAL_DAC_Start_DMA>

    dmaBank = !dmaBank;
 80004a0:	4b12      	ldr	r3, [pc, #72]	; (80004ec <outputSamples+0x13c>)
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	bf0c      	ite	eq
 80004a8:	2301      	moveq	r3, #1
 80004aa:	2300      	movne	r3, #0
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	461a      	mov	r2, r3
 80004b0:	4b0e      	ldr	r3, [pc, #56]	; (80004ec <outputSamples+0x13c>)
 80004b2:	701a      	strb	r2, [r3, #0]
    bytes_last -= blksize;
 80004b4:	69bb      	ldr	r3, [r7, #24]
 80004b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80004b8:	1ad3      	subs	r3, r2, r3
 80004ba:	627b      	str	r3, [r7, #36]	; 0x24
  while(0 < bytes_last) {
 80004bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d19a      	bne.n	80003f8 <outputSamples+0x48>
  };

  while(flg_dma_done == 0) {
 80004c2:	e000      	b.n	80004c6 <outputSamples+0x116>
    __NOP();
 80004c4:	bf00      	nop
  while(flg_dma_done == 0) {
 80004c6:	4b08      	ldr	r3, [pc, #32]	; (80004e8 <outputSamples+0x138>)
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d0fa      	beq.n	80004c4 <outputSamples+0x114>
  }

  HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 80004ce:	2100      	movs	r1, #0
 80004d0:	4809      	ldr	r0, [pc, #36]	; (80004f8 <outputSamples+0x148>)
 80004d2:	f000 fe4f 	bl	8001174 <HAL_DAC_Stop_DMA>
}
 80004d6:	bf00      	nop
 80004d8:	372c      	adds	r7, #44	; 0x2c
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd90      	pop	{r4, r7, pc}
 80004de:	bf00      	nop
 80004e0:	080002c3 	.word	0x080002c3
 80004e4:	08000339 	.word	0x08000339
 80004e8:	2000014c 	.word	0x2000014c
 80004ec:	20000750 	.word	0x20000750
 80004f0:	20000150 	.word	0x20000150
 80004f4:	20000350 	.word	0x20000350
 80004f8:	20000028 	.word	0x20000028

080004fc <isSupprtedWavFile>:

static uint8_t
isSupprtedWavFile(const struct Wav_Header *header)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  if (strncmp(header->riff, "RIFF", 4 ) != 0)
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	2204      	movs	r2, #4
 8000508:	4910      	ldr	r1, [pc, #64]	; (800054c <isSupprtedWavFile+0x50>)
 800050a:	4618      	mov	r0, r3
 800050c:	f006 ffa0 	bl	8007450 <strncmp>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d001      	beq.n	800051a <isSupprtedWavFile+0x1e>
    return 0;
 8000516:	2300      	movs	r3, #0
 8000518:	e013      	b.n	8000542 <isSupprtedWavFile+0x46>

  if (header->vfmt != 1)
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	8a9b      	ldrh	r3, [r3, #20]
 800051e:	b29b      	uxth	r3, r3
 8000520:	2b01      	cmp	r3, #1
 8000522:	d001      	beq.n	8000528 <isSupprtedWavFile+0x2c>
    return 0;
 8000524:	2300      	movs	r3, #0
 8000526:	e00c      	b.n	8000542 <isSupprtedWavFile+0x46>

  if (strncmp(header->dataChunkHeader, "data", 4 ) != 0)
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	3324      	adds	r3, #36	; 0x24
 800052c:	2204      	movs	r2, #4
 800052e:	4908      	ldr	r1, [pc, #32]	; (8000550 <isSupprtedWavFile+0x54>)
 8000530:	4618      	mov	r0, r3
 8000532:	f006 ff8d 	bl	8007450 <strncmp>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d001      	beq.n	8000540 <isSupprtedWavFile+0x44>
    return 0;
 800053c:	2300      	movs	r3, #0
 800053e:	e000      	b.n	8000542 <isSupprtedWavFile+0x46>

  return 1;
 8000540:	2301      	movs	r3, #1
}
 8000542:	4618      	mov	r0, r3
 8000544:	3708      	adds	r7, #8
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	080074bc 	.word	0x080074bc
 8000550:	080074c4 	.word	0x080074c4

08000554 <playWavFile>:

static void
playWavFile(char *filename)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 800055a:	af00      	add	r7, sp, #0
 800055c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8000560:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8000564:	6018      	str	r0, [r3, #0]
  FIL fil;
  FRESULT res;
  UINT count = 0;
 8000566:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800056a:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 800056e:	2200      	movs	r2, #0
 8000570:	601a      	str	r2, [r3, #0]

  struct Wav_Header header;

  res = f_open(&fil, filename, FA_READ);
 8000572:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8000576:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 800057a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800057e:	2201      	movs	r2, #1
 8000580:	6819      	ldr	r1, [r3, #0]
 8000582:	f006 f83d 	bl	8006600 <f_open>
 8000586:	4603      	mov	r3, r0
 8000588:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  if (res != FR_OK)
 800058c:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8000590:	2b00      	cmp	r3, #0
 8000592:	d138      	bne.n	8000606 <playWavFile+0xb2>
    return;

  res = f_read(&fil, &header, sizeof(struct Wav_Header), &count);
 8000594:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000598:	f107 0108 	add.w	r1, r7, #8
 800059c:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80005a0:	222c      	movs	r2, #44	; 0x2c
 80005a2:	f006 faa6 	bl	8006af2 <f_read>
 80005a6:	4603      	mov	r3, r0
 80005a8:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  if (res != FR_OK)
 80005ac:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d119      	bne.n	80005e8 <playWavFile+0x94>
    goto done;

  if (!isSupprtedWavFile(&header))
 80005b4:	f107 0308 	add.w	r3, r7, #8
 80005b8:	4618      	mov	r0, r3
 80005ba:	f7ff ff9f 	bl	80004fc <isSupprtedWavFile>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d013      	beq.n	80005ec <playWavFile+0x98>
    goto done;

  setSampleRate(header.sampleFreq);
 80005c4:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80005c8:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 80005cc:	699b      	ldr	r3, [r3, #24]
 80005ce:	b29b      	uxth	r3, r3
 80005d0:	4618      	mov	r0, r3
 80005d2:	f7ff fe27 	bl	8000224 <setSampleRate>
  outputSamples(&fil, &header);
 80005d6:	f107 0208 	add.w	r2, r7, #8
 80005da:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80005de:	4611      	mov	r1, r2
 80005e0:	4618      	mov	r0, r3
 80005e2:	f7ff fee5 	bl	80003b0 <outputSamples>
 80005e6:	e002      	b.n	80005ee <playWavFile+0x9a>
    goto done;
 80005e8:	bf00      	nop
 80005ea:	e000      	b.n	80005ee <playWavFile+0x9a>
    goto done;
 80005ec:	bf00      	nop

done :
  res = f_close(&fil);
 80005ee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80005f2:	4618      	mov	r0, r3
 80005f4:	f006 fca2 	bl	8006f3c <f_close>
 80005f8:	4603      	mov	r3, r0
 80005fa:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  if (res != FR_OK)
 80005fe:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8000602:	2b00      	cmp	r3, #0
 8000604:	e000      	b.n	8000608 <playWavFile+0xb4>
    return;
 8000606:	bf00      	nop
    return;
}
 8000608:	f507 771a 	add.w	r7, r7, #616	; 0x268
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}

08000610 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000618:	f000 fb46 	bl	8000ca8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061c:	f000 f86e 	bl	80006fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000620:	f000 f968 	bl	80008f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000624:	f000 f948 	bl	80008b8 <MX_DMA_Init>
  MX_SDIO_SD_Init();
 8000628:	f000 f8d8 	bl	80007dc <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 800062c:	f003 ff92 	bl	8004554 <MX_FATFS_Init>
  MX_DAC_Init();
 8000630:	f000 f8aa 	bl	8000788 <MX_DAC_Init>
  MX_TIM4_Init();
 8000634:	f000 f8f2 	bl	800081c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim4);
 8000638:	482c      	ldr	r0, [pc, #176]	; (80006ec <main+0xdc>)
 800063a:	f002 ffcb 	bl	80035d4 <HAL_TIM_Base_Start>
  FATFS FatFs;
  FRESULT res;
  DIR dir;
  FILINFO fno;

  res = f_mount(&FatFs, "XMAS-23", 1);
 800063e:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000642:	2201      	movs	r2, #1
 8000644:	492a      	ldr	r1, [pc, #168]	; (80006f0 <main+0xe0>)
 8000646:	4618      	mov	r0, r3
 8000648:	f005 ff92 	bl	8006570 <f_mount>
 800064c:	4603      	mov	r3, r0
 800064e:	f887 346f 	strb.w	r3, [r7, #1135]	; 0x46f
  if (res != FR_OK)
 8000652:	f897 346f 	ldrb.w	r3, [r7, #1135]	; 0x46f
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <main+0x4e>
    return EXIT_FAILURE;
 800065a:	2301      	movs	r3, #1
 800065c:	e041      	b.n	80006e2 <main+0xd2>

  res = f_opendir(&dir, "sounds");
 800065e:	f107 0318 	add.w	r3, r7, #24
 8000662:	4924      	ldr	r1, [pc, #144]	; (80006f4 <main+0xe4>)
 8000664:	4618      	mov	r0, r3
 8000666:	f006 fc91 	bl	8006f8c <f_opendir>
 800066a:	4603      	mov	r3, r0
 800066c:	f887 346f 	strb.w	r3, [r7, #1135]	; 0x46f
  if (res != FR_OK)
 8000670:	f897 346f 	ldrb.w	r3, [r7, #1135]	; 0x46f
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <main+0x6c>
    return EXIT_FAILURE;
 8000678:	2301      	movs	r3, #1
 800067a:	e032      	b.n	80006e2 <main+0xd2>

  while(1) {
    res = f_readdir(&dir, &fno);
 800067c:	463a      	mov	r2, r7
 800067e:	f107 0318 	add.w	r3, r7, #24
 8000682:	4611      	mov	r1, r2
 8000684:	4618      	mov	r0, r3
 8000686:	f006 fd28 	bl	80070da <f_readdir>
 800068a:	4603      	mov	r3, r0
 800068c:	f887 346f 	strb.w	r3, [r7, #1135]	; 0x46f
    if (res != FR_OK || fno.fname[0] == 0)
 8000690:	f897 346f 	ldrb.w	r3, [r7, #1135]	; 0x46f
 8000694:	2b00      	cmp	r3, #0
 8000696:	d11b      	bne.n	80006d0 <main+0xc0>
 8000698:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 800069c:	f5a3 638e 	sub.w	r3, r3, #1136	; 0x470
 80006a0:	7a5b      	ldrb	r3, [r3, #9]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d014      	beq.n	80006d0 <main+0xc0>
      break;

    char *filename = fno.fname;
 80006a6:	463b      	mov	r3, r7
 80006a8:	3309      	adds	r3, #9
 80006aa:	f8c7 3468 	str.w	r3, [r7, #1128]	; 0x468

    if (strstr(filename, ".WAV") != 0) {
 80006ae:	4912      	ldr	r1, [pc, #72]	; (80006f8 <main+0xe8>)
 80006b0:	f8d7 0468 	ldr.w	r0, [r7, #1128]	; 0x468
 80006b4:	f006 fee0 	bl	8007478 <strstr>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d003      	beq.n	80006c6 <main+0xb6>
      playWavFile(filename);
 80006be:	f8d7 0468 	ldr.w	r0, [r7, #1128]	; 0x468
 80006c2:	f7ff ff47 	bl	8000554 <playWavFile>
    }

    HAL_Delay(1000);
 80006c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006ca:	f000 fb4f 	bl	8000d6c <HAL_Delay>
  while(1) {
 80006ce:	e7d5      	b.n	800067c <main+0x6c>
  }

  res = f_closedir(&dir);
 80006d0:	f107 0318 	add.w	r3, r7, #24
 80006d4:	4618      	mov	r0, r3
 80006d6:	f006 fcdb 	bl	8007090 <f_closedir>
 80006da:	4603      	mov	r3, r0
 80006dc:	f887 346f 	strb.w	r3, [r7, #1135]	; 0x46f

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006e0:	e7fe      	b.n	80006e0 <main+0xd0>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	f507 678e 	add.w	r7, r7, #1136	; 0x470
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	20000104 	.word	0x20000104
 80006f0:	080074cc 	.word	0x080074cc
 80006f4:	080074d4 	.word	0x080074d4
 80006f8:	080074dc 	.word	0x080074dc

080006fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b090      	sub	sp, #64	; 0x40
 8000700:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000702:	f107 0318 	add.w	r3, r7, #24
 8000706:	2228      	movs	r2, #40	; 0x28
 8000708:	2100      	movs	r1, #0
 800070a:	4618      	mov	r0, r3
 800070c:	f006 fe98 	bl	8007440 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800071e:	2301      	movs	r3, #1
 8000720:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000722:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000726:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000728:	2300      	movs	r3, #0
 800072a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800072c:	2301      	movs	r3, #1
 800072e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000730:	2302      	movs	r3, #2
 8000732:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000734:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000738:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800073a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800073e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000740:	f107 0318 	add.w	r3, r7, #24
 8000744:	4618      	mov	r0, r3
 8000746:	f001 fb8d 	bl	8001e64 <HAL_RCC_OscConfig>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000750:	f000 f934 	bl	80009bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000754:	230f      	movs	r3, #15
 8000756:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000758:	2302      	movs	r3, #2
 800075a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000760:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000764:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000766:	2300      	movs	r3, #0
 8000768:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800076a:	1d3b      	adds	r3, r7, #4
 800076c:	2102      	movs	r1, #2
 800076e:	4618      	mov	r0, r3
 8000770:	f001 fdfa 	bl	8002368 <HAL_RCC_ClockConfig>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800077a:	f000 f91f 	bl	80009bc <Error_Handler>
  }
}
 800077e:	bf00      	nop
 8000780:	3740      	adds	r7, #64	; 0x40
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
	...

08000788 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800078e:	463b      	mov	r3, r7
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000796:	4b0f      	ldr	r3, [pc, #60]	; (80007d4 <MX_DAC_Init+0x4c>)
 8000798:	4a0f      	ldr	r2, [pc, #60]	; (80007d8 <MX_DAC_Init+0x50>)
 800079a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800079c:	480d      	ldr	r0, [pc, #52]	; (80007d4 <MX_DAC_Init+0x4c>)
 800079e:	f000 fc16 	bl	8000fce <HAL_DAC_Init>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80007a8:	f000 f908 	bl	80009bc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 80007ac:	232c      	movs	r3, #44	; 0x2c
 80007ae:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007b0:	2300      	movs	r3, #0
 80007b2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007b4:	463b      	mov	r3, r7
 80007b6:	2200      	movs	r2, #0
 80007b8:	4619      	mov	r1, r3
 80007ba:	4806      	ldr	r0, [pc, #24]	; (80007d4 <MX_DAC_Init+0x4c>)
 80007bc:	f000 fd32 	bl	8001224 <HAL_DAC_ConfigChannel>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80007c6:	f000 f8f9 	bl	80009bc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	20000028 	.word	0x20000028
 80007d8:	40007400 	.word	0x40007400

080007dc <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80007e0:	4b0c      	ldr	r3, [pc, #48]	; (8000814 <MX_SDIO_SD_Init+0x38>)
 80007e2:	4a0d      	ldr	r2, [pc, #52]	; (8000818 <MX_SDIO_SD_Init+0x3c>)
 80007e4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80007e6:	4b0b      	ldr	r3, [pc, #44]	; (8000814 <MX_SDIO_SD_Init+0x38>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80007ec:	4b09      	ldr	r3, [pc, #36]	; (8000814 <MX_SDIO_SD_Init+0x38>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80007f2:	4b08      	ldr	r3, [pc, #32]	; (8000814 <MX_SDIO_SD_Init+0x38>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80007f8:	4b06      	ldr	r3, [pc, #24]	; (8000814 <MX_SDIO_SD_Init+0x38>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80007fe:	4b05      	ldr	r3, [pc, #20]	; (8000814 <MX_SDIO_SD_Init+0x38>)
 8000800:	2200      	movs	r2, #0
 8000802:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 8000804:	4b03      	ldr	r3, [pc, #12]	; (8000814 <MX_SDIO_SD_Init+0x38>)
 8000806:	2204      	movs	r2, #4
 8000808:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800080a:	bf00      	nop
 800080c:	46bd      	mov	sp, r7
 800080e:	bc80      	pop	{r7}
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	20000080 	.word	0x20000080
 8000818:	40018000 	.word	0x40018000

0800081c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b086      	sub	sp, #24
 8000820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000822:	f107 0308 	add.w	r3, r7, #8
 8000826:	2200      	movs	r2, #0
 8000828:	601a      	str	r2, [r3, #0]
 800082a:	605a      	str	r2, [r3, #4]
 800082c:	609a      	str	r2, [r3, #8]
 800082e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000830:	463b      	mov	r3, r7
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
 8000836:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000838:	4b1d      	ldr	r3, [pc, #116]	; (80008b0 <MX_TIM4_Init+0x94>)
 800083a:	4a1e      	ldr	r2, [pc, #120]	; (80008b4 <MX_TIM4_Init+0x98>)
 800083c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800083e:	4b1c      	ldr	r3, [pc, #112]	; (80008b0 <MX_TIM4_Init+0x94>)
 8000840:	2200      	movs	r2, #0
 8000842:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000844:	4b1a      	ldr	r3, [pc, #104]	; (80008b0 <MX_TIM4_Init+0x94>)
 8000846:	2200      	movs	r2, #0
 8000848:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800084a:	4b19      	ldr	r3, [pc, #100]	; (80008b0 <MX_TIM4_Init+0x94>)
 800084c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000850:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000852:	4b17      	ldr	r3, [pc, #92]	; (80008b0 <MX_TIM4_Init+0x94>)
 8000854:	2200      	movs	r2, #0
 8000856:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000858:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <MX_TIM4_Init+0x94>)
 800085a:	2200      	movs	r2, #0
 800085c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800085e:	4814      	ldr	r0, [pc, #80]	; (80008b0 <MX_TIM4_Init+0x94>)
 8000860:	f002 fe68 	bl	8003534 <HAL_TIM_Base_Init>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800086a:	f000 f8a7 	bl	80009bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800086e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000872:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000874:	f107 0308 	add.w	r3, r7, #8
 8000878:	4619      	mov	r1, r3
 800087a:	480d      	ldr	r0, [pc, #52]	; (80008b0 <MX_TIM4_Init+0x94>)
 800087c:	f002 ff02 	bl	8003684 <HAL_TIM_ConfigClockSource>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000886:	f000 f899 	bl	80009bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800088a:	2320      	movs	r3, #32
 800088c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800088e:	2300      	movs	r3, #0
 8000890:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000892:	463b      	mov	r3, r7
 8000894:	4619      	mov	r1, r3
 8000896:	4806      	ldr	r0, [pc, #24]	; (80008b0 <MX_TIM4_Init+0x94>)
 8000898:	f003 f8cc 	bl	8003a34 <HAL_TIMEx_MasterConfigSynchronization>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80008a2:	f000 f88b 	bl	80009bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80008a6:	bf00      	nop
 80008a8:	3718      	adds	r7, #24
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000104 	.word	0x20000104
 80008b4:	40000800 	.word	0x40000800

080008b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80008be:	4b0c      	ldr	r3, [pc, #48]	; (80008f0 <MX_DMA_Init+0x38>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	4a0b      	ldr	r2, [pc, #44]	; (80008f0 <MX_DMA_Init+0x38>)
 80008c4:	f043 0302 	orr.w	r3, r3, #2
 80008c8:	6153      	str	r3, [r2, #20]
 80008ca:	4b09      	ldr	r3, [pc, #36]	; (80008f0 <MX_DMA_Init+0x38>)
 80008cc:	695b      	ldr	r3, [r3, #20]
 80008ce:	f003 0302 	and.w	r3, r3, #2
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2100      	movs	r1, #0
 80008da:	203a      	movs	r0, #58	; 0x3a
 80008dc:	f000 fb41 	bl	8000f62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80008e0:	203a      	movs	r0, #58	; 0x3a
 80008e2:	f000 fb5a 	bl	8000f9a <HAL_NVIC_EnableIRQ>

}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40021000 	.word	0x40021000

080008f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b088      	sub	sp, #32
 80008f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fa:	f107 0310 	add.w	r3, r7, #16
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	605a      	str	r2, [r3, #4]
 8000904:	609a      	str	r2, [r3, #8]
 8000906:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000908:	4b29      	ldr	r3, [pc, #164]	; (80009b0 <MX_GPIO_Init+0xbc>)
 800090a:	699b      	ldr	r3, [r3, #24]
 800090c:	4a28      	ldr	r2, [pc, #160]	; (80009b0 <MX_GPIO_Init+0xbc>)
 800090e:	f043 0320 	orr.w	r3, r3, #32
 8000912:	6193      	str	r3, [r2, #24]
 8000914:	4b26      	ldr	r3, [pc, #152]	; (80009b0 <MX_GPIO_Init+0xbc>)
 8000916:	699b      	ldr	r3, [r3, #24]
 8000918:	f003 0320 	and.w	r3, r3, #32
 800091c:	60fb      	str	r3, [r7, #12]
 800091e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000920:	4b23      	ldr	r3, [pc, #140]	; (80009b0 <MX_GPIO_Init+0xbc>)
 8000922:	699b      	ldr	r3, [r3, #24]
 8000924:	4a22      	ldr	r2, [pc, #136]	; (80009b0 <MX_GPIO_Init+0xbc>)
 8000926:	f043 0304 	orr.w	r3, r3, #4
 800092a:	6193      	str	r3, [r2, #24]
 800092c:	4b20      	ldr	r3, [pc, #128]	; (80009b0 <MX_GPIO_Init+0xbc>)
 800092e:	699b      	ldr	r3, [r3, #24]
 8000930:	f003 0304 	and.w	r3, r3, #4
 8000934:	60bb      	str	r3, [r7, #8]
 8000936:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000938:	4b1d      	ldr	r3, [pc, #116]	; (80009b0 <MX_GPIO_Init+0xbc>)
 800093a:	699b      	ldr	r3, [r3, #24]
 800093c:	4a1c      	ldr	r2, [pc, #112]	; (80009b0 <MX_GPIO_Init+0xbc>)
 800093e:	f043 0310 	orr.w	r3, r3, #16
 8000942:	6193      	str	r3, [r2, #24]
 8000944:	4b1a      	ldr	r3, [pc, #104]	; (80009b0 <MX_GPIO_Init+0xbc>)
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	f003 0310 	and.w	r3, r3, #16
 800094c:	607b      	str	r3, [r7, #4]
 800094e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STAT_LED_GPIO_Port, STAT_LED_Pin, GPIO_PIN_RESET);
 8000950:	2200      	movs	r2, #0
 8000952:	2120      	movs	r1, #32
 8000954:	4817      	ldr	r0, [pc, #92]	; (80009b4 <MX_GPIO_Init+0xc0>)
 8000956:	f001 fa6c 	bl	8001e32 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : STAT_LED_Pin */
  GPIO_InitStruct.Pin = STAT_LED_Pin;
 800095a:	2320      	movs	r3, #32
 800095c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095e:	2301      	movs	r3, #1
 8000960:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	2302      	movs	r3, #2
 8000968:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(STAT_LED_GPIO_Port, &GPIO_InitStruct);
 800096a:	f107 0310 	add.w	r3, r7, #16
 800096e:	4619      	mov	r1, r3
 8000970:	4810      	ldr	r0, [pc, #64]	; (80009b4 <MX_GPIO_Init+0xc0>)
 8000972:	f001 f8b3 	bl	8001adc <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = SDIO_CARD_DETECT_Pin;
 8000976:	2380      	movs	r3, #128	; 0x80
 8000978:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800097a:	2300      	movs	r3, #0
 800097c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SDIO_CARD_DETECT_GPIO_Port, &GPIO_InitStruct);
 8000982:	f107 0310 	add.w	r3, r7, #16
 8000986:	4619      	mov	r1, r3
 8000988:	480a      	ldr	r0, [pc, #40]	; (80009b4 <MX_GPIO_Init+0xc0>)
 800098a:	f001 f8a7 	bl	8001adc <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_CD_FAKE_Pin */
  GPIO_InitStruct.Pin = SDIO_CD_FAKE_Pin;
 800098e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000992:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000994:	2300      	movs	r3, #0
 8000996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000998:	2301      	movs	r3, #1
 800099a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SDIO_CD_FAKE_GPIO_Port, &GPIO_InitStruct);
 800099c:	f107 0310 	add.w	r3, r7, #16
 80009a0:	4619      	mov	r1, r3
 80009a2:	4805      	ldr	r0, [pc, #20]	; (80009b8 <MX_GPIO_Init+0xc4>)
 80009a4:	f001 f89a 	bl	8001adc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009a8:	bf00      	nop
 80009aa:	3720      	adds	r7, #32
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	40021000 	.word	0x40021000
 80009b4:	40011000 	.word	0x40011000
 80009b8:	40010800 	.word	0x40010800

080009bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c0:	b672      	cpsid	i
}
 80009c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009c4:	e7fe      	b.n	80009c4 <Error_Handler+0x8>
	...

080009c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b085      	sub	sp, #20
 80009cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009ce:	4b15      	ldr	r3, [pc, #84]	; (8000a24 <HAL_MspInit+0x5c>)
 80009d0:	699b      	ldr	r3, [r3, #24]
 80009d2:	4a14      	ldr	r2, [pc, #80]	; (8000a24 <HAL_MspInit+0x5c>)
 80009d4:	f043 0301 	orr.w	r3, r3, #1
 80009d8:	6193      	str	r3, [r2, #24]
 80009da:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <HAL_MspInit+0x5c>)
 80009dc:	699b      	ldr	r3, [r3, #24]
 80009de:	f003 0301 	and.w	r3, r3, #1
 80009e2:	60bb      	str	r3, [r7, #8]
 80009e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009e6:	4b0f      	ldr	r3, [pc, #60]	; (8000a24 <HAL_MspInit+0x5c>)
 80009e8:	69db      	ldr	r3, [r3, #28]
 80009ea:	4a0e      	ldr	r2, [pc, #56]	; (8000a24 <HAL_MspInit+0x5c>)
 80009ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009f0:	61d3      	str	r3, [r2, #28]
 80009f2:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <HAL_MspInit+0x5c>)
 80009f4:	69db      	ldr	r3, [r3, #28]
 80009f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80009fe:	4b0a      	ldr	r3, [pc, #40]	; (8000a28 <HAL_MspInit+0x60>)
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a0a:	60fb      	str	r3, [r7, #12]
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	4a04      	ldr	r2, [pc, #16]	; (8000a28 <HAL_MspInit+0x60>)
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	3714      	adds	r7, #20
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bc80      	pop	{r7}
 8000a22:	4770      	bx	lr
 8000a24:	40021000 	.word	0x40021000
 8000a28:	40010000 	.word	0x40010000

08000a2c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b088      	sub	sp, #32
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	f107 0310 	add.w	r3, r7, #16
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
  if(hdac->Instance==DAC)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4a28      	ldr	r2, [pc, #160]	; (8000ae8 <HAL_DAC_MspInit+0xbc>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d149      	bne.n	8000ae0 <HAL_DAC_MspInit+0xb4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000a4c:	4b27      	ldr	r3, [pc, #156]	; (8000aec <HAL_DAC_MspInit+0xc0>)
 8000a4e:	69db      	ldr	r3, [r3, #28]
 8000a50:	4a26      	ldr	r2, [pc, #152]	; (8000aec <HAL_DAC_MspInit+0xc0>)
 8000a52:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000a56:	61d3      	str	r3, [r2, #28]
 8000a58:	4b24      	ldr	r3, [pc, #144]	; (8000aec <HAL_DAC_MspInit+0xc0>)
 8000a5a:	69db      	ldr	r3, [r3, #28]
 8000a5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a64:	4b21      	ldr	r3, [pc, #132]	; (8000aec <HAL_DAC_MspInit+0xc0>)
 8000a66:	699b      	ldr	r3, [r3, #24]
 8000a68:	4a20      	ldr	r2, [pc, #128]	; (8000aec <HAL_DAC_MspInit+0xc0>)
 8000a6a:	f043 0304 	orr.w	r3, r3, #4
 8000a6e:	6193      	str	r3, [r2, #24]
 8000a70:	4b1e      	ldr	r3, [pc, #120]	; (8000aec <HAL_DAC_MspInit+0xc0>)
 8000a72:	699b      	ldr	r3, [r3, #24]
 8000a74:	f003 0304 	and.w	r3, r3, #4
 8000a78:	60bb      	str	r3, [r7, #8]
 8000a7a:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000a7c:	2310      	movs	r3, #16
 8000a7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a80:	2303      	movs	r3, #3
 8000a82:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a84:	f107 0310 	add.w	r3, r7, #16
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4819      	ldr	r0, [pc, #100]	; (8000af0 <HAL_DAC_MspInit+0xc4>)
 8000a8c:	f001 f826 	bl	8001adc <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA2_Channel3;
 8000a90:	4b18      	ldr	r3, [pc, #96]	; (8000af4 <HAL_DAC_MspInit+0xc8>)
 8000a92:	4a19      	ldr	r2, [pc, #100]	; (8000af8 <HAL_DAC_MspInit+0xcc>)
 8000a94:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a96:	4b17      	ldr	r3, [pc, #92]	; (8000af4 <HAL_DAC_MspInit+0xc8>)
 8000a98:	2210      	movs	r2, #16
 8000a9a:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a9c:	4b15      	ldr	r3, [pc, #84]	; (8000af4 <HAL_DAC_MspInit+0xc8>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000aa2:	4b14      	ldr	r3, [pc, #80]	; (8000af4 <HAL_DAC_MspInit+0xc8>)
 8000aa4:	2280      	movs	r2, #128	; 0x80
 8000aa6:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000aa8:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <HAL_DAC_MspInit+0xc8>)
 8000aaa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000aae:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ab0:	4b10      	ldr	r3, [pc, #64]	; (8000af4 <HAL_DAC_MspInit+0xc8>)
 8000ab2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ab6:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.Mode = DMA_NORMAL;
 8000ab8:	4b0e      	ldr	r3, [pc, #56]	; (8000af4 <HAL_DAC_MspInit+0xc8>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000abe:	4b0d      	ldr	r3, [pc, #52]	; (8000af4 <HAL_DAC_MspInit+0xc8>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8000ac4:	480b      	ldr	r0, [pc, #44]	; (8000af4 <HAL_DAC_MspInit+0xc8>)
 8000ac6:	f000 fc8d 	bl	80013e4 <HAL_DMA_Init>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <HAL_DAC_MspInit+0xa8>
    {
      Error_Handler();
 8000ad0:	f7ff ff74 	bl	80009bc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a07      	ldr	r2, [pc, #28]	; (8000af4 <HAL_DAC_MspInit+0xc8>)
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	4a06      	ldr	r2, [pc, #24]	; (8000af4 <HAL_DAC_MspInit+0xc8>)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8000ae0:	bf00      	nop
 8000ae2:	3720      	adds	r7, #32
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	40007400 	.word	0x40007400
 8000aec:	40021000 	.word	0x40021000
 8000af0:	40010800 	.word	0x40010800
 8000af4:	2000003c 	.word	0x2000003c
 8000af8:	40020430 	.word	0x40020430

08000afc <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08a      	sub	sp, #40	; 0x28
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b04:	f107 0318 	add.w	r3, r7, #24
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	60da      	str	r2, [r3, #12]
  if(hsd->Instance==SDIO)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4a22      	ldr	r2, [pc, #136]	; (8000ba0 <HAL_SD_MspInit+0xa4>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d13c      	bne.n	8000b96 <HAL_SD_MspInit+0x9a>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000b1c:	4b21      	ldr	r3, [pc, #132]	; (8000ba4 <HAL_SD_MspInit+0xa8>)
 8000b1e:	695b      	ldr	r3, [r3, #20]
 8000b20:	4a20      	ldr	r2, [pc, #128]	; (8000ba4 <HAL_SD_MspInit+0xa8>)
 8000b22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b26:	6153      	str	r3, [r2, #20]
 8000b28:	4b1e      	ldr	r3, [pc, #120]	; (8000ba4 <HAL_SD_MspInit+0xa8>)
 8000b2a:	695b      	ldr	r3, [r3, #20]
 8000b2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b30:	617b      	str	r3, [r7, #20]
 8000b32:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b34:	4b1b      	ldr	r3, [pc, #108]	; (8000ba4 <HAL_SD_MspInit+0xa8>)
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	4a1a      	ldr	r2, [pc, #104]	; (8000ba4 <HAL_SD_MspInit+0xa8>)
 8000b3a:	f043 0310 	orr.w	r3, r3, #16
 8000b3e:	6193      	str	r3, [r2, #24]
 8000b40:	4b18      	ldr	r3, [pc, #96]	; (8000ba4 <HAL_SD_MspInit+0xa8>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	f003 0310 	and.w	r3, r3, #16
 8000b48:	613b      	str	r3, [r7, #16]
 8000b4a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b4c:	4b15      	ldr	r3, [pc, #84]	; (8000ba4 <HAL_SD_MspInit+0xa8>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	4a14      	ldr	r2, [pc, #80]	; (8000ba4 <HAL_SD_MspInit+0xa8>)
 8000b52:	f043 0320 	orr.w	r3, r3, #32
 8000b56:	6193      	str	r3, [r2, #24]
 8000b58:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <HAL_SD_MspInit+0xa8>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	f003 0320 	and.w	r3, r3, #32
 8000b60:	60fb      	str	r3, [r7, #12]
 8000b62:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8000b64:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8000b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b6e:	2303      	movs	r3, #3
 8000b70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b72:	f107 0318 	add.w	r3, r7, #24
 8000b76:	4619      	mov	r1, r3
 8000b78:	480b      	ldr	r0, [pc, #44]	; (8000ba8 <HAL_SD_MspInit+0xac>)
 8000b7a:	f000 ffaf 	bl	8001adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b7e:	2304      	movs	r3, #4
 8000b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b82:	2302      	movs	r3, #2
 8000b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b86:	2303      	movs	r3, #3
 8000b88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b8a:	f107 0318 	add.w	r3, r7, #24
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4806      	ldr	r0, [pc, #24]	; (8000bac <HAL_SD_MspInit+0xb0>)
 8000b92:	f000 ffa3 	bl	8001adc <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8000b96:	bf00      	nop
 8000b98:	3728      	adds	r7, #40	; 0x28
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40018000 	.word	0x40018000
 8000ba4:	40021000 	.word	0x40021000
 8000ba8:	40011000 	.word	0x40011000
 8000bac:	40011400 	.word	0x40011400

08000bb0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b085      	sub	sp, #20
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a09      	ldr	r2, [pc, #36]	; (8000be4 <HAL_TIM_Base_MspInit+0x34>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d10b      	bne.n	8000bda <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000bc2:	4b09      	ldr	r3, [pc, #36]	; (8000be8 <HAL_TIM_Base_MspInit+0x38>)
 8000bc4:	69db      	ldr	r3, [r3, #28]
 8000bc6:	4a08      	ldr	r2, [pc, #32]	; (8000be8 <HAL_TIM_Base_MspInit+0x38>)
 8000bc8:	f043 0304 	orr.w	r3, r3, #4
 8000bcc:	61d3      	str	r3, [r2, #28]
 8000bce:	4b06      	ldr	r3, [pc, #24]	; (8000be8 <HAL_TIM_Base_MspInit+0x38>)
 8000bd0:	69db      	ldr	r3, [r3, #28]
 8000bd2:	f003 0304 	and.w	r3, r3, #4
 8000bd6:	60fb      	str	r3, [r7, #12]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000bda:	bf00      	nop
 8000bdc:	3714      	adds	r7, #20
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bc80      	pop	{r7}
 8000be2:	4770      	bx	lr
 8000be4:	40000800 	.word	0x40000800
 8000be8:	40021000 	.word	0x40021000

08000bec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bf0:	e7fe      	b.n	8000bf0 <NMI_Handler+0x4>

08000bf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf6:	e7fe      	b.n	8000bf6 <HardFault_Handler+0x4>

08000bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bfc:	e7fe      	b.n	8000bfc <MemManage_Handler+0x4>

08000bfe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c02:	e7fe      	b.n	8000c02 <BusFault_Handler+0x4>

08000c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c08:	e7fe      	b.n	8000c08 <UsageFault_Handler+0x4>

08000c0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bc80      	pop	{r7}
 8000c14:	4770      	bx	lr

08000c16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bc80      	pop	{r7}
 8000c20:	4770      	bx	lr

08000c22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c22:	b480      	push	{r7}
 8000c24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c26:	bf00      	nop
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bc80      	pop	{r7}
 8000c2c:	4770      	bx	lr

08000c2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c32:	f000 f87f 	bl	8000d34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
	...

08000c3c <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8000c40:	4802      	ldr	r0, [pc, #8]	; (8000c4c <DMA2_Channel3_IRQHandler+0x10>)
 8000c42:	f000 fce1 	bl	8001608 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	2000003c 	.word	0x2000003c

08000c50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bc80      	pop	{r7}
 8000c5a:	4770      	bx	lr

08000c5c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c5c:	f7ff fff8 	bl	8000c50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c60:	480b      	ldr	r0, [pc, #44]	; (8000c90 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c62:	490c      	ldr	r1, [pc, #48]	; (8000c94 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c64:	4a0c      	ldr	r2, [pc, #48]	; (8000c98 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c68:	e002      	b.n	8000c70 <LoopCopyDataInit>

08000c6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c6e:	3304      	adds	r3, #4

08000c70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c74:	d3f9      	bcc.n	8000c6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c76:	4a09      	ldr	r2, [pc, #36]	; (8000c9c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c78:	4c09      	ldr	r4, [pc, #36]	; (8000ca0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c7c:	e001      	b.n	8000c82 <LoopFillZerobss>

08000c7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c80:	3204      	adds	r2, #4

08000c82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c84:	d3fb      	bcc.n	8000c7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c86:	f006 fbb7 	bl	80073f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c8a:	f7ff fcc1 	bl	8000610 <main>
  bx lr
 8000c8e:	4770      	bx	lr
  ldr r0, =_sdata
 8000c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c94:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c98:	080075e8 	.word	0x080075e8
  ldr r2, =_sbss
 8000c9c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ca0:	2000078c 	.word	0x2000078c

08000ca4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ca4:	e7fe      	b.n	8000ca4 <ADC1_2_IRQHandler>
	...

08000ca8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cac:	4b08      	ldr	r3, [pc, #32]	; (8000cd0 <HAL_Init+0x28>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a07      	ldr	r2, [pc, #28]	; (8000cd0 <HAL_Init+0x28>)
 8000cb2:	f043 0310 	orr.w	r3, r3, #16
 8000cb6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb8:	2003      	movs	r0, #3
 8000cba:	f000 f947 	bl	8000f4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cbe:	200f      	movs	r0, #15
 8000cc0:	f000 f808 	bl	8000cd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cc4:	f7ff fe80 	bl	80009c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cc8:	2300      	movs	r3, #0
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40022000 	.word	0x40022000

08000cd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cdc:	4b12      	ldr	r3, [pc, #72]	; (8000d28 <HAL_InitTick+0x54>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4b12      	ldr	r3, [pc, #72]	; (8000d2c <HAL_InitTick+0x58>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f000 f95f 	bl	8000fb6 <HAL_SYSTICK_Config>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e00e      	b.n	8000d20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2b0f      	cmp	r3, #15
 8000d06:	d80a      	bhi.n	8000d1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d08:	2200      	movs	r2, #0
 8000d0a:	6879      	ldr	r1, [r7, #4]
 8000d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d10:	f000 f927 	bl	8000f62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d14:	4a06      	ldr	r2, [pc, #24]	; (8000d30 <HAL_InitTick+0x5c>)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	e000      	b.n	8000d20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3708      	adds	r7, #8
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20000000 	.word	0x20000000
 8000d2c:	20000008 	.word	0x20000008
 8000d30:	20000004 	.word	0x20000004

08000d34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d38:	4b05      	ldr	r3, [pc, #20]	; (8000d50 <HAL_IncTick+0x1c>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <HAL_IncTick+0x20>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4413      	add	r3, r2
 8000d44:	4a03      	ldr	r2, [pc, #12]	; (8000d54 <HAL_IncTick+0x20>)
 8000d46:	6013      	str	r3, [r2, #0]
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bc80      	pop	{r7}
 8000d4e:	4770      	bx	lr
 8000d50:	20000008 	.word	0x20000008
 8000d54:	20000754 	.word	0x20000754

08000d58 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d5c:	4b02      	ldr	r3, [pc, #8]	; (8000d68 <HAL_GetTick+0x10>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr
 8000d68:	20000754 	.word	0x20000754

08000d6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d74:	f7ff fff0 	bl	8000d58 <HAL_GetTick>
 8000d78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d84:	d005      	beq.n	8000d92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d86:	4b0a      	ldr	r3, [pc, #40]	; (8000db0 <HAL_Delay+0x44>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	4413      	add	r3, r2
 8000d90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d92:	bf00      	nop
 8000d94:	f7ff ffe0 	bl	8000d58 <HAL_GetTick>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	68bb      	ldr	r3, [r7, #8]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	68fa      	ldr	r2, [r7, #12]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d8f7      	bhi.n	8000d94 <HAL_Delay+0x28>
  {
  }
}
 8000da4:	bf00      	nop
 8000da6:	bf00      	nop
 8000da8:	3710      	adds	r7, #16
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000008 	.word	0x20000008

08000db4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b085      	sub	sp, #20
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	f003 0307 	and.w	r3, r3, #7
 8000dc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dc4:	4b0c      	ldr	r3, [pc, #48]	; (8000df8 <__NVIC_SetPriorityGrouping+0x44>)
 8000dc6:	68db      	ldr	r3, [r3, #12]
 8000dc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dca:	68ba      	ldr	r2, [r7, #8]
 8000dcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ddc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000de0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000de4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000de6:	4a04      	ldr	r2, [pc, #16]	; (8000df8 <__NVIC_SetPriorityGrouping+0x44>)
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	60d3      	str	r3, [r2, #12]
}
 8000dec:	bf00      	nop
 8000dee:	3714      	adds	r7, #20
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bc80      	pop	{r7}
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	e000ed00 	.word	0xe000ed00

08000dfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e00:	4b04      	ldr	r3, [pc, #16]	; (8000e14 <__NVIC_GetPriorityGrouping+0x18>)
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	0a1b      	lsrs	r3, r3, #8
 8000e06:	f003 0307 	and.w	r3, r3, #7
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	db0b      	blt.n	8000e42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	f003 021f 	and.w	r2, r3, #31
 8000e30:	4906      	ldr	r1, [pc, #24]	; (8000e4c <__NVIC_EnableIRQ+0x34>)
 8000e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e36:	095b      	lsrs	r3, r3, #5
 8000e38:	2001      	movs	r0, #1
 8000e3a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e42:	bf00      	nop
 8000e44:	370c      	adds	r7, #12
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bc80      	pop	{r7}
 8000e4a:	4770      	bx	lr
 8000e4c:	e000e100 	.word	0xe000e100

08000e50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	6039      	str	r1, [r7, #0]
 8000e5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	db0a      	blt.n	8000e7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	b2da      	uxtb	r2, r3
 8000e68:	490c      	ldr	r1, [pc, #48]	; (8000e9c <__NVIC_SetPriority+0x4c>)
 8000e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6e:	0112      	lsls	r2, r2, #4
 8000e70:	b2d2      	uxtb	r2, r2
 8000e72:	440b      	add	r3, r1
 8000e74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e78:	e00a      	b.n	8000e90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	b2da      	uxtb	r2, r3
 8000e7e:	4908      	ldr	r1, [pc, #32]	; (8000ea0 <__NVIC_SetPriority+0x50>)
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	f003 030f 	and.w	r3, r3, #15
 8000e86:	3b04      	subs	r3, #4
 8000e88:	0112      	lsls	r2, r2, #4
 8000e8a:	b2d2      	uxtb	r2, r2
 8000e8c:	440b      	add	r3, r1
 8000e8e:	761a      	strb	r2, [r3, #24]
}
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bc80      	pop	{r7}
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	e000e100 	.word	0xe000e100
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b089      	sub	sp, #36	; 0x24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	60b9      	str	r1, [r7, #8]
 8000eae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	f003 0307 	and.w	r3, r3, #7
 8000eb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eb8:	69fb      	ldr	r3, [r7, #28]
 8000eba:	f1c3 0307 	rsb	r3, r3, #7
 8000ebe:	2b04      	cmp	r3, #4
 8000ec0:	bf28      	it	cs
 8000ec2:	2304      	movcs	r3, #4
 8000ec4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	3304      	adds	r3, #4
 8000eca:	2b06      	cmp	r3, #6
 8000ecc:	d902      	bls.n	8000ed4 <NVIC_EncodePriority+0x30>
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3b03      	subs	r3, #3
 8000ed2:	e000      	b.n	8000ed6 <NVIC_EncodePriority+0x32>
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8000edc:	69bb      	ldr	r3, [r7, #24]
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	43da      	mvns	r2, r3
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	401a      	ands	r2, r3
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eec:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef6:	43d9      	mvns	r1, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000efc:	4313      	orrs	r3, r2
         );
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3724      	adds	r7, #36	; 0x24
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bc80      	pop	{r7}
 8000f06:	4770      	bx	lr

08000f08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3b01      	subs	r3, #1
 8000f14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f18:	d301      	bcc.n	8000f1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e00f      	b.n	8000f3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f1e:	4a0a      	ldr	r2, [pc, #40]	; (8000f48 <SysTick_Config+0x40>)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	3b01      	subs	r3, #1
 8000f24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f26:	210f      	movs	r1, #15
 8000f28:	f04f 30ff 	mov.w	r0, #4294967295
 8000f2c:	f7ff ff90 	bl	8000e50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f30:	4b05      	ldr	r3, [pc, #20]	; (8000f48 <SysTick_Config+0x40>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f36:	4b04      	ldr	r3, [pc, #16]	; (8000f48 <SysTick_Config+0x40>)
 8000f38:	2207      	movs	r2, #7
 8000f3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	e000e010 	.word	0xe000e010

08000f4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f7ff ff2d 	bl	8000db4 <__NVIC_SetPriorityGrouping>
}
 8000f5a:	bf00      	nop
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f62:	b580      	push	{r7, lr}
 8000f64:	b086      	sub	sp, #24
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	4603      	mov	r3, r0
 8000f6a:	60b9      	str	r1, [r7, #8]
 8000f6c:	607a      	str	r2, [r7, #4]
 8000f6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f70:	2300      	movs	r3, #0
 8000f72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f74:	f7ff ff42 	bl	8000dfc <__NVIC_GetPriorityGrouping>
 8000f78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f7a:	687a      	ldr	r2, [r7, #4]
 8000f7c:	68b9      	ldr	r1, [r7, #8]
 8000f7e:	6978      	ldr	r0, [r7, #20]
 8000f80:	f7ff ff90 	bl	8000ea4 <NVIC_EncodePriority>
 8000f84:	4602      	mov	r2, r0
 8000f86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f8a:	4611      	mov	r1, r2
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff ff5f 	bl	8000e50 <__NVIC_SetPriority>
}
 8000f92:	bf00      	nop
 8000f94:	3718      	adds	r7, #24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b082      	sub	sp, #8
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff ff35 	bl	8000e18 <__NVIC_EnableIRQ>
}
 8000fae:	bf00      	nop
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}

08000fb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b082      	sub	sp, #8
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f7ff ffa2 	bl	8000f08 <SysTick_Config>
 8000fc4:	4603      	mov	r3, r0
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d101      	bne.n	8000fe0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e014      	b.n	800100a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	791b      	ldrb	r3, [r3, #4]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d105      	bne.n	8000ff6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2200      	movs	r2, #0
 8000fee:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff fd1b 	bl	8000a2c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2202      	movs	r2, #2
 8000ffa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2201      	movs	r2, #1
 8001006:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
	...

08001014 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
 8001020:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d101      	bne.n	800102c <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8001028:	2301      	movs	r3, #1
 800102a:	e092      	b.n	8001152 <HAL_DAC_Start_DMA+0x13e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	795b      	ldrb	r3, [r3, #5]
 8001030:	2b01      	cmp	r3, #1
 8001032:	d101      	bne.n	8001038 <HAL_DAC_Start_DMA+0x24>
 8001034:	2302      	movs	r3, #2
 8001036:	e08c      	b.n	8001152 <HAL_DAC_Start_DMA+0x13e>
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	2201      	movs	r2, #1
 800103c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	2202      	movs	r2, #2
 8001042:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d129      	bne.n	800109e <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	4a43      	ldr	r2, [pc, #268]	; (800115c <HAL_DAC_Start_DMA+0x148>)
 8001050:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	4a42      	ldr	r2, [pc, #264]	; (8001160 <HAL_DAC_Start_DMA+0x14c>)
 8001058:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	4a41      	ldr	r2, [pc, #260]	; (8001164 <HAL_DAC_Start_DMA+0x150>)
 8001060:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001070:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001072:	6a3b      	ldr	r3, [r7, #32]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d003      	beq.n	8001080 <HAL_DAC_Start_DMA+0x6c>
 8001078:	6a3b      	ldr	r3, [r7, #32]
 800107a:	2b04      	cmp	r3, #4
 800107c:	d005      	beq.n	800108a <HAL_DAC_Start_DMA+0x76>
 800107e:	e009      	b.n	8001094 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	3308      	adds	r3, #8
 8001086:	613b      	str	r3, [r7, #16]
        break;
 8001088:	e033      	b.n	80010f2 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	330c      	adds	r3, #12
 8001090:	613b      	str	r3, [r7, #16]
        break;
 8001092:	e02e      	b.n	80010f2 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	3310      	adds	r3, #16
 800109a:	613b      	str	r3, [r7, #16]
        break;
 800109c:	e029      	b.n	80010f2 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	68db      	ldr	r3, [r3, #12]
 80010a2:	4a31      	ldr	r2, [pc, #196]	; (8001168 <HAL_DAC_Start_DMA+0x154>)
 80010a4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	68db      	ldr	r3, [r3, #12]
 80010aa:	4a30      	ldr	r2, [pc, #192]	; (800116c <HAL_DAC_Start_DMA+0x158>)
 80010ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	4a2f      	ldr	r2, [pc, #188]	; (8001170 <HAL_DAC_Start_DMA+0x15c>)
 80010b4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80010c4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80010c6:	6a3b      	ldr	r3, [r7, #32]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d003      	beq.n	80010d4 <HAL_DAC_Start_DMA+0xc0>
 80010cc:	6a3b      	ldr	r3, [r7, #32]
 80010ce:	2b04      	cmp	r3, #4
 80010d0:	d005      	beq.n	80010de <HAL_DAC_Start_DMA+0xca>
 80010d2:	e009      	b.n	80010e8 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	3314      	adds	r3, #20
 80010da:	613b      	str	r3, [r7, #16]
        break;
 80010dc:	e009      	b.n	80010f2 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	3318      	adds	r3, #24
 80010e4:	613b      	str	r3, [r7, #16]
        break;
 80010e6:	e004      	b.n	80010f2 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	331c      	adds	r3, #28
 80010ee:	613b      	str	r3, [r7, #16]
        break;
 80010f0:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d109      	bne.n	800110c <HAL_DAC_Start_DMA+0xf8>
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* DAC_CR_DMAUDRIE1 */

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	6898      	ldr	r0, [r3, #8]
 80010fc:	6879      	ldr	r1, [r7, #4]
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	f000 f9e5 	bl	80014d0 <HAL_DMA_Start_IT>
 8001106:	4603      	mov	r3, r0
 8001108:	75fb      	strb	r3, [r7, #23]
 800110a:	e008      	b.n	800111e <HAL_DAC_Start_DMA+0x10a>
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
#endif /* DAC_CR_DMAUDRIE2 */

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	68d8      	ldr	r0, [r3, #12]
 8001110:	6879      	ldr	r1, [r7, #4]
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	f000 f9db 	bl	80014d0 <HAL_DMA_Start_IT>
 800111a:	4603      	mov	r3, r0
 800111c:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	2200      	movs	r2, #0
 8001122:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001124:	7dfb      	ldrb	r3, [r7, #23]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d10c      	bne.n	8001144 <HAL_DAC_Start_DMA+0x130>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	6819      	ldr	r1, [r3, #0]
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	f003 0310 	and.w	r3, r3, #16
 8001136:	2201      	movs	r2, #1
 8001138:	409a      	lsls	r2, r3
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	430a      	orrs	r2, r1
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	e005      	b.n	8001150 <HAL_DAC_Start_DMA+0x13c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	691b      	ldr	r3, [r3, #16]
 8001148:	f043 0204 	orr.w	r2, r3, #4
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001150:	7dfb      	ldrb	r3, [r7, #23]
}
 8001152:	4618      	mov	r0, r3
 8001154:	3718      	adds	r7, #24
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	080012d5 	.word	0x080012d5
 8001160:	080012f7 	.word	0x080012f7
 8001164:	08001313 	.word	0x08001313
 8001168:	08001377 	.word	0x08001377
 800116c:	08001399 	.word	0x08001399
 8001170:	080013b5 	.word	0x080013b5

08001174 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d101      	bne.n	8001188 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8001184:	2301      	movs	r3, #1
 8001186:	e02e      	b.n	80011e6 <HAL_DAC_Stop_DMA+0x72>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	6819      	ldr	r1, [r3, #0]
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	f003 0310 	and.w	r3, r3, #16
 8001194:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001198:	fa02 f303 	lsl.w	r3, r2, r3
 800119c:	43da      	mvns	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	400a      	ands	r2, r1
 80011a4:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6819      	ldr	r1, [r3, #0]
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	f003 0310 	and.w	r3, r3, #16
 80011b2:	2201      	movs	r2, #1
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	43da      	mvns	r2, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	400a      	ands	r2, r1
 80011c0:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d105      	bne.n	80011d4 <HAL_DAC_Stop_DMA+0x60>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f000 f9df 	bl	8001590 <HAL_DMA_Abort>
 80011d2:	e004      	b.n	80011de <HAL_DAC_Stop_DMA+0x6a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	4618      	mov	r0, r3
 80011da:	f000 f9d9 	bl	8001590 <HAL_DMA_Abort>
#endif /* DAC_CR_DMAUDRIE2 */
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2201      	movs	r2, #1
 80011e2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80011ee:	b480      	push	{r7}
 80011f0:	b083      	sub	sp, #12
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80011f6:	bf00      	nop
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr

08001200 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001208:	bf00      	nop
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	bc80      	pop	{r7}
 8001210:	4770      	bx	lr

08001212 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001212:	b480      	push	{r7}
 8001214:	b083      	sub	sp, #12
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr

08001224 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001224:	b480      	push	{r7}
 8001226:	b089      	sub	sp, #36	; 0x24
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001230:	2300      	movs	r3, #0
 8001232:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d002      	beq.n	8001240 <HAL_DAC_ConfigChannel+0x1c>
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d101      	bne.n	8001244 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e042      	b.n	80012ca <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	795b      	ldrb	r3, [r3, #5]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d101      	bne.n	8001250 <HAL_DAC_ConfigChannel+0x2c>
 800124c:	2302      	movs	r3, #2
 800124e:	e03c      	b.n	80012ca <HAL_DAC_ConfigChannel+0xa6>
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2201      	movs	r2, #1
 8001254:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	2202      	movs	r2, #2
 800125a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f003 0310 	and.w	r3, r3, #16
 800126a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800126e:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8001272:	43db      	mvns	r3, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4013      	ands	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	4313      	orrs	r3, r2
 8001284:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	f003 0310 	and.w	r3, r3, #16
 800128c:	697a      	ldr	r2, [r7, #20]
 800128e:	fa02 f303 	lsl.w	r3, r2, r3
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4313      	orrs	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	69ba      	ldr	r2, [r7, #24]
 800129e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	6819      	ldr	r1, [r3, #0]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f003 0310 	and.w	r3, r3, #16
 80012ac:	22c0      	movs	r2, #192	; 0xc0
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	43da      	mvns	r2, r3
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	400a      	ands	r2, r1
 80012ba:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2201      	movs	r2, #1
 80012c0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2200      	movs	r2, #0
 80012c6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80012c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3724      	adds	r7, #36	; 0x24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr

080012d4 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80012e2:	68f8      	ldr	r0, [r7, #12]
 80012e4:	f7ff ff83 	bl	80011ee <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2201      	movs	r2, #1
 80012ec:	711a      	strb	r2, [r3, #4]
}
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b084      	sub	sp, #16
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001302:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001304:	68f8      	ldr	r0, [r7, #12]
 8001306:	f7ff ff7b 	bl	8001200 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800130a:	bf00      	nop
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}

08001312 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001312:	b580      	push	{r7, lr}
 8001314:	b084      	sub	sp, #16
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	691b      	ldr	r3, [r3, #16]
 8001324:	f043 0204 	orr.w	r2, r3, #4
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800132c:	68f8      	ldr	r0, [r7, #12]
 800132e:	f7ff ff70 	bl	8001212 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	2201      	movs	r2, #1
 8001336:	711a      	strb	r2, [r3, #4]
}
 8001338:	bf00      	nop
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001348:	bf00      	nop
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	bc80      	pop	{r7}
 8001350:	4770      	bx	lr

08001352 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001352:	b480      	push	{r7}
 8001354:	b083      	sub	sp, #12
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800135a:	bf00      	nop
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr

08001364 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800136c:	bf00      	nop
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr

08001376 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b084      	sub	sp, #16
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001382:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001384:	68f8      	ldr	r0, [r7, #12]
 8001386:	f7ff ffdb 	bl	8001340 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	2201      	movs	r2, #1
 800138e:	711a      	strb	r2, [r3, #4]
}
 8001390:	bf00      	nop
 8001392:	3710      	adds	r7, #16
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a4:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80013a6:	68f8      	ldr	r0, [r7, #12]
 80013a8:	f7ff ffd3 	bl	8001352 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80013ac:	bf00      	nop
 80013ae:	3710      	adds	r7, #16
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c0:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	691b      	ldr	r3, [r3, #16]
 80013c6:	f043 0204 	orr.w	r2, r3, #4
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80013ce:	68f8      	ldr	r0, [r7, #12]
 80013d0:	f7ff ffc8 	bl	8001364 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	2201      	movs	r2, #1
 80013d8:	711a      	strb	r2, [r3, #4]
}
 80013da:	bf00      	nop
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
	...

080013e4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e059      	b.n	80014ae <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	461a      	mov	r2, r3
 8001400:	4b2d      	ldr	r3, [pc, #180]	; (80014b8 <HAL_DMA_Init+0xd4>)
 8001402:	429a      	cmp	r2, r3
 8001404:	d80f      	bhi.n	8001426 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	461a      	mov	r2, r3
 800140c:	4b2b      	ldr	r3, [pc, #172]	; (80014bc <HAL_DMA_Init+0xd8>)
 800140e:	4413      	add	r3, r2
 8001410:	4a2b      	ldr	r2, [pc, #172]	; (80014c0 <HAL_DMA_Init+0xdc>)
 8001412:	fba2 2303 	umull	r2, r3, r2, r3
 8001416:	091b      	lsrs	r3, r3, #4
 8001418:	009a      	lsls	r2, r3, #2
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4a28      	ldr	r2, [pc, #160]	; (80014c4 <HAL_DMA_Init+0xe0>)
 8001422:	63da      	str	r2, [r3, #60]	; 0x3c
 8001424:	e00e      	b.n	8001444 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	461a      	mov	r2, r3
 800142c:	4b26      	ldr	r3, [pc, #152]	; (80014c8 <HAL_DMA_Init+0xe4>)
 800142e:	4413      	add	r3, r2
 8001430:	4a23      	ldr	r2, [pc, #140]	; (80014c0 <HAL_DMA_Init+0xdc>)
 8001432:	fba2 2303 	umull	r2, r3, r2, r3
 8001436:	091b      	lsrs	r3, r3, #4
 8001438:	009a      	lsls	r2, r3, #2
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a22      	ldr	r2, [pc, #136]	; (80014cc <HAL_DMA_Init+0xe8>)
 8001442:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2202      	movs	r2, #2
 8001448:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800145a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800145e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001468:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001474:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	695b      	ldr	r3, [r3, #20]
 800147a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001480:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	69db      	ldr	r3, [r3, #28]
 8001486:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	4313      	orrs	r3, r2
 800148c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2200      	movs	r2, #0
 800149a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2201      	movs	r2, #1
 80014a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3714      	adds	r7, #20
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr
 80014b8:	40020407 	.word	0x40020407
 80014bc:	bffdfff8 	.word	0xbffdfff8
 80014c0:	cccccccd 	.word	0xcccccccd
 80014c4:	40020000 	.word	0x40020000
 80014c8:	bffdfbf8 	.word	0xbffdfbf8
 80014cc:	40020400 	.word	0x40020400

080014d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	60b9      	str	r1, [r7, #8]
 80014da:	607a      	str	r2, [r7, #4]
 80014dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80014de:	2300      	movs	r3, #0
 80014e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d101      	bne.n	80014f0 <HAL_DMA_Start_IT+0x20>
 80014ec:	2302      	movs	r3, #2
 80014ee:	e04b      	b.n	8001588 <HAL_DMA_Start_IT+0xb8>
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	2201      	movs	r2, #1
 80014f4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	2b01      	cmp	r3, #1
 8001502:	d13a      	bne.n	800157a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2202      	movs	r2, #2
 8001508:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	2200      	movs	r2, #0
 8001510:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f022 0201 	bic.w	r2, r2, #1
 8001520:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	68b9      	ldr	r1, [r7, #8]
 8001528:	68f8      	ldr	r0, [r7, #12]
 800152a:	f000 faa9 	bl	8001a80 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001532:	2b00      	cmp	r3, #0
 8001534:	d008      	beq.n	8001548 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f042 020e 	orr.w	r2, r2, #14
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	e00f      	b.n	8001568 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f022 0204 	bic.w	r2, r2, #4
 8001556:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f042 020a 	orr.w	r2, r2, #10
 8001566:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f042 0201 	orr.w	r2, r2, #1
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	e005      	b.n	8001586 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	2200      	movs	r2, #0
 800157e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001582:	2302      	movs	r3, #2
 8001584:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001586:	7dfb      	ldrb	r3, [r7, #23]
}
 8001588:	4618      	mov	r0, r3
 800158a:	3718      	adds	r7, #24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001598:	2300      	movs	r3, #0
 800159a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d008      	beq.n	80015ba <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2204      	movs	r2, #4
 80015ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2200      	movs	r2, #0
 80015b2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e020      	b.n	80015fc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f022 020e 	bic.w	r2, r2, #14
 80015c8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f022 0201 	bic.w	r2, r2, #1
 80015d8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015e2:	2101      	movs	r1, #1
 80015e4:	fa01 f202 	lsl.w	r2, r1, r2
 80015e8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2201      	movs	r2, #1
 80015ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80015fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
	...

08001608 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001624:	2204      	movs	r2, #4
 8001626:	409a      	lsls	r2, r3
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	4013      	ands	r3, r2
 800162c:	2b00      	cmp	r3, #0
 800162e:	f000 80f1 	beq.w	8001814 <HAL_DMA_IRQHandler+0x20c>
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	f003 0304 	and.w	r3, r3, #4
 8001638:	2b00      	cmp	r3, #0
 800163a:	f000 80eb 	beq.w	8001814 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 0320 	and.w	r3, r3, #32
 8001648:	2b00      	cmp	r3, #0
 800164a:	d107      	bne.n	800165c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f022 0204 	bic.w	r2, r2, #4
 800165a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	461a      	mov	r2, r3
 8001662:	4b5f      	ldr	r3, [pc, #380]	; (80017e0 <HAL_DMA_IRQHandler+0x1d8>)
 8001664:	429a      	cmp	r2, r3
 8001666:	d958      	bls.n	800171a <HAL_DMA_IRQHandler+0x112>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a5d      	ldr	r2, [pc, #372]	; (80017e4 <HAL_DMA_IRQHandler+0x1dc>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d04f      	beq.n	8001712 <HAL_DMA_IRQHandler+0x10a>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a5c      	ldr	r2, [pc, #368]	; (80017e8 <HAL_DMA_IRQHandler+0x1e0>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d048      	beq.n	800170e <HAL_DMA_IRQHandler+0x106>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a5a      	ldr	r2, [pc, #360]	; (80017ec <HAL_DMA_IRQHandler+0x1e4>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d040      	beq.n	8001708 <HAL_DMA_IRQHandler+0x100>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a59      	ldr	r2, [pc, #356]	; (80017f0 <HAL_DMA_IRQHandler+0x1e8>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d038      	beq.n	8001702 <HAL_DMA_IRQHandler+0xfa>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a57      	ldr	r2, [pc, #348]	; (80017f4 <HAL_DMA_IRQHandler+0x1ec>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d030      	beq.n	80016fc <HAL_DMA_IRQHandler+0xf4>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a56      	ldr	r2, [pc, #344]	; (80017f8 <HAL_DMA_IRQHandler+0x1f0>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d028      	beq.n	80016f6 <HAL_DMA_IRQHandler+0xee>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a4d      	ldr	r2, [pc, #308]	; (80017e0 <HAL_DMA_IRQHandler+0x1d8>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d020      	beq.n	80016f0 <HAL_DMA_IRQHandler+0xe8>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a52      	ldr	r2, [pc, #328]	; (80017fc <HAL_DMA_IRQHandler+0x1f4>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d019      	beq.n	80016ec <HAL_DMA_IRQHandler+0xe4>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a50      	ldr	r2, [pc, #320]	; (8001800 <HAL_DMA_IRQHandler+0x1f8>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d012      	beq.n	80016e8 <HAL_DMA_IRQHandler+0xe0>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a4f      	ldr	r2, [pc, #316]	; (8001804 <HAL_DMA_IRQHandler+0x1fc>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d00a      	beq.n	80016e2 <HAL_DMA_IRQHandler+0xda>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a4d      	ldr	r2, [pc, #308]	; (8001808 <HAL_DMA_IRQHandler+0x200>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d102      	bne.n	80016dc <HAL_DMA_IRQHandler+0xd4>
 80016d6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80016da:	e01b      	b.n	8001714 <HAL_DMA_IRQHandler+0x10c>
 80016dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80016e0:	e018      	b.n	8001714 <HAL_DMA_IRQHandler+0x10c>
 80016e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016e6:	e015      	b.n	8001714 <HAL_DMA_IRQHandler+0x10c>
 80016e8:	2340      	movs	r3, #64	; 0x40
 80016ea:	e013      	b.n	8001714 <HAL_DMA_IRQHandler+0x10c>
 80016ec:	2304      	movs	r3, #4
 80016ee:	e011      	b.n	8001714 <HAL_DMA_IRQHandler+0x10c>
 80016f0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80016f4:	e00e      	b.n	8001714 <HAL_DMA_IRQHandler+0x10c>
 80016f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016fa:	e00b      	b.n	8001714 <HAL_DMA_IRQHandler+0x10c>
 80016fc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001700:	e008      	b.n	8001714 <HAL_DMA_IRQHandler+0x10c>
 8001702:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001706:	e005      	b.n	8001714 <HAL_DMA_IRQHandler+0x10c>
 8001708:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800170c:	e002      	b.n	8001714 <HAL_DMA_IRQHandler+0x10c>
 800170e:	2340      	movs	r3, #64	; 0x40
 8001710:	e000      	b.n	8001714 <HAL_DMA_IRQHandler+0x10c>
 8001712:	2304      	movs	r3, #4
 8001714:	4a3d      	ldr	r2, [pc, #244]	; (800180c <HAL_DMA_IRQHandler+0x204>)
 8001716:	6053      	str	r3, [r2, #4]
 8001718:	e057      	b.n	80017ca <HAL_DMA_IRQHandler+0x1c2>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a31      	ldr	r2, [pc, #196]	; (80017e4 <HAL_DMA_IRQHandler+0x1dc>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d04f      	beq.n	80017c4 <HAL_DMA_IRQHandler+0x1bc>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a2f      	ldr	r2, [pc, #188]	; (80017e8 <HAL_DMA_IRQHandler+0x1e0>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d048      	beq.n	80017c0 <HAL_DMA_IRQHandler+0x1b8>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a2e      	ldr	r2, [pc, #184]	; (80017ec <HAL_DMA_IRQHandler+0x1e4>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d040      	beq.n	80017ba <HAL_DMA_IRQHandler+0x1b2>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a2c      	ldr	r2, [pc, #176]	; (80017f0 <HAL_DMA_IRQHandler+0x1e8>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d038      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x1ac>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a2b      	ldr	r2, [pc, #172]	; (80017f4 <HAL_DMA_IRQHandler+0x1ec>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d030      	beq.n	80017ae <HAL_DMA_IRQHandler+0x1a6>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a29      	ldr	r2, [pc, #164]	; (80017f8 <HAL_DMA_IRQHandler+0x1f0>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d028      	beq.n	80017a8 <HAL_DMA_IRQHandler+0x1a0>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a21      	ldr	r2, [pc, #132]	; (80017e0 <HAL_DMA_IRQHandler+0x1d8>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d020      	beq.n	80017a2 <HAL_DMA_IRQHandler+0x19a>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a25      	ldr	r2, [pc, #148]	; (80017fc <HAL_DMA_IRQHandler+0x1f4>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d019      	beq.n	800179e <HAL_DMA_IRQHandler+0x196>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a24      	ldr	r2, [pc, #144]	; (8001800 <HAL_DMA_IRQHandler+0x1f8>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d012      	beq.n	800179a <HAL_DMA_IRQHandler+0x192>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a22      	ldr	r2, [pc, #136]	; (8001804 <HAL_DMA_IRQHandler+0x1fc>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d00a      	beq.n	8001794 <HAL_DMA_IRQHandler+0x18c>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a21      	ldr	r2, [pc, #132]	; (8001808 <HAL_DMA_IRQHandler+0x200>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d102      	bne.n	800178e <HAL_DMA_IRQHandler+0x186>
 8001788:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800178c:	e01b      	b.n	80017c6 <HAL_DMA_IRQHandler+0x1be>
 800178e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001792:	e018      	b.n	80017c6 <HAL_DMA_IRQHandler+0x1be>
 8001794:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001798:	e015      	b.n	80017c6 <HAL_DMA_IRQHandler+0x1be>
 800179a:	2340      	movs	r3, #64	; 0x40
 800179c:	e013      	b.n	80017c6 <HAL_DMA_IRQHandler+0x1be>
 800179e:	2304      	movs	r3, #4
 80017a0:	e011      	b.n	80017c6 <HAL_DMA_IRQHandler+0x1be>
 80017a2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80017a6:	e00e      	b.n	80017c6 <HAL_DMA_IRQHandler+0x1be>
 80017a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017ac:	e00b      	b.n	80017c6 <HAL_DMA_IRQHandler+0x1be>
 80017ae:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80017b2:	e008      	b.n	80017c6 <HAL_DMA_IRQHandler+0x1be>
 80017b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017b8:	e005      	b.n	80017c6 <HAL_DMA_IRQHandler+0x1be>
 80017ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017be:	e002      	b.n	80017c6 <HAL_DMA_IRQHandler+0x1be>
 80017c0:	2340      	movs	r3, #64	; 0x40
 80017c2:	e000      	b.n	80017c6 <HAL_DMA_IRQHandler+0x1be>
 80017c4:	2304      	movs	r3, #4
 80017c6:	4a12      	ldr	r2, [pc, #72]	; (8001810 <HAL_DMA_IRQHandler+0x208>)
 80017c8:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f000 8136 	beq.w	8001a40 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80017dc:	e130      	b.n	8001a40 <HAL_DMA_IRQHandler+0x438>
 80017de:	bf00      	nop
 80017e0:	40020080 	.word	0x40020080
 80017e4:	40020008 	.word	0x40020008
 80017e8:	4002001c 	.word	0x4002001c
 80017ec:	40020030 	.word	0x40020030
 80017f0:	40020044 	.word	0x40020044
 80017f4:	40020058 	.word	0x40020058
 80017f8:	4002006c 	.word	0x4002006c
 80017fc:	40020408 	.word	0x40020408
 8001800:	4002041c 	.word	0x4002041c
 8001804:	40020430 	.word	0x40020430
 8001808:	40020444 	.word	0x40020444
 800180c:	40020400 	.word	0x40020400
 8001810:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001818:	2202      	movs	r2, #2
 800181a:	409a      	lsls	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	4013      	ands	r3, r2
 8001820:	2b00      	cmp	r3, #0
 8001822:	f000 80dd 	beq.w	80019e0 <HAL_DMA_IRQHandler+0x3d8>
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	f003 0302 	and.w	r3, r3, #2
 800182c:	2b00      	cmp	r3, #0
 800182e:	f000 80d7 	beq.w	80019e0 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0320 	and.w	r3, r3, #32
 800183c:	2b00      	cmp	r3, #0
 800183e:	d10b      	bne.n	8001858 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f022 020a 	bic.w	r2, r2, #10
 800184e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2201      	movs	r2, #1
 8001854:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	461a      	mov	r2, r3
 800185e:	4b7b      	ldr	r3, [pc, #492]	; (8001a4c <HAL_DMA_IRQHandler+0x444>)
 8001860:	429a      	cmp	r2, r3
 8001862:	d958      	bls.n	8001916 <HAL_DMA_IRQHandler+0x30e>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a79      	ldr	r2, [pc, #484]	; (8001a50 <HAL_DMA_IRQHandler+0x448>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d04f      	beq.n	800190e <HAL_DMA_IRQHandler+0x306>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a78      	ldr	r2, [pc, #480]	; (8001a54 <HAL_DMA_IRQHandler+0x44c>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d048      	beq.n	800190a <HAL_DMA_IRQHandler+0x302>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a76      	ldr	r2, [pc, #472]	; (8001a58 <HAL_DMA_IRQHandler+0x450>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d040      	beq.n	8001904 <HAL_DMA_IRQHandler+0x2fc>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a75      	ldr	r2, [pc, #468]	; (8001a5c <HAL_DMA_IRQHandler+0x454>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d038      	beq.n	80018fe <HAL_DMA_IRQHandler+0x2f6>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a73      	ldr	r2, [pc, #460]	; (8001a60 <HAL_DMA_IRQHandler+0x458>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d030      	beq.n	80018f8 <HAL_DMA_IRQHandler+0x2f0>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a72      	ldr	r2, [pc, #456]	; (8001a64 <HAL_DMA_IRQHandler+0x45c>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d028      	beq.n	80018f2 <HAL_DMA_IRQHandler+0x2ea>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a69      	ldr	r2, [pc, #420]	; (8001a4c <HAL_DMA_IRQHandler+0x444>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d020      	beq.n	80018ec <HAL_DMA_IRQHandler+0x2e4>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a6e      	ldr	r2, [pc, #440]	; (8001a68 <HAL_DMA_IRQHandler+0x460>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d019      	beq.n	80018e8 <HAL_DMA_IRQHandler+0x2e0>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a6c      	ldr	r2, [pc, #432]	; (8001a6c <HAL_DMA_IRQHandler+0x464>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d012      	beq.n	80018e4 <HAL_DMA_IRQHandler+0x2dc>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a6b      	ldr	r2, [pc, #428]	; (8001a70 <HAL_DMA_IRQHandler+0x468>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d00a      	beq.n	80018de <HAL_DMA_IRQHandler+0x2d6>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a69      	ldr	r2, [pc, #420]	; (8001a74 <HAL_DMA_IRQHandler+0x46c>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d102      	bne.n	80018d8 <HAL_DMA_IRQHandler+0x2d0>
 80018d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018d6:	e01b      	b.n	8001910 <HAL_DMA_IRQHandler+0x308>
 80018d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018dc:	e018      	b.n	8001910 <HAL_DMA_IRQHandler+0x308>
 80018de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018e2:	e015      	b.n	8001910 <HAL_DMA_IRQHandler+0x308>
 80018e4:	2320      	movs	r3, #32
 80018e6:	e013      	b.n	8001910 <HAL_DMA_IRQHandler+0x308>
 80018e8:	2302      	movs	r3, #2
 80018ea:	e011      	b.n	8001910 <HAL_DMA_IRQHandler+0x308>
 80018ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018f0:	e00e      	b.n	8001910 <HAL_DMA_IRQHandler+0x308>
 80018f2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80018f6:	e00b      	b.n	8001910 <HAL_DMA_IRQHandler+0x308>
 80018f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018fc:	e008      	b.n	8001910 <HAL_DMA_IRQHandler+0x308>
 80018fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001902:	e005      	b.n	8001910 <HAL_DMA_IRQHandler+0x308>
 8001904:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001908:	e002      	b.n	8001910 <HAL_DMA_IRQHandler+0x308>
 800190a:	2320      	movs	r3, #32
 800190c:	e000      	b.n	8001910 <HAL_DMA_IRQHandler+0x308>
 800190e:	2302      	movs	r3, #2
 8001910:	4a59      	ldr	r2, [pc, #356]	; (8001a78 <HAL_DMA_IRQHandler+0x470>)
 8001912:	6053      	str	r3, [r2, #4]
 8001914:	e057      	b.n	80019c6 <HAL_DMA_IRQHandler+0x3be>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a4d      	ldr	r2, [pc, #308]	; (8001a50 <HAL_DMA_IRQHandler+0x448>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d04f      	beq.n	80019c0 <HAL_DMA_IRQHandler+0x3b8>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a4b      	ldr	r2, [pc, #300]	; (8001a54 <HAL_DMA_IRQHandler+0x44c>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d048      	beq.n	80019bc <HAL_DMA_IRQHandler+0x3b4>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a4a      	ldr	r2, [pc, #296]	; (8001a58 <HAL_DMA_IRQHandler+0x450>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d040      	beq.n	80019b6 <HAL_DMA_IRQHandler+0x3ae>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a48      	ldr	r2, [pc, #288]	; (8001a5c <HAL_DMA_IRQHandler+0x454>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d038      	beq.n	80019b0 <HAL_DMA_IRQHandler+0x3a8>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a47      	ldr	r2, [pc, #284]	; (8001a60 <HAL_DMA_IRQHandler+0x458>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d030      	beq.n	80019aa <HAL_DMA_IRQHandler+0x3a2>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a45      	ldr	r2, [pc, #276]	; (8001a64 <HAL_DMA_IRQHandler+0x45c>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d028      	beq.n	80019a4 <HAL_DMA_IRQHandler+0x39c>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a3d      	ldr	r2, [pc, #244]	; (8001a4c <HAL_DMA_IRQHandler+0x444>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d020      	beq.n	800199e <HAL_DMA_IRQHandler+0x396>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a41      	ldr	r2, [pc, #260]	; (8001a68 <HAL_DMA_IRQHandler+0x460>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d019      	beq.n	800199a <HAL_DMA_IRQHandler+0x392>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a40      	ldr	r2, [pc, #256]	; (8001a6c <HAL_DMA_IRQHandler+0x464>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d012      	beq.n	8001996 <HAL_DMA_IRQHandler+0x38e>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a3e      	ldr	r2, [pc, #248]	; (8001a70 <HAL_DMA_IRQHandler+0x468>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d00a      	beq.n	8001990 <HAL_DMA_IRQHandler+0x388>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a3d      	ldr	r2, [pc, #244]	; (8001a74 <HAL_DMA_IRQHandler+0x46c>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d102      	bne.n	800198a <HAL_DMA_IRQHandler+0x382>
 8001984:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001988:	e01b      	b.n	80019c2 <HAL_DMA_IRQHandler+0x3ba>
 800198a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800198e:	e018      	b.n	80019c2 <HAL_DMA_IRQHandler+0x3ba>
 8001990:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001994:	e015      	b.n	80019c2 <HAL_DMA_IRQHandler+0x3ba>
 8001996:	2320      	movs	r3, #32
 8001998:	e013      	b.n	80019c2 <HAL_DMA_IRQHandler+0x3ba>
 800199a:	2302      	movs	r3, #2
 800199c:	e011      	b.n	80019c2 <HAL_DMA_IRQHandler+0x3ba>
 800199e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019a2:	e00e      	b.n	80019c2 <HAL_DMA_IRQHandler+0x3ba>
 80019a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80019a8:	e00b      	b.n	80019c2 <HAL_DMA_IRQHandler+0x3ba>
 80019aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019ae:	e008      	b.n	80019c2 <HAL_DMA_IRQHandler+0x3ba>
 80019b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019b4:	e005      	b.n	80019c2 <HAL_DMA_IRQHandler+0x3ba>
 80019b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019ba:	e002      	b.n	80019c2 <HAL_DMA_IRQHandler+0x3ba>
 80019bc:	2320      	movs	r3, #32
 80019be:	e000      	b.n	80019c2 <HAL_DMA_IRQHandler+0x3ba>
 80019c0:	2302      	movs	r3, #2
 80019c2:	4a2e      	ldr	r2, [pc, #184]	; (8001a7c <HAL_DMA_IRQHandler+0x474>)
 80019c4:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d034      	beq.n	8001a40 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80019de:	e02f      	b.n	8001a40 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e4:	2208      	movs	r2, #8
 80019e6:	409a      	lsls	r2, r3
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	4013      	ands	r3, r2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d028      	beq.n	8001a42 <HAL_DMA_IRQHandler+0x43a>
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	f003 0308 	and.w	r3, r3, #8
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d023      	beq.n	8001a42 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f022 020e 	bic.w	r2, r2, #14
 8001a08:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a12:	2101      	movs	r1, #1
 8001a14:	fa01 f202 	lsl.w	r2, r1, r2
 8001a18:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d004      	beq.n	8001a42 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	4798      	blx	r3
    }
  }
  return;
 8001a40:	bf00      	nop
 8001a42:	bf00      	nop
}
 8001a44:	3710      	adds	r7, #16
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40020080 	.word	0x40020080
 8001a50:	40020008 	.word	0x40020008
 8001a54:	4002001c 	.word	0x4002001c
 8001a58:	40020030 	.word	0x40020030
 8001a5c:	40020044 	.word	0x40020044
 8001a60:	40020058 	.word	0x40020058
 8001a64:	4002006c 	.word	0x4002006c
 8001a68:	40020408 	.word	0x40020408
 8001a6c:	4002041c 	.word	0x4002041c
 8001a70:	40020430 	.word	0x40020430
 8001a74:	40020444 	.word	0x40020444
 8001a78:	40020400 	.word	0x40020400
 8001a7c:	40020000 	.word	0x40020000

08001a80 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
 8001a8c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a96:	2101      	movs	r1, #1
 8001a98:	fa01 f202 	lsl.w	r2, r1, r2
 8001a9c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	683a      	ldr	r2, [r7, #0]
 8001aa4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	2b10      	cmp	r3, #16
 8001aac:	d108      	bne.n	8001ac0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	68ba      	ldr	r2, [r7, #8]
 8001abc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001abe:	e007      	b.n	8001ad0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	68ba      	ldr	r2, [r7, #8]
 8001ac6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	687a      	ldr	r2, [r7, #4]
 8001ace:	60da      	str	r2, [r3, #12]
}
 8001ad0:	bf00      	nop
 8001ad2:	3714      	adds	r7, #20
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bc80      	pop	{r7}
 8001ad8:	4770      	bx	lr
	...

08001adc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b08b      	sub	sp, #44	; 0x2c
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aea:	2300      	movs	r3, #0
 8001aec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aee:	e179      	b.n	8001de4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001af0:	2201      	movs	r2, #1
 8001af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	69fa      	ldr	r2, [r7, #28]
 8001b00:	4013      	ands	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	f040 8168 	bne.w	8001dde <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	4a96      	ldr	r2, [pc, #600]	; (8001d6c <HAL_GPIO_Init+0x290>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d05e      	beq.n	8001bd6 <HAL_GPIO_Init+0xfa>
 8001b18:	4a94      	ldr	r2, [pc, #592]	; (8001d6c <HAL_GPIO_Init+0x290>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d875      	bhi.n	8001c0a <HAL_GPIO_Init+0x12e>
 8001b1e:	4a94      	ldr	r2, [pc, #592]	; (8001d70 <HAL_GPIO_Init+0x294>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d058      	beq.n	8001bd6 <HAL_GPIO_Init+0xfa>
 8001b24:	4a92      	ldr	r2, [pc, #584]	; (8001d70 <HAL_GPIO_Init+0x294>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d86f      	bhi.n	8001c0a <HAL_GPIO_Init+0x12e>
 8001b2a:	4a92      	ldr	r2, [pc, #584]	; (8001d74 <HAL_GPIO_Init+0x298>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d052      	beq.n	8001bd6 <HAL_GPIO_Init+0xfa>
 8001b30:	4a90      	ldr	r2, [pc, #576]	; (8001d74 <HAL_GPIO_Init+0x298>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d869      	bhi.n	8001c0a <HAL_GPIO_Init+0x12e>
 8001b36:	4a90      	ldr	r2, [pc, #576]	; (8001d78 <HAL_GPIO_Init+0x29c>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d04c      	beq.n	8001bd6 <HAL_GPIO_Init+0xfa>
 8001b3c:	4a8e      	ldr	r2, [pc, #568]	; (8001d78 <HAL_GPIO_Init+0x29c>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d863      	bhi.n	8001c0a <HAL_GPIO_Init+0x12e>
 8001b42:	4a8e      	ldr	r2, [pc, #568]	; (8001d7c <HAL_GPIO_Init+0x2a0>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d046      	beq.n	8001bd6 <HAL_GPIO_Init+0xfa>
 8001b48:	4a8c      	ldr	r2, [pc, #560]	; (8001d7c <HAL_GPIO_Init+0x2a0>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d85d      	bhi.n	8001c0a <HAL_GPIO_Init+0x12e>
 8001b4e:	2b12      	cmp	r3, #18
 8001b50:	d82a      	bhi.n	8001ba8 <HAL_GPIO_Init+0xcc>
 8001b52:	2b12      	cmp	r3, #18
 8001b54:	d859      	bhi.n	8001c0a <HAL_GPIO_Init+0x12e>
 8001b56:	a201      	add	r2, pc, #4	; (adr r2, 8001b5c <HAL_GPIO_Init+0x80>)
 8001b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b5c:	08001bd7 	.word	0x08001bd7
 8001b60:	08001bb1 	.word	0x08001bb1
 8001b64:	08001bc3 	.word	0x08001bc3
 8001b68:	08001c05 	.word	0x08001c05
 8001b6c:	08001c0b 	.word	0x08001c0b
 8001b70:	08001c0b 	.word	0x08001c0b
 8001b74:	08001c0b 	.word	0x08001c0b
 8001b78:	08001c0b 	.word	0x08001c0b
 8001b7c:	08001c0b 	.word	0x08001c0b
 8001b80:	08001c0b 	.word	0x08001c0b
 8001b84:	08001c0b 	.word	0x08001c0b
 8001b88:	08001c0b 	.word	0x08001c0b
 8001b8c:	08001c0b 	.word	0x08001c0b
 8001b90:	08001c0b 	.word	0x08001c0b
 8001b94:	08001c0b 	.word	0x08001c0b
 8001b98:	08001c0b 	.word	0x08001c0b
 8001b9c:	08001c0b 	.word	0x08001c0b
 8001ba0:	08001bb9 	.word	0x08001bb9
 8001ba4:	08001bcd 	.word	0x08001bcd
 8001ba8:	4a75      	ldr	r2, [pc, #468]	; (8001d80 <HAL_GPIO_Init+0x2a4>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d013      	beq.n	8001bd6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bae:	e02c      	b.n	8001c0a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	623b      	str	r3, [r7, #32]
          break;
 8001bb6:	e029      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	623b      	str	r3, [r7, #32]
          break;
 8001bc0:	e024      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	3308      	adds	r3, #8
 8001bc8:	623b      	str	r3, [r7, #32]
          break;
 8001bca:	e01f      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	330c      	adds	r3, #12
 8001bd2:	623b      	str	r3, [r7, #32]
          break;
 8001bd4:	e01a      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d102      	bne.n	8001be4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bde:	2304      	movs	r3, #4
 8001be0:	623b      	str	r3, [r7, #32]
          break;
 8001be2:	e013      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d105      	bne.n	8001bf8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bec:	2308      	movs	r3, #8
 8001bee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	69fa      	ldr	r2, [r7, #28]
 8001bf4:	611a      	str	r2, [r3, #16]
          break;
 8001bf6:	e009      	b.n	8001c0c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bf8:	2308      	movs	r3, #8
 8001bfa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	69fa      	ldr	r2, [r7, #28]
 8001c00:	615a      	str	r2, [r3, #20]
          break;
 8001c02:	e003      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c04:	2300      	movs	r3, #0
 8001c06:	623b      	str	r3, [r7, #32]
          break;
 8001c08:	e000      	b.n	8001c0c <HAL_GPIO_Init+0x130>
          break;
 8001c0a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c0c:	69bb      	ldr	r3, [r7, #24]
 8001c0e:	2bff      	cmp	r3, #255	; 0xff
 8001c10:	d801      	bhi.n	8001c16 <HAL_GPIO_Init+0x13a>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	e001      	b.n	8001c1a <HAL_GPIO_Init+0x13e>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	3304      	adds	r3, #4
 8001c1a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	2bff      	cmp	r3, #255	; 0xff
 8001c20:	d802      	bhi.n	8001c28 <HAL_GPIO_Init+0x14c>
 8001c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	e002      	b.n	8001c2e <HAL_GPIO_Init+0x152>
 8001c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2a:	3b08      	subs	r3, #8
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	210f      	movs	r1, #15
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	401a      	ands	r2, r3
 8001c40:	6a39      	ldr	r1, [r7, #32]
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	fa01 f303 	lsl.w	r3, r1, r3
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	f000 80c1 	beq.w	8001dde <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c5c:	4b49      	ldr	r3, [pc, #292]	; (8001d84 <HAL_GPIO_Init+0x2a8>)
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	4a48      	ldr	r2, [pc, #288]	; (8001d84 <HAL_GPIO_Init+0x2a8>)
 8001c62:	f043 0301 	orr.w	r3, r3, #1
 8001c66:	6193      	str	r3, [r2, #24]
 8001c68:	4b46      	ldr	r3, [pc, #280]	; (8001d84 <HAL_GPIO_Init+0x2a8>)
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	f003 0301 	and.w	r3, r3, #1
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c74:	4a44      	ldr	r2, [pc, #272]	; (8001d88 <HAL_GPIO_Init+0x2ac>)
 8001c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c78:	089b      	lsrs	r3, r3, #2
 8001c7a:	3302      	adds	r3, #2
 8001c7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c80:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c84:	f003 0303 	and.w	r3, r3, #3
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	220f      	movs	r2, #15
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	4013      	ands	r3, r2
 8001c96:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a3c      	ldr	r2, [pc, #240]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d01f      	beq.n	8001ce0 <HAL_GPIO_Init+0x204>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4a3b      	ldr	r2, [pc, #236]	; (8001d90 <HAL_GPIO_Init+0x2b4>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d019      	beq.n	8001cdc <HAL_GPIO_Init+0x200>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a3a      	ldr	r2, [pc, #232]	; (8001d94 <HAL_GPIO_Init+0x2b8>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d013      	beq.n	8001cd8 <HAL_GPIO_Init+0x1fc>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a39      	ldr	r2, [pc, #228]	; (8001d98 <HAL_GPIO_Init+0x2bc>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d00d      	beq.n	8001cd4 <HAL_GPIO_Init+0x1f8>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a38      	ldr	r2, [pc, #224]	; (8001d9c <HAL_GPIO_Init+0x2c0>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d007      	beq.n	8001cd0 <HAL_GPIO_Init+0x1f4>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a37      	ldr	r2, [pc, #220]	; (8001da0 <HAL_GPIO_Init+0x2c4>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d101      	bne.n	8001ccc <HAL_GPIO_Init+0x1f0>
 8001cc8:	2305      	movs	r3, #5
 8001cca:	e00a      	b.n	8001ce2 <HAL_GPIO_Init+0x206>
 8001ccc:	2306      	movs	r3, #6
 8001cce:	e008      	b.n	8001ce2 <HAL_GPIO_Init+0x206>
 8001cd0:	2304      	movs	r3, #4
 8001cd2:	e006      	b.n	8001ce2 <HAL_GPIO_Init+0x206>
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e004      	b.n	8001ce2 <HAL_GPIO_Init+0x206>
 8001cd8:	2302      	movs	r3, #2
 8001cda:	e002      	b.n	8001ce2 <HAL_GPIO_Init+0x206>
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e000      	b.n	8001ce2 <HAL_GPIO_Init+0x206>
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ce4:	f002 0203 	and.w	r2, r2, #3
 8001ce8:	0092      	lsls	r2, r2, #2
 8001cea:	4093      	lsls	r3, r2
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cf2:	4925      	ldr	r1, [pc, #148]	; (8001d88 <HAL_GPIO_Init+0x2ac>)
 8001cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf6:	089b      	lsrs	r3, r3, #2
 8001cf8:	3302      	adds	r3, #2
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d006      	beq.n	8001d1a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d0c:	4b25      	ldr	r3, [pc, #148]	; (8001da4 <HAL_GPIO_Init+0x2c8>)
 8001d0e:	689a      	ldr	r2, [r3, #8]
 8001d10:	4924      	ldr	r1, [pc, #144]	; (8001da4 <HAL_GPIO_Init+0x2c8>)
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	608b      	str	r3, [r1, #8]
 8001d18:	e006      	b.n	8001d28 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d1a:	4b22      	ldr	r3, [pc, #136]	; (8001da4 <HAL_GPIO_Init+0x2c8>)
 8001d1c:	689a      	ldr	r2, [r3, #8]
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	43db      	mvns	r3, r3
 8001d22:	4920      	ldr	r1, [pc, #128]	; (8001da4 <HAL_GPIO_Init+0x2c8>)
 8001d24:	4013      	ands	r3, r2
 8001d26:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d006      	beq.n	8001d42 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d34:	4b1b      	ldr	r3, [pc, #108]	; (8001da4 <HAL_GPIO_Init+0x2c8>)
 8001d36:	68da      	ldr	r2, [r3, #12]
 8001d38:	491a      	ldr	r1, [pc, #104]	; (8001da4 <HAL_GPIO_Init+0x2c8>)
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	60cb      	str	r3, [r1, #12]
 8001d40:	e006      	b.n	8001d50 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d42:	4b18      	ldr	r3, [pc, #96]	; (8001da4 <HAL_GPIO_Init+0x2c8>)
 8001d44:	68da      	ldr	r2, [r3, #12]
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	4916      	ldr	r1, [pc, #88]	; (8001da4 <HAL_GPIO_Init+0x2c8>)
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d025      	beq.n	8001da8 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d5c:	4b11      	ldr	r3, [pc, #68]	; (8001da4 <HAL_GPIO_Init+0x2c8>)
 8001d5e:	685a      	ldr	r2, [r3, #4]
 8001d60:	4910      	ldr	r1, [pc, #64]	; (8001da4 <HAL_GPIO_Init+0x2c8>)
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	604b      	str	r3, [r1, #4]
 8001d68:	e025      	b.n	8001db6 <HAL_GPIO_Init+0x2da>
 8001d6a:	bf00      	nop
 8001d6c:	10320000 	.word	0x10320000
 8001d70:	10310000 	.word	0x10310000
 8001d74:	10220000 	.word	0x10220000
 8001d78:	10210000 	.word	0x10210000
 8001d7c:	10120000 	.word	0x10120000
 8001d80:	10110000 	.word	0x10110000
 8001d84:	40021000 	.word	0x40021000
 8001d88:	40010000 	.word	0x40010000
 8001d8c:	40010800 	.word	0x40010800
 8001d90:	40010c00 	.word	0x40010c00
 8001d94:	40011000 	.word	0x40011000
 8001d98:	40011400 	.word	0x40011400
 8001d9c:	40011800 	.word	0x40011800
 8001da0:	40011c00 	.word	0x40011c00
 8001da4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001da8:	4b15      	ldr	r3, [pc, #84]	; (8001e00 <HAL_GPIO_Init+0x324>)
 8001daa:	685a      	ldr	r2, [r3, #4]
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	43db      	mvns	r3, r3
 8001db0:	4913      	ldr	r1, [pc, #76]	; (8001e00 <HAL_GPIO_Init+0x324>)
 8001db2:	4013      	ands	r3, r2
 8001db4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d006      	beq.n	8001dd0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001dc2:	4b0f      	ldr	r3, [pc, #60]	; (8001e00 <HAL_GPIO_Init+0x324>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	490e      	ldr	r1, [pc, #56]	; (8001e00 <HAL_GPIO_Init+0x324>)
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	600b      	str	r3, [r1, #0]
 8001dce:	e006      	b.n	8001dde <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001dd0:	4b0b      	ldr	r3, [pc, #44]	; (8001e00 <HAL_GPIO_Init+0x324>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	4909      	ldr	r1, [pc, #36]	; (8001e00 <HAL_GPIO_Init+0x324>)
 8001dda:	4013      	ands	r3, r2
 8001ddc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de0:	3301      	adds	r3, #1
 8001de2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dea:	fa22 f303 	lsr.w	r3, r2, r3
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f47f ae7e 	bne.w	8001af0 <HAL_GPIO_Init+0x14>
  }
}
 8001df4:	bf00      	nop
 8001df6:	bf00      	nop
 8001df8:	372c      	adds	r7, #44	; 0x2c
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr
 8001e00:	40010400 	.word	0x40010400

08001e04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689a      	ldr	r2, [r3, #8]
 8001e14:	887b      	ldrh	r3, [r7, #2]
 8001e16:	4013      	ands	r3, r2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d002      	beq.n	8001e22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	73fb      	strb	r3, [r7, #15]
 8001e20:	e001      	b.n	8001e26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e22:	2300      	movs	r3, #0
 8001e24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3714      	adds	r7, #20
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bc80      	pop	{r7}
 8001e30:	4770      	bx	lr

08001e32 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e32:	b480      	push	{r7}
 8001e34:	b083      	sub	sp, #12
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	807b      	strh	r3, [r7, #2]
 8001e3e:	4613      	mov	r3, r2
 8001e40:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e42:	787b      	ldrb	r3, [r7, #1]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d003      	beq.n	8001e50 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e48:	887a      	ldrh	r2, [r7, #2]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e4e:	e003      	b.n	8001e58 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e50:	887b      	ldrh	r3, [r7, #2]
 8001e52:	041a      	lsls	r2, r3, #16
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	611a      	str	r2, [r3, #16]
}
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bc80      	pop	{r7}
 8001e60:	4770      	bx	lr
	...

08001e64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d101      	bne.n	8001e76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e272      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f000 8087 	beq.w	8001f92 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e84:	4b92      	ldr	r3, [pc, #584]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f003 030c 	and.w	r3, r3, #12
 8001e8c:	2b04      	cmp	r3, #4
 8001e8e:	d00c      	beq.n	8001eaa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e90:	4b8f      	ldr	r3, [pc, #572]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f003 030c 	and.w	r3, r3, #12
 8001e98:	2b08      	cmp	r3, #8
 8001e9a:	d112      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x5e>
 8001e9c:	4b8c      	ldr	r3, [pc, #560]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ea4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ea8:	d10b      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eaa:	4b89      	ldr	r3, [pc, #548]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d06c      	beq.n	8001f90 <HAL_RCC_OscConfig+0x12c>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d168      	bne.n	8001f90 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e24c      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eca:	d106      	bne.n	8001eda <HAL_RCC_OscConfig+0x76>
 8001ecc:	4b80      	ldr	r3, [pc, #512]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a7f      	ldr	r2, [pc, #508]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001ed2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ed6:	6013      	str	r3, [r2, #0]
 8001ed8:	e02e      	b.n	8001f38 <HAL_RCC_OscConfig+0xd4>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d10c      	bne.n	8001efc <HAL_RCC_OscConfig+0x98>
 8001ee2:	4b7b      	ldr	r3, [pc, #492]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a7a      	ldr	r2, [pc, #488]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eec:	6013      	str	r3, [r2, #0]
 8001eee:	4b78      	ldr	r3, [pc, #480]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a77      	ldr	r2, [pc, #476]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ef8:	6013      	str	r3, [r2, #0]
 8001efa:	e01d      	b.n	8001f38 <HAL_RCC_OscConfig+0xd4>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f04:	d10c      	bne.n	8001f20 <HAL_RCC_OscConfig+0xbc>
 8001f06:	4b72      	ldr	r3, [pc, #456]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a71      	ldr	r2, [pc, #452]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001f0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f10:	6013      	str	r3, [r2, #0]
 8001f12:	4b6f      	ldr	r3, [pc, #444]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a6e      	ldr	r2, [pc, #440]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001f18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	e00b      	b.n	8001f38 <HAL_RCC_OscConfig+0xd4>
 8001f20:	4b6b      	ldr	r3, [pc, #428]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a6a      	ldr	r2, [pc, #424]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001f26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f2a:	6013      	str	r3, [r2, #0]
 8001f2c:	4b68      	ldr	r3, [pc, #416]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a67      	ldr	r2, [pc, #412]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001f32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f36:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d013      	beq.n	8001f68 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f40:	f7fe ff0a 	bl	8000d58 <HAL_GetTick>
 8001f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f46:	e008      	b.n	8001f5a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f48:	f7fe ff06 	bl	8000d58 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b64      	cmp	r3, #100	; 0x64
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e200      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f5a:	4b5d      	ldr	r3, [pc, #372]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d0f0      	beq.n	8001f48 <HAL_RCC_OscConfig+0xe4>
 8001f66:	e014      	b.n	8001f92 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f68:	f7fe fef6 	bl	8000d58 <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f6e:	e008      	b.n	8001f82 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f70:	f7fe fef2 	bl	8000d58 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b64      	cmp	r3, #100	; 0x64
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e1ec      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f82:	4b53      	ldr	r3, [pc, #332]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1f0      	bne.n	8001f70 <HAL_RCC_OscConfig+0x10c>
 8001f8e:	e000      	b.n	8001f92 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d063      	beq.n	8002066 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f9e:	4b4c      	ldr	r3, [pc, #304]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f003 030c 	and.w	r3, r3, #12
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d00b      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001faa:	4b49      	ldr	r3, [pc, #292]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f003 030c 	and.w	r3, r3, #12
 8001fb2:	2b08      	cmp	r3, #8
 8001fb4:	d11c      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x18c>
 8001fb6:	4b46      	ldr	r3, [pc, #280]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d116      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fc2:	4b43      	ldr	r3, [pc, #268]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d005      	beq.n	8001fda <HAL_RCC_OscConfig+0x176>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d001      	beq.n	8001fda <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e1c0      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fda:	4b3d      	ldr	r3, [pc, #244]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	4939      	ldr	r1, [pc, #228]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fee:	e03a      	b.n	8002066 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	691b      	ldr	r3, [r3, #16]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d020      	beq.n	800203a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ff8:	4b36      	ldr	r3, [pc, #216]	; (80020d4 <HAL_RCC_OscConfig+0x270>)
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffe:	f7fe feab 	bl	8000d58 <HAL_GetTick>
 8002002:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002004:	e008      	b.n	8002018 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002006:	f7fe fea7 	bl	8000d58 <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	2b02      	cmp	r3, #2
 8002012:	d901      	bls.n	8002018 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002014:	2303      	movs	r3, #3
 8002016:	e1a1      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002018:	4b2d      	ldr	r3, [pc, #180]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d0f0      	beq.n	8002006 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002024:	4b2a      	ldr	r3, [pc, #168]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	695b      	ldr	r3, [r3, #20]
 8002030:	00db      	lsls	r3, r3, #3
 8002032:	4927      	ldr	r1, [pc, #156]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 8002034:	4313      	orrs	r3, r2
 8002036:	600b      	str	r3, [r1, #0]
 8002038:	e015      	b.n	8002066 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800203a:	4b26      	ldr	r3, [pc, #152]	; (80020d4 <HAL_RCC_OscConfig+0x270>)
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002040:	f7fe fe8a 	bl	8000d58 <HAL_GetTick>
 8002044:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002046:	e008      	b.n	800205a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002048:	f7fe fe86 	bl	8000d58 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e180      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800205a:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b00      	cmp	r3, #0
 8002064:	d1f0      	bne.n	8002048 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0308 	and.w	r3, r3, #8
 800206e:	2b00      	cmp	r3, #0
 8002070:	d03a      	beq.n	80020e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	699b      	ldr	r3, [r3, #24]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d019      	beq.n	80020ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800207a:	4b17      	ldr	r3, [pc, #92]	; (80020d8 <HAL_RCC_OscConfig+0x274>)
 800207c:	2201      	movs	r2, #1
 800207e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002080:	f7fe fe6a 	bl	8000d58 <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002086:	e008      	b.n	800209a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002088:	f7fe fe66 	bl	8000d58 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b02      	cmp	r3, #2
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e160      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800209a:	4b0d      	ldr	r3, [pc, #52]	; (80020d0 <HAL_RCC_OscConfig+0x26c>)
 800209c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800209e:	f003 0302 	and.w	r3, r3, #2
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d0f0      	beq.n	8002088 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020a6:	2001      	movs	r0, #1
 80020a8:	f000 fa9e 	bl	80025e8 <RCC_Delay>
 80020ac:	e01c      	b.n	80020e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020ae:	4b0a      	ldr	r3, [pc, #40]	; (80020d8 <HAL_RCC_OscConfig+0x274>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020b4:	f7fe fe50 	bl	8000d58 <HAL_GetTick>
 80020b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020ba:	e00f      	b.n	80020dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020bc:	f7fe fe4c 	bl	8000d58 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d908      	bls.n	80020dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e146      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
 80020ce:	bf00      	nop
 80020d0:	40021000 	.word	0x40021000
 80020d4:	42420000 	.word	0x42420000
 80020d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020dc:	4b92      	ldr	r3, [pc, #584]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80020de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1e9      	bne.n	80020bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0304 	and.w	r3, r3, #4
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f000 80a6 	beq.w	8002242 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020f6:	2300      	movs	r3, #0
 80020f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020fa:	4b8b      	ldr	r3, [pc, #556]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d10d      	bne.n	8002122 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002106:	4b88      	ldr	r3, [pc, #544]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 8002108:	69db      	ldr	r3, [r3, #28]
 800210a:	4a87      	ldr	r2, [pc, #540]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 800210c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002110:	61d3      	str	r3, [r2, #28]
 8002112:	4b85      	ldr	r3, [pc, #532]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800211a:	60bb      	str	r3, [r7, #8]
 800211c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800211e:	2301      	movs	r3, #1
 8002120:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002122:	4b82      	ldr	r3, [pc, #520]	; (800232c <HAL_RCC_OscConfig+0x4c8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800212a:	2b00      	cmp	r3, #0
 800212c:	d118      	bne.n	8002160 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800212e:	4b7f      	ldr	r3, [pc, #508]	; (800232c <HAL_RCC_OscConfig+0x4c8>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a7e      	ldr	r2, [pc, #504]	; (800232c <HAL_RCC_OscConfig+0x4c8>)
 8002134:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002138:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800213a:	f7fe fe0d 	bl	8000d58 <HAL_GetTick>
 800213e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002140:	e008      	b.n	8002154 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002142:	f7fe fe09 	bl	8000d58 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b64      	cmp	r3, #100	; 0x64
 800214e:	d901      	bls.n	8002154 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e103      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002154:	4b75      	ldr	r3, [pc, #468]	; (800232c <HAL_RCC_OscConfig+0x4c8>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800215c:	2b00      	cmp	r3, #0
 800215e:	d0f0      	beq.n	8002142 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d106      	bne.n	8002176 <HAL_RCC_OscConfig+0x312>
 8002168:	4b6f      	ldr	r3, [pc, #444]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 800216a:	6a1b      	ldr	r3, [r3, #32]
 800216c:	4a6e      	ldr	r2, [pc, #440]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 800216e:	f043 0301 	orr.w	r3, r3, #1
 8002172:	6213      	str	r3, [r2, #32]
 8002174:	e02d      	b.n	80021d2 <HAL_RCC_OscConfig+0x36e>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d10c      	bne.n	8002198 <HAL_RCC_OscConfig+0x334>
 800217e:	4b6a      	ldr	r3, [pc, #424]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 8002180:	6a1b      	ldr	r3, [r3, #32]
 8002182:	4a69      	ldr	r2, [pc, #420]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 8002184:	f023 0301 	bic.w	r3, r3, #1
 8002188:	6213      	str	r3, [r2, #32]
 800218a:	4b67      	ldr	r3, [pc, #412]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 800218c:	6a1b      	ldr	r3, [r3, #32]
 800218e:	4a66      	ldr	r2, [pc, #408]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 8002190:	f023 0304 	bic.w	r3, r3, #4
 8002194:	6213      	str	r3, [r2, #32]
 8002196:	e01c      	b.n	80021d2 <HAL_RCC_OscConfig+0x36e>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	2b05      	cmp	r3, #5
 800219e:	d10c      	bne.n	80021ba <HAL_RCC_OscConfig+0x356>
 80021a0:	4b61      	ldr	r3, [pc, #388]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80021a2:	6a1b      	ldr	r3, [r3, #32]
 80021a4:	4a60      	ldr	r2, [pc, #384]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80021a6:	f043 0304 	orr.w	r3, r3, #4
 80021aa:	6213      	str	r3, [r2, #32]
 80021ac:	4b5e      	ldr	r3, [pc, #376]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	4a5d      	ldr	r2, [pc, #372]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80021b2:	f043 0301 	orr.w	r3, r3, #1
 80021b6:	6213      	str	r3, [r2, #32]
 80021b8:	e00b      	b.n	80021d2 <HAL_RCC_OscConfig+0x36e>
 80021ba:	4b5b      	ldr	r3, [pc, #364]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80021bc:	6a1b      	ldr	r3, [r3, #32]
 80021be:	4a5a      	ldr	r2, [pc, #360]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80021c0:	f023 0301 	bic.w	r3, r3, #1
 80021c4:	6213      	str	r3, [r2, #32]
 80021c6:	4b58      	ldr	r3, [pc, #352]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	4a57      	ldr	r2, [pc, #348]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80021cc:	f023 0304 	bic.w	r3, r3, #4
 80021d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d015      	beq.n	8002206 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021da:	f7fe fdbd 	bl	8000d58 <HAL_GetTick>
 80021de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021e0:	e00a      	b.n	80021f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021e2:	f7fe fdb9 	bl	8000d58 <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d901      	bls.n	80021f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e0b1      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021f8:	4b4b      	ldr	r3, [pc, #300]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80021fa:	6a1b      	ldr	r3, [r3, #32]
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d0ee      	beq.n	80021e2 <HAL_RCC_OscConfig+0x37e>
 8002204:	e014      	b.n	8002230 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002206:	f7fe fda7 	bl	8000d58 <HAL_GetTick>
 800220a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800220c:	e00a      	b.n	8002224 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800220e:	f7fe fda3 	bl	8000d58 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	f241 3288 	movw	r2, #5000	; 0x1388
 800221c:	4293      	cmp	r3, r2
 800221e:	d901      	bls.n	8002224 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e09b      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002224:	4b40      	ldr	r3, [pc, #256]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d1ee      	bne.n	800220e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002230:	7dfb      	ldrb	r3, [r7, #23]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d105      	bne.n	8002242 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002236:	4b3c      	ldr	r3, [pc, #240]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	4a3b      	ldr	r2, [pc, #236]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 800223c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002240:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	2b00      	cmp	r3, #0
 8002248:	f000 8087 	beq.w	800235a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800224c:	4b36      	ldr	r3, [pc, #216]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f003 030c 	and.w	r3, r3, #12
 8002254:	2b08      	cmp	r3, #8
 8002256:	d061      	beq.n	800231c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	69db      	ldr	r3, [r3, #28]
 800225c:	2b02      	cmp	r3, #2
 800225e:	d146      	bne.n	80022ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002260:	4b33      	ldr	r3, [pc, #204]	; (8002330 <HAL_RCC_OscConfig+0x4cc>)
 8002262:	2200      	movs	r2, #0
 8002264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002266:	f7fe fd77 	bl	8000d58 <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800226c:	e008      	b.n	8002280 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800226e:	f7fe fd73 	bl	8000d58 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e06d      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002280:	4b29      	ldr	r3, [pc, #164]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d1f0      	bne.n	800226e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002294:	d108      	bne.n	80022a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002296:	4b24      	ldr	r3, [pc, #144]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	4921      	ldr	r1, [pc, #132]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022a8:	4b1f      	ldr	r3, [pc, #124]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a19      	ldr	r1, [r3, #32]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b8:	430b      	orrs	r3, r1
 80022ba:	491b      	ldr	r1, [pc, #108]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80022bc:	4313      	orrs	r3, r2
 80022be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022c0:	4b1b      	ldr	r3, [pc, #108]	; (8002330 <HAL_RCC_OscConfig+0x4cc>)
 80022c2:	2201      	movs	r2, #1
 80022c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c6:	f7fe fd47 	bl	8000d58 <HAL_GetTick>
 80022ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022cc:	e008      	b.n	80022e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ce:	f7fe fd43 	bl	8000d58 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b02      	cmp	r3, #2
 80022da:	d901      	bls.n	80022e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e03d      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022e0:	4b11      	ldr	r3, [pc, #68]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d0f0      	beq.n	80022ce <HAL_RCC_OscConfig+0x46a>
 80022ec:	e035      	b.n	800235a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ee:	4b10      	ldr	r3, [pc, #64]	; (8002330 <HAL_RCC_OscConfig+0x4cc>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f4:	f7fe fd30 	bl	8000d58 <HAL_GetTick>
 80022f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022fc:	f7fe fd2c 	bl	8000d58 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b02      	cmp	r3, #2
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e026      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800230e:	4b06      	ldr	r3, [pc, #24]	; (8002328 <HAL_RCC_OscConfig+0x4c4>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d1f0      	bne.n	80022fc <HAL_RCC_OscConfig+0x498>
 800231a:	e01e      	b.n	800235a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	69db      	ldr	r3, [r3, #28]
 8002320:	2b01      	cmp	r3, #1
 8002322:	d107      	bne.n	8002334 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e019      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
 8002328:	40021000 	.word	0x40021000
 800232c:	40007000 	.word	0x40007000
 8002330:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002334:	4b0b      	ldr	r3, [pc, #44]	; (8002364 <HAL_RCC_OscConfig+0x500>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a1b      	ldr	r3, [r3, #32]
 8002344:	429a      	cmp	r2, r3
 8002346:	d106      	bne.n	8002356 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002352:	429a      	cmp	r2, r3
 8002354:	d001      	beq.n	800235a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3718      	adds	r7, #24
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40021000 	.word	0x40021000

08002368 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d101      	bne.n	800237c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e0d0      	b.n	800251e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800237c:	4b6a      	ldr	r3, [pc, #424]	; (8002528 <HAL_RCC_ClockConfig+0x1c0>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0307 	and.w	r3, r3, #7
 8002384:	683a      	ldr	r2, [r7, #0]
 8002386:	429a      	cmp	r2, r3
 8002388:	d910      	bls.n	80023ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800238a:	4b67      	ldr	r3, [pc, #412]	; (8002528 <HAL_RCC_ClockConfig+0x1c0>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f023 0207 	bic.w	r2, r3, #7
 8002392:	4965      	ldr	r1, [pc, #404]	; (8002528 <HAL_RCC_ClockConfig+0x1c0>)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	4313      	orrs	r3, r2
 8002398:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800239a:	4b63      	ldr	r3, [pc, #396]	; (8002528 <HAL_RCC_ClockConfig+0x1c0>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d001      	beq.n	80023ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e0b8      	b.n	800251e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0302 	and.w	r3, r3, #2
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d020      	beq.n	80023fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0304 	and.w	r3, r3, #4
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d005      	beq.n	80023d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023c4:	4b59      	ldr	r3, [pc, #356]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	4a58      	ldr	r2, [pc, #352]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80023ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80023ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0308 	and.w	r3, r3, #8
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d005      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023dc:	4b53      	ldr	r3, [pc, #332]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	4a52      	ldr	r2, [pc, #328]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80023e2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80023e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023e8:	4b50      	ldr	r3, [pc, #320]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	494d      	ldr	r1, [pc, #308]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	2b00      	cmp	r3, #0
 8002404:	d040      	beq.n	8002488 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	2b01      	cmp	r3, #1
 800240c:	d107      	bne.n	800241e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800240e:	4b47      	ldr	r3, [pc, #284]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d115      	bne.n	8002446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e07f      	b.n	800251e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	2b02      	cmp	r3, #2
 8002424:	d107      	bne.n	8002436 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002426:	4b41      	ldr	r3, [pc, #260]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d109      	bne.n	8002446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e073      	b.n	800251e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002436:	4b3d      	ldr	r3, [pc, #244]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e06b      	b.n	800251e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002446:	4b39      	ldr	r3, [pc, #228]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f023 0203 	bic.w	r2, r3, #3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	4936      	ldr	r1, [pc, #216]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002454:	4313      	orrs	r3, r2
 8002456:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002458:	f7fe fc7e 	bl	8000d58 <HAL_GetTick>
 800245c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800245e:	e00a      	b.n	8002476 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002460:	f7fe fc7a 	bl	8000d58 <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	f241 3288 	movw	r2, #5000	; 0x1388
 800246e:	4293      	cmp	r3, r2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e053      	b.n	800251e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002476:	4b2d      	ldr	r3, [pc, #180]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f003 020c 	and.w	r2, r3, #12
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	429a      	cmp	r2, r3
 8002486:	d1eb      	bne.n	8002460 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002488:	4b27      	ldr	r3, [pc, #156]	; (8002528 <HAL_RCC_ClockConfig+0x1c0>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0307 	and.w	r3, r3, #7
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	429a      	cmp	r2, r3
 8002494:	d210      	bcs.n	80024b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002496:	4b24      	ldr	r3, [pc, #144]	; (8002528 <HAL_RCC_ClockConfig+0x1c0>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f023 0207 	bic.w	r2, r3, #7
 800249e:	4922      	ldr	r1, [pc, #136]	; (8002528 <HAL_RCC_ClockConfig+0x1c0>)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024a6:	4b20      	ldr	r3, [pc, #128]	; (8002528 <HAL_RCC_ClockConfig+0x1c0>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0307 	and.w	r3, r3, #7
 80024ae:	683a      	ldr	r2, [r7, #0]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d001      	beq.n	80024b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e032      	b.n	800251e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0304 	and.w	r3, r3, #4
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d008      	beq.n	80024d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024c4:	4b19      	ldr	r3, [pc, #100]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	4916      	ldr	r1, [pc, #88]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0308 	and.w	r3, r3, #8
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d009      	beq.n	80024f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024e2:	4b12      	ldr	r3, [pc, #72]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	00db      	lsls	r3, r3, #3
 80024f0:	490e      	ldr	r1, [pc, #56]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80024f2:	4313      	orrs	r3, r2
 80024f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024f6:	f000 f821 	bl	800253c <HAL_RCC_GetSysClockFreq>
 80024fa:	4602      	mov	r2, r0
 80024fc:	4b0b      	ldr	r3, [pc, #44]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	091b      	lsrs	r3, r3, #4
 8002502:	f003 030f 	and.w	r3, r3, #15
 8002506:	490a      	ldr	r1, [pc, #40]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 8002508:	5ccb      	ldrb	r3, [r1, r3]
 800250a:	fa22 f303 	lsr.w	r3, r2, r3
 800250e:	4a09      	ldr	r2, [pc, #36]	; (8002534 <HAL_RCC_ClockConfig+0x1cc>)
 8002510:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002512:	4b09      	ldr	r3, [pc, #36]	; (8002538 <HAL_RCC_ClockConfig+0x1d0>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f7fe fbdc 	bl	8000cd4 <HAL_InitTick>

  return HAL_OK;
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	40022000 	.word	0x40022000
 800252c:	40021000 	.word	0x40021000
 8002530:	08007528 	.word	0x08007528
 8002534:	20000000 	.word	0x20000000
 8002538:	20000004 	.word	0x20000004

0800253c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800253c:	b480      	push	{r7}
 800253e:	b087      	sub	sp, #28
 8002540:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002542:	2300      	movs	r3, #0
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	2300      	movs	r3, #0
 8002548:	60bb      	str	r3, [r7, #8]
 800254a:	2300      	movs	r3, #0
 800254c:	617b      	str	r3, [r7, #20]
 800254e:	2300      	movs	r3, #0
 8002550:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002552:	2300      	movs	r3, #0
 8002554:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002556:	4b1e      	ldr	r3, [pc, #120]	; (80025d0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f003 030c 	and.w	r3, r3, #12
 8002562:	2b04      	cmp	r3, #4
 8002564:	d002      	beq.n	800256c <HAL_RCC_GetSysClockFreq+0x30>
 8002566:	2b08      	cmp	r3, #8
 8002568:	d003      	beq.n	8002572 <HAL_RCC_GetSysClockFreq+0x36>
 800256a:	e027      	b.n	80025bc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800256c:	4b19      	ldr	r3, [pc, #100]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800256e:	613b      	str	r3, [r7, #16]
      break;
 8002570:	e027      	b.n	80025c2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	0c9b      	lsrs	r3, r3, #18
 8002576:	f003 030f 	and.w	r3, r3, #15
 800257a:	4a17      	ldr	r2, [pc, #92]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800257c:	5cd3      	ldrb	r3, [r2, r3]
 800257e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d010      	beq.n	80025ac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800258a:	4b11      	ldr	r3, [pc, #68]	; (80025d0 <HAL_RCC_GetSysClockFreq+0x94>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	0c5b      	lsrs	r3, r3, #17
 8002590:	f003 0301 	and.w	r3, r3, #1
 8002594:	4a11      	ldr	r2, [pc, #68]	; (80025dc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002596:	5cd3      	ldrb	r3, [r2, r3]
 8002598:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a0d      	ldr	r2, [pc, #52]	; (80025d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800259e:	fb03 f202 	mul.w	r2, r3, r2
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a8:	617b      	str	r3, [r7, #20]
 80025aa:	e004      	b.n	80025b6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	4a0c      	ldr	r2, [pc, #48]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80025b0:	fb02 f303 	mul.w	r3, r2, r3
 80025b4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	613b      	str	r3, [r7, #16]
      break;
 80025ba:	e002      	b.n	80025c2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025bc:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <HAL_RCC_GetSysClockFreq+0xa8>)
 80025be:	613b      	str	r3, [r7, #16]
      break;
 80025c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025c2:	693b      	ldr	r3, [r7, #16]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	371c      	adds	r7, #28
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bc80      	pop	{r7}
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	40021000 	.word	0x40021000
 80025d4:	00b71b00 	.word	0x00b71b00
 80025d8:	08007538 	.word	0x08007538
 80025dc:	08007548 	.word	0x08007548
 80025e0:	003d0900 	.word	0x003d0900
 80025e4:	007a1200 	.word	0x007a1200

080025e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025f0:	4b0a      	ldr	r3, [pc, #40]	; (800261c <RCC_Delay+0x34>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a0a      	ldr	r2, [pc, #40]	; (8002620 <RCC_Delay+0x38>)
 80025f6:	fba2 2303 	umull	r2, r3, r2, r3
 80025fa:	0a5b      	lsrs	r3, r3, #9
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	fb02 f303 	mul.w	r3, r2, r3
 8002602:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002604:	bf00      	nop
  }
  while (Delay --);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	1e5a      	subs	r2, r3, #1
 800260a:	60fa      	str	r2, [r7, #12]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1f9      	bne.n	8002604 <RCC_Delay+0x1c>
}
 8002610:	bf00      	nop
 8002612:	bf00      	nop
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr
 800261c:	20000000 	.word	0x20000000
 8002620:	10624dd3 	.word	0x10624dd3

08002624 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e022      	b.n	800267c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800263c:	b2db      	uxtb	r3, r3
 800263e:	2b00      	cmp	r3, #0
 8002640:	d105      	bne.n	800264e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f7fe fa57 	bl	8000afc <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2203      	movs	r2, #3
 8002652:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f000 f814 	bl	8002684 <HAL_SD_InitCard>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e00a      	b.n	800267c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2201      	movs	r2, #1
 8002676:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8002684:	b5b0      	push	{r4, r5, r7, lr}
 8002686:	b08e      	sub	sp, #56	; 0x38
 8002688:	af04      	add	r7, sp, #16
 800268a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800268c:	2300      	movs	r3, #0
 800268e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8002690:	2300      	movs	r3, #0
 8002692:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002694:	2300      	movs	r3, #0
 8002696:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8002698:	2300      	movs	r3, #0
 800269a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800269c:	2300      	movs	r3, #0
 800269e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80026a0:	2376      	movs	r3, #118	; 0x76
 80026a2:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681d      	ldr	r5, [r3, #0]
 80026a8:	466c      	mov	r4, sp
 80026aa:	f107 0314 	add.w	r3, r7, #20
 80026ae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80026b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80026b6:	f107 0308 	add.w	r3, r7, #8
 80026ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026bc:	4628      	mov	r0, r5
 80026be:	f001 fa25 	bl	8003b0c <SDIO_Init>
 80026c2:	4603      	mov	r3, r0
 80026c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80026c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e04f      	b.n	8002774 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80026d4:	4b29      	ldr	r3, [pc, #164]	; (800277c <HAL_SD_InitCard+0xf8>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f001 fa5a 	bl	8003b98 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80026e4:	4b25      	ldr	r3, [pc, #148]	; (800277c <HAL_SD_InitCard+0xf8>)
 80026e6:	2201      	movs	r2, #1
 80026e8:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80026ea:	2002      	movs	r0, #2
 80026ec:	f7fe fb3e 	bl	8000d6c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f000 fe69 	bl	80033c8 <SD_PowerON>
 80026f6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80026f8:	6a3b      	ldr	r3, [r7, #32]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d00b      	beq.n	8002716 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2201      	movs	r2, #1
 8002702:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800270a:	6a3b      	ldr	r3, [r7, #32]
 800270c:	431a      	orrs	r2, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e02e      	b.n	8002774 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f000 fd87 	bl	800322a <SD_InitCard>
 800271c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800271e:	6a3b      	ldr	r3, [r7, #32]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d00b      	beq.n	800273c <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002730:	6a3b      	ldr	r3, [r7, #32]
 8002732:	431a      	orrs	r2, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e01b      	b.n	8002774 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002744:	4618      	mov	r0, r3
 8002746:	f001 fab3 	bl	8003cb0 <SDMMC_CmdBlockLength>
 800274a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800274c:	6a3b      	ldr	r3, [r7, #32]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00f      	beq.n	8002772 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a0a      	ldr	r2, [pc, #40]	; (8002780 <HAL_SD_InitCard+0xfc>)
 8002758:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800275e:	6a3b      	ldr	r3, [r7, #32]
 8002760:	431a      	orrs	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2201      	movs	r2, #1
 800276a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e000      	b.n	8002774 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8002772:	2300      	movs	r3, #0
}
 8002774:	4618      	mov	r0, r3
 8002776:	3728      	adds	r7, #40	; 0x28
 8002778:	46bd      	mov	sp, r7
 800277a:	bdb0      	pop	{r4, r5, r7, pc}
 800277c:	423000a0 	.word	0x423000a0
 8002780:	004005ff 	.word	0x004005ff

08002784 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b092      	sub	sp, #72	; 0x48
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
 8002790:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002792:	f7fe fae1 	bl	8000d58 <HAL_GetTick>
 8002796:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d107      	bne.n	80027b6 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027aa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e1bd      	b.n	8002b32 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b01      	cmp	r3, #1
 80027c0:	f040 81b0 	bne.w	8002b24 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2200      	movs	r2, #0
 80027c8:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80027ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	441a      	add	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d907      	bls.n	80027e8 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027dc:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e1a4      	b.n	8002b32 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2203      	movs	r2, #3
 80027ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2200      	movs	r2, #0
 80027f6:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d002      	beq.n	8002806 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8002800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002802:	025b      	lsls	r3, r3, #9
 8002804:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002806:	f04f 33ff 	mov.w	r3, #4294967295
 800280a:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	025b      	lsls	r3, r3, #9
 8002810:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002812:	2390      	movs	r3, #144	; 0x90
 8002814:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8002816:	2302      	movs	r3, #2
 8002818:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800281a:	2300      	movs	r3, #0
 800281c:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 800281e:	2301      	movs	r3, #1
 8002820:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f107 0214 	add.w	r2, r7, #20
 800282a:	4611      	mov	r1, r2
 800282c:	4618      	mov	r0, r3
 800282e:	f001 fa14 	bl	8003c5a <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	2b01      	cmp	r3, #1
 8002836:	d90a      	bls.n	800284e <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2202      	movs	r2, #2
 800283c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002844:	4618      	mov	r0, r3
 8002846:	f001 fa77 	bl	8003d38 <SDMMC_CmdReadMultiBlock>
 800284a:	6478      	str	r0, [r7, #68]	; 0x44
 800284c:	e009      	b.n	8002862 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2201      	movs	r2, #1
 8002852:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800285a:	4618      	mov	r0, r3
 800285c:	f001 fa4a 	bl	8003cf4 <SDMMC_CmdReadSingleBlock>
 8002860:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8002862:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002864:	2b00      	cmp	r3, #0
 8002866:	d012      	beq.n	800288e <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a7a      	ldr	r2, [pc, #488]	; (8002a58 <HAL_SD_ReadBlocks+0x2d4>)
 800286e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002874:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002876:	431a      	orrs	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2200      	movs	r2, #0
 8002888:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e151      	b.n	8002b32 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8002892:	e061      	b.n	8002958 <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800289a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d03c      	beq.n	800291c <HAL_SD_ReadBlocks+0x198>
 80028a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d039      	beq.n	800291c <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80028a8:	2300      	movs	r3, #0
 80028aa:	643b      	str	r3, [r7, #64]	; 0x40
 80028ac:	e033      	b.n	8002916 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4618      	mov	r0, r3
 80028b4:	f001 f954 	bl	8003b60 <SDIO_ReadFIFO>
 80028b8:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80028ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028c0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80028c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028c4:	3301      	adds	r3, #1
 80028c6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80028c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028ca:	3b01      	subs	r3, #1
 80028cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80028ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028d0:	0a1b      	lsrs	r3, r3, #8
 80028d2:	b2da      	uxtb	r2, r3
 80028d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028d6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80028d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028da:	3301      	adds	r3, #1
 80028dc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80028de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028e0:	3b01      	subs	r3, #1
 80028e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80028e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028e6:	0c1b      	lsrs	r3, r3, #16
 80028e8:	b2da      	uxtb	r2, r3
 80028ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ec:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80028ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028f0:	3301      	adds	r3, #1
 80028f2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80028f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028f6:	3b01      	subs	r3, #1
 80028f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80028fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028fc:	0e1b      	lsrs	r3, r3, #24
 80028fe:	b2da      	uxtb	r2, r3
 8002900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002902:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8002904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002906:	3301      	adds	r3, #1
 8002908:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800290a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800290c:	3b01      	subs	r3, #1
 800290e:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8002910:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002912:	3301      	adds	r3, #1
 8002914:	643b      	str	r3, [r7, #64]	; 0x40
 8002916:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002918:	2b07      	cmp	r3, #7
 800291a:	d9c8      	bls.n	80028ae <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800291c:	f7fe fa1c 	bl	8000d58 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002928:	429a      	cmp	r2, r3
 800292a:	d902      	bls.n	8002932 <HAL_SD_ReadBlocks+0x1ae>
 800292c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800292e:	2b00      	cmp	r3, #0
 8002930:	d112      	bne.n	8002958 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a48      	ldr	r2, [pc, #288]	; (8002a58 <HAL_SD_ReadBlocks+0x2d4>)
 8002938:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800293e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2201      	movs	r2, #1
 800294a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2200      	movs	r2, #0
 8002952:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e0ec      	b.n	8002b32 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800295e:	f240 332a 	movw	r3, #810	; 0x32a
 8002962:	4013      	ands	r3, r2
 8002964:	2b00      	cmp	r3, #0
 8002966:	d095      	beq.n	8002894 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800296e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002972:	2b00      	cmp	r3, #0
 8002974:	d022      	beq.n	80029bc <HAL_SD_ReadBlocks+0x238>
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d91f      	bls.n	80029bc <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002980:	2b03      	cmp	r3, #3
 8002982:	d01b      	beq.n	80029bc <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4618      	mov	r0, r3
 800298a:	f001 fa3b 	bl	8003e04 <SDMMC_CmdStopTransfer>
 800298e:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8002990:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002992:	2b00      	cmp	r3, #0
 8002994:	d012      	beq.n	80029bc <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a2f      	ldr	r2, [pc, #188]	; (8002a58 <HAL_SD_ReadBlocks+0x2d4>)
 800299c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029a4:	431a      	orrs	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2201      	movs	r2, #1
 80029ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e0ba      	b.n	8002b32 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c2:	f003 0308 	and.w	r3, r3, #8
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d012      	beq.n	80029f0 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a22      	ldr	r2, [pc, #136]	; (8002a58 <HAL_SD_ReadBlocks+0x2d4>)
 80029d0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029d6:	f043 0208 	orr.w	r2, r3, #8
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2201      	movs	r2, #1
 80029e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2200      	movs	r2, #0
 80029ea:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e0a0      	b.n	8002b32 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d012      	beq.n	8002a24 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a15      	ldr	r2, [pc, #84]	; (8002a58 <HAL_SD_ReadBlocks+0x2d4>)
 8002a04:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a0a:	f043 0202 	orr.w	r2, r3, #2
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e086      	b.n	8002b32 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a2a:	f003 0320 	and.w	r3, r3, #32
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d063      	beq.n	8002afa <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a08      	ldr	r2, [pc, #32]	; (8002a58 <HAL_SD_ReadBlocks+0x2d4>)
 8002a38:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a3e:	f043 0220 	orr.w	r2, r3, #32
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2200      	movs	r2, #0
 8002a52:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e06c      	b.n	8002b32 <HAL_SD_ReadBlocks+0x3ae>
 8002a58:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f001 f87d 	bl	8003b60 <SDIO_ReadFIFO>
 8002a66:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8002a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a6a:	b2da      	uxtb	r2, r3
 8002a6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a6e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8002a70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a72:	3301      	adds	r3, #1
 8002a74:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8002a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a78:	3b01      	subs	r3, #1
 8002a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8002a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a7e:	0a1b      	lsrs	r3, r3, #8
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a84:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8002a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a88:	3301      	adds	r3, #1
 8002a8a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8002a8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a94:	0c1b      	lsrs	r3, r3, #16
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a9a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8002a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8002aa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002aa4:	3b01      	subs	r3, #1
 8002aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8002aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aaa:	0e1b      	lsrs	r3, r3, #24
 8002aac:	b2da      	uxtb	r2, r3
 8002aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ab0:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8002ab2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8002ab8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002aba:	3b01      	subs	r3, #1
 8002abc:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8002abe:	f7fe f94b 	bl	8000d58 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d902      	bls.n	8002ad4 <HAL_SD_ReadBlocks+0x350>
 8002ace:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d112      	bne.n	8002afa <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a18      	ldr	r2, [pc, #96]	; (8002b3c <HAL_SD_ReadBlocks+0x3b8>)
 8002ada:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2200      	movs	r2, #0
 8002af4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e01b      	b.n	8002b32 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d002      	beq.n	8002b0e <HAL_SD_ReadBlocks+0x38a>
 8002b08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1a6      	bne.n	8002a5c <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f240 523a 	movw	r2, #1338	; 0x53a
 8002b16:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8002b20:	2300      	movs	r3, #0
 8002b22:	e006      	b.n	8002b32 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b28:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
  }
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3748      	adds	r7, #72	; 0x48
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	004005ff 	.word	0x004005ff

08002b40 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b092      	sub	sp, #72	; 0x48
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
 8002b4c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002b4e:	f7fe f903 	bl	8000d58 <HAL_GetTick>
 8002b52:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d107      	bne.n	8002b72 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b66:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e166      	b.n	8002e40 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	f040 8159 	bne.w	8002e32 <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2200      	movs	r2, #0
 8002b84:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002b86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	441a      	add	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d907      	bls.n	8002ba4 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b98:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e14d      	b.n	8002e40 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d002      	beq.n	8002bc2 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8002bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bbe:	025b      	lsls	r3, r3, #9
 8002bc0:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002bc6:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	025b      	lsls	r3, r3, #9
 8002bcc:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002bce:	2390      	movs	r3, #144	; 0x90
 8002bd0:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f107 0218 	add.w	r2, r7, #24
 8002be6:	4611      	mov	r1, r2
 8002be8:	4618      	mov	r0, r3
 8002bea:	f001 f836 	bl	8003c5a <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d90a      	bls.n	8002c0a <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002c00:	4618      	mov	r0, r3
 8002c02:	f001 f8dd 	bl	8003dc0 <SDMMC_CmdWriteMultiBlock>
 8002c06:	6478      	str	r0, [r7, #68]	; 0x44
 8002c08:	e009      	b.n	8002c1e <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2210      	movs	r2, #16
 8002c0e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002c16:	4618      	mov	r0, r3
 8002c18:	f001 f8b0 	bl	8003d7c <SDMMC_CmdWriteSingleBlock>
 8002c1c:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8002c1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d012      	beq.n	8002c4a <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a87      	ldr	r2, [pc, #540]	; (8002e48 <HAL_SD_WriteBlocks+0x308>)
 8002c2a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c32:	431a      	orrs	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2200      	movs	r2, #0
 8002c44:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e0fa      	b.n	8002e40 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8002c4e:	e065      	b.n	8002d1c <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d040      	beq.n	8002ce0 <HAL_SD_WriteBlocks+0x1a0>
 8002c5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d03d      	beq.n	8002ce0 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8002c64:	2300      	movs	r3, #0
 8002c66:	643b      	str	r3, [r7, #64]	; 0x40
 8002c68:	e037      	b.n	8002cda <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8002c6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8002c70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c72:	3301      	adds	r3, #1
 8002c74:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8002c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8002c7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	021a      	lsls	r2, r3, #8
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8002c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8002c8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c90:	3b01      	subs	r3, #1
 8002c92:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8002c94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	041a      	lsls	r2, r3, #16
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8002ca0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8002ca6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8002cac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	061a      	lsls	r2, r3, #24
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8002cb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cba:	3301      	adds	r3, #1
 8002cbc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8002cbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cc0:	3b01      	subs	r3, #1
 8002cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f107 0214 	add.w	r2, r7, #20
 8002ccc:	4611      	mov	r1, r2
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 ff52 	bl	8003b78 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8002cd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	643b      	str	r3, [r7, #64]	; 0x40
 8002cda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cdc:	2b07      	cmp	r3, #7
 8002cde:	d9c4      	bls.n	8002c6a <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8002ce0:	f7fe f83a 	bl	8000d58 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d902      	bls.n	8002cf6 <HAL_SD_WriteBlocks+0x1b6>
 8002cf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d112      	bne.n	8002d1c <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a53      	ldr	r2, [pc, #332]	; (8002e48 <HAL_SD_WriteBlocks+0x308>)
 8002cfc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d04:	431a      	orrs	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2200      	movs	r2, #0
 8002d16:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e091      	b.n	8002e40 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d22:	f240 331a 	movw	r3, #794	; 0x31a
 8002d26:	4013      	ands	r3, r2
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d091      	beq.n	8002c50 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d022      	beq.n	8002d80 <HAL_SD_WriteBlocks+0x240>
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d91f      	bls.n	8002d80 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d44:	2b03      	cmp	r3, #3
 8002d46:	d01b      	beq.n	8002d80 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f001 f859 	bl	8003e04 <SDMMC_CmdStopTransfer>
 8002d52:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8002d54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d012      	beq.n	8002d80 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a3a      	ldr	r2, [pc, #232]	; (8002e48 <HAL_SD_WriteBlocks+0x308>)
 8002d60:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2201      	movs	r2, #1
 8002d72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e05f      	b.n	8002e40 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d012      	beq.n	8002db4 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a2d      	ldr	r2, [pc, #180]	; (8002e48 <HAL_SD_WriteBlocks+0x308>)
 8002d94:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d9a:	f043 0208 	orr.w	r2, r3, #8
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2201      	movs	r2, #1
 8002da6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2200      	movs	r2, #0
 8002dae:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e045      	b.n	8002e40 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d012      	beq.n	8002de8 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a20      	ldr	r2, [pc, #128]	; (8002e48 <HAL_SD_WriteBlocks+0x308>)
 8002dc8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dce:	f043 0202 	orr.w	r2, r3, #2
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e02b      	b.n	8002e40 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dee:	f003 0310 	and.w	r3, r3, #16
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d012      	beq.n	8002e1c <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a13      	ldr	r2, [pc, #76]	; (8002e48 <HAL_SD_WriteBlocks+0x308>)
 8002dfc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e02:	f043 0210 	orr.w	r2, r3, #16
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e011      	b.n	8002e40 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f240 523a 	movw	r2, #1338	; 0x53a
 8002e24:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	e006      	b.n	8002e40 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e36:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
  }
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3748      	adds	r7, #72	; 0x48
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	004005ff 	.word	0x004005ff

08002e4c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e5a:	0f9b      	lsrs	r3, r3, #30
 8002e5c:	b2da      	uxtb	r2, r3
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e66:	0e9b      	lsrs	r3, r3, #26
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	f003 030f 	and.w	r3, r3, #15
 8002e6e:	b2da      	uxtb	r2, r3
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e78:	0e1b      	lsrs	r3, r3, #24
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	f003 0303 	and.w	r3, r3, #3
 8002e80:	b2da      	uxtb	r2, r3
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e8a:	0c1b      	lsrs	r3, r3, #16
 8002e8c:	b2da      	uxtb	r2, r3
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e96:	0a1b      	lsrs	r3, r3, #8
 8002e98:	b2da      	uxtb	r2, r3
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ea2:	b2da      	uxtb	r2, r3
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002eac:	0d1b      	lsrs	r3, r3, #20
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002eb8:	0c1b      	lsrs	r3, r3, #16
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	f003 030f 	and.w	r3, r3, #15
 8002ec0:	b2da      	uxtb	r2, r3
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002eca:	0bdb      	lsrs	r3, r3, #15
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	b2da      	uxtb	r2, r3
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002edc:	0b9b      	lsrs	r3, r3, #14
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	f003 0301 	and.w	r3, r3, #1
 8002ee4:	b2da      	uxtb	r2, r3
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002eee:	0b5b      	lsrs	r3, r3, #13
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f00:	0b1b      	lsrs	r3, r3, #12
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	f003 0301 	and.w	r3, r3, #1
 8002f08:	b2da      	uxtb	r2, r3
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	2200      	movs	r2, #0
 8002f12:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d163      	bne.n	8002fe4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f20:	009a      	lsls	r2, r3, #2
 8002f22:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f26:	4013      	ands	r3, r2
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8002f2c:	0f92      	lsrs	r2, r2, #30
 8002f2e:	431a      	orrs	r2, r3
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f38:	0edb      	lsrs	r3, r3, #27
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	f003 0307 	and.w	r3, r3, #7
 8002f40:	b2da      	uxtb	r2, r3
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f4a:	0e1b      	lsrs	r3, r3, #24
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	b2da      	uxtb	r2, r3
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f5c:	0d5b      	lsrs	r3, r3, #21
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	f003 0307 	and.w	r3, r3, #7
 8002f64:	b2da      	uxtb	r2, r3
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f6e:	0c9b      	lsrs	r3, r3, #18
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	f003 0307 	and.w	r3, r3, #7
 8002f76:	b2da      	uxtb	r2, r3
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f80:	0bdb      	lsrs	r3, r3, #15
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	f003 0307 	and.w	r3, r3, #7
 8002f88:	b2da      	uxtb	r2, r3
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	1c5a      	adds	r2, r3, #1
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	7e1b      	ldrb	r3, [r3, #24]
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	f003 0307 	and.w	r3, r3, #7
 8002fa2:	3302      	adds	r3, #2
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8002fae:	fb03 f202 	mul.w	r2, r3, r2
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	7a1b      	ldrb	r3, [r3, #8]
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	f003 030f 	and.w	r3, r3, #15
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	409a      	lsls	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002fd0:	0a52      	lsrs	r2, r2, #9
 8002fd2:	fb03 f202 	mul.w	r2, r3, r2
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fe0:	661a      	str	r2, [r3, #96]	; 0x60
 8002fe2:	e031      	b.n	8003048 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d11d      	bne.n	8003028 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ff0:	041b      	lsls	r3, r3, #16
 8002ff2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ffa:	0c1b      	lsrs	r3, r3, #16
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	3301      	adds	r3, #1
 8003008:	029a      	lsls	r2, r3, #10
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f44f 7200 	mov.w	r2, #512	; 0x200
 800301c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	661a      	str	r2, [r3, #96]	; 0x60
 8003026:	e00f      	b.n	8003048 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a58      	ldr	r2, [pc, #352]	; (8003190 <HAL_SD_GetCardCSD+0x344>)
 800302e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003034:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e09d      	b.n	8003184 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800304c:	0b9b      	lsrs	r3, r3, #14
 800304e:	b2db      	uxtb	r3, r3
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	b2da      	uxtb	r2, r3
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800305e:	09db      	lsrs	r3, r3, #7
 8003060:	b2db      	uxtb	r3, r3
 8003062:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003066:	b2da      	uxtb	r2, r3
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003070:	b2db      	uxtb	r3, r3
 8003072:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003076:	b2da      	uxtb	r2, r3
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003080:	0fdb      	lsrs	r3, r3, #31
 8003082:	b2da      	uxtb	r2, r3
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800308c:	0f5b      	lsrs	r3, r3, #29
 800308e:	b2db      	uxtb	r3, r3
 8003090:	f003 0303 	and.w	r3, r3, #3
 8003094:	b2da      	uxtb	r2, r3
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800309e:	0e9b      	lsrs	r3, r3, #26
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030b0:	0d9b      	lsrs	r3, r3, #22
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	f003 030f 	and.w	r3, r3, #15
 80030b8:	b2da      	uxtb	r2, r3
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030c2:	0d5b      	lsrs	r3, r3, #21
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	b2da      	uxtb	r2, r3
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030de:	0c1b      	lsrs	r3, r3, #16
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	b2da      	uxtb	r2, r3
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030f2:	0bdb      	lsrs	r3, r3, #15
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003106:	0b9b      	lsrs	r3, r3, #14
 8003108:	b2db      	uxtb	r3, r3
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	b2da      	uxtb	r2, r3
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800311a:	0b5b      	lsrs	r3, r3, #13
 800311c:	b2db      	uxtb	r3, r3
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	b2da      	uxtb	r2, r3
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800312e:	0b1b      	lsrs	r3, r3, #12
 8003130:	b2db      	uxtb	r3, r3
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	b2da      	uxtb	r2, r3
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003142:	0a9b      	lsrs	r3, r3, #10
 8003144:	b2db      	uxtb	r3, r3
 8003146:	f003 0303 	and.w	r3, r3, #3
 800314a:	b2da      	uxtb	r2, r3
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003156:	0a1b      	lsrs	r3, r3, #8
 8003158:	b2db      	uxtb	r3, r3
 800315a:	f003 0303 	and.w	r3, r3, #3
 800315e:	b2da      	uxtb	r2, r3
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800316a:	085b      	lsrs	r3, r3, #1
 800316c:	b2db      	uxtb	r3, r3
 800316e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003172:	b2da      	uxtb	r2, r3
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	bc80      	pop	{r7}
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	004005ff 	.word	0x004005ff

08003194 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc80      	pop	{r7}
 80031e8:	4770      	bx	lr

080031ea <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b086      	sub	sp, #24
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80031f2:	2300      	movs	r3, #0
 80031f4:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80031f6:	f107 030c 	add.w	r3, r7, #12
 80031fa:	4619      	mov	r1, r3
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 f971 	bl	80034e4 <SD_SendStatus>
 8003202:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d005      	beq.n	8003216 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	431a      	orrs	r2, r3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	0a5b      	lsrs	r3, r3, #9
 800321a:	f003 030f 	and.w	r3, r3, #15
 800321e:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8003220:	693b      	ldr	r3, [r7, #16]
}
 8003222:	4618      	mov	r0, r3
 8003224:	3718      	adds	r7, #24
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}

0800322a <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800322a:	b5b0      	push	{r4, r5, r7, lr}
 800322c:	b094      	sub	sp, #80	; 0x50
 800322e:	af04      	add	r7, sp, #16
 8003230:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8003232:	2301      	movs	r3, #1
 8003234:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4618      	mov	r0, r3
 800323c:	f000 fcb9 	bl	8003bb2 <SDIO_GetPowerState>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d102      	bne.n	800324c <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003246:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800324a:	e0b8      	b.n	80033be <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003250:	2b03      	cmp	r3, #3
 8003252:	d02f      	beq.n	80032b4 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4618      	mov	r0, r3
 800325a:	f000 fe9a 	bl	8003f92 <SDMMC_CmdSendCID>
 800325e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003260:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <SD_InitCard+0x40>
    {
      return errorstate;
 8003266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003268:	e0a9      	b.n	80033be <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2100      	movs	r1, #0
 8003270:	4618      	mov	r0, r3
 8003272:	f000 fce0 	bl	8003c36 <SDIO_GetResponse>
 8003276:	4602      	mov	r2, r0
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2104      	movs	r1, #4
 8003282:	4618      	mov	r0, r3
 8003284:	f000 fcd7 	bl	8003c36 <SDIO_GetResponse>
 8003288:	4602      	mov	r2, r0
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2108      	movs	r1, #8
 8003294:	4618      	mov	r0, r3
 8003296:	f000 fcce 	bl	8003c36 <SDIO_GetResponse>
 800329a:	4602      	mov	r2, r0
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	210c      	movs	r1, #12
 80032a6:	4618      	mov	r0, r3
 80032a8:	f000 fcc5 	bl	8003c36 <SDIO_GetResponse>
 80032ac:	4602      	mov	r2, r0
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b8:	2b03      	cmp	r3, #3
 80032ba:	d00d      	beq.n	80032d8 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f107 020e 	add.w	r2, r7, #14
 80032c4:	4611      	mov	r1, r2
 80032c6:	4618      	mov	r0, r3
 80032c8:	f000 fea0 	bl	800400c <SDMMC_CmdSetRelAdd>
 80032cc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80032ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d001      	beq.n	80032d8 <SD_InitCard+0xae>
    {
      return errorstate;
 80032d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032d6:	e072      	b.n	80033be <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032dc:	2b03      	cmp	r3, #3
 80032de:	d036      	beq.n	800334e <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80032e0:	89fb      	ldrh	r3, [r7, #14]
 80032e2:	461a      	mov	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032f0:	041b      	lsls	r3, r3, #16
 80032f2:	4619      	mov	r1, r3
 80032f4:	4610      	mov	r0, r2
 80032f6:	f000 fe6a 	bl	8003fce <SDMMC_CmdSendCSD>
 80032fa:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80032fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <SD_InitCard+0xdc>
    {
      return errorstate;
 8003302:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003304:	e05b      	b.n	80033be <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2100      	movs	r1, #0
 800330c:	4618      	mov	r0, r3
 800330e:	f000 fc92 	bl	8003c36 <SDIO_GetResponse>
 8003312:	4602      	mov	r2, r0
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2104      	movs	r1, #4
 800331e:	4618      	mov	r0, r3
 8003320:	f000 fc89 	bl	8003c36 <SDIO_GetResponse>
 8003324:	4602      	mov	r2, r0
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2108      	movs	r1, #8
 8003330:	4618      	mov	r0, r3
 8003332:	f000 fc80 	bl	8003c36 <SDIO_GetResponse>
 8003336:	4602      	mov	r2, r0
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	210c      	movs	r1, #12
 8003342:	4618      	mov	r0, r3
 8003344:	f000 fc77 	bl	8003c36 <SDIO_GetResponse>
 8003348:	4602      	mov	r2, r0
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2104      	movs	r1, #4
 8003354:	4618      	mov	r0, r3
 8003356:	f000 fc6e 	bl	8003c36 <SDIO_GetResponse>
 800335a:	4603      	mov	r3, r0
 800335c:	0d1a      	lsrs	r2, r3, #20
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003362:	f107 0310 	add.w	r3, r7, #16
 8003366:	4619      	mov	r1, r3
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f7ff fd6f 	bl	8002e4c <HAL_SD_GetCardCSD>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d002      	beq.n	800337a <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003374:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003378:	e021      	b.n	80033be <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6819      	ldr	r1, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003382:	041b      	lsls	r3, r3, #16
 8003384:	2200      	movs	r2, #0
 8003386:	461c      	mov	r4, r3
 8003388:	4615      	mov	r5, r2
 800338a:	4622      	mov	r2, r4
 800338c:	462b      	mov	r3, r5
 800338e:	4608      	mov	r0, r1
 8003390:	f000 fd5a 	bl	8003e48 <SDMMC_CmdSelDesel>
 8003394:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8003396:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <SD_InitCard+0x176>
  {
    return errorstate;
 800339c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800339e:	e00e      	b.n	80033be <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681d      	ldr	r5, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	466c      	mov	r4, sp
 80033a8:	f103 0210 	add.w	r2, r3, #16
 80033ac:	ca07      	ldmia	r2, {r0, r1, r2}
 80033ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80033b2:	3304      	adds	r3, #4
 80033b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033b6:	4628      	mov	r0, r5
 80033b8:	f000 fba8 	bl	8003b0c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3740      	adds	r7, #64	; 0x40
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080033c8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80033d0:	2300      	movs	r3, #0
 80033d2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80033d4:	2300      	movs	r3, #0
 80033d6:	617b      	str	r3, [r7, #20]
 80033d8:	2300      	movs	r3, #0
 80033da:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f000 fd54 	bl	8003e8e <SDMMC_CmdGoIdleState>
 80033e6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <SD_PowerON+0x2a>
  {
    return errorstate;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	e072      	b.n	80034d8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f000 fd67 	bl	8003eca <SDMMC_CmdOperCond>
 80033fc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d00d      	beq.n	8003420 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4618      	mov	r0, r3
 8003410:	f000 fd3d 	bl	8003e8e <SDMMC_CmdGoIdleState>
 8003414:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d004      	beq.n	8003426 <SD_PowerON+0x5e>
    {
      return errorstate;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	e05b      	b.n	80034d8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800342a:	2b01      	cmp	r3, #1
 800342c:	d137      	bne.n	800349e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2100      	movs	r1, #0
 8003434:	4618      	mov	r0, r3
 8003436:	f000 fd67 	bl	8003f08 <SDMMC_CmdAppCommand>
 800343a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d02d      	beq.n	800349e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003442:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003446:	e047      	b.n	80034d8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2100      	movs	r1, #0
 800344e:	4618      	mov	r0, r3
 8003450:	f000 fd5a 	bl	8003f08 <SDMMC_CmdAppCommand>
 8003454:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <SD_PowerON+0x98>
    {
      return errorstate;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	e03b      	b.n	80034d8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	491e      	ldr	r1, [pc, #120]	; (80034e0 <SD_PowerON+0x118>)
 8003466:	4618      	mov	r0, r3
 8003468:	f000 fd70 	bl	8003f4c <SDMMC_CmdAppOperCommand>
 800346c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d002      	beq.n	800347a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003474:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003478:	e02e      	b.n	80034d8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2100      	movs	r1, #0
 8003480:	4618      	mov	r0, r3
 8003482:	f000 fbd8 	bl	8003c36 <SDIO_GetResponse>
 8003486:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	0fdb      	lsrs	r3, r3, #31
 800348c:	2b01      	cmp	r3, #1
 800348e:	d101      	bne.n	8003494 <SD_PowerON+0xcc>
 8003490:	2301      	movs	r3, #1
 8003492:	e000      	b.n	8003496 <SD_PowerON+0xce>
 8003494:	2300      	movs	r3, #0
 8003496:	613b      	str	r3, [r7, #16]

    count++;
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	3301      	adds	r3, #1
 800349c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d802      	bhi.n	80034ae <SD_PowerON+0xe6>
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d0cc      	beq.n	8003448 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d902      	bls.n	80034be <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80034b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034bc:	e00c      	b.n	80034d8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d003      	beq.n	80034d0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	645a      	str	r2, [r3, #68]	; 0x44
 80034ce:	e002      	b.n	80034d6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	c1100000 	.word	0xc1100000

080034e4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d102      	bne.n	80034fa <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80034f4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80034f8:	e018      	b.n	800352c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003502:	041b      	lsls	r3, r3, #16
 8003504:	4619      	mov	r1, r3
 8003506:	4610      	mov	r0, r2
 8003508:	f000 fda1 	bl	800404e <SDMMC_CmdSendStatus>
 800350c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <SD_SendStatus+0x34>
  {
    return errorstate;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	e009      	b.n	800352c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2100      	movs	r1, #0
 800351e:	4618      	mov	r0, r3
 8003520:	f000 fb89 	bl	8003c36 <SDIO_GetResponse>
 8003524:	4602      	mov	r2, r0
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d101      	bne.n	8003546 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e041      	b.n	80035ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2b00      	cmp	r3, #0
 8003550:	d106      	bne.n	8003560 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f7fd fb28 	bl	8000bb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2202      	movs	r2, #2
 8003564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	3304      	adds	r3, #4
 8003570:	4619      	mov	r1, r3
 8003572:	4610      	mov	r0, r2
 8003574:	f000 f94e 	bl	8003814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
	...

080035d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d001      	beq.n	80035ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e03c      	b.n	8003666 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2202      	movs	r2, #2
 80035f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a1d      	ldr	r2, [pc, #116]	; (8003670 <HAL_TIM_Base_Start+0x9c>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d018      	beq.n	8003630 <HAL_TIM_Base_Start+0x5c>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a1c      	ldr	r2, [pc, #112]	; (8003674 <HAL_TIM_Base_Start+0xa0>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d013      	beq.n	8003630 <HAL_TIM_Base_Start+0x5c>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003610:	d00e      	beq.n	8003630 <HAL_TIM_Base_Start+0x5c>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a18      	ldr	r2, [pc, #96]	; (8003678 <HAL_TIM_Base_Start+0xa4>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d009      	beq.n	8003630 <HAL_TIM_Base_Start+0x5c>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a16      	ldr	r2, [pc, #88]	; (800367c <HAL_TIM_Base_Start+0xa8>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d004      	beq.n	8003630 <HAL_TIM_Base_Start+0x5c>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a15      	ldr	r2, [pc, #84]	; (8003680 <HAL_TIM_Base_Start+0xac>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d111      	bne.n	8003654 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 0307 	and.w	r3, r3, #7
 800363a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2b06      	cmp	r3, #6
 8003640:	d010      	beq.n	8003664 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f042 0201 	orr.w	r2, r2, #1
 8003650:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003652:	e007      	b.n	8003664 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f042 0201 	orr.w	r2, r2, #1
 8003662:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3714      	adds	r7, #20
 800366a:	46bd      	mov	sp, r7
 800366c:	bc80      	pop	{r7}
 800366e:	4770      	bx	lr
 8003670:	40012c00 	.word	0x40012c00
 8003674:	40013400 	.word	0x40013400
 8003678:	40000400 	.word	0x40000400
 800367c:	40000800 	.word	0x40000800
 8003680:	40000c00 	.word	0x40000c00

08003684 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800368e:	2300      	movs	r3, #0
 8003690:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003698:	2b01      	cmp	r3, #1
 800369a:	d101      	bne.n	80036a0 <HAL_TIM_ConfigClockSource+0x1c>
 800369c:	2302      	movs	r3, #2
 800369e:	e0b4      	b.n	800380a <HAL_TIM_ConfigClockSource+0x186>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80036be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	68ba      	ldr	r2, [r7, #8]
 80036ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036d8:	d03e      	beq.n	8003758 <HAL_TIM_ConfigClockSource+0xd4>
 80036da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036de:	f200 8087 	bhi.w	80037f0 <HAL_TIM_ConfigClockSource+0x16c>
 80036e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036e6:	f000 8086 	beq.w	80037f6 <HAL_TIM_ConfigClockSource+0x172>
 80036ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036ee:	d87f      	bhi.n	80037f0 <HAL_TIM_ConfigClockSource+0x16c>
 80036f0:	2b70      	cmp	r3, #112	; 0x70
 80036f2:	d01a      	beq.n	800372a <HAL_TIM_ConfigClockSource+0xa6>
 80036f4:	2b70      	cmp	r3, #112	; 0x70
 80036f6:	d87b      	bhi.n	80037f0 <HAL_TIM_ConfigClockSource+0x16c>
 80036f8:	2b60      	cmp	r3, #96	; 0x60
 80036fa:	d050      	beq.n	800379e <HAL_TIM_ConfigClockSource+0x11a>
 80036fc:	2b60      	cmp	r3, #96	; 0x60
 80036fe:	d877      	bhi.n	80037f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003700:	2b50      	cmp	r3, #80	; 0x50
 8003702:	d03c      	beq.n	800377e <HAL_TIM_ConfigClockSource+0xfa>
 8003704:	2b50      	cmp	r3, #80	; 0x50
 8003706:	d873      	bhi.n	80037f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003708:	2b40      	cmp	r3, #64	; 0x40
 800370a:	d058      	beq.n	80037be <HAL_TIM_ConfigClockSource+0x13a>
 800370c:	2b40      	cmp	r3, #64	; 0x40
 800370e:	d86f      	bhi.n	80037f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003710:	2b30      	cmp	r3, #48	; 0x30
 8003712:	d064      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x15a>
 8003714:	2b30      	cmp	r3, #48	; 0x30
 8003716:	d86b      	bhi.n	80037f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003718:	2b20      	cmp	r3, #32
 800371a:	d060      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x15a>
 800371c:	2b20      	cmp	r3, #32
 800371e:	d867      	bhi.n	80037f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003720:	2b00      	cmp	r3, #0
 8003722:	d05c      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x15a>
 8003724:	2b10      	cmp	r3, #16
 8003726:	d05a      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x15a>
 8003728:	e062      	b.n	80037f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6818      	ldr	r0, [r3, #0]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	6899      	ldr	r1, [r3, #8]
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685a      	ldr	r2, [r3, #4]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	f000 f95c 	bl	80039f6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800374c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68ba      	ldr	r2, [r7, #8]
 8003754:	609a      	str	r2, [r3, #8]
      break;
 8003756:	e04f      	b.n	80037f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6818      	ldr	r0, [r3, #0]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	6899      	ldr	r1, [r3, #8]
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	f000 f945 	bl	80039f6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	689a      	ldr	r2, [r3, #8]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800377a:	609a      	str	r2, [r3, #8]
      break;
 800377c:	e03c      	b.n	80037f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6818      	ldr	r0, [r3, #0]
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	6859      	ldr	r1, [r3, #4]
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	461a      	mov	r2, r3
 800378c:	f000 f8bc 	bl	8003908 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2150      	movs	r1, #80	; 0x50
 8003796:	4618      	mov	r0, r3
 8003798:	f000 f913 	bl	80039c2 <TIM_ITRx_SetConfig>
      break;
 800379c:	e02c      	b.n	80037f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6818      	ldr	r0, [r3, #0]
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	6859      	ldr	r1, [r3, #4]
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	461a      	mov	r2, r3
 80037ac:	f000 f8da 	bl	8003964 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2160      	movs	r1, #96	; 0x60
 80037b6:	4618      	mov	r0, r3
 80037b8:	f000 f903 	bl	80039c2 <TIM_ITRx_SetConfig>
      break;
 80037bc:	e01c      	b.n	80037f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6818      	ldr	r0, [r3, #0]
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	6859      	ldr	r1, [r3, #4]
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	461a      	mov	r2, r3
 80037cc:	f000 f89c 	bl	8003908 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2140      	movs	r1, #64	; 0x40
 80037d6:	4618      	mov	r0, r3
 80037d8:	f000 f8f3 	bl	80039c2 <TIM_ITRx_SetConfig>
      break;
 80037dc:	e00c      	b.n	80037f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4619      	mov	r1, r3
 80037e8:	4610      	mov	r0, r2
 80037ea:	f000 f8ea 	bl	80039c2 <TIM_ITRx_SetConfig>
      break;
 80037ee:	e003      	b.n	80037f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	73fb      	strb	r3, [r7, #15]
      break;
 80037f4:	e000      	b.n	80037f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80037f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003808:	7bfb      	ldrb	r3, [r7, #15]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
	...

08003814 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4a33      	ldr	r2, [pc, #204]	; (80038f4 <TIM_Base_SetConfig+0xe0>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d013      	beq.n	8003854 <TIM_Base_SetConfig+0x40>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a32      	ldr	r2, [pc, #200]	; (80038f8 <TIM_Base_SetConfig+0xe4>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d00f      	beq.n	8003854 <TIM_Base_SetConfig+0x40>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800383a:	d00b      	beq.n	8003854 <TIM_Base_SetConfig+0x40>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a2f      	ldr	r2, [pc, #188]	; (80038fc <TIM_Base_SetConfig+0xe8>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d007      	beq.n	8003854 <TIM_Base_SetConfig+0x40>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a2e      	ldr	r2, [pc, #184]	; (8003900 <TIM_Base_SetConfig+0xec>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d003      	beq.n	8003854 <TIM_Base_SetConfig+0x40>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4a2d      	ldr	r2, [pc, #180]	; (8003904 <TIM_Base_SetConfig+0xf0>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d108      	bne.n	8003866 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800385a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	4313      	orrs	r3, r2
 8003864:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a22      	ldr	r2, [pc, #136]	; (80038f4 <TIM_Base_SetConfig+0xe0>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d013      	beq.n	8003896 <TIM_Base_SetConfig+0x82>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a21      	ldr	r2, [pc, #132]	; (80038f8 <TIM_Base_SetConfig+0xe4>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d00f      	beq.n	8003896 <TIM_Base_SetConfig+0x82>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800387c:	d00b      	beq.n	8003896 <TIM_Base_SetConfig+0x82>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a1e      	ldr	r2, [pc, #120]	; (80038fc <TIM_Base_SetConfig+0xe8>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d007      	beq.n	8003896 <TIM_Base_SetConfig+0x82>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	4a1d      	ldr	r2, [pc, #116]	; (8003900 <TIM_Base_SetConfig+0xec>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d003      	beq.n	8003896 <TIM_Base_SetConfig+0x82>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a1c      	ldr	r2, [pc, #112]	; (8003904 <TIM_Base_SetConfig+0xf0>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d108      	bne.n	80038a8 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800389c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	689a      	ldr	r2, [r3, #8]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4a09      	ldr	r2, [pc, #36]	; (80038f4 <TIM_Base_SetConfig+0xe0>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d003      	beq.n	80038dc <TIM_Base_SetConfig+0xc8>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	4a08      	ldr	r2, [pc, #32]	; (80038f8 <TIM_Base_SetConfig+0xe4>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d103      	bne.n	80038e4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	691a      	ldr	r2, [r3, #16]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	615a      	str	r2, [r3, #20]
}
 80038ea:	bf00      	nop
 80038ec:	3714      	adds	r7, #20
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bc80      	pop	{r7}
 80038f2:	4770      	bx	lr
 80038f4:	40012c00 	.word	0x40012c00
 80038f8:	40013400 	.word	0x40013400
 80038fc:	40000400 	.word	0x40000400
 8003900:	40000800 	.word	0x40000800
 8003904:	40000c00 	.word	0x40000c00

08003908 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003908:	b480      	push	{r7}
 800390a:	b087      	sub	sp, #28
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6a1b      	ldr	r3, [r3, #32]
 800391e:	f023 0201 	bic.w	r2, r3, #1
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	699b      	ldr	r3, [r3, #24]
 800392a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003932:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	011b      	lsls	r3, r3, #4
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	4313      	orrs	r3, r2
 800393c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	f023 030a 	bic.w	r3, r3, #10
 8003944:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	4313      	orrs	r3, r2
 800394c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	693a      	ldr	r2, [r7, #16]
 8003952:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	621a      	str	r2, [r3, #32]
}
 800395a:	bf00      	nop
 800395c:	371c      	adds	r7, #28
 800395e:	46bd      	mov	sp, r7
 8003960:	bc80      	pop	{r7}
 8003962:	4770      	bx	lr

08003964 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003964:	b480      	push	{r7}
 8003966:	b087      	sub	sp, #28
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	60b9      	str	r1, [r7, #8]
 800396e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6a1b      	ldr	r3, [r3, #32]
 8003974:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	f023 0210 	bic.w	r2, r3, #16
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800398e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	031b      	lsls	r3, r3, #12
 8003994:	693a      	ldr	r2, [r7, #16]
 8003996:	4313      	orrs	r3, r2
 8003998:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80039a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	011b      	lsls	r3, r3, #4
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	697a      	ldr	r2, [r7, #20]
 80039b6:	621a      	str	r2, [r3, #32]
}
 80039b8:	bf00      	nop
 80039ba:	371c      	adds	r7, #28
 80039bc:	46bd      	mov	sp, r7
 80039be:	bc80      	pop	{r7}
 80039c0:	4770      	bx	lr

080039c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80039c2:	b480      	push	{r7}
 80039c4:	b085      	sub	sp, #20
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
 80039ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80039da:	683a      	ldr	r2, [r7, #0]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	4313      	orrs	r3, r2
 80039e0:	f043 0307 	orr.w	r3, r3, #7
 80039e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	609a      	str	r2, [r3, #8]
}
 80039ec:	bf00      	nop
 80039ee:	3714      	adds	r7, #20
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bc80      	pop	{r7}
 80039f4:	4770      	bx	lr

080039f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80039f6:	b480      	push	{r7}
 80039f8:	b087      	sub	sp, #28
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	60f8      	str	r0, [r7, #12]
 80039fe:	60b9      	str	r1, [r7, #8]
 8003a00:	607a      	str	r2, [r7, #4]
 8003a02:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a10:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	021a      	lsls	r2, r3, #8
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	431a      	orrs	r2, r3
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	697a      	ldr	r2, [r7, #20]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	609a      	str	r2, [r3, #8]
}
 8003a2a:	bf00      	nop
 8003a2c:	371c      	adds	r7, #28
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bc80      	pop	{r7}
 8003a32:	4770      	bx	lr

08003a34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b085      	sub	sp, #20
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d101      	bne.n	8003a4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a48:	2302      	movs	r3, #2
 8003a4a:	e050      	b.n	8003aee <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2202      	movs	r2, #2
 8003a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68fa      	ldr	r2, [r7, #12]
 8003a84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a1b      	ldr	r2, [pc, #108]	; (8003af8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d018      	beq.n	8003ac2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a19      	ldr	r2, [pc, #100]	; (8003afc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d013      	beq.n	8003ac2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aa2:	d00e      	beq.n	8003ac2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a15      	ldr	r2, [pc, #84]	; (8003b00 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d009      	beq.n	8003ac2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a14      	ldr	r2, [pc, #80]	; (8003b04 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d004      	beq.n	8003ac2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a12      	ldr	r2, [pc, #72]	; (8003b08 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d10c      	bne.n	8003adc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ac8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	68ba      	ldr	r2, [r7, #8]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68ba      	ldr	r2, [r7, #8]
 8003ada:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3714      	adds	r7, #20
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bc80      	pop	{r7}
 8003af6:	4770      	bx	lr
 8003af8:	40012c00 	.word	0x40012c00
 8003afc:	40013400 	.word	0x40013400
 8003b00:	40000400 	.word	0x40000400
 8003b04:	40000800 	.word	0x40000800
 8003b08:	40000c00 	.word	0x40000c00

08003b0c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8003b0c:	b084      	sub	sp, #16
 8003b0e:	b480      	push	{r7}
 8003b10:	b085      	sub	sp, #20
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
 8003b16:	f107 001c 	add.w	r0, r7, #28
 8003b1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8003b22:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8003b24:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8003b26:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8003b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8003b2a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8003b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8003b2e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8003b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8003b32:	431a      	orrs	r2, r3
             Init.ClockDiv
 8003b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8003b36:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8003b46:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3714      	adds	r7, #20
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bc80      	pop	{r7}
 8003b5c:	b004      	add	sp, #16
 8003b5e:	4770      	bx	lr

08003b60 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bc80      	pop	{r7}
 8003b76:	4770      	bx	lr

08003b78 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bc80      	pop	{r7}
 8003b96:	4770      	bx	lr

08003b98 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2203      	movs	r2, #3
 8003ba4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bc80      	pop	{r7}
 8003bb0:	4770      	bx	lr

08003bb2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	b083      	sub	sp, #12
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0303 	and.w	r3, r3, #3
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	370c      	adds	r7, #12
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bc80      	pop	{r7}
 8003bca:	4770      	bx	lr

08003bcc <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b085      	sub	sp, #20
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003bea:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8003bf0:	431a      	orrs	r2, r3
                       Command->CPSM);
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8003bf6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003bf8:	68fa      	ldr	r2, [r7, #12]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003c06:	f023 030f 	bic.w	r3, r3, #15
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8003c12:	2300      	movs	r3, #0
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3714      	adds	r7, #20
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bc80      	pop	{r7}
 8003c1c:	4770      	bx	lr

08003c1e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8003c1e:	b480      	push	{r7}
 8003c20:	b083      	sub	sp, #12
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	691b      	ldr	r3, [r3, #16]
 8003c2a:	b2db      	uxtb	r3, r3
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	370c      	adds	r7, #12
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bc80      	pop	{r7}
 8003c34:	4770      	bx	lr

08003c36 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8003c36:	b480      	push	{r7}
 8003c38:	b085      	sub	sp, #20
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
 8003c3e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	3314      	adds	r3, #20
 8003c44:	461a      	mov	r2, r3
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	4413      	add	r3, r2
 8003c4a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
}  
 8003c50:	4618      	mov	r0, r3
 8003c52:	3714      	adds	r7, #20
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bc80      	pop	{r7}
 8003c58:	4770      	bx	lr

08003c5a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8003c5a:	b480      	push	{r7}
 8003c5c:	b085      	sub	sp, #20
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	6078      	str	r0, [r7, #4]
 8003c62:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8003c64:	2300      	movs	r3, #0
 8003c66:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685a      	ldr	r2, [r3, #4]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003c80:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8003c86:	431a      	orrs	r2, r3
                       Data->DPSM);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8003c8c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c98:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	431a      	orrs	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0

}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3714      	adds	r7, #20
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bc80      	pop	{r7}
 8003cae:	4770      	bx	lr

08003cb0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b088      	sub	sp, #32
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8003cbe:	2310      	movs	r3, #16
 8003cc0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003cc2:	2340      	movs	r3, #64	; 0x40
 8003cc4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003cca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003cd0:	f107 0308 	add.w	r3, r7, #8
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7ff ff78 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8003cdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce0:	2110      	movs	r1, #16
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 f9d6 	bl	8004094 <SDMMC_GetCmdResp1>
 8003ce8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003cea:	69fb      	ldr	r3, [r7, #28]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3720      	adds	r7, #32
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b088      	sub	sp, #32
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8003d02:	2311      	movs	r3, #17
 8003d04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003d06:	2340      	movs	r3, #64	; 0x40
 8003d08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003d0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d12:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003d14:	f107 0308 	add.w	r3, r7, #8
 8003d18:	4619      	mov	r1, r3
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f7ff ff56 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8003d20:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d24:	2111      	movs	r1, #17
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 f9b4 	bl	8004094 <SDMMC_GetCmdResp1>
 8003d2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003d2e:	69fb      	ldr	r3, [r7, #28]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3720      	adds	r7, #32
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b088      	sub	sp, #32
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8003d46:	2312      	movs	r3, #18
 8003d48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003d4a:	2340      	movs	r3, #64	; 0x40
 8003d4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003d52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d56:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003d58:	f107 0308 	add.w	r3, r7, #8
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f7ff ff34 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8003d64:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d68:	2112      	movs	r1, #18
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 f992 	bl	8004094 <SDMMC_GetCmdResp1>
 8003d70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003d72:	69fb      	ldr	r3, [r7, #28]
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3720      	adds	r7, #32
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b088      	sub	sp, #32
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8003d8a:	2318      	movs	r3, #24
 8003d8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003d8e:	2340      	movs	r3, #64	; 0x40
 8003d90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003d92:	2300      	movs	r3, #0
 8003d94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003d96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d9a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003d9c:	f107 0308 	add.w	r3, r7, #8
 8003da0:	4619      	mov	r1, r3
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f7ff ff12 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8003da8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dac:	2118      	movs	r1, #24
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f000 f970 	bl	8004094 <SDMMC_GetCmdResp1>
 8003db4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003db6:	69fb      	ldr	r3, [r7, #28]
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3720      	adds	r7, #32
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b088      	sub	sp, #32
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8003dce:	2319      	movs	r3, #25
 8003dd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003dd2:	2340      	movs	r3, #64	; 0x40
 8003dd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003dda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003dde:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003de0:	f107 0308 	add.w	r3, r7, #8
 8003de4:	4619      	mov	r1, r3
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f7ff fef0 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8003dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8003df0:	2119      	movs	r1, #25
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f000 f94e 	bl	8004094 <SDMMC_GetCmdResp1>
 8003df8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003dfa:	69fb      	ldr	r3, [r7, #28]
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3720      	adds	r7, #32
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b088      	sub	sp, #32
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8003e10:	230c      	movs	r3, #12
 8003e12:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003e14:	2340      	movs	r3, #64	; 0x40
 8003e16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003e1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e20:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003e22:	f107 0308 	add.w	r3, r7, #8
 8003e26:	4619      	mov	r1, r3
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f7ff fecf 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8003e2e:	4a05      	ldr	r2, [pc, #20]	; (8003e44 <SDMMC_CmdStopTransfer+0x40>)
 8003e30:	210c      	movs	r1, #12
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f000 f92e 	bl	8004094 <SDMMC_GetCmdResp1>
 8003e38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003e3a:	69fb      	ldr	r3, [r7, #28]
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3720      	adds	r7, #32
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	05f5e100 	.word	0x05f5e100

08003e48 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b08a      	sub	sp, #40	; 0x28
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8003e58:	2307      	movs	r3, #7
 8003e5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003e5c:	2340      	movs	r3, #64	; 0x40
 8003e5e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003e60:	2300      	movs	r3, #0
 8003e62:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003e64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e68:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003e6a:	f107 0310 	add.w	r3, r7, #16
 8003e6e:	4619      	mov	r1, r3
 8003e70:	68f8      	ldr	r0, [r7, #12]
 8003e72:	f7ff feab 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8003e76:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e7a:	2107      	movs	r1, #7
 8003e7c:	68f8      	ldr	r0, [r7, #12]
 8003e7e:	f000 f909 	bl	8004094 <SDMMC_GetCmdResp1>
 8003e82:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8003e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3728      	adds	r7, #40	; 0x28
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b088      	sub	sp, #32
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8003e96:	2300      	movs	r3, #0
 8003e98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003ea6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003eaa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003eac:	f107 0308 	add.w	r3, r7, #8
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f7ff fe8a 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 fb21 	bl	8004500 <SDMMC_GetCmdError>
 8003ebe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003ec0:	69fb      	ldr	r3, [r7, #28]
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3720      	adds	r7, #32
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b088      	sub	sp, #32
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8003ed2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8003ed6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8003ed8:	2308      	movs	r3, #8
 8003eda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003edc:	2340      	movs	r3, #64	; 0x40
 8003ede:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003ee4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ee8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003eea:	f107 0308 	add.w	r3, r7, #8
 8003eee:	4619      	mov	r1, r3
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f7ff fe6b 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 fab4 	bl	8004464 <SDMMC_GetCmdResp7>
 8003efc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003efe:	69fb      	ldr	r3, [r7, #28]
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3720      	adds	r7, #32
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b088      	sub	sp, #32
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8003f16:	2337      	movs	r3, #55	; 0x37
 8003f18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003f1a:	2340      	movs	r3, #64	; 0x40
 8003f1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003f22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f26:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003f28:	f107 0308 	add.w	r3, r7, #8
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7ff fe4c 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8003f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f38:	2137      	movs	r1, #55	; 0x37
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f8aa 	bl	8004094 <SDMMC_GetCmdResp1>
 8003f40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003f42:	69fb      	ldr	r3, [r7, #28]
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3720      	adds	r7, #32
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}

08003f4c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b088      	sub	sp, #32
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003f5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8003f62:	2329      	movs	r3, #41	; 0x29
 8003f64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003f66:	2340      	movs	r3, #64	; 0x40
 8003f68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003f6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f72:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003f74:	f107 0308 	add.w	r3, r7, #8
 8003f78:	4619      	mov	r1, r3
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7ff fe26 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 f9bd 	bl	8004300 <SDMMC_GetCmdResp3>
 8003f86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003f88:	69fb      	ldr	r3, [r7, #28]
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3720      	adds	r7, #32
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b088      	sub	sp, #32
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8003fa2:	23c0      	movs	r3, #192	; 0xc0
 8003fa4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003faa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003fb0:	f107 0308 	add.w	r3, r7, #8
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f7ff fe08 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 f957 	bl	8004270 <SDMMC_GetCmdResp2>
 8003fc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003fc4:	69fb      	ldr	r3, [r7, #28]
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3720      	adds	r7, #32
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b088      	sub	sp, #32
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
 8003fd6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8003fdc:	2309      	movs	r3, #9
 8003fde:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8003fe0:	23c0      	movs	r3, #192	; 0xc0
 8003fe2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003fe8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fec:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003fee:	f107 0308 	add.w	r3, r7, #8
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f7ff fde9 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f000 f938 	bl	8004270 <SDMMC_GetCmdResp2>
 8004000:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004002:	69fb      	ldr	r3, [r7, #28]
}
 8004004:	4618      	mov	r0, r3
 8004006:	3720      	adds	r7, #32
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b088      	sub	sp, #32
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8004016:	2300      	movs	r3, #0
 8004018:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800401a:	2303      	movs	r3, #3
 800401c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800401e:	2340      	movs	r3, #64	; 0x40
 8004020:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004022:	2300      	movs	r3, #0
 8004024:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004026:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800402a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800402c:	f107 0308 	add.w	r3, r7, #8
 8004030:	4619      	mov	r1, r3
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f7ff fdca 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8004038:	683a      	ldr	r2, [r7, #0]
 800403a:	2103      	movs	r1, #3
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 f99b 	bl	8004378 <SDMMC_GetCmdResp6>
 8004042:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004044:	69fb      	ldr	r3, [r7, #28]
}
 8004046:	4618      	mov	r0, r3
 8004048:	3720      	adds	r7, #32
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}

0800404e <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800404e:	b580      	push	{r7, lr}
 8004050:	b088      	sub	sp, #32
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
 8004056:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800405c:	230d      	movs	r3, #13
 800405e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004060:	2340      	movs	r3, #64	; 0x40
 8004062:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004064:	2300      	movs	r3, #0
 8004066:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004068:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800406c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800406e:	f107 0308 	add.w	r3, r7, #8
 8004072:	4619      	mov	r1, r3
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f7ff fda9 	bl	8003bcc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800407a:	f241 3288 	movw	r2, #5000	; 0x1388
 800407e:	210d      	movs	r1, #13
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 f807 	bl	8004094 <SDMMC_GetCmdResp1>
 8004086:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004088:	69fb      	ldr	r3, [r7, #28]
}
 800408a:	4618      	mov	r0, r3
 800408c:	3720      	adds	r7, #32
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
	...

08004094 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b088      	sub	sp, #32
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	460b      	mov	r3, r1
 800409e:	607a      	str	r2, [r7, #4]
 80040a0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80040a2:	4b70      	ldr	r3, [pc, #448]	; (8004264 <SDMMC_GetCmdResp1+0x1d0>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a70      	ldr	r2, [pc, #448]	; (8004268 <SDMMC_GetCmdResp1+0x1d4>)
 80040a8:	fba2 2303 	umull	r2, r3, r2, r3
 80040ac:	0a5a      	lsrs	r2, r3, #9
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	fb02 f303 	mul.w	r3, r2, r3
 80040b4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	1e5a      	subs	r2, r3, #1
 80040ba:	61fa      	str	r2, [r7, #28]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d102      	bne.n	80040c6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80040c0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80040c4:	e0c9      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ca:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d0ef      	beq.n	80040b6 <SDMMC_GetCmdResp1+0x22>
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1ea      	bne.n	80040b6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040e4:	f003 0304 	and.w	r3, r3, #4
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d004      	beq.n	80040f6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2204      	movs	r2, #4
 80040f0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80040f2:	2304      	movs	r3, #4
 80040f4:	e0b1      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d004      	beq.n	800410c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2201      	movs	r2, #1
 8004106:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004108:	2301      	movs	r3, #1
 800410a:	e0a6      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	22c5      	movs	r2, #197	; 0xc5
 8004110:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f7ff fd83 	bl	8003c1e <SDIO_GetCommandResponse>
 8004118:	4603      	mov	r3, r0
 800411a:	461a      	mov	r2, r3
 800411c:	7afb      	ldrb	r3, [r7, #11]
 800411e:	4293      	cmp	r3, r2
 8004120:	d001      	beq.n	8004126 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004122:	2301      	movs	r3, #1
 8004124:	e099      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8004126:	2100      	movs	r1, #0
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f7ff fd84 	bl	8003c36 <SDIO_GetResponse>
 800412e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	4b4e      	ldr	r3, [pc, #312]	; (800426c <SDMMC_GetCmdResp1+0x1d8>)
 8004134:	4013      	ands	r3, r2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800413a:	2300      	movs	r3, #0
 800413c:	e08d      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	2b00      	cmp	r3, #0
 8004142:	da02      	bge.n	800414a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8004144:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004148:	e087      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8004154:	2340      	movs	r3, #64	; 0x40
 8004156:	e080      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8004162:	2380      	movs	r3, #128	; 0x80
 8004164:	e079      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d002      	beq.n	8004176 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8004170:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004174:	e071      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d002      	beq.n	8004186 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8004180:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004184:	e069      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d002      	beq.n	8004196 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8004190:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004194:	e061      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d002      	beq.n	80041a6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80041a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80041a4:	e059      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d002      	beq.n	80041b6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80041b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041b4:	e051      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d002      	beq.n	80041c6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80041c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80041c4:	e049      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d002      	beq.n	80041d6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80041d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80041d4:	e041      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d002      	beq.n	80041e6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80041e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041e4:	e039      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d002      	beq.n	80041f6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80041f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041f4:	e031      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d002      	beq.n	8004206 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8004200:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004204:	e029      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d002      	beq.n	8004216 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8004210:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004214:	e021      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d002      	beq.n	8004226 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8004220:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004224:	e019      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d002      	beq.n	8004236 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8004230:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004234:	e011      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d002      	beq.n	8004246 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8004240:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004244:	e009      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	f003 0308 	and.w	r3, r3, #8
 800424c:	2b00      	cmp	r3, #0
 800424e:	d002      	beq.n	8004256 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8004250:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8004254:	e001      	b.n	800425a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8004256:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800425a:	4618      	mov	r0, r3
 800425c:	3720      	adds	r7, #32
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	20000000 	.word	0x20000000
 8004268:	10624dd3 	.word	0x10624dd3
 800426c:	fdffe008 	.word	0xfdffe008

08004270 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8004270:	b480      	push	{r7}
 8004272:	b085      	sub	sp, #20
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004278:	4b1f      	ldr	r3, [pc, #124]	; (80042f8 <SDMMC_GetCmdResp2+0x88>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a1f      	ldr	r2, [pc, #124]	; (80042fc <SDMMC_GetCmdResp2+0x8c>)
 800427e:	fba2 2303 	umull	r2, r3, r2, r3
 8004282:	0a5b      	lsrs	r3, r3, #9
 8004284:	f241 3288 	movw	r2, #5000	; 0x1388
 8004288:	fb02 f303 	mul.w	r3, r2, r3
 800428c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	1e5a      	subs	r2, r3, #1
 8004292:	60fa      	str	r2, [r7, #12]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d102      	bne.n	800429e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004298:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800429c:	e026      	b.n	80042ec <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042a2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0ef      	beq.n	800428e <SDMMC_GetCmdResp2+0x1e>
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1ea      	bne.n	800428e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042bc:	f003 0304 	and.w	r3, r3, #4
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d004      	beq.n	80042ce <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2204      	movs	r2, #4
 80042c8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80042ca:	2304      	movs	r3, #4
 80042cc:	e00e      	b.n	80042ec <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d004      	beq.n	80042e4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2201      	movs	r2, #1
 80042de:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e003      	b.n	80042ec <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	22c5      	movs	r2, #197	; 0xc5
 80042e8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3714      	adds	r7, #20
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bc80      	pop	{r7}
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	20000000 	.word	0x20000000
 80042fc:	10624dd3 	.word	0x10624dd3

08004300 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004308:	4b19      	ldr	r3, [pc, #100]	; (8004370 <SDMMC_GetCmdResp3+0x70>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a19      	ldr	r2, [pc, #100]	; (8004374 <SDMMC_GetCmdResp3+0x74>)
 800430e:	fba2 2303 	umull	r2, r3, r2, r3
 8004312:	0a5b      	lsrs	r3, r3, #9
 8004314:	f241 3288 	movw	r2, #5000	; 0x1388
 8004318:	fb02 f303 	mul.w	r3, r2, r3
 800431c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	1e5a      	subs	r2, r3, #1
 8004322:	60fa      	str	r2, [r7, #12]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d102      	bne.n	800432e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004328:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800432c:	e01b      	b.n	8004366 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004332:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0ef      	beq.n	800431e <SDMMC_GetCmdResp3+0x1e>
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004344:	2b00      	cmp	r3, #0
 8004346:	d1ea      	bne.n	800431e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800434c:	f003 0304 	and.w	r3, r3, #4
 8004350:	2b00      	cmp	r3, #0
 8004352:	d004      	beq.n	800435e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2204      	movs	r2, #4
 8004358:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800435a:	2304      	movs	r3, #4
 800435c:	e003      	b.n	8004366 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	22c5      	movs	r2, #197	; 0xc5
 8004362:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3714      	adds	r7, #20
 800436a:	46bd      	mov	sp, r7
 800436c:	bc80      	pop	{r7}
 800436e:	4770      	bx	lr
 8004370:	20000000 	.word	0x20000000
 8004374:	10624dd3 	.word	0x10624dd3

08004378 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b088      	sub	sp, #32
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	460b      	mov	r3, r1
 8004382:	607a      	str	r2, [r7, #4]
 8004384:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004386:	4b35      	ldr	r3, [pc, #212]	; (800445c <SDMMC_GetCmdResp6+0xe4>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a35      	ldr	r2, [pc, #212]	; (8004460 <SDMMC_GetCmdResp6+0xe8>)
 800438c:	fba2 2303 	umull	r2, r3, r2, r3
 8004390:	0a5b      	lsrs	r3, r3, #9
 8004392:	f241 3288 	movw	r2, #5000	; 0x1388
 8004396:	fb02 f303 	mul.w	r3, r2, r3
 800439a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	1e5a      	subs	r2, r3, #1
 80043a0:	61fa      	str	r2, [r7, #28]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d102      	bne.n	80043ac <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80043a6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80043aa:	e052      	b.n	8004452 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043b0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d0ef      	beq.n	800439c <SDMMC_GetCmdResp6+0x24>
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1ea      	bne.n	800439c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043ca:	f003 0304 	and.w	r3, r3, #4
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d004      	beq.n	80043dc <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2204      	movs	r2, #4
 80043d6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80043d8:	2304      	movs	r3, #4
 80043da:	e03a      	b.n	8004452 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043e0:	f003 0301 	and.w	r3, r3, #1
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d004      	beq.n	80043f2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2201      	movs	r2, #1
 80043ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e02f      	b.n	8004452 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80043f2:	68f8      	ldr	r0, [r7, #12]
 80043f4:	f7ff fc13 	bl	8003c1e <SDIO_GetCommandResponse>
 80043f8:	4603      	mov	r3, r0
 80043fa:	461a      	mov	r2, r3
 80043fc:	7afb      	ldrb	r3, [r7, #11]
 80043fe:	4293      	cmp	r3, r2
 8004400:	d001      	beq.n	8004406 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004402:	2301      	movs	r3, #1
 8004404:	e025      	b.n	8004452 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	22c5      	movs	r2, #197	; 0xc5
 800440a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800440c:	2100      	movs	r1, #0
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f7ff fc11 	bl	8003c36 <SDIO_GetResponse>
 8004414:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d106      	bne.n	800442e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	0c1b      	lsrs	r3, r3, #16
 8004424:	b29a      	uxth	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800442a:	2300      	movs	r3, #0
 800442c:	e011      	b.n	8004452 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d002      	beq.n	800443e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004438:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800443c:	e009      	b.n	8004452 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d002      	beq.n	800444e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004448:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800444c:	e001      	b.n	8004452 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800444e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8004452:	4618      	mov	r0, r3
 8004454:	3720      	adds	r7, #32
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	20000000 	.word	0x20000000
 8004460:	10624dd3 	.word	0x10624dd3

08004464 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8004464:	b480      	push	{r7}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800446c:	4b22      	ldr	r3, [pc, #136]	; (80044f8 <SDMMC_GetCmdResp7+0x94>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a22      	ldr	r2, [pc, #136]	; (80044fc <SDMMC_GetCmdResp7+0x98>)
 8004472:	fba2 2303 	umull	r2, r3, r2, r3
 8004476:	0a5b      	lsrs	r3, r3, #9
 8004478:	f241 3288 	movw	r2, #5000	; 0x1388
 800447c:	fb02 f303 	mul.w	r3, r2, r3
 8004480:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	1e5a      	subs	r2, r3, #1
 8004486:	60fa      	str	r2, [r7, #12]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d102      	bne.n	8004492 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800448c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004490:	e02c      	b.n	80044ec <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004496:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d0ef      	beq.n	8004482 <SDMMC_GetCmdResp7+0x1e>
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1ea      	bne.n	8004482 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044b0:	f003 0304 	and.w	r3, r3, #4
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d004      	beq.n	80044c2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2204      	movs	r2, #4
 80044bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80044be:	2304      	movs	r3, #4
 80044c0:	e014      	b.n	80044ec <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c6:	f003 0301 	and.w	r3, r3, #1
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d004      	beq.n	80044d8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2201      	movs	r2, #1
 80044d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e009      	b.n	80044ec <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d002      	beq.n	80044ea <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2240      	movs	r2, #64	; 0x40
 80044e8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80044ea:	2300      	movs	r3, #0
  
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3714      	adds	r7, #20
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bc80      	pop	{r7}
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	20000000 	.word	0x20000000
 80044fc:	10624dd3 	.word	0x10624dd3

08004500 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8004500:	b480      	push	{r7}
 8004502:	b085      	sub	sp, #20
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004508:	4b10      	ldr	r3, [pc, #64]	; (800454c <SDMMC_GetCmdError+0x4c>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a10      	ldr	r2, [pc, #64]	; (8004550 <SDMMC_GetCmdError+0x50>)
 800450e:	fba2 2303 	umull	r2, r3, r2, r3
 8004512:	0a5b      	lsrs	r3, r3, #9
 8004514:	f241 3288 	movw	r2, #5000	; 0x1388
 8004518:	fb02 f303 	mul.w	r3, r2, r3
 800451c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	1e5a      	subs	r2, r3, #1
 8004522:	60fa      	str	r2, [r7, #12]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d102      	bne.n	800452e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004528:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800452c:	e009      	b.n	8004542 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004536:	2b00      	cmp	r3, #0
 8004538:	d0f1      	beq.n	800451e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	22c5      	movs	r2, #197	; 0xc5
 800453e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3714      	adds	r7, #20
 8004546:	46bd      	mov	sp, r7
 8004548:	bc80      	pop	{r7}
 800454a:	4770      	bx	lr
 800454c:	20000000 	.word	0x20000000
 8004550:	10624dd3 	.word	0x10624dd3

08004554 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8004558:	4904      	ldr	r1, [pc, #16]	; (800456c <MX_FATFS_Init+0x18>)
 800455a:	4805      	ldr	r0, [pc, #20]	; (8004570 <MX_FATFS_Init+0x1c>)
 800455c:	f002 fe4e 	bl	80071fc <FATFS_LinkDriver>
 8004560:	4603      	mov	r3, r0
 8004562:	461a      	mov	r2, r3
 8004564:	4b03      	ldr	r3, [pc, #12]	; (8004574 <MX_FATFS_Init+0x20>)
 8004566:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004568:	bf00      	nop
 800456a:	bd80      	pop	{r7, pc}
 800456c:	2000075c 	.word	0x2000075c
 8004570:	080075cc 	.word	0x080075cc
 8004574:	20000758 	.word	0x20000758

08004578 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800457c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800457e:	4618      	mov	r0, r3
 8004580:	46bd      	mov	sp, r7
 8004582:	bc80      	pop	{r7}
 8004584:	4770      	bx	lr
	...

08004588 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800458e:	2300      	movs	r3, #0
 8004590:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8004592:	f000 f86b 	bl	800466c <BSP_SD_IsDetected>
 8004596:	4603      	mov	r3, r0
 8004598:	2b01      	cmp	r3, #1
 800459a:	d001      	beq.n	80045a0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e005      	b.n	80045ac <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80045a0:	4804      	ldr	r0, [pc, #16]	; (80045b4 <BSP_SD_Init+0x2c>)
 80045a2:	f7fe f83f 	bl	8002624 <HAL_SD_Init>
 80045a6:	4603      	mov	r3, r0
 80045a8:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 80045aa:	79fb      	ldrb	r3, [r7, #7]
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3708      	adds	r7, #8
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	20000080 	.word	0x20000080

080045b8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b088      	sub	sp, #32
 80045bc:	af02      	add	r7, sp, #8
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	607a      	str	r2, [r7, #4]
 80045c4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80045c6:	2300      	movs	r3, #0
 80045c8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	9300      	str	r3, [sp, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68ba      	ldr	r2, [r7, #8]
 80045d2:	68f9      	ldr	r1, [r7, #12]
 80045d4:	4806      	ldr	r0, [pc, #24]	; (80045f0 <BSP_SD_ReadBlocks+0x38>)
 80045d6:	f7fe f8d5 	bl	8002784 <HAL_SD_ReadBlocks>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d001      	beq.n	80045e4 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80045e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3718      	adds	r7, #24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	20000080 	.word	0x20000080

080045f4 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b088      	sub	sp, #32
 80045f8:	af02      	add	r7, sp, #8
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
 8004600:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8004602:	2300      	movs	r3, #0
 8004604:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	9300      	str	r3, [sp, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	68ba      	ldr	r2, [r7, #8]
 800460e:	68f9      	ldr	r1, [r7, #12]
 8004610:	4806      	ldr	r0, [pc, #24]	; (800462c <BSP_SD_WriteBlocks+0x38>)
 8004612:	f7fe fa95 	bl	8002b40 <HAL_SD_WriteBlocks>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8004620:	7dfb      	ldrb	r3, [r7, #23]
}
 8004622:	4618      	mov	r0, r3
 8004624:	3718      	adds	r7, #24
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	20000080 	.word	0x20000080

08004630 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8004634:	4805      	ldr	r0, [pc, #20]	; (800464c <BSP_SD_GetCardState+0x1c>)
 8004636:	f7fe fdd8 	bl	80031ea <HAL_SD_GetCardState>
 800463a:	4603      	mov	r3, r0
 800463c:	2b04      	cmp	r3, #4
 800463e:	bf14      	ite	ne
 8004640:	2301      	movne	r3, #1
 8004642:	2300      	moveq	r3, #0
 8004644:	b2db      	uxtb	r3, r3
}
 8004646:	4618      	mov	r0, r3
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	20000080 	.word	0x20000080

08004650 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8004658:	6879      	ldr	r1, [r7, #4]
 800465a:	4803      	ldr	r0, [pc, #12]	; (8004668 <BSP_SD_GetCardInfo+0x18>)
 800465c:	f7fe fd9a 	bl	8003194 <HAL_SD_GetCardInfo>
}
 8004660:	bf00      	nop
 8004662:	3708      	adds	r7, #8
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	20000080 	.word	0x20000080

0800466c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8004672:	2301      	movs	r3, #1
 8004674:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8004676:	f000 f80b 	bl	8004690 <BSP_PlatformIsDetected>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d101      	bne.n	8004684 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8004680:	2300      	movs	r3, #0
 8004682:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8004684:	79fb      	ldrb	r3, [r7, #7]
 8004686:	b2db      	uxtb	r3, r3
}
 8004688:	4618      	mov	r0, r3
 800468a:	3708      	adds	r7, #8
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8004696:	2301      	movs	r3, #1
 8004698:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800469a:	2180      	movs	r1, #128	; 0x80
 800469c:	4806      	ldr	r0, [pc, #24]	; (80046b8 <BSP_PlatformIsDetected+0x28>)
 800469e:	f7fd fbb1 	bl	8001e04 <HAL_GPIO_ReadPin>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d001      	beq.n	80046ac <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 80046a8:	2300      	movs	r3, #0
 80046aa:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80046ac:	79fb      	ldrb	r3, [r7, #7]
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3708      	adds	r7, #8
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	40011000 	.word	0x40011000

080046bc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	4603      	mov	r3, r0
 80046c4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80046c6:	79fb      	ldrb	r3, [r7, #7]
 80046c8:	4a08      	ldr	r2, [pc, #32]	; (80046ec <disk_status+0x30>)
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4413      	add	r3, r2
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	79fa      	ldrb	r2, [r7, #7]
 80046d4:	4905      	ldr	r1, [pc, #20]	; (80046ec <disk_status+0x30>)
 80046d6:	440a      	add	r2, r1
 80046d8:	7a12      	ldrb	r2, [r2, #8]
 80046da:	4610      	mov	r0, r2
 80046dc:	4798      	blx	r3
 80046de:	4603      	mov	r3, r0
 80046e0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80046e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3710      	adds	r7, #16
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	20000780 	.word	0x20000780

080046f0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	4603      	mov	r3, r0
 80046f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80046fa:	2300      	movs	r3, #0
 80046fc:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 80046fe:	79fb      	ldrb	r3, [r7, #7]
 8004700:	4a0d      	ldr	r2, [pc, #52]	; (8004738 <disk_initialize+0x48>)
 8004702:	5cd3      	ldrb	r3, [r2, r3]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d111      	bne.n	800472c <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8004708:	79fb      	ldrb	r3, [r7, #7]
 800470a:	4a0b      	ldr	r2, [pc, #44]	; (8004738 <disk_initialize+0x48>)
 800470c:	2101      	movs	r1, #1
 800470e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004710:	79fb      	ldrb	r3, [r7, #7]
 8004712:	4a09      	ldr	r2, [pc, #36]	; (8004738 <disk_initialize+0x48>)
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	4413      	add	r3, r2
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	79fa      	ldrb	r2, [r7, #7]
 800471e:	4906      	ldr	r1, [pc, #24]	; (8004738 <disk_initialize+0x48>)
 8004720:	440a      	add	r2, r1
 8004722:	7a12      	ldrb	r2, [r2, #8]
 8004724:	4610      	mov	r0, r2
 8004726:	4798      	blx	r3
 8004728:	4603      	mov	r3, r0
 800472a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800472c:	7bfb      	ldrb	r3, [r7, #15]
}
 800472e:	4618      	mov	r0, r3
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	20000780 	.word	0x20000780

0800473c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800473c:	b590      	push	{r4, r7, lr}
 800473e:	b087      	sub	sp, #28
 8004740:	af00      	add	r7, sp, #0
 8004742:	60b9      	str	r1, [r7, #8]
 8004744:	607a      	str	r2, [r7, #4]
 8004746:	603b      	str	r3, [r7, #0]
 8004748:	4603      	mov	r3, r0
 800474a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800474c:	7bfb      	ldrb	r3, [r7, #15]
 800474e:	4a0a      	ldr	r2, [pc, #40]	; (8004778 <disk_read+0x3c>)
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	4413      	add	r3, r2
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	689c      	ldr	r4, [r3, #8]
 8004758:	7bfb      	ldrb	r3, [r7, #15]
 800475a:	4a07      	ldr	r2, [pc, #28]	; (8004778 <disk_read+0x3c>)
 800475c:	4413      	add	r3, r2
 800475e:	7a18      	ldrb	r0, [r3, #8]
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	68b9      	ldr	r1, [r7, #8]
 8004766:	47a0      	blx	r4
 8004768:	4603      	mov	r3, r0
 800476a:	75fb      	strb	r3, [r7, #23]
  return res;
 800476c:	7dfb      	ldrb	r3, [r7, #23]
}
 800476e:	4618      	mov	r0, r3
 8004770:	371c      	adds	r7, #28
 8004772:	46bd      	mov	sp, r7
 8004774:	bd90      	pop	{r4, r7, pc}
 8004776:	bf00      	nop
 8004778:	20000780 	.word	0x20000780

0800477c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800477c:	b590      	push	{r4, r7, lr}
 800477e:	b087      	sub	sp, #28
 8004780:	af00      	add	r7, sp, #0
 8004782:	60b9      	str	r1, [r7, #8]
 8004784:	607a      	str	r2, [r7, #4]
 8004786:	603b      	str	r3, [r7, #0]
 8004788:	4603      	mov	r3, r0
 800478a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800478c:	7bfb      	ldrb	r3, [r7, #15]
 800478e:	4a0a      	ldr	r2, [pc, #40]	; (80047b8 <disk_write+0x3c>)
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	4413      	add	r3, r2
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	68dc      	ldr	r4, [r3, #12]
 8004798:	7bfb      	ldrb	r3, [r7, #15]
 800479a:	4a07      	ldr	r2, [pc, #28]	; (80047b8 <disk_write+0x3c>)
 800479c:	4413      	add	r3, r2
 800479e:	7a18      	ldrb	r0, [r3, #8]
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	68b9      	ldr	r1, [r7, #8]
 80047a6:	47a0      	blx	r4
 80047a8:	4603      	mov	r3, r0
 80047aa:	75fb      	strb	r3, [r7, #23]
  return res;
 80047ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	371c      	adds	r7, #28
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd90      	pop	{r4, r7, pc}
 80047b6:	bf00      	nop
 80047b8:	20000780 	.word	0x20000780

080047bc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	4603      	mov	r3, r0
 80047c4:	603a      	str	r2, [r7, #0]
 80047c6:	71fb      	strb	r3, [r7, #7]
 80047c8:	460b      	mov	r3, r1
 80047ca:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80047cc:	79fb      	ldrb	r3, [r7, #7]
 80047ce:	4a09      	ldr	r2, [pc, #36]	; (80047f4 <disk_ioctl+0x38>)
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	4413      	add	r3, r2
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	79fa      	ldrb	r2, [r7, #7]
 80047da:	4906      	ldr	r1, [pc, #24]	; (80047f4 <disk_ioctl+0x38>)
 80047dc:	440a      	add	r2, r1
 80047de:	7a10      	ldrb	r0, [r2, #8]
 80047e0:	79b9      	ldrb	r1, [r7, #6]
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	4798      	blx	r3
 80047e6:	4603      	mov	r3, r0
 80047e8:	73fb      	strb	r3, [r7, #15]
  return res;
 80047ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	20000780 	.word	0x20000780

080047f8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80047f8:	b480      	push	{r7}
 80047fa:	b087      	sub	sp, #28
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	60b9      	str	r1, [r7, #8]
 8004802:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800480c:	e007      	b.n	800481e <mem_cpy+0x26>
		*d++ = *s++;
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	1c53      	adds	r3, r2, #1
 8004812:	613b      	str	r3, [r7, #16]
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	1c59      	adds	r1, r3, #1
 8004818:	6179      	str	r1, [r7, #20]
 800481a:	7812      	ldrb	r2, [r2, #0]
 800481c:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	1e5a      	subs	r2, r3, #1
 8004822:	607a      	str	r2, [r7, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1f2      	bne.n	800480e <mem_cpy+0x16>
}
 8004828:	bf00      	nop
 800482a:	bf00      	nop
 800482c:	371c      	adds	r7, #28
 800482e:	46bd      	mov	sp, r7
 8004830:	bc80      	pop	{r7}
 8004832:	4770      	bx	lr

08004834 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8004834:	b480      	push	{r7}
 8004836:	b087      	sub	sp, #28
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8004844:	e005      	b.n	8004852 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	1c5a      	adds	r2, r3, #1
 800484a:	617a      	str	r2, [r7, #20]
 800484c:	68ba      	ldr	r2, [r7, #8]
 800484e:	b2d2      	uxtb	r2, r2
 8004850:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	1e5a      	subs	r2, r3, #1
 8004856:	607a      	str	r2, [r7, #4]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d1f4      	bne.n	8004846 <mem_set+0x12>
}
 800485c:	bf00      	nop
 800485e:	bf00      	nop
 8004860:	371c      	adds	r7, #28
 8004862:	46bd      	mov	sp, r7
 8004864:	bc80      	pop	{r7}
 8004866:	4770      	bx	lr

08004868 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8004868:	b480      	push	{r7}
 800486a:	b089      	sub	sp, #36	; 0x24
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	61fb      	str	r3, [r7, #28]
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800487c:	2300      	movs	r3, #0
 800487e:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8004880:	bf00      	nop
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	1e5a      	subs	r2, r3, #1
 8004886:	607a      	str	r2, [r7, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d00d      	beq.n	80048a8 <mem_cmp+0x40>
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	1c5a      	adds	r2, r3, #1
 8004890:	61fa      	str	r2, [r7, #28]
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	4619      	mov	r1, r3
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	1c5a      	adds	r2, r3, #1
 800489a:	61ba      	str	r2, [r7, #24]
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	1acb      	subs	r3, r1, r3
 80048a0:	617b      	str	r3, [r7, #20]
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d0ec      	beq.n	8004882 <mem_cmp+0x1a>
	return r;
 80048a8:	697b      	ldr	r3, [r7, #20]
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3724      	adds	r7, #36	; 0x24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bc80      	pop	{r7}
 80048b2:	4770      	bx	lr

080048b4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80048be:	e002      	b.n	80048c6 <chk_chr+0x12>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	3301      	adds	r3, #1
 80048c4:	607b      	str	r3, [r7, #4]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d005      	beq.n	80048da <chk_chr+0x26>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	461a      	mov	r2, r3
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d1f2      	bne.n	80048c0 <chk_chr+0xc>
	return *str;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	781b      	ldrb	r3, [r3, #0]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	370c      	adds	r7, #12
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bc80      	pop	{r7}
 80048e6:	4770      	bx	lr

080048e8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80048f2:	2300      	movs	r3, #0
 80048f4:	60bb      	str	r3, [r7, #8]
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	60fb      	str	r3, [r7, #12]
 80048fa:	e038      	b.n	800496e <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 80048fc:	492f      	ldr	r1, [pc, #188]	; (80049bc <chk_lock+0xd4>)
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	4613      	mov	r3, r2
 8004902:	005b      	lsls	r3, r3, #1
 8004904:	4413      	add	r3, r2
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	440b      	add	r3, r1
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d029      	beq.n	8004964 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8004910:	492a      	ldr	r1, [pc, #168]	; (80049bc <chk_lock+0xd4>)
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	4613      	mov	r3, r2
 8004916:	005b      	lsls	r3, r3, #1
 8004918:	4413      	add	r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004926:	429a      	cmp	r2, r3
 8004928:	d11e      	bne.n	8004968 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800492a:	4924      	ldr	r1, [pc, #144]	; (80049bc <chk_lock+0xd4>)
 800492c:	68fa      	ldr	r2, [r7, #12]
 800492e:	4613      	mov	r3, r2
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	4413      	add	r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	440b      	add	r3, r1
 8004938:	3304      	adds	r3, #4
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8004942:	429a      	cmp	r2, r3
 8004944:	d110      	bne.n	8004968 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8004946:	491d      	ldr	r1, [pc, #116]	; (80049bc <chk_lock+0xd4>)
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	4613      	mov	r3, r2
 800494c:	005b      	lsls	r3, r3, #1
 800494e:	4413      	add	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	440b      	add	r3, r1
 8004954:	3308      	adds	r3, #8
 8004956:	881a      	ldrh	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800495e:	429a      	cmp	r2, r3
 8004960:	d102      	bne.n	8004968 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8004962:	e007      	b.n	8004974 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 8004964:	2301      	movs	r3, #1
 8004966:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	3301      	adds	r3, #1
 800496c:	60fb      	str	r3, [r7, #12]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d9c3      	bls.n	80048fc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2b02      	cmp	r3, #2
 8004978:	d109      	bne.n	800498e <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d102      	bne.n	8004986 <chk_lock+0x9e>
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	2b02      	cmp	r3, #2
 8004984:	d101      	bne.n	800498a <chk_lock+0xa2>
 8004986:	2300      	movs	r3, #0
 8004988:	e013      	b.n	80049b2 <chk_lock+0xca>
 800498a:	2312      	movs	r3, #18
 800498c:	e011      	b.n	80049b2 <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d10b      	bne.n	80049ac <chk_lock+0xc4>
 8004994:	4909      	ldr	r1, [pc, #36]	; (80049bc <chk_lock+0xd4>)
 8004996:	68fa      	ldr	r2, [r7, #12]
 8004998:	4613      	mov	r3, r2
 800499a:	005b      	lsls	r3, r3, #1
 800499c:	4413      	add	r3, r2
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	440b      	add	r3, r1
 80049a2:	330a      	adds	r3, #10
 80049a4:	881b      	ldrh	r3, [r3, #0]
 80049a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049aa:	d101      	bne.n	80049b0 <chk_lock+0xc8>
 80049ac:	2310      	movs	r3, #16
 80049ae:	e000      	b.n	80049b2 <chk_lock+0xca>
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3714      	adds	r7, #20
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bc80      	pop	{r7}
 80049ba:	4770      	bx	lr
 80049bc:	20000768 	.word	0x20000768

080049c0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80049c6:	2300      	movs	r3, #0
 80049c8:	607b      	str	r3, [r7, #4]
 80049ca:	e002      	b.n	80049d2 <enq_lock+0x12>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	3301      	adds	r3, #1
 80049d0:	607b      	str	r3, [r7, #4]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d809      	bhi.n	80049ec <enq_lock+0x2c>
 80049d8:	490a      	ldr	r1, [pc, #40]	; (8004a04 <enq_lock+0x44>)
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	4613      	mov	r3, r2
 80049de:	005b      	lsls	r3, r3, #1
 80049e0:	4413      	add	r3, r2
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	440b      	add	r3, r1
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1ef      	bne.n	80049cc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	bf14      	ite	ne
 80049f2:	2301      	movne	r3, #1
 80049f4:	2300      	moveq	r3, #0
 80049f6:	b2db      	uxtb	r3, r3
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bc80      	pop	{r7}
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	20000768 	.word	0x20000768

08004a08 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b085      	sub	sp, #20
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004a12:	2300      	movs	r3, #0
 8004a14:	60fb      	str	r3, [r7, #12]
 8004a16:	e02b      	b.n	8004a70 <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 8004a18:	4955      	ldr	r1, [pc, #340]	; (8004b70 <inc_lock+0x168>)
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	4413      	add	r3, r2
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	440b      	add	r3, r1
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d11b      	bne.n	8004a6a <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 8004a32:	494f      	ldr	r1, [pc, #316]	; (8004b70 <inc_lock+0x168>)
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	4613      	mov	r3, r2
 8004a38:	005b      	lsls	r3, r3, #1
 8004a3a:	4413      	add	r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	440b      	add	r3, r1
 8004a40:	3304      	adds	r3, #4
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d10d      	bne.n	8004a6a <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 8004a4e:	4948      	ldr	r1, [pc, #288]	; (8004b70 <inc_lock+0x168>)
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	4613      	mov	r3, r2
 8004a54:	005b      	lsls	r3, r3, #1
 8004a56:	4413      	add	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	440b      	add	r3, r1
 8004a5c:	3308      	adds	r3, #8
 8004a5e:	881a      	ldrh	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d006      	beq.n	8004a78 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	60fb      	str	r3, [r7, #12]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d9d0      	bls.n	8004a18 <inc_lock+0x10>
 8004a76:	e000      	b.n	8004a7a <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 8004a78:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d145      	bne.n	8004b0c <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004a80:	2300      	movs	r3, #0
 8004a82:	60fb      	str	r3, [r7, #12]
 8004a84:	e002      	b.n	8004a8c <inc_lock+0x84>
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	3301      	adds	r3, #1
 8004a8a:	60fb      	str	r3, [r7, #12]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d809      	bhi.n	8004aa6 <inc_lock+0x9e>
 8004a92:	4937      	ldr	r1, [pc, #220]	; (8004b70 <inc_lock+0x168>)
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	4613      	mov	r3, r2
 8004a98:	005b      	lsls	r3, r3, #1
 8004a9a:	4413      	add	r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	440b      	add	r3, r1
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1ef      	bne.n	8004a86 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d101      	bne.n	8004ab0 <inc_lock+0xa8>
 8004aac:	2300      	movs	r3, #0
 8004aae:	e05a      	b.n	8004b66 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 8004ab6:	482e      	ldr	r0, [pc, #184]	; (8004b70 <inc_lock+0x168>)
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	4613      	mov	r3, r2
 8004abc:	005b      	lsls	r3, r3, #1
 8004abe:	4413      	add	r3, r2
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	4403      	add	r3, r0
 8004ac4:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 8004acc:	4828      	ldr	r0, [pc, #160]	; (8004b70 <inc_lock+0x168>)
 8004ace:	68fa      	ldr	r2, [r7, #12]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	005b      	lsls	r3, r3, #1
 8004ad4:	4413      	add	r3, r2
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	4403      	add	r3, r0
 8004ada:	3304      	adds	r3, #4
 8004adc:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 8004ae4:	4922      	ldr	r1, [pc, #136]	; (8004b70 <inc_lock+0x168>)
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	005b      	lsls	r3, r3, #1
 8004aec:	4413      	add	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	440b      	add	r3, r1
 8004af2:	3308      	adds	r3, #8
 8004af4:	4602      	mov	r2, r0
 8004af6:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8004af8:	491d      	ldr	r1, [pc, #116]	; (8004b70 <inc_lock+0x168>)
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4613      	mov	r3, r2
 8004afe:	005b      	lsls	r3, r3, #1
 8004b00:	4413      	add	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	440b      	add	r3, r1
 8004b06:	330a      	adds	r3, #10
 8004b08:	2200      	movs	r2, #0
 8004b0a:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00c      	beq.n	8004b2c <inc_lock+0x124>
 8004b12:	4917      	ldr	r1, [pc, #92]	; (8004b70 <inc_lock+0x168>)
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	4613      	mov	r3, r2
 8004b18:	005b      	lsls	r3, r3, #1
 8004b1a:	4413      	add	r3, r2
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	440b      	add	r3, r1
 8004b20:	330a      	adds	r3, #10
 8004b22:	881b      	ldrh	r3, [r3, #0]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d001      	beq.n	8004b2c <inc_lock+0x124>
 8004b28:	2300      	movs	r3, #0
 8004b2a:	e01c      	b.n	8004b66 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10b      	bne.n	8004b4a <inc_lock+0x142>
 8004b32:	490f      	ldr	r1, [pc, #60]	; (8004b70 <inc_lock+0x168>)
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	4613      	mov	r3, r2
 8004b38:	005b      	lsls	r3, r3, #1
 8004b3a:	4413      	add	r3, r2
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	440b      	add	r3, r1
 8004b40:	330a      	adds	r3, #10
 8004b42:	881b      	ldrh	r3, [r3, #0]
 8004b44:	3301      	adds	r3, #1
 8004b46:	b299      	uxth	r1, r3
 8004b48:	e001      	b.n	8004b4e <inc_lock+0x146>
 8004b4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b4e:	4808      	ldr	r0, [pc, #32]	; (8004b70 <inc_lock+0x168>)
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	4613      	mov	r3, r2
 8004b54:	005b      	lsls	r3, r3, #1
 8004b56:	4413      	add	r3, r2
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	4403      	add	r3, r0
 8004b5c:	330a      	adds	r3, #10
 8004b5e:	460a      	mov	r2, r1
 8004b60:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	3301      	adds	r3, #1
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3714      	adds	r7, #20
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bc80      	pop	{r7}
 8004b6e:	4770      	bx	lr
 8004b70:	20000768 	.word	0x20000768

08004b74 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	3b01      	subs	r3, #1
 8004b80:	607b      	str	r3, [r7, #4]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d82e      	bhi.n	8004be6 <dec_lock+0x72>
		n = Files[i].ctr;
 8004b88:	491b      	ldr	r1, [pc, #108]	; (8004bf8 <dec_lock+0x84>)
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	005b      	lsls	r3, r3, #1
 8004b90:	4413      	add	r3, r2
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	440b      	add	r3, r1
 8004b96:	330a      	adds	r3, #10
 8004b98:	881b      	ldrh	r3, [r3, #0]
 8004b9a:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8004b9c:	89fb      	ldrh	r3, [r7, #14]
 8004b9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ba2:	d101      	bne.n	8004ba8 <dec_lock+0x34>
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8004ba8:	89fb      	ldrh	r3, [r7, #14]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <dec_lock+0x40>
 8004bae:	89fb      	ldrh	r3, [r7, #14]
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8004bb4:	4910      	ldr	r1, [pc, #64]	; (8004bf8 <dec_lock+0x84>)
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	4613      	mov	r3, r2
 8004bba:	005b      	lsls	r3, r3, #1
 8004bbc:	4413      	add	r3, r2
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	440b      	add	r3, r1
 8004bc2:	330a      	adds	r3, #10
 8004bc4:	89fa      	ldrh	r2, [r7, #14]
 8004bc6:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8004bc8:	89fb      	ldrh	r3, [r7, #14]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d108      	bne.n	8004be0 <dec_lock+0x6c>
 8004bce:	490a      	ldr	r1, [pc, #40]	; (8004bf8 <dec_lock+0x84>)
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	005b      	lsls	r3, r3, #1
 8004bd6:	4413      	add	r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	440b      	add	r3, r1
 8004bdc:	2200      	movs	r2, #0
 8004bde:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8004be0:	2300      	movs	r3, #0
 8004be2:	737b      	strb	r3, [r7, #13]
 8004be4:	e001      	b.n	8004bea <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8004be6:	2302      	movs	r3, #2
 8004be8:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8004bea:	7b7b      	ldrb	r3, [r7, #13]
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3714      	adds	r7, #20
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bc80      	pop	{r7}
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	20000768 	.word	0x20000768

08004bfc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8004c04:	2300      	movs	r3, #0
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	e016      	b.n	8004c38 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004c0a:	4910      	ldr	r1, [pc, #64]	; (8004c4c <clear_lock+0x50>)
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	005b      	lsls	r3, r3, #1
 8004c12:	4413      	add	r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	440b      	add	r3, r1
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d108      	bne.n	8004c32 <clear_lock+0x36>
 8004c20:	490a      	ldr	r1, [pc, #40]	; (8004c4c <clear_lock+0x50>)
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	4613      	mov	r3, r2
 8004c26:	005b      	lsls	r3, r3, #1
 8004c28:	4413      	add	r3, r2
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	440b      	add	r3, r1
 8004c2e:	2200      	movs	r2, #0
 8004c30:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	3301      	adds	r3, #1
 8004c36:	60fb      	str	r3, [r7, #12]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d9e5      	bls.n	8004c0a <clear_lock+0xe>
	}
}
 8004c3e:	bf00      	nop
 8004c40:	bf00      	nop
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bc80      	pop	{r7}
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	20000768 	.word	0x20000768

08004c50 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d038      	beq.n	8004cd8 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8004c6c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004c74:	6879      	ldr	r1, [r7, #4]
 8004c76:	2301      	movs	r3, #1
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	f7ff fd7f 	bl	800477c <disk_write>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d002      	beq.n	8004c8a <sync_window+0x3a>
			res = FR_DISK_ERR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	73fb      	strb	r3, [r7, #15]
 8004c88:	e026      	b.n	8004cd8 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8004c98:	697a      	ldr	r2, [r7, #20]
 8004c9a:	1ad2      	subs	r2, r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d218      	bcs.n	8004cd8 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8004cac:	613b      	str	r3, [r7, #16]
 8004cae:	e010      	b.n	8004cd2 <sync_window+0x82>
					wsect += fs->fsize;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004cb6:	697a      	ldr	r2, [r7, #20]
 8004cb8:	4413      	add	r3, r2
 8004cba:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004cc2:	6879      	ldr	r1, [r7, #4]
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	f7ff fd58 	bl	800477c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	613b      	str	r3, [r7, #16]
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d8eb      	bhi.n	8004cb0 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8004cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3718      	adds	r7, #24
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
 8004cea:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8004cec:	2300      	movs	r3, #0
 8004cee:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8004cf6:	683a      	ldr	r2, [r7, #0]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d01b      	beq.n	8004d34 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f7ff ffa7 	bl	8004c50 <sync_window>
 8004d02:	4603      	mov	r3, r0
 8004d04:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004d06:	7bfb      	ldrb	r3, [r7, #15]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d113      	bne.n	8004d34 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004d12:	6879      	ldr	r1, [r7, #4]
 8004d14:	2301      	movs	r3, #1
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	f7ff fd10 	bl	800473c <disk_read>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d004      	beq.n	8004d2c <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8004d22:	f04f 33ff 	mov.w	r3, #4294967295
 8004d26:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 8004d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3710      	adds	r7, #16
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8004d3e:	b580      	push	{r7, lr}
 8004d40:	b084      	sub	sp, #16
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f7ff ff82 	bl	8004c50 <sync_window>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004d50:	7bfb      	ldrb	r3, [r7, #15]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	f040 809b 	bne.w	8004e8e <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8004d5e:	2b03      	cmp	r3, #3
 8004d60:	f040 8088 	bne.w	8004e74 <sync_fs+0x136>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	f040 8082 	bne.w	8004e74 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d76:	2100      	movs	r1, #0
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f7ff fd5b 	bl	8004834 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2255      	movs	r2, #85	; 0x55
 8004d82:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	22aa      	movs	r2, #170	; 0xaa
 8004d8a:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2252      	movs	r2, #82	; 0x52
 8004d92:	701a      	strb	r2, [r3, #0]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2252      	movs	r2, #82	; 0x52
 8004d98:	705a      	strb	r2, [r3, #1]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2261      	movs	r2, #97	; 0x61
 8004d9e:	709a      	strb	r2, [r3, #2]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2241      	movs	r2, #65	; 0x41
 8004da4:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2272      	movs	r2, #114	; 0x72
 8004daa:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2272      	movs	r2, #114	; 0x72
 8004db2:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2241      	movs	r2, #65	; 0x41
 8004dba:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2261      	movs	r2, #97	; 0x61
 8004dc2:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004dcc:	b2da      	uxtb	r2, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	0a1b      	lsrs	r3, r3, #8
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	b2da      	uxtb	r2, r3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004dee:	0c1b      	lsrs	r3, r3, #16
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004dfe:	0e1b      	lsrs	r3, r3, #24
 8004e00:	b2da      	uxtb	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004e0e:	b2da      	uxtb	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	0a1b      	lsrs	r3, r3, #8
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	b2da      	uxtb	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004e30:	0c1b      	lsrs	r3, r3, #16
 8004e32:	b2da      	uxtb	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004e40:	0e1b      	lsrs	r3, r3, #24
 8004e42:	b2da      	uxtb	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004e50:	1c5a      	adds	r2, r3, #1
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004e5e:	6879      	ldr	r1, [r7, #4]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8004e66:	2301      	movs	r3, #1
 8004e68:	f7ff fc88 	bl	800477c <disk_write>
			fs->fsi_flag = 0;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	2100      	movs	r1, #0
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7ff fc9c 	bl	80047bc <disk_ioctl>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d001      	beq.n	8004e8e <sync_fs+0x150>
			res = FR_DISK_ERR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8004e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	3b02      	subs	r3, #2
 8004ea6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004eae:	3b02      	subs	r3, #2
 8004eb0:	683a      	ldr	r2, [r7, #0]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d301      	bcc.n	8004eba <clust2sect+0x22>
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	e00a      	b.n	8004ed0 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	fb03 f202 	mul.w	r2, r3, r2
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8004ece:	4413      	add	r3, r2
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bc80      	pop	{r7}
 8004ed8:	4770      	bx	lr

08004eda <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b086      	sub	sp, #24
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d905      	bls.n	8004ef6 <get_fat+0x1c>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004ef0:	683a      	ldr	r2, [r7, #0]
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d302      	bcc.n	8004efc <get_fat+0x22>
		val = 1;	/* Internal error */
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	617b      	str	r3, [r7, #20]
 8004efa:	e0a3      	b.n	8005044 <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004efc:	f04f 33ff 	mov.w	r3, #4294967295
 8004f00:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8004f08:	2b03      	cmp	r3, #3
 8004f0a:	d068      	beq.n	8004fde <get_fat+0x104>
 8004f0c:	2b03      	cmp	r3, #3
 8004f0e:	f300 808f 	bgt.w	8005030 <get_fat+0x156>
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d002      	beq.n	8004f1c <get_fat+0x42>
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d040      	beq.n	8004f9c <get_fat+0xc2>
 8004f1a:	e089      	b.n	8005030 <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	60fb      	str	r3, [r7, #12]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	085b      	lsrs	r3, r3, #1
 8004f24:	68fa      	ldr	r2, [r7, #12]
 8004f26:	4413      	add	r3, r2
 8004f28:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	0a5b      	lsrs	r3, r3, #9
 8004f34:	4413      	add	r3, r2
 8004f36:	4619      	mov	r1, r3
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f7ff fed2 	bl	8004ce2 <move_window>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d178      	bne.n	8005036 <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	1c5a      	adds	r2, r3, #1
 8004f48:	60fa      	str	r2, [r7, #12]
 8004f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	5cd3      	ldrb	r3, [r2, r3]
 8004f52:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	0a5b      	lsrs	r3, r3, #9
 8004f5e:	4413      	add	r3, r2
 8004f60:	4619      	mov	r1, r3
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f7ff febd 	bl	8004ce2 <move_window>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d165      	bne.n	800503a <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	5cd3      	ldrb	r3, [r2, r3]
 8004f78:	021b      	lsls	r3, r3, #8
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	f003 0301 	and.w	r3, r3, #1
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d002      	beq.n	8004f92 <get_fat+0xb8>
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	091b      	lsrs	r3, r3, #4
 8004f90:	e002      	b.n	8004f98 <get_fat+0xbe>
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f98:	617b      	str	r3, [r7, #20]
			break;
 8004f9a:	e053      	b.n	8005044 <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	0a1b      	lsrs	r3, r3, #8
 8004fa6:	4413      	add	r3, r2
 8004fa8:	4619      	mov	r1, r3
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f7ff fe99 	bl	8004ce2 <move_window>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d143      	bne.n	800503e <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	4413      	add	r3, r2
 8004fc2:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	781b      	ldrb	r3, [r3, #0]
 8004fca:	021b      	lsls	r3, r3, #8
 8004fcc:	b21a      	sxth	r2, r3
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	781b      	ldrb	r3, [r3, #0]
 8004fd2:	b21b      	sxth	r3, r3
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	b21b      	sxth	r3, r3
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	617b      	str	r3, [r7, #20]
			break;
 8004fdc:	e032      	b.n	8005044 <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	09db      	lsrs	r3, r3, #7
 8004fe8:	4413      	add	r3, r2
 8004fea:	4619      	mov	r1, r3
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f7ff fe78 	bl	8004ce2 <move_window>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d124      	bne.n	8005042 <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	4413      	add	r3, r2
 8005004:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	3303      	adds	r3, #3
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	061a      	lsls	r2, r3, #24
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	3302      	adds	r3, #2
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	041b      	lsls	r3, r3, #16
 8005016:	4313      	orrs	r3, r2
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	3201      	adds	r2, #1
 800501c:	7812      	ldrb	r2, [r2, #0]
 800501e:	0212      	lsls	r2, r2, #8
 8005020:	4313      	orrs	r3, r2
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	7812      	ldrb	r2, [r2, #0]
 8005026:	4313      	orrs	r3, r2
 8005028:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800502c:	617b      	str	r3, [r7, #20]
			break;
 800502e:	e009      	b.n	8005044 <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 8005030:	2301      	movs	r3, #1
 8005032:	617b      	str	r3, [r7, #20]
 8005034:	e006      	b.n	8005044 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005036:	bf00      	nop
 8005038:	e004      	b.n	8005044 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800503a:	bf00      	nop
 800503c:	e002      	b.n	8005044 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800503e:	bf00      	nop
 8005040:	e000      	b.n	8005044 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005042:	bf00      	nop
		}
	}

	return val;
 8005044:	697b      	ldr	r3, [r7, #20]
}
 8005046:	4618      	mov	r0, r3
 8005048:	3718      	adds	r7, #24
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}

0800504e <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 800504e:	b580      	push	{r7, lr}
 8005050:	b088      	sub	sp, #32
 8005052:	af00      	add	r7, sp, #0
 8005054:	60f8      	str	r0, [r7, #12]
 8005056:	60b9      	str	r1, [r7, #8]
 8005058:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	2b01      	cmp	r3, #1
 800505e:	d905      	bls.n	800506c <put_fat+0x1e>
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005066:	68ba      	ldr	r2, [r7, #8]
 8005068:	429a      	cmp	r2, r3
 800506a:	d302      	bcc.n	8005072 <put_fat+0x24>
		res = FR_INT_ERR;
 800506c:	2302      	movs	r3, #2
 800506e:	77fb      	strb	r3, [r7, #31]
 8005070:	e0f6      	b.n	8005260 <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005078:	2b03      	cmp	r3, #3
 800507a:	f000 809e 	beq.w	80051ba <put_fat+0x16c>
 800507e:	2b03      	cmp	r3, #3
 8005080:	f300 80e4 	bgt.w	800524c <put_fat+0x1fe>
 8005084:	2b01      	cmp	r3, #1
 8005086:	d002      	beq.n	800508e <put_fat+0x40>
 8005088:	2b02      	cmp	r3, #2
 800508a:	d06f      	beq.n	800516c <put_fat+0x11e>
 800508c:	e0de      	b.n	800524c <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	617b      	str	r3, [r7, #20]
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	085b      	lsrs	r3, r3, #1
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	4413      	add	r3, r2
 800509a:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	0a5b      	lsrs	r3, r3, #9
 80050a6:	4413      	add	r3, r2
 80050a8:	4619      	mov	r1, r3
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	f7ff fe19 	bl	8004ce2 <move_window>
 80050b0:	4603      	mov	r3, r0
 80050b2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80050b4:	7ffb      	ldrb	r3, [r7, #31]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	f040 80cb 	bne.w	8005252 <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	1c5a      	adds	r2, r3, #1
 80050c0:	617a      	str	r2, [r7, #20]
 80050c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	4413      	add	r3, r2
 80050ca:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	f003 0301 	and.w	r3, r3, #1
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d00d      	beq.n	80050f2 <put_fat+0xa4>
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	781b      	ldrb	r3, [r3, #0]
 80050da:	b25b      	sxtb	r3, r3
 80050dc:	f003 030f 	and.w	r3, r3, #15
 80050e0:	b25a      	sxtb	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	011b      	lsls	r3, r3, #4
 80050e8:	b25b      	sxtb	r3, r3
 80050ea:	4313      	orrs	r3, r2
 80050ec:	b25b      	sxtb	r3, r3
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	e001      	b.n	80050f6 <put_fat+0xa8>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	69ba      	ldr	r2, [r7, #24]
 80050f8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2201      	movs	r2, #1
 80050fe:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	0a5b      	lsrs	r3, r3, #9
 800510c:	4413      	add	r3, r2
 800510e:	4619      	mov	r1, r3
 8005110:	68f8      	ldr	r0, [r7, #12]
 8005112:	f7ff fde6 	bl	8004ce2 <move_window>
 8005116:	4603      	mov	r3, r0
 8005118:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800511a:	7ffb      	ldrb	r3, [r7, #31]
 800511c:	2b00      	cmp	r3, #0
 800511e:	f040 809a 	bne.w	8005256 <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	4413      	add	r3, r2
 800512c:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	f003 0301 	and.w	r3, r3, #1
 8005134:	2b00      	cmp	r3, #0
 8005136:	d003      	beq.n	8005140 <put_fat+0xf2>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	091b      	lsrs	r3, r3, #4
 800513c:	b2db      	uxtb	r3, r3
 800513e:	e00e      	b.n	800515e <put_fat+0x110>
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	b25b      	sxtb	r3, r3
 8005146:	f023 030f 	bic.w	r3, r3, #15
 800514a:	b25a      	sxtb	r2, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	0a1b      	lsrs	r3, r3, #8
 8005150:	b25b      	sxtb	r3, r3
 8005152:	f003 030f 	and.w	r3, r3, #15
 8005156:	b25b      	sxtb	r3, r3
 8005158:	4313      	orrs	r3, r2
 800515a:	b25b      	sxtb	r3, r3
 800515c:	b2db      	uxtb	r3, r3
 800515e:	69ba      	ldr	r2, [r7, #24]
 8005160:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800516a:	e079      	b.n	8005260 <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	0a1b      	lsrs	r3, r3, #8
 8005176:	4413      	add	r3, r2
 8005178:	4619      	mov	r1, r3
 800517a:	68f8      	ldr	r0, [r7, #12]
 800517c:	f7ff fdb1 	bl	8004ce2 <move_window>
 8005180:	4603      	mov	r3, r0
 8005182:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005184:	7ffb      	ldrb	r3, [r7, #31]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d167      	bne.n	800525a <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	005b      	lsls	r3, r3, #1
 800518e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	4413      	add	r3, r2
 8005196:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	b2da      	uxtb	r2, r3
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	701a      	strb	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	0a1b      	lsrs	r3, r3, #8
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	3301      	adds	r3, #1
 80051ac:	b2d2      	uxtb	r2, r2
 80051ae:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 80051b8:	e052      	b.n	8005260 <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	09db      	lsrs	r3, r3, #7
 80051c4:	4413      	add	r3, r2
 80051c6:	4619      	mov	r1, r3
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f7ff fd8a 	bl	8004ce2 <move_window>
 80051ce:	4603      	mov	r3, r0
 80051d0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80051d2:	7ffb      	ldrb	r3, [r7, #31]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d142      	bne.n	800525e <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	4413      	add	r3, r2
 80051e4:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	3303      	adds	r3, #3
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	061a      	lsls	r2, r3, #24
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	3302      	adds	r3, #2
 80051f2:	781b      	ldrb	r3, [r3, #0]
 80051f4:	041b      	lsls	r3, r3, #16
 80051f6:	4313      	orrs	r3, r2
 80051f8:	69ba      	ldr	r2, [r7, #24]
 80051fa:	3201      	adds	r2, #1
 80051fc:	7812      	ldrb	r2, [r2, #0]
 80051fe:	0212      	lsls	r2, r2, #8
 8005200:	4313      	orrs	r3, r2
 8005202:	69ba      	ldr	r2, [r7, #24]
 8005204:	7812      	ldrb	r2, [r2, #0]
 8005206:	4313      	orrs	r3, r2
 8005208:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	4313      	orrs	r3, r2
 8005210:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	b2da      	uxtb	r2, r3
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	701a      	strb	r2, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	b29b      	uxth	r3, r3
 800521e:	0a1b      	lsrs	r3, r3, #8
 8005220:	b29a      	uxth	r2, r3
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	3301      	adds	r3, #1
 8005226:	b2d2      	uxtb	r2, r2
 8005228:	701a      	strb	r2, [r3, #0]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	0c1a      	lsrs	r2, r3, #16
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	3302      	adds	r3, #2
 8005232:	b2d2      	uxtb	r2, r2
 8005234:	701a      	strb	r2, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	0e1a      	lsrs	r2, r3, #24
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	3303      	adds	r3, #3
 800523e:	b2d2      	uxtb	r2, r2
 8005240:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800524a:	e009      	b.n	8005260 <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 800524c:	2302      	movs	r3, #2
 800524e:	77fb      	strb	r3, [r7, #31]
 8005250:	e006      	b.n	8005260 <put_fat+0x212>
			if (res != FR_OK) break;
 8005252:	bf00      	nop
 8005254:	e004      	b.n	8005260 <put_fat+0x212>
			if (res != FR_OK) break;
 8005256:	bf00      	nop
 8005258:	e002      	b.n	8005260 <put_fat+0x212>
			if (res != FR_OK) break;
 800525a:	bf00      	nop
 800525c:	e000      	b.n	8005260 <put_fat+0x212>
			if (res != FR_OK) break;
 800525e:	bf00      	nop
		}
	}

	return res;
 8005260:	7ffb      	ldrb	r3, [r7, #31]
}
 8005262:	4618      	mov	r0, r3
 8005264:	3720      	adds	r7, #32
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800526a:	b580      	push	{r7, lr}
 800526c:	b084      	sub	sp, #16
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
 8005272:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d905      	bls.n	8005286 <remove_chain+0x1c>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005280:	683a      	ldr	r2, [r7, #0]
 8005282:	429a      	cmp	r2, r3
 8005284:	d302      	bcc.n	800528c <remove_chain+0x22>
		res = FR_INT_ERR;
 8005286:	2302      	movs	r3, #2
 8005288:	73fb      	strb	r3, [r7, #15]
 800528a:	e043      	b.n	8005314 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 800528c:	2300      	movs	r3, #0
 800528e:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8005290:	e036      	b.n	8005300 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8005292:	6839      	ldr	r1, [r7, #0]
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f7ff fe20 	bl	8004eda <get_fat>
 800529a:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d035      	beq.n	800530e <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d102      	bne.n	80052ae <remove_chain+0x44>
 80052a8:	2302      	movs	r3, #2
 80052aa:	73fb      	strb	r3, [r7, #15]
 80052ac:	e032      	b.n	8005314 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b4:	d102      	bne.n	80052bc <remove_chain+0x52>
 80052b6:	2301      	movs	r3, #1
 80052b8:	73fb      	strb	r3, [r7, #15]
 80052ba:	e02b      	b.n	8005314 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80052bc:	2200      	movs	r2, #0
 80052be:	6839      	ldr	r1, [r7, #0]
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f7ff fec4 	bl	800504e <put_fat>
 80052c6:	4603      	mov	r3, r0
 80052c8:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80052ca:	7bfb      	ldrb	r3, [r7, #15]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d120      	bne.n	8005312 <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80052d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052da:	d00f      	beq.n	80052fc <remove_chain+0x92>
				fs->free_clust++;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80052e2:	1c5a      	adds	r2, r3, #1
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 80052f0:	f043 0301 	orr.w	r3, r3, #1
 80052f4:	b2da      	uxtb	r2, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	429a      	cmp	r2, r3
 800530a:	d3c2      	bcc.n	8005292 <remove_chain+0x28>
 800530c:	e002      	b.n	8005314 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 800530e:	bf00      	nop
 8005310:	e000      	b.n	8005314 <remove_chain+0xaa>
			if (res != FR_OK) break;
 8005312:	bf00      	nop
		}
	}

	return res;
 8005314:	7bfb      	ldrb	r3, [r7, #15]
}
 8005316:	4618      	mov	r0, r3
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	b086      	sub	sp, #24
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
 8005326:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d10f      	bne.n	800534e <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005334:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d005      	beq.n	8005348 <create_chain+0x2a>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005342:	693a      	ldr	r2, [r7, #16]
 8005344:	429a      	cmp	r2, r3
 8005346:	d31c      	bcc.n	8005382 <create_chain+0x64>
 8005348:	2301      	movs	r3, #1
 800534a:	613b      	str	r3, [r7, #16]
 800534c:	e019      	b.n	8005382 <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800534e:	6839      	ldr	r1, [r7, #0]
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f7ff fdc2 	bl	8004eda <get_fat>
 8005356:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	2b01      	cmp	r3, #1
 800535c:	d801      	bhi.n	8005362 <create_chain+0x44>
 800535e:	2301      	movs	r3, #1
 8005360:	e076      	b.n	8005450 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005368:	d101      	bne.n	800536e <create_chain+0x50>
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	e070      	b.n	8005450 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005374:	68ba      	ldr	r2, [r7, #8]
 8005376:	429a      	cmp	r2, r3
 8005378:	d201      	bcs.n	800537e <create_chain+0x60>
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	e068      	b.n	8005450 <create_chain+0x132>
		scl = clst;
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	3301      	adds	r3, #1
 800538a:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	429a      	cmp	r2, r3
 8005396:	d307      	bcc.n	80053a8 <create_chain+0x8a>
			ncl = 2;
 8005398:	2302      	movs	r3, #2
 800539a:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800539c:	697a      	ldr	r2, [r7, #20]
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d901      	bls.n	80053a8 <create_chain+0x8a>
 80053a4:	2300      	movs	r3, #0
 80053a6:	e053      	b.n	8005450 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80053a8:	6979      	ldr	r1, [r7, #20]
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f7ff fd95 	bl	8004eda <get_fat>
 80053b0:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d00e      	beq.n	80053d6 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053be:	d002      	beq.n	80053c6 <create_chain+0xa8>
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d101      	bne.n	80053ca <create_chain+0xac>
			return cs;
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	e042      	b.n	8005450 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d1d9      	bne.n	8005386 <create_chain+0x68>
 80053d2:	2300      	movs	r3, #0
 80053d4:	e03c      	b.n	8005450 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 80053d6:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80053d8:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 80053dc:	6979      	ldr	r1, [r7, #20]
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7ff fe35 	bl	800504e <put_fat>
 80053e4:	4603      	mov	r3, r0
 80053e6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 80053e8:	7bfb      	ldrb	r3, [r7, #15]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d109      	bne.n	8005402 <create_chain+0xe4>
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d006      	beq.n	8005402 <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	6839      	ldr	r1, [r7, #0]
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f7ff fe28 	bl	800504e <put_fat>
 80053fe:	4603      	mov	r3, r0
 8005400:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8005402:	7bfb      	ldrb	r3, [r7, #15]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d11a      	bne.n	800543e <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	697a      	ldr	r2, [r7, #20]
 800540c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800541a:	d018      	beq.n	800544e <create_chain+0x130>
			fs->free_clust--;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005422:	1e5a      	subs	r2, r3, #1
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8005430:	f043 0301 	orr.w	r3, r3, #1
 8005434:	b2da      	uxtb	r2, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 800543c:	e007      	b.n	800544e <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800543e:	7bfb      	ldrb	r3, [r7, #15]
 8005440:	2b01      	cmp	r3, #1
 8005442:	d102      	bne.n	800544a <create_chain+0x12c>
 8005444:	f04f 33ff 	mov.w	r3, #4294967295
 8005448:	e000      	b.n	800544c <create_chain+0x12e>
 800544a:	2301      	movs	r3, #1
 800544c:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800544e:	697b      	ldr	r3, [r7, #20]
}
 8005450:	4618      	mov	r0, r3
 8005452:	3718      	adds	r7, #24
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8005458:	b480      	push	{r7}
 800545a:	b087      	sub	sp, #28
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8005468:	3304      	adds	r3, #4
 800546a:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	0a5b      	lsrs	r3, r3, #9
 8005470:	687a      	ldr	r2, [r7, #4]
 8005472:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8005476:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800547a:	fbb3 f3f2 	udiv	r3, r3, r2
 800547e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	1d1a      	adds	r2, r3, #4
 8005484:	613a      	str	r2, [r7, #16]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d101      	bne.n	8005494 <clmt_clust+0x3c>
 8005490:	2300      	movs	r3, #0
 8005492:	e010      	b.n	80054b6 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 8005494:	697a      	ldr	r2, [r7, #20]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	429a      	cmp	r2, r3
 800549a:	d307      	bcc.n	80054ac <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	617b      	str	r3, [r7, #20]
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	3304      	adds	r3, #4
 80054a8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80054aa:	e7e9      	b.n	8005480 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 80054ac:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	4413      	add	r3, r2
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	371c      	adds	r7, #28
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bc80      	pop	{r7}
 80054be:	4770      	bx	lr

080054c0 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b086      	sub	sp, #24
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80054da:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d007      	beq.n	80054f2 <dir_sdi+0x32>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80054e8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d301      	bcc.n	80054f6 <dir_sdi+0x36>
		return FR_INT_ERR;
 80054f2:	2302      	movs	r3, #2
 80054f4:	e074      	b.n	80055e0 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d10c      	bne.n	8005516 <dir_sdi+0x56>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005502:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005506:	2b03      	cmp	r3, #3
 8005508:	d105      	bne.n	8005516 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005510:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8005514:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d111      	bne.n	8005540 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005522:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8005526:	461a      	mov	r2, r3
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	4293      	cmp	r3, r2
 800552c:	d301      	bcc.n	8005532 <dir_sdi+0x72>
			return FR_INT_ERR;
 800552e:	2302      	movs	r3, #2
 8005530:	e056      	b.n	80055e0 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005538:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800553c:	613b      	str	r3, [r7, #16]
 800553e:	e032      	b.n	80055a6 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005546:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800554a:	011b      	lsls	r3, r3, #4
 800554c:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800554e:	e01e      	b.n	800558e <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005556:	6979      	ldr	r1, [r7, #20]
 8005558:	4618      	mov	r0, r3
 800555a:	f7ff fcbe 	bl	8004eda <get_fat>
 800555e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005566:	d101      	bne.n	800556c <dir_sdi+0xac>
 8005568:	2301      	movs	r3, #1
 800556a:	e039      	b.n	80055e0 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	2b01      	cmp	r3, #1
 8005570:	d907      	bls.n	8005582 <dir_sdi+0xc2>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005578:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800557c:	697a      	ldr	r2, [r7, #20]
 800557e:	429a      	cmp	r2, r3
 8005580:	d301      	bcc.n	8005586 <dir_sdi+0xc6>
				return FR_INT_ERR;
 8005582:	2302      	movs	r3, #2
 8005584:	e02c      	b.n	80055e0 <dir_sdi+0x120>
			idx -= ic;
 8005586:	683a      	ldr	r2, [r7, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800558e:	683a      	ldr	r2, [r7, #0]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	429a      	cmp	r2, r3
 8005594:	d2dc      	bcs.n	8005550 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800559c:	6979      	ldr	r1, [r7, #20]
 800559e:	4618      	mov	r0, r3
 80055a0:	f7ff fc7a 	bl	8004e98 <clust2sect>
 80055a4:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d101      	bne.n	80055b8 <dir_sdi+0xf8>
 80055b4:	2302      	movs	r3, #2
 80055b6:	e013      	b.n	80055e0 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	091a      	lsrs	r2, r3, #4
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	441a      	add	r2, r3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80055cc:	461a      	mov	r2, r3
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	f003 030f 	and.w	r3, r3, #15
 80055d4:	015b      	lsls	r3, r3, #5
 80055d6:	441a      	add	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80055de:	2300      	movs	r3, #0
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3718      	adds	r7, #24
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80055e8:	b590      	push	{r4, r7, lr}
 80055ea:	b087      	sub	sp, #28
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 80055f8:	3301      	adds	r3, #1
 80055fa:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	b29b      	uxth	r3, r3
 8005600:	2b00      	cmp	r3, #0
 8005602:	d004      	beq.n	800560e <dir_next+0x26>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <dir_next+0x2a>
		return FR_NO_FILE;
 800560e:	2304      	movs	r3, #4
 8005610:	e0dd      	b.n	80057ce <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f003 030f 	and.w	r3, r3, #15
 8005618:	2b00      	cmp	r3, #0
 800561a:	f040 80c6 	bne.w	80057aa <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005624:	1c5a      	adds	r2, r3, #1
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005632:	2b00      	cmp	r3, #0
 8005634:	d10b      	bne.n	800564e <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800563c:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8005640:	461a      	mov	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	4293      	cmp	r3, r2
 8005646:	f0c0 80b0 	bcc.w	80057aa <dir_next+0x1c2>
				return FR_NO_FILE;
 800564a:	2304      	movs	r3, #4
 800564c:	e0bf      	b.n	80057ce <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	091b      	lsrs	r3, r3, #4
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8005658:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800565c:	3a01      	subs	r2, #1
 800565e:	4013      	ands	r3, r2
 8005660:	2b00      	cmp	r3, #0
 8005662:	f040 80a2 	bne.w	80057aa <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005672:	4619      	mov	r1, r3
 8005674:	4610      	mov	r0, r2
 8005676:	f7ff fc30 	bl	8004eda <get_fat>
 800567a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d801      	bhi.n	8005686 <dir_next+0x9e>
 8005682:	2302      	movs	r3, #2
 8005684:	e0a3      	b.n	80057ce <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800568c:	d101      	bne.n	8005692 <dir_next+0xaa>
 800568e:	2301      	movs	r3, #1
 8005690:	e09d      	b.n	80057ce <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005698:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	429a      	cmp	r2, r3
 80056a0:	d374      	bcc.n	800578c <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <dir_next+0xc4>
 80056a8:	2304      	movs	r3, #4
 80056aa:	e090      	b.n	80057ce <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80056b8:	4619      	mov	r1, r3
 80056ba:	4610      	mov	r0, r2
 80056bc:	f7ff fe2f 	bl	800531e <create_chain>
 80056c0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <dir_next+0xe4>
 80056c8:	2307      	movs	r3, #7
 80056ca:	e080      	b.n	80057ce <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d101      	bne.n	80056d6 <dir_next+0xee>
 80056d2:	2302      	movs	r3, #2
 80056d4:	e07b      	b.n	80057ce <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056dc:	d101      	bne.n	80056e2 <dir_next+0xfa>
 80056de:	2301      	movs	r3, #1
 80056e0:	e075      	b.n	80057ce <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7ff fab1 	bl	8004c50 <sync_window>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d001      	beq.n	80056f8 <dir_next+0x110>
 80056f4:	2301      	movs	r3, #1
 80056f6:	e06a      	b.n	80057ce <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80056fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005702:	2100      	movs	r1, #0
 8005704:	4618      	mov	r0, r3
 8005706:	f7ff f895 	bl	8004834 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 8005716:	6979      	ldr	r1, [r7, #20]
 8005718:	4610      	mov	r0, r2
 800571a:	f7ff fbbd 	bl	8004e98 <clust2sect>
 800571e:	4603      	mov	r3, r0
 8005720:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8005724:	2300      	movs	r3, #0
 8005726:	613b      	str	r3, [r7, #16]
 8005728:	e01b      	b.n	8005762 <dir_next+0x17a>
						dp->fs->wflag = 1;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005730:	2201      	movs	r2, #1
 8005732:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800573c:	4618      	mov	r0, r3
 800573e:	f7ff fa87 	bl	8004c50 <sync_window>
 8005742:	4603      	mov	r3, r0
 8005744:	2b00      	cmp	r3, #0
 8005746:	d001      	beq.n	800574c <dir_next+0x164>
 8005748:	2301      	movs	r3, #1
 800574a:	e040      	b.n	80057ce <dir_next+0x1e6>
						dp->fs->winsect++;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005752:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8005756:	3201      	adds	r2, #1
 8005758:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	3301      	adds	r3, #1
 8005760:	613b      	str	r3, [r7, #16]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005768:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800576c:	461a      	mov	r2, r3
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	4293      	cmp	r3, r2
 8005772:	d3da      	bcc.n	800572a <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800577a:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005784:	693a      	ldr	r2, [r7, #16]
 8005786:	1a8a      	subs	r2, r1, r2
 8005788:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	697a      	ldr	r2, [r7, #20]
 8005790:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800579a:	6979      	ldr	r1, [r7, #20]
 800579c:	4618      	mov	r0, r3
 800579e:	f7ff fb7b 	bl	8004e98 <clust2sect>
 80057a2:	4602      	mov	r2, r0
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	b29a      	uxth	r2, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80057ba:	461a      	mov	r2, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f003 030f 	and.w	r3, r3, #15
 80057c2:	015b      	lsls	r3, r3, #5
 80057c4:	441a      	add	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	371c      	adds	r7, #28
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd90      	pop	{r4, r7, pc}

080057d6 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b084      	sub	sp, #16
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
 80057de:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 80057e0:	2100      	movs	r1, #0
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f7ff fe6c 	bl	80054c0 <dir_sdi>
 80057e8:	4603      	mov	r3, r0
 80057ea:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80057ec:	7bfb      	ldrb	r3, [r7, #15]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d131      	bne.n	8005856 <dir_alloc+0x80>
		n = 0;
 80057f2:	2300      	movs	r3, #0
 80057f4:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005802:	4619      	mov	r1, r3
 8005804:	4610      	mov	r0, r2
 8005806:	f7ff fa6c 	bl	8004ce2 <move_window>
 800580a:	4603      	mov	r3, r0
 800580c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800580e:	7bfb      	ldrb	r3, [r7, #15]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d11f      	bne.n	8005854 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	2be5      	cmp	r3, #229	; 0xe5
 800581e:	d005      	beq.n	800582c <dir_alloc+0x56>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d107      	bne.n	800583c <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	3301      	adds	r3, #1
 8005830:	60bb      	str	r3, [r7, #8]
 8005832:	68ba      	ldr	r2, [r7, #8]
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	429a      	cmp	r2, r3
 8005838:	d102      	bne.n	8005840 <dir_alloc+0x6a>
 800583a:	e00c      	b.n	8005856 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800583c:	2300      	movs	r3, #0
 800583e:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8005840:	2101      	movs	r1, #1
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f7ff fed0 	bl	80055e8 <dir_next>
 8005848:	4603      	mov	r3, r0
 800584a:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800584c:	7bfb      	ldrb	r3, [r7, #15]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d0d1      	beq.n	80057f6 <dir_alloc+0x20>
 8005852:	e000      	b.n	8005856 <dir_alloc+0x80>
			if (res != FR_OK) break;
 8005854:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005856:	7bfb      	ldrb	r3, [r7, #15]
 8005858:	2b04      	cmp	r3, #4
 800585a:	d101      	bne.n	8005860 <dir_alloc+0x8a>
 800585c:	2307      	movs	r3, #7
 800585e:	73fb      	strb	r3, [r7, #15]
	return res;
 8005860:	7bfb      	ldrb	r3, [r7, #15]
}
 8005862:	4618      	mov	r0, r3
 8005864:	3710      	adds	r7, #16
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}

0800586a <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800586a:	b480      	push	{r7}
 800586c:	b085      	sub	sp, #20
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
 8005872:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	331b      	adds	r3, #27
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	021b      	lsls	r3, r3, #8
 800587c:	b21a      	sxth	r2, r3
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	331a      	adds	r3, #26
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	b21b      	sxth	r3, r3
 8005886:	4313      	orrs	r3, r2
 8005888:	b21b      	sxth	r3, r3
 800588a:	b29b      	uxth	r3, r3
 800588c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005894:	2b03      	cmp	r3, #3
 8005896:	d10f      	bne.n	80058b8 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	3315      	adds	r3, #21
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	021b      	lsls	r3, r3, #8
 80058a0:	b21a      	sxth	r2, r3
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	3314      	adds	r3, #20
 80058a6:	781b      	ldrb	r3, [r3, #0]
 80058a8:	b21b      	sxth	r3, r3
 80058aa:	4313      	orrs	r3, r2
 80058ac:	b21b      	sxth	r3, r3
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	041b      	lsls	r3, r3, #16
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	60fb      	str	r3, [r7, #12]

	return cl;
 80058b8:	68fb      	ldr	r3, [r7, #12]
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3714      	adds	r7, #20
 80058be:	46bd      	mov	sp, r7
 80058c0:	bc80      	pop	{r7}
 80058c2:	4770      	bx	lr

080058c4 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	331a      	adds	r3, #26
 80058d2:	683a      	ldr	r2, [r7, #0]
 80058d4:	b2d2      	uxtb	r2, r2
 80058d6:	701a      	strb	r2, [r3, #0]
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	b29b      	uxth	r3, r3
 80058dc:	0a1b      	lsrs	r3, r3, #8
 80058de:	b29a      	uxth	r2, r3
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	331b      	adds	r3, #27
 80058e4:	b2d2      	uxtb	r2, r2
 80058e6:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	0c1a      	lsrs	r2, r3, #16
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	3314      	adds	r3, #20
 80058f0:	b2d2      	uxtb	r2, r2
 80058f2:	701a      	strb	r2, [r3, #0]
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	0c1b      	lsrs	r3, r3, #16
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	0a1b      	lsrs	r3, r3, #8
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	3315      	adds	r3, #21
 8005902:	b2d2      	uxtb	r2, r2
 8005904:	701a      	strb	r2, [r3, #0]
}
 8005906:	bf00      	nop
 8005908:	370c      	adds	r7, #12
 800590a:	46bd      	mov	sp, r7
 800590c:	bc80      	pop	{r7}
 800590e:	4770      	bx	lr

08005910 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b086      	sub	sp, #24
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005918:	2100      	movs	r1, #0
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f7ff fdd0 	bl	80054c0 <dir_sdi>
 8005920:	4603      	mov	r3, r0
 8005922:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8005924:	7dfb      	ldrb	r3, [r7, #23]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d001      	beq.n	800592e <dir_find+0x1e>
 800592a:	7dfb      	ldrb	r3, [r7, #23]
 800592c:	e03b      	b.n	80059a6 <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800593a:	4619      	mov	r1, r3
 800593c:	4610      	mov	r0, r2
 800593e:	f7ff f9d0 	bl	8004ce2 <move_window>
 8005942:	4603      	mov	r3, r0
 8005944:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8005946:	7dfb      	ldrb	r3, [r7, #23]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d128      	bne.n	800599e <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005952:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800595a:	7bfb      	ldrb	r3, [r7, #15]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d102      	bne.n	8005966 <dir_find+0x56>
 8005960:	2304      	movs	r3, #4
 8005962:	75fb      	strb	r3, [r7, #23]
 8005964:	e01e      	b.n	80059a4 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	330b      	adds	r3, #11
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	f003 0308 	and.w	r3, r3, #8
 8005970:	2b00      	cmp	r3, #0
 8005972:	d10a      	bne.n	800598a <dir_find+0x7a>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800597a:	220b      	movs	r2, #11
 800597c:	4619      	mov	r1, r3
 800597e:	6938      	ldr	r0, [r7, #16]
 8005980:	f7fe ff72 	bl	8004868 <mem_cmp>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00b      	beq.n	80059a2 <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800598a:	2100      	movs	r1, #0
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f7ff fe2b 	bl	80055e8 <dir_next>
 8005992:	4603      	mov	r3, r0
 8005994:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8005996:	7dfb      	ldrb	r3, [r7, #23]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d0c8      	beq.n	800592e <dir_find+0x1e>
 800599c:	e002      	b.n	80059a4 <dir_find+0x94>
		if (res != FR_OK) break;
 800599e:	bf00      	nop
 80059a0:	e000      	b.n	80059a4 <dir_find+0x94>
			break;
 80059a2:	bf00      	nop

	return res;
 80059a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3718      	adds	r7, #24
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}

080059ae <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80059ae:	b580      	push	{r7, lr}
 80059b0:	b086      	sub	sp, #24
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
 80059b6:	6039      	str	r1, [r7, #0]
	BYTE a, c, *dir;
#if _USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	res = FR_NO_FILE;
 80059b8:	2304      	movs	r3, #4
 80059ba:	75fb      	strb	r3, [r7, #23]
	while (dp->sect) {
 80059bc:	e03f      	b.n	8005a3e <dir_read+0x90>
		res = move_window(dp->fs, dp->sect);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80059ca:	4619      	mov	r1, r3
 80059cc:	4610      	mov	r0, r2
 80059ce:	f7ff f988 	bl	8004ce2 <move_window>
 80059d2:	4603      	mov	r3, r0
 80059d4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80059d6:	7dfb      	ldrb	r3, [r7, #23]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d136      	bne.n	8005a4a <dir_read+0x9c>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80059e2:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80059ea:	7bfb      	ldrb	r3, [r7, #15]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d102      	bne.n	80059f6 <dir_read+0x48>
 80059f0:	2304      	movs	r3, #4
 80059f2:	75fb      	strb	r3, [r7, #23]
 80059f4:	e02e      	b.n	8005a54 <dir_read+0xa6>
		a = dir[DIR_Attr] & AM_MASK;
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	330b      	adds	r3, #11
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a00:	73bb      	strb	r3, [r7, #14]
					dp->lfn_idx = 0xFFFF;		/* It has no LFN. */
				break;
			}
		}
#else		/* Non LFN configuration */
		if (c != DDEM && (_FS_RPATH || c != '.') && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol)	/* Is it a valid entry? */
 8005a02:	7bfb      	ldrb	r3, [r7, #15]
 8005a04:	2be5      	cmp	r3, #229	; 0xe5
 8005a06:	d011      	beq.n	8005a2c <dir_read+0x7e>
 8005a08:	7bfb      	ldrb	r3, [r7, #15]
 8005a0a:	2b2e      	cmp	r3, #46	; 0x2e
 8005a0c:	d00e      	beq.n	8005a2c <dir_read+0x7e>
 8005a0e:	7bbb      	ldrb	r3, [r7, #14]
 8005a10:	2b0f      	cmp	r3, #15
 8005a12:	d00b      	beq.n	8005a2c <dir_read+0x7e>
 8005a14:	7bbb      	ldrb	r3, [r7, #14]
 8005a16:	f023 0320 	bic.w	r3, r3, #32
 8005a1a:	2b08      	cmp	r3, #8
 8005a1c:	bf0c      	ite	eq
 8005a1e:	2301      	moveq	r3, #1
 8005a20:	2300      	movne	r3, #0
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	461a      	mov	r2, r3
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d010      	beq.n	8005a4e <dir_read+0xa0>
			break;
#endif
		res = dir_next(dp, 0);				/* Next entry */
 8005a2c:	2100      	movs	r1, #0
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7ff fdda 	bl	80055e8 <dir_next>
 8005a34:	4603      	mov	r3, r0
 8005a36:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8005a38:	7dfb      	ldrb	r3, [r7, #23]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d109      	bne.n	8005a52 <dir_read+0xa4>
	while (dp->sect) {
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d1ba      	bne.n	80059be <dir_read+0x10>
 8005a48:	e004      	b.n	8005a54 <dir_read+0xa6>
		if (res != FR_OK) break;
 8005a4a:	bf00      	nop
 8005a4c:	e002      	b.n	8005a54 <dir_read+0xa6>
			break;
 8005a4e:	bf00      	nop
 8005a50:	e000      	b.n	8005a54 <dir_read+0xa6>
		if (res != FR_OK) break;
 8005a52:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;
 8005a54:	7dfb      	ldrb	r3, [r7, #23]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d003      	beq.n	8005a62 <dir_read+0xb4>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

	return res;
 8005a62:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3718      	adds	r7, #24
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8005a74:	2101      	movs	r1, #1
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f7ff fead 	bl	80057d6 <dir_alloc>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8005a80:	7bfb      	ldrb	r3, [r7, #15]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d126      	bne.n	8005ad4 <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005a92:	4619      	mov	r1, r3
 8005a94:	4610      	mov	r0, r2
 8005a96:	f7ff f924 	bl	8004ce2 <move_window>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8005a9e:	7bfb      	ldrb	r3, [r7, #15]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d117      	bne.n	8005ad4 <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005aaa:	2220      	movs	r2, #32
 8005aac:	2100      	movs	r1, #0
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7fe fec0 	bl	8004834 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005ac0:	220b      	movs	r2, #11
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	f7fe fe98 	bl	80047f8 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 8005ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}

08005ade <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8005ade:	b480      	push	{r7}
 8005ae0:	b087      	sub	sp, #28
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
 8005ae6:	6039      	str	r1, [r7, #0]
	BYTE *dir;
#if _USE_LFN
	WCHAR w, *lfn;
#endif

	p = fno->fname;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	3309      	adds	r3, #9
 8005aec:	613b      	str	r3, [r7, #16]
	if (dp->sect) {		/* Get SFN */
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d05a      	beq.n	8005bae <get_fileinfo+0xd0>
		dir = dp->dir;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005afe:	60bb      	str	r3, [r7, #8]
		i = 0;
 8005b00:	2300      	movs	r3, #0
 8005b02:	617b      	str	r3, [r7, #20]
		while (i < 11) {		/* Copy name body and extension */
 8005b04:	e01c      	b.n	8005b40 <get_fileinfo+0x62>
			c = (TCHAR)dir[i++];
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	1c5a      	adds	r2, r3, #1
 8005b0a:	617a      	str	r2, [r7, #20]
 8005b0c:	68ba      	ldr	r2, [r7, #8]
 8005b0e:	4413      	add	r3, r2
 8005b10:	781b      	ldrb	r3, [r3, #0]
 8005b12:	73fb      	strb	r3, [r7, #15]
			if (c == ' ') continue;				/* Skip padding spaces */
 8005b14:	7bfb      	ldrb	r3, [r7, #15]
 8005b16:	2b20      	cmp	r3, #32
 8005b18:	d100      	bne.n	8005b1c <get_fileinfo+0x3e>
 8005b1a:	e011      	b.n	8005b40 <get_fileinfo+0x62>
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8005b1c:	7bfb      	ldrb	r3, [r7, #15]
 8005b1e:	2b05      	cmp	r3, #5
 8005b20:	d101      	bne.n	8005b26 <get_fileinfo+0x48>
 8005b22:	23e5      	movs	r3, #229	; 0xe5
 8005b24:	73fb      	strb	r3, [r7, #15]
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	2b09      	cmp	r3, #9
 8005b2a:	d104      	bne.n	8005b36 <get_fileinfo+0x58>
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	1c5a      	adds	r2, r3, #1
 8005b30:	613a      	str	r2, [r7, #16]
 8005b32:	222e      	movs	r2, #46	; 0x2e
 8005b34:	701a      	strb	r2, [r3, #0]
				c = c << 8 | dir[i++];
			c = ff_convert(c, 1);	/* OEM -> Unicode */
			if (!c) c = '?';
#endif
#endif
			*p++ = c;
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	1c5a      	adds	r2, r3, #1
 8005b3a:	613a      	str	r2, [r7, #16]
 8005b3c:	7bfa      	ldrb	r2, [r7, #15]
 8005b3e:	701a      	strb	r2, [r3, #0]
		while (i < 11) {		/* Copy name body and extension */
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	2b0a      	cmp	r3, #10
 8005b44:	d9df      	bls.n	8005b06 <get_fileinfo+0x28>
		}
		fno->fattrib = dir[DIR_Attr];				/* Attribute */
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	7ada      	ldrb	r2, [r3, #11]
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	721a      	strb	r2, [r3, #8]
		fno->fsize = LD_DWORD(dir + DIR_FileSize);	/* Size */
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	331f      	adds	r3, #31
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	061a      	lsls	r2, r3, #24
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	331e      	adds	r3, #30
 8005b5a:	781b      	ldrb	r3, [r3, #0]
 8005b5c:	041b      	lsls	r3, r3, #16
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	68ba      	ldr	r2, [r7, #8]
 8005b62:	321d      	adds	r2, #29
 8005b64:	7812      	ldrb	r2, [r2, #0]
 8005b66:	0212      	lsls	r2, r2, #8
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	321c      	adds	r2, #28
 8005b6e:	7812      	ldrb	r2, [r2, #0]
 8005b70:	431a      	orrs	r2, r3
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	601a      	str	r2, [r3, #0]
		fno->fdate = LD_WORD(dir + DIR_WrtDate);	/* Date */
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	3319      	adds	r3, #25
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	021b      	lsls	r3, r3, #8
 8005b7e:	b21a      	sxth	r2, r3
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	3318      	adds	r3, #24
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	b21b      	sxth	r3, r3
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	b21b      	sxth	r3, r3
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	809a      	strh	r2, [r3, #4]
		fno->ftime = LD_WORD(dir + DIR_WrtTime);	/* Time */
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	3317      	adds	r3, #23
 8005b96:	781b      	ldrb	r3, [r3, #0]
 8005b98:	021b      	lsls	r3, r3, #8
 8005b9a:	b21a      	sxth	r2, r3
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	3316      	adds	r3, #22
 8005ba0:	781b      	ldrb	r3, [r3, #0]
 8005ba2:	b21b      	sxth	r3, r3
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	b21b      	sxth	r3, r3
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	80da      	strh	r2, [r3, #6]
	}
	*p = 0;		/* Terminate SFN string by a \0 */
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	701a      	strb	r2, [r3, #0]
			}
		}
		p[i] = 0;	/* Terminate LFN string by a \0 */
	}
#endif
}
 8005bb4:	bf00      	nop
 8005bb6:	371c      	adds	r7, #28
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bc80      	pop	{r7}
 8005bbc:	4770      	bx	lr
	...

08005bc0 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b088      	sub	sp, #32
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	60fb      	str	r3, [r7, #12]
 8005bd0:	e002      	b.n	8005bd8 <create_name+0x18>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	60fb      	str	r3, [r7, #12]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	781b      	ldrb	r3, [r3, #0]
 8005bdc:	2b2f      	cmp	r3, #47	; 0x2f
 8005bde:	d0f8      	beq.n	8005bd2 <create_name+0x12>
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	2b5c      	cmp	r3, #92	; 0x5c
 8005be6:	d0f4      	beq.n	8005bd2 <create_name+0x12>
	sfn = dp->fn;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005bee:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8005bf0:	220b      	movs	r2, #11
 8005bf2:	2120      	movs	r1, #32
 8005bf4:	68b8      	ldr	r0, [r7, #8]
 8005bf6:	f7fe fe1d 	bl	8004834 <mem_set>
	si = i = b = 0; ni = 8;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	77fb      	strb	r3, [r7, #31]
 8005bfe:	2300      	movs	r3, #0
 8005c00:	613b      	str	r3, [r7, #16]
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	617b      	str	r3, [r7, #20]
 8005c06:	2308      	movs	r3, #8
 8005c08:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	1c5a      	adds	r2, r3, #1
 8005c0e:	617a      	str	r2, [r7, #20]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	4413      	add	r3, r2
 8005c14:	781b      	ldrb	r3, [r3, #0]
 8005c16:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8005c18:	7fbb      	ldrb	r3, [r7, #30]
 8005c1a:	2b20      	cmp	r3, #32
 8005c1c:	d953      	bls.n	8005cc6 <create_name+0x106>
 8005c1e:	7fbb      	ldrb	r3, [r7, #30]
 8005c20:	2b2f      	cmp	r3, #47	; 0x2f
 8005c22:	d050      	beq.n	8005cc6 <create_name+0x106>
 8005c24:	7fbb      	ldrb	r3, [r7, #30]
 8005c26:	2b5c      	cmp	r3, #92	; 0x5c
 8005c28:	d04d      	beq.n	8005cc6 <create_name+0x106>
		if (c == '.' || i >= ni) {
 8005c2a:	7fbb      	ldrb	r3, [r7, #30]
 8005c2c:	2b2e      	cmp	r3, #46	; 0x2e
 8005c2e:	d003      	beq.n	8005c38 <create_name+0x78>
 8005c30:	693a      	ldr	r2, [r7, #16]
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d30f      	bcc.n	8005c58 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	2b08      	cmp	r3, #8
 8005c3c:	d102      	bne.n	8005c44 <create_name+0x84>
 8005c3e:	7fbb      	ldrb	r3, [r7, #30]
 8005c40:	2b2e      	cmp	r3, #46	; 0x2e
 8005c42:	d001      	beq.n	8005c48 <create_name+0x88>
 8005c44:	2306      	movs	r3, #6
 8005c46:	e073      	b.n	8005d30 <create_name+0x170>
			i = 8; ni = 11;
 8005c48:	2308      	movs	r3, #8
 8005c4a:	613b      	str	r3, [r7, #16]
 8005c4c:	230b      	movs	r3, #11
 8005c4e:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8005c50:	7ffb      	ldrb	r3, [r7, #31]
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	77fb      	strb	r3, [r7, #31]
 8005c56:	e035      	b.n	8005cc4 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 8005c58:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	da08      	bge.n	8005c72 <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 8005c60:	7ffb      	ldrb	r3, [r7, #31]
 8005c62:	f043 0303 	orr.w	r3, r3, #3
 8005c66:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8005c68:	7fbb      	ldrb	r3, [r7, #30]
 8005c6a:	3b80      	subs	r3, #128	; 0x80
 8005c6c:	4a32      	ldr	r2, [pc, #200]	; (8005d38 <create_name+0x178>)
 8005c6e:	5cd3      	ldrb	r3, [r2, r3]
 8005c70:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8005c72:	7fbb      	ldrb	r3, [r7, #30]
 8005c74:	4619      	mov	r1, r3
 8005c76:	4831      	ldr	r0, [pc, #196]	; (8005d3c <create_name+0x17c>)
 8005c78:	f7fe fe1c 	bl	80048b4 <chk_chr>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d001      	beq.n	8005c86 <create_name+0xc6>
				return FR_INVALID_NAME;
 8005c82:	2306      	movs	r3, #6
 8005c84:	e054      	b.n	8005d30 <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8005c86:	7fbb      	ldrb	r3, [r7, #30]
 8005c88:	2b40      	cmp	r3, #64	; 0x40
 8005c8a:	d907      	bls.n	8005c9c <create_name+0xdc>
 8005c8c:	7fbb      	ldrb	r3, [r7, #30]
 8005c8e:	2b5a      	cmp	r3, #90	; 0x5a
 8005c90:	d804      	bhi.n	8005c9c <create_name+0xdc>
				b |= 2;
 8005c92:	7ffb      	ldrb	r3, [r7, #31]
 8005c94:	f043 0302 	orr.w	r3, r3, #2
 8005c98:	77fb      	strb	r3, [r7, #31]
 8005c9a:	e00c      	b.n	8005cb6 <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8005c9c:	7fbb      	ldrb	r3, [r7, #30]
 8005c9e:	2b60      	cmp	r3, #96	; 0x60
 8005ca0:	d909      	bls.n	8005cb6 <create_name+0xf6>
 8005ca2:	7fbb      	ldrb	r3, [r7, #30]
 8005ca4:	2b7a      	cmp	r3, #122	; 0x7a
 8005ca6:	d806      	bhi.n	8005cb6 <create_name+0xf6>
					b |= 1; c -= 0x20;
 8005ca8:	7ffb      	ldrb	r3, [r7, #31]
 8005caa:	f043 0301 	orr.w	r3, r3, #1
 8005cae:	77fb      	strb	r3, [r7, #31]
 8005cb0:	7fbb      	ldrb	r3, [r7, #30]
 8005cb2:	3b20      	subs	r3, #32
 8005cb4:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	1c5a      	adds	r2, r3, #1
 8005cba:	613a      	str	r2, [r7, #16]
 8005cbc:	68ba      	ldr	r2, [r7, #8]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	7fba      	ldrb	r2, [r7, #30]
 8005cc2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8005cc4:	e7a1      	b.n	8005c0a <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8005cc6:	68fa      	ldr	r2, [r7, #12]
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	441a      	add	r2, r3
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8005cd0:	7fbb      	ldrb	r3, [r7, #30]
 8005cd2:	2b20      	cmp	r3, #32
 8005cd4:	d801      	bhi.n	8005cda <create_name+0x11a>
 8005cd6:	2304      	movs	r3, #4
 8005cd8:	e000      	b.n	8005cdc <create_name+0x11c>
 8005cda:	2300      	movs	r3, #0
 8005cdc:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d101      	bne.n	8005ce8 <create_name+0x128>
 8005ce4:	2306      	movs	r3, #6
 8005ce6:	e023      	b.n	8005d30 <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	781b      	ldrb	r3, [r3, #0]
 8005cec:	2be5      	cmp	r3, #229	; 0xe5
 8005cee:	d102      	bne.n	8005cf6 <create_name+0x136>
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	2205      	movs	r2, #5
 8005cf4:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	2b08      	cmp	r3, #8
 8005cfa:	d102      	bne.n	8005d02 <create_name+0x142>
 8005cfc:	7ffb      	ldrb	r3, [r7, #31]
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8005d02:	7ffb      	ldrb	r3, [r7, #31]
 8005d04:	f003 0303 	and.w	r3, r3, #3
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d103      	bne.n	8005d14 <create_name+0x154>
 8005d0c:	7fbb      	ldrb	r3, [r7, #30]
 8005d0e:	f043 0310 	orr.w	r3, r3, #16
 8005d12:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8005d14:	7ffb      	ldrb	r3, [r7, #31]
 8005d16:	f003 030c 	and.w	r3, r3, #12
 8005d1a:	2b04      	cmp	r3, #4
 8005d1c:	d103      	bne.n	8005d26 <create_name+0x166>
 8005d1e:	7fbb      	ldrb	r3, [r7, #30]
 8005d20:	f043 0308 	orr.w	r3, r3, #8
 8005d24:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	330b      	adds	r3, #11
 8005d2a:	7fba      	ldrb	r2, [r7, #30]
 8005d2c:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8005d2e:	2300      	movs	r3, #0
#endif
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3720      	adds	r7, #32
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	0800754c 	.word	0x0800754c
 8005d3c:	080074e4 	.word	0x080074e4

08005d40 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	781b      	ldrb	r3, [r3, #0]
 8005d4e:	2b2f      	cmp	r3, #47	; 0x2f
 8005d50:	d003      	beq.n	8005d5a <follow_path+0x1a>
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	2b5c      	cmp	r3, #92	; 0x5c
 8005d58:	d102      	bne.n	8005d60 <follow_path+0x20>
		path++;
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	3301      	adds	r3, #1
 8005d5e:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	781b      	ldrb	r3, [r3, #0]
 8005d6c:	2b1f      	cmp	r3, #31
 8005d6e:	d80a      	bhi.n	8005d86 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8005d70:	2100      	movs	r1, #0
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f7ff fba4 	bl	80054c0 <dir_sdi>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005d84:	e045      	b.n	8005e12 <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8005d86:	463b      	mov	r3, r7
 8005d88:	4619      	mov	r1, r3
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f7ff ff18 	bl	8005bc0 <create_name>
 8005d90:	4603      	mov	r3, r0
 8005d92:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8005d94:	7bfb      	ldrb	r3, [r7, #15]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d136      	bne.n	8005e08 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f7ff fdb8 	bl	8005910 <dir_find>
 8005da0:	4603      	mov	r3, r0
 8005da2:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005daa:	7adb      	ldrb	r3, [r3, #11]
 8005dac:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8005dae:	7bfb      	ldrb	r3, [r7, #15]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00a      	beq.n	8005dca <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8005db4:	7bfb      	ldrb	r3, [r7, #15]
 8005db6:	2b04      	cmp	r3, #4
 8005db8:	d128      	bne.n	8005e0c <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8005dba:	7bbb      	ldrb	r3, [r7, #14]
 8005dbc:	f003 0304 	and.w	r3, r3, #4
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d123      	bne.n	8005e0c <follow_path+0xcc>
 8005dc4:	2305      	movs	r3, #5
 8005dc6:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8005dc8:	e020      	b.n	8005e0c <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8005dca:	7bbb      	ldrb	r3, [r7, #14]
 8005dcc:	f003 0304 	and.w	r3, r3, #4
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d11d      	bne.n	8005e10 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005dda:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	330b      	adds	r3, #11
 8005de0:	781b      	ldrb	r3, [r3, #0]
 8005de2:	f003 0310 	and.w	r3, r3, #16
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d102      	bne.n	8005df0 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8005dea:	2305      	movs	r3, #5
 8005dec:	73fb      	strb	r3, [r7, #15]
 8005dee:	e010      	b.n	8005e12 <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005df6:	68b9      	ldr	r1, [r7, #8]
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f7ff fd36 	bl	800586a <ld_clust>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8005e06:	e7be      	b.n	8005d86 <follow_path+0x46>
			if (res != FR_OK) break;
 8005e08:	bf00      	nop
 8005e0a:	e002      	b.n	8005e12 <follow_path+0xd2>
				break;
 8005e0c:	bf00      	nop
 8005e0e:	e000      	b.n	8005e12 <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8005e10:	bf00      	nop
		}
	}

	return res;
 8005e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3710      	adds	r7, #16
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b087      	sub	sp, #28
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8005e24:	f04f 33ff 	mov.w	r3, #4294967295
 8005e28:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d031      	beq.n	8005e96 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	617b      	str	r3, [r7, #20]
 8005e38:	e002      	b.n	8005e40 <get_ldnumber+0x24>
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	617b      	str	r3, [r7, #20]
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	2b20      	cmp	r3, #32
 8005e46:	d903      	bls.n	8005e50 <get_ldnumber+0x34>
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	2b3a      	cmp	r3, #58	; 0x3a
 8005e4e:	d1f4      	bne.n	8005e3a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	2b3a      	cmp	r3, #58	; 0x3a
 8005e56:	d11c      	bne.n	8005e92 <get_ldnumber+0x76>
			tp = *path;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	1c5a      	adds	r2, r3, #1
 8005e62:	60fa      	str	r2, [r7, #12]
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	3b30      	subs	r3, #48	; 0x30
 8005e68:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	2b09      	cmp	r3, #9
 8005e6e:	d80e      	bhi.n	8005e8e <get_ldnumber+0x72>
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d10a      	bne.n	8005e8e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d107      	bne.n	8005e8e <get_ldnumber+0x72>
					vol = (int)i;
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	3301      	adds	r3, #1
 8005e86:	617b      	str	r3, [r7, #20]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	e002      	b.n	8005e98 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8005e92:	2300      	movs	r3, #0
 8005e94:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8005e96:	693b      	ldr	r3, [r7, #16]
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	371c      	adds	r7, #28
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bc80      	pop	{r7}
 8005ea0:	4770      	bx	lr
	...

08005ea4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b082      	sub	sp, #8
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8005ebc:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8005ec0:	6839      	ldr	r1, [r7, #0]
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f7fe ff0d 	bl	8004ce2 <move_window>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <check_fs+0x2e>
		return 3;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e04a      	b.n	8005f68 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005ed8:	3301      	adds	r3, #1
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	021b      	lsls	r3, r3, #8
 8005ede:	b21a      	sxth	r2, r3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8005ee6:	b21b      	sxth	r3, r3
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	b21b      	sxth	r3, r3
 8005eec:	4a20      	ldr	r2, [pc, #128]	; (8005f70 <check_fs+0xcc>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d001      	beq.n	8005ef6 <check_fs+0x52>
		return 2;
 8005ef2:	2302      	movs	r3, #2
 8005ef4:	e038      	b.n	8005f68 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	3336      	adds	r3, #54	; 0x36
 8005efa:	3303      	adds	r3, #3
 8005efc:	781b      	ldrb	r3, [r3, #0]
 8005efe:	061a      	lsls	r2, r3, #24
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	3336      	adds	r3, #54	; 0x36
 8005f04:	3302      	adds	r3, #2
 8005f06:	781b      	ldrb	r3, [r3, #0]
 8005f08:	041b      	lsls	r3, r3, #16
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	3236      	adds	r2, #54	; 0x36
 8005f10:	3201      	adds	r2, #1
 8005f12:	7812      	ldrb	r2, [r2, #0]
 8005f14:	0212      	lsls	r2, r2, #8
 8005f16:	4313      	orrs	r3, r2
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005f24:	4a13      	ldr	r2, [pc, #76]	; (8005f74 <check_fs+0xd0>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d101      	bne.n	8005f2e <check_fs+0x8a>
		return 0;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	e01c      	b.n	8005f68 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	3352      	adds	r3, #82	; 0x52
 8005f32:	3303      	adds	r3, #3
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	061a      	lsls	r2, r3, #24
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	3352      	adds	r3, #82	; 0x52
 8005f3c:	3302      	adds	r3, #2
 8005f3e:	781b      	ldrb	r3, [r3, #0]
 8005f40:	041b      	lsls	r3, r3, #16
 8005f42:	4313      	orrs	r3, r2
 8005f44:	687a      	ldr	r2, [r7, #4]
 8005f46:	3252      	adds	r2, #82	; 0x52
 8005f48:	3201      	adds	r2, #1
 8005f4a:	7812      	ldrb	r2, [r2, #0]
 8005f4c:	0212      	lsls	r2, r2, #8
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8005f56:	4313      	orrs	r3, r2
 8005f58:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005f5c:	4a05      	ldr	r2, [pc, #20]	; (8005f74 <check_fs+0xd0>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d101      	bne.n	8005f66 <check_fs+0xc2>
		return 0;
 8005f62:	2300      	movs	r3, #0
 8005f64:	e000      	b.n	8005f68 <check_fs+0xc4>

	return 1;
 8005f66:	2301      	movs	r3, #1
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3708      	adds	r7, #8
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	ffffaa55 	.word	0xffffaa55
 8005f74:	00544146 	.word	0x00544146

08005f78 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b096      	sub	sp, #88	; 0x58
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	4613      	mov	r3, r2
 8005f84:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8005f8c:	68b8      	ldr	r0, [r7, #8]
 8005f8e:	f7ff ff45 	bl	8005e1c <get_ldnumber>
 8005f92:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8005f94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	da01      	bge.n	8005f9e <find_volume+0x26>
 8005f9a:	230b      	movs	r3, #11
 8005f9c:	e2a8      	b.n	80064f0 <find_volume+0x578>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005f9e:	4a9d      	ldr	r2, [pc, #628]	; (8006214 <find_volume+0x29c>)
 8005fa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fa6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d101      	bne.n	8005fb2 <find_volume+0x3a>
 8005fae:	230c      	movs	r3, #12
 8005fb0:	e29e      	b.n	80064f0 <find_volume+0x578>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005fb6:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8005fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fba:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d01b      	beq.n	8005ffa <find_volume+0x82>
		stat = disk_status(fs->drv);
 8005fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fc4:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f7fe fb77 	bl	80046bc <disk_status>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8005fd4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10c      	bne.n	8005ffa <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8005fe0:	79fb      	ldrb	r3, [r7, #7]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d007      	beq.n	8005ff6 <find_volume+0x7e>
 8005fe6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005fea:	f003 0304 	and.w	r3, r3, #4
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d001      	beq.n	8005ff6 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8005ff2:	230a      	movs	r3, #10
 8005ff4:	e27c      	b.n	80064f0 <find_volume+0x578>
			return FR_OK;				/* The file system object is valid */
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	e27a      	b.n	80064f0 <find_volume+0x578>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8005ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006002:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006004:	b2da      	uxtb	r2, r3
 8006006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006008:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800600c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800600e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8006012:	4618      	mov	r0, r3
 8006014:	f7fe fb6c 	bl	80046f0 <disk_initialize>
 8006018:	4603      	mov	r3, r0
 800601a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800601e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006022:	f003 0301 	and.w	r3, r3, #1
 8006026:	2b00      	cmp	r3, #0
 8006028:	d001      	beq.n	800602e <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800602a:	2303      	movs	r3, #3
 800602c:	e260      	b.n	80064f0 <find_volume+0x578>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 800602e:	79fb      	ldrb	r3, [r7, #7]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d007      	beq.n	8006044 <find_volume+0xcc>
 8006034:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006038:	f003 0304 	and.w	r3, r3, #4
 800603c:	2b00      	cmp	r3, #0
 800603e:	d001      	beq.n	8006044 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8006040:	230a      	movs	r3, #10
 8006042:	e255      	b.n	80064f0 <find_volume+0x578>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8006044:	2300      	movs	r3, #0
 8006046:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8006048:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800604a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800604c:	f7ff ff2a 	bl	8005ea4 <check_fs>
 8006050:	4603      	mov	r3, r0
 8006052:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8006056:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800605a:	2b01      	cmp	r3, #1
 800605c:	d153      	bne.n	8006106 <find_volume+0x18e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800605e:	2300      	movs	r3, #0
 8006060:	643b      	str	r3, [r7, #64]	; 0x40
 8006062:	e028      	b.n	80060b6 <find_volume+0x13e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8006064:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006066:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006068:	011b      	lsls	r3, r3, #4
 800606a:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800606e:	4413      	add	r3, r2
 8006070:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8006072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006074:	3304      	adds	r3, #4
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d012      	beq.n	80060a2 <find_volume+0x12a>
 800607c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800607e:	330b      	adds	r3, #11
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	061a      	lsls	r2, r3, #24
 8006084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006086:	330a      	adds	r3, #10
 8006088:	781b      	ldrb	r3, [r3, #0]
 800608a:	041b      	lsls	r3, r3, #16
 800608c:	4313      	orrs	r3, r2
 800608e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006090:	3209      	adds	r2, #9
 8006092:	7812      	ldrb	r2, [r2, #0]
 8006094:	0212      	lsls	r2, r2, #8
 8006096:	4313      	orrs	r3, r2
 8006098:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800609a:	3208      	adds	r2, #8
 800609c:	7812      	ldrb	r2, [r2, #0]
 800609e:	431a      	orrs	r2, r3
 80060a0:	e000      	b.n	80060a4 <find_volume+0x12c>
 80060a2:	2200      	movs	r2, #0
 80060a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	3358      	adds	r3, #88	; 0x58
 80060aa:	443b      	add	r3, r7
 80060ac:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80060b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060b2:	3301      	adds	r3, #1
 80060b4:	643b      	str	r3, [r7, #64]	; 0x40
 80060b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060b8:	2b03      	cmp	r3, #3
 80060ba:	d9d3      	bls.n	8006064 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 80060bc:	2300      	movs	r3, #0
 80060be:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80060c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d002      	beq.n	80060cc <find_volume+0x154>
 80060c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060c8:	3b01      	subs	r3, #1
 80060ca:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 80060cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	3358      	adds	r3, #88	; 0x58
 80060d2:	443b      	add	r3, r7
 80060d4:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80060d8:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 80060da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d005      	beq.n	80060ec <find_volume+0x174>
 80060e0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80060e2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80060e4:	f7ff fede 	bl	8005ea4 <check_fs>
 80060e8:	4603      	mov	r3, r0
 80060ea:	e000      	b.n	80060ee <find_volume+0x176>
 80060ec:	2302      	movs	r3, #2
 80060ee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 80060f2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d005      	beq.n	8006106 <find_volume+0x18e>
 80060fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060fc:	3301      	adds	r3, #1
 80060fe:	643b      	str	r3, [r7, #64]	; 0x40
 8006100:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006102:	2b03      	cmp	r3, #3
 8006104:	d9e2      	bls.n	80060cc <find_volume+0x154>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006106:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800610a:	2b03      	cmp	r3, #3
 800610c:	d101      	bne.n	8006112 <find_volume+0x19a>
 800610e:	2301      	movs	r3, #1
 8006110:	e1ee      	b.n	80064f0 <find_volume+0x578>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8006112:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006116:	2b00      	cmp	r3, #0
 8006118:	d001      	beq.n	800611e <find_volume+0x1a6>
 800611a:	230d      	movs	r3, #13
 800611c:	e1e8      	b.n	80064f0 <find_volume+0x578>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800611e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006120:	7b1b      	ldrb	r3, [r3, #12]
 8006122:	021b      	lsls	r3, r3, #8
 8006124:	b21a      	sxth	r2, r3
 8006126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006128:	7adb      	ldrb	r3, [r3, #11]
 800612a:	b21b      	sxth	r3, r3
 800612c:	4313      	orrs	r3, r2
 800612e:	b21b      	sxth	r3, r3
 8006130:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006134:	d001      	beq.n	800613a <find_volume+0x1c2>
		return FR_NO_FILESYSTEM;
 8006136:	230d      	movs	r3, #13
 8006138:	e1da      	b.n	80064f0 <find_volume+0x578>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800613a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800613c:	7ddb      	ldrb	r3, [r3, #23]
 800613e:	021b      	lsls	r3, r3, #8
 8006140:	b21a      	sxth	r2, r3
 8006142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006144:	7d9b      	ldrb	r3, [r3, #22]
 8006146:	b21b      	sxth	r3, r3
 8006148:	4313      	orrs	r3, r2
 800614a:	b21b      	sxth	r3, r3
 800614c:	b29b      	uxth	r3, r3
 800614e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8006150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006152:	2b00      	cmp	r3, #0
 8006154:	d112      	bne.n	800617c <find_volume+0x204>
 8006156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006158:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800615c:	061a      	lsls	r2, r3, #24
 800615e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006160:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8006164:	041b      	lsls	r3, r3, #16
 8006166:	4313      	orrs	r3, r2
 8006168:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800616a:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800616e:	0212      	lsls	r2, r2, #8
 8006170:	4313      	orrs	r3, r2
 8006172:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006174:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8006178:	4313      	orrs	r3, r2
 800617a:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800617c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800617e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006180:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8006184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006186:	7c1a      	ldrb	r2, [r3, #16]
 8006188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800618a:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800618e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006190:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8006194:	2b01      	cmp	r3, #1
 8006196:	d006      	beq.n	80061a6 <find_volume+0x22e>
 8006198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800619a:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d001      	beq.n	80061a6 <find_volume+0x22e>
		return FR_NO_FILESYSTEM;
 80061a2:	230d      	movs	r3, #13
 80061a4:	e1a4      	b.n	80064f0 <find_volume+0x578>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 80061a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80061ac:	461a      	mov	r2, r3
 80061ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061b0:	fb02 f303 	mul.w	r3, r2, r3
 80061b4:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 80061b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061b8:	7b5a      	ldrb	r2, [r3, #13]
 80061ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061bc:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 80061c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061c2:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d00a      	beq.n	80061e0 <find_volume+0x268>
 80061ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061cc:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80061d0:	461a      	mov	r2, r3
 80061d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d4:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80061d8:	3b01      	subs	r3, #1
 80061da:	4013      	ands	r3, r2
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d001      	beq.n	80061e4 <find_volume+0x26c>
		return FR_NO_FILESYSTEM;
 80061e0:	230d      	movs	r3, #13
 80061e2:	e185      	b.n	80064f0 <find_volume+0x578>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 80061e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061e6:	7c9b      	ldrb	r3, [r3, #18]
 80061e8:	021b      	lsls	r3, r3, #8
 80061ea:	b21a      	sxth	r2, r3
 80061ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061ee:	7c5b      	ldrb	r3, [r3, #17]
 80061f0:	b21b      	sxth	r3, r3
 80061f2:	4313      	orrs	r3, r2
 80061f4:	b21b      	sxth	r3, r3
 80061f6:	b29a      	uxth	r2, r3
 80061f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061fa:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 80061fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006200:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8006204:	f003 030f 	and.w	r3, r3, #15
 8006208:	b29b      	uxth	r3, r3
 800620a:	2b00      	cmp	r3, #0
 800620c:	d004      	beq.n	8006218 <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 800620e:	230d      	movs	r3, #13
 8006210:	e16e      	b.n	80064f0 <find_volume+0x578>
 8006212:	bf00      	nop
 8006214:	20000760 	.word	0x20000760

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8006218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800621a:	7d1b      	ldrb	r3, [r3, #20]
 800621c:	021b      	lsls	r3, r3, #8
 800621e:	b21a      	sxth	r2, r3
 8006220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006222:	7cdb      	ldrb	r3, [r3, #19]
 8006224:	b21b      	sxth	r3, r3
 8006226:	4313      	orrs	r3, r2
 8006228:	b21b      	sxth	r3, r3
 800622a:	b29b      	uxth	r3, r3
 800622c:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800622e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006230:	2b00      	cmp	r3, #0
 8006232:	d112      	bne.n	800625a <find_volume+0x2e2>
 8006234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006236:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800623a:	061a      	lsls	r2, r3, #24
 800623c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800623e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8006242:	041b      	lsls	r3, r3, #16
 8006244:	4313      	orrs	r3, r2
 8006246:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006248:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800624c:	0212      	lsls	r2, r2, #8
 800624e:	4313      	orrs	r3, r2
 8006250:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006252:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006256:	4313      	orrs	r3, r2
 8006258:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800625a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800625c:	7bdb      	ldrb	r3, [r3, #15]
 800625e:	021b      	lsls	r3, r3, #8
 8006260:	b21a      	sxth	r2, r3
 8006262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006264:	7b9b      	ldrb	r3, [r3, #14]
 8006266:	b21b      	sxth	r3, r3
 8006268:	4313      	orrs	r3, r2
 800626a:	b21b      	sxth	r3, r3
 800626c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 800626e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006270:	2b00      	cmp	r3, #0
 8006272:	d101      	bne.n	8006278 <find_volume+0x300>
 8006274:	230d      	movs	r3, #13
 8006276:	e13b      	b.n	80064f0 <find_volume+0x578>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8006278:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800627a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800627c:	4413      	add	r3, r2
 800627e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006280:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 8006284:	0912      	lsrs	r2, r2, #4
 8006286:	b292      	uxth	r2, r2
 8006288:	4413      	add	r3, r2
 800628a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800628c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800628e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006290:	429a      	cmp	r2, r3
 8006292:	d201      	bcs.n	8006298 <find_volume+0x320>
 8006294:	230d      	movs	r3, #13
 8006296:	e12b      	b.n	80064f0 <find_volume+0x578>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8006298:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800629a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800629c:	1ad3      	subs	r3, r2, r3
 800629e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80062a0:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80062a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80062a8:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 80062aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d101      	bne.n	80062b4 <find_volume+0x33c>
 80062b0:	230d      	movs	r3, #13
 80062b2:	e11d      	b.n	80064f0 <find_volume+0x578>
	fmt = FS_FAT12;
 80062b4:	2301      	movs	r3, #1
 80062b6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 80062ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062bc:	f640 72f5 	movw	r2, #4085	; 0xff5
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d902      	bls.n	80062ca <find_volume+0x352>
 80062c4:	2302      	movs	r3, #2
 80062c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 80062ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062cc:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d902      	bls.n	80062da <find_volume+0x362>
 80062d4:	2303      	movs	r3, #3
 80062d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80062da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062dc:	1c9a      	adds	r2, r3, #2
 80062de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 80062e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80062e8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80062ec:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80062ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062f0:	441a      	add	r2, r3
 80062f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062f4:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 80062f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80062fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062fc:	441a      	add	r2, r3
 80062fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006300:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 8006304:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006308:	2b03      	cmp	r3, #3
 800630a:	d121      	bne.n	8006350 <find_volume+0x3d8>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800630c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800630e:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8006312:	2b00      	cmp	r3, #0
 8006314:	d001      	beq.n	800631a <find_volume+0x3a2>
 8006316:	230d      	movs	r3, #13
 8006318:	e0ea      	b.n	80064f0 <find_volume+0x578>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800631a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800631c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006320:	061a      	lsls	r2, r3, #24
 8006322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006324:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8006328:	041b      	lsls	r3, r3, #16
 800632a:	4313      	orrs	r3, r2
 800632c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800632e:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8006332:	0212      	lsls	r2, r2, #8
 8006334:	4313      	orrs	r3, r2
 8006336:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006338:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800633c:	431a      	orrs	r2, r3
 800633e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006340:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8006344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006346:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	647b      	str	r3, [r7, #68]	; 0x44
 800634e:	e025      	b.n	800639c <find_volume+0x424>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8006350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006352:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8006356:	2b00      	cmp	r3, #0
 8006358:	d101      	bne.n	800635e <find_volume+0x3e6>
 800635a:	230d      	movs	r3, #13
 800635c:	e0c8      	b.n	80064f0 <find_volume+0x578>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800635e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006360:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006364:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006366:	441a      	add	r2, r3
 8006368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800636a:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800636e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006372:	2b02      	cmp	r3, #2
 8006374:	d104      	bne.n	8006380 <find_volume+0x408>
 8006376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006378:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800637c:	005b      	lsls	r3, r3, #1
 800637e:	e00c      	b.n	800639a <find_volume+0x422>
 8006380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006382:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006386:	4613      	mov	r3, r2
 8006388:	005b      	lsls	r3, r3, #1
 800638a:	4413      	add	r3, r2
 800638c:	085a      	lsrs	r2, r3, #1
 800638e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006390:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006394:	f003 0301 	and.w	r3, r3, #1
 8006398:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 800639a:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 800639c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800639e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80063a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063a4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80063a8:	0a5b      	lsrs	r3, r3, #9
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d201      	bcs.n	80063b2 <find_volume+0x43a>
		return FR_NO_FILESYSTEM;
 80063ae:	230d      	movs	r3, #13
 80063b0:	e09e      	b.n	80064f0 <find_volume+0x578>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 80063b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063b4:	f04f 32ff 	mov.w	r2, #4294967295
 80063b8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 80063bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063be:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80063c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 80063c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ca:	2280      	movs	r2, #128	; 0x80
 80063cc:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 80063d0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80063d4:	2b03      	cmp	r3, #3
 80063d6:	d177      	bne.n	80064c8 <find_volume+0x550>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 80063d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063da:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80063de:	021b      	lsls	r3, r3, #8
 80063e0:	b21a      	sxth	r2, r3
 80063e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063e4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80063e8:	b21b      	sxth	r3, r3
 80063ea:	4313      	orrs	r3, r2
 80063ec:	b21b      	sxth	r3, r3
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d16a      	bne.n	80064c8 <find_volume+0x550>
		&& move_window(fs, bsect + 1) == FR_OK)
 80063f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80063f4:	3301      	adds	r3, #1
 80063f6:	4619      	mov	r1, r3
 80063f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80063fa:	f7fe fc72 	bl	8004ce2 <move_window>
 80063fe:	4603      	mov	r3, r0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d161      	bne.n	80064c8 <find_volume+0x550>
	{
		fs->fsi_flag = 0;
 8006404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006406:	2200      	movs	r2, #0
 8006408:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800640c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800640e:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8006412:	021b      	lsls	r3, r3, #8
 8006414:	b21a      	sxth	r2, r3
 8006416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006418:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800641c:	b21b      	sxth	r3, r3
 800641e:	4313      	orrs	r3, r2
 8006420:	b21b      	sxth	r3, r3
 8006422:	4a35      	ldr	r2, [pc, #212]	; (80064f8 <find_volume+0x580>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d14f      	bne.n	80064c8 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8006428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800642a:	78db      	ldrb	r3, [r3, #3]
 800642c:	061a      	lsls	r2, r3, #24
 800642e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006430:	789b      	ldrb	r3, [r3, #2]
 8006432:	041b      	lsls	r3, r3, #16
 8006434:	4313      	orrs	r3, r2
 8006436:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006438:	7852      	ldrb	r2, [r2, #1]
 800643a:	0212      	lsls	r2, r2, #8
 800643c:	4313      	orrs	r3, r2
 800643e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006440:	7812      	ldrb	r2, [r2, #0]
 8006442:	4313      	orrs	r3, r2
 8006444:	4a2d      	ldr	r2, [pc, #180]	; (80064fc <find_volume+0x584>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d13e      	bne.n	80064c8 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800644a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800644c:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8006450:	061a      	lsls	r2, r3, #24
 8006452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006454:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8006458:	041b      	lsls	r3, r3, #16
 800645a:	4313      	orrs	r3, r2
 800645c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800645e:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8006462:	0212      	lsls	r2, r2, #8
 8006464:	4313      	orrs	r3, r2
 8006466:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006468:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 800646c:	4313      	orrs	r3, r2
 800646e:	4a24      	ldr	r2, [pc, #144]	; (8006500 <find_volume+0x588>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d129      	bne.n	80064c8 <find_volume+0x550>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8006474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006476:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 800647a:	061a      	lsls	r2, r3, #24
 800647c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800647e:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 8006482:	041b      	lsls	r3, r3, #16
 8006484:	4313      	orrs	r3, r2
 8006486:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006488:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 800648c:	0212      	lsls	r2, r2, #8
 800648e:	4313      	orrs	r3, r2
 8006490:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006492:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 8006496:	431a      	orrs	r2, r3
 8006498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800649a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800649e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a0:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 80064a4:	061a      	lsls	r2, r3, #24
 80064a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a8:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 80064ac:	041b      	lsls	r3, r3, #16
 80064ae:	4313      	orrs	r3, r2
 80064b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80064b2:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 80064b6:	0212      	lsls	r2, r2, #8
 80064b8:	4313      	orrs	r3, r2
 80064ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80064bc:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 80064c0:	431a      	orrs	r2, r3
 80064c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064c4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 80064c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ca:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80064ce:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 80064d2:	4b0c      	ldr	r3, [pc, #48]	; (8006504 <find_volume+0x58c>)
 80064d4:	881b      	ldrh	r3, [r3, #0]
 80064d6:	3301      	adds	r3, #1
 80064d8:	b29a      	uxth	r2, r3
 80064da:	4b0a      	ldr	r3, [pc, #40]	; (8006504 <find_volume+0x58c>)
 80064dc:	801a      	strh	r2, [r3, #0]
 80064de:	4b09      	ldr	r3, [pc, #36]	; (8006504 <find_volume+0x58c>)
 80064e0:	881a      	ldrh	r2, [r3, #0]
 80064e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064e4:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 80064e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80064ea:	f7fe fb87 	bl	8004bfc <clear_lock>
#endif

	return FR_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3758      	adds	r7, #88	; 0x58
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	ffffaa55 	.word	0xffffaa55
 80064fc:	41615252 	.word	0x41615252
 8006500:	61417272 	.word	0x61417272
 8006504:	20000764 	.word	0x20000764

08006508 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d022      	beq.n	8006560 <validate+0x58>
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006520:	2b00      	cmp	r3, #0
 8006522:	d01d      	beq.n	8006560 <validate+0x58>
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800652a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800652e:	2b00      	cmp	r3, #0
 8006530:	d016      	beq.n	8006560 <validate+0x58>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006538:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 8006542:	429a      	cmp	r2, r3
 8006544:	d10c      	bne.n	8006560 <validate+0x58>
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800654c:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8006550:	4618      	mov	r0, r3
 8006552:	f7fe f8b3 	bl	80046bc <disk_status>
 8006556:	4603      	mov	r3, r0
 8006558:	f003 0301 	and.w	r3, r3, #1
 800655c:	2b00      	cmp	r3, #0
 800655e:	d001      	beq.n	8006564 <validate+0x5c>
		return FR_INVALID_OBJECT;
 8006560:	2309      	movs	r3, #9
 8006562:	e000      	b.n	8006566 <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3710      	adds	r7, #16
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
	...

08006570 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b088      	sub	sp, #32
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	4613      	mov	r3, r2
 800657c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8006582:	f107 0310 	add.w	r3, r7, #16
 8006586:	4618      	mov	r0, r3
 8006588:	f7ff fc48 	bl	8005e1c <get_ldnumber>
 800658c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800658e:	69fb      	ldr	r3, [r7, #28]
 8006590:	2b00      	cmp	r3, #0
 8006592:	da01      	bge.n	8006598 <f_mount+0x28>
 8006594:	230b      	movs	r3, #11
 8006596:	e02d      	b.n	80065f4 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006598:	4a18      	ldr	r2, [pc, #96]	; (80065fc <f_mount+0x8c>)
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065a0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80065a2:	69bb      	ldr	r3, [r7, #24]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d006      	beq.n	80065b6 <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 80065a8:	69b8      	ldr	r0, [r7, #24]
 80065aa:	f7fe fb27 	bl	8004bfc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	2200      	movs	r2, #0
 80065b2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d003      	beq.n	80065c4 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2200      	movs	r2, #0
 80065c0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	490d      	ldr	r1, [pc, #52]	; (80065fc <f_mount+0x8c>)
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d002      	beq.n	80065da <f_mount+0x6a>
 80065d4:	79fb      	ldrb	r3, [r7, #7]
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d001      	beq.n	80065de <f_mount+0x6e>
 80065da:	2300      	movs	r3, #0
 80065dc:	e00a      	b.n	80065f4 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 80065de:	f107 0108 	add.w	r1, r7, #8
 80065e2:	f107 030c 	add.w	r3, r7, #12
 80065e6:	2200      	movs	r2, #0
 80065e8:	4618      	mov	r0, r3
 80065ea:	f7ff fcc5 	bl	8005f78 <find_volume>
 80065ee:	4603      	mov	r3, r0
 80065f0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80065f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3720      	adds	r7, #32
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}
 80065fc:	20000760 	.word	0x20000760

08006600 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 8006606:	af00      	add	r7, sp, #0
 8006608:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800660c:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006610:	6018      	str	r0, [r3, #0]
 8006612:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006616:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800661a:	6019      	str	r1, [r3, #0]
 800661c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006620:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006624:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8006626:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800662a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d101      	bne.n	8006638 <f_open+0x38>
 8006634:	2309      	movs	r3, #9
 8006636:	e257      	b.n	8006ae8 <f_open+0x4e8>
	fp->fs = 0;			/* Clear file object */
 8006638:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800663c:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	2200      	movs	r2, #0
 8006644:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8006648:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800664c:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006650:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8006654:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8006658:	7812      	ldrb	r2, [r2, #0]
 800665a:	f002 021f 	and.w	r2, r2, #31
 800665e:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8006660:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006664:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	f023 0301 	bic.w	r3, r3, #1
 800666e:	b2da      	uxtb	r2, r3
 8006670:	f107 0108 	add.w	r1, r7, #8
 8006674:	f107 0320 	add.w	r3, r7, #32
 8006678:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800667c:	4618      	mov	r0, r3
 800667e:	f7ff fc7b 	bl	8005f78 <find_volume>
 8006682:	4603      	mov	r3, r0
 8006684:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8006688:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800668c:	2b00      	cmp	r3, #0
 800668e:	f040 8229 	bne.w	8006ae4 <f_open+0x4e4>
		INIT_BUF(dj);
 8006692:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006696:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800669a:	f107 0214 	add.w	r2, r7, #20
 800669e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 80066a2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80066a6:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	f107 0320 	add.w	r3, r7, #32
 80066b0:	4611      	mov	r1, r2
 80066b2:	4618      	mov	r0, r3
 80066b4:	f7ff fb44 	bl	8005d40 <follow_path>
 80066b8:	4603      	mov	r3, r0
 80066ba:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 80066be:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80066c2:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80066c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80066ca:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80066ce:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d11d      	bne.n	8006712 <f_open+0x112>
			if (!dir)	/* Default directory itself */
 80066d6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d103      	bne.n	80066e6 <f_open+0xe6>
				res = FR_INVALID_NAME;
 80066de:	2306      	movs	r3, #6
 80066e0:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80066e4:	e015      	b.n	8006712 <f_open+0x112>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80066e6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80066ea:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80066ee:	781b      	ldrb	r3, [r3, #0]
 80066f0:	f023 0301 	bic.w	r3, r3, #1
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	bf14      	ite	ne
 80066f8:	2301      	movne	r3, #1
 80066fa:	2300      	moveq	r3, #0
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	461a      	mov	r2, r3
 8006700:	f107 0320 	add.w	r3, r7, #32
 8006704:	4611      	mov	r1, r2
 8006706:	4618      	mov	r0, r3
 8006708:	f7fe f8ee 	bl	80048e8 <chk_lock>
 800670c:	4603      	mov	r3, r0
 800670e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8006712:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006716:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	f003 031c 	and.w	r3, r3, #28
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 80e6 	beq.w	80068f2 <f_open+0x2f2>
			if (res != FR_OK) {					/* No file, create new */
 8006726:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800672a:	2b00      	cmp	r3, #0
 800672c:	d027      	beq.n	800677e <f_open+0x17e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800672e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8006732:	2b04      	cmp	r3, #4
 8006734:	d10e      	bne.n	8006754 <f_open+0x154>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006736:	f7fe f943 	bl	80049c0 <enq_lock>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d006      	beq.n	800674e <f_open+0x14e>
 8006740:	f107 0320 	add.w	r3, r7, #32
 8006744:	4618      	mov	r0, r3
 8006746:	f7ff f991 	bl	8005a6c <dir_register>
 800674a:	4603      	mov	r3, r0
 800674c:	e000      	b.n	8006750 <f_open+0x150>
 800674e:	2312      	movs	r3, #18
 8006750:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006754:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006758:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800675c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8006760:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8006764:	7812      	ldrb	r2, [r2, #0]
 8006766:	f042 0208 	orr.w	r2, r2, #8
 800676a:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 800676c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006770:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006774:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006778:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 800677c:	e017      	b.n	80067ae <f_open+0x1ae>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800677e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006782:	330b      	adds	r3, #11
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	f003 0311 	and.w	r3, r3, #17
 800678a:	2b00      	cmp	r3, #0
 800678c:	d003      	beq.n	8006796 <f_open+0x196>
					res = FR_DENIED;
 800678e:	2307      	movs	r3, #7
 8006790:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8006794:	e00b      	b.n	80067ae <f_open+0x1ae>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8006796:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800679a:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	f003 0304 	and.w	r3, r3, #4
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d002      	beq.n	80067ae <f_open+0x1ae>
						res = FR_EXIST;
 80067a8:	2308      	movs	r3, #8
 80067aa:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80067ae:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f040 80c1 	bne.w	800693a <f_open+0x33a>
 80067b8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80067bc:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80067c0:	781b      	ldrb	r3, [r3, #0]
 80067c2:	f003 0308 	and.w	r3, r3, #8
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f000 80b7 	beq.w	800693a <f_open+0x33a>
				dw = GET_FATTIME();				/* Created time */
 80067cc:	f7fd fed4 	bl	8004578 <get_fattime>
 80067d0:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 80067d4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80067d8:	330e      	adds	r3, #14
 80067da:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 80067de:	b2d2      	uxtb	r2, r2
 80067e0:	701a      	strb	r2, [r3, #0]
 80067e2:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	0a1b      	lsrs	r3, r3, #8
 80067ea:	b29a      	uxth	r2, r3
 80067ec:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80067f0:	330f      	adds	r3, #15
 80067f2:	b2d2      	uxtb	r2, r2
 80067f4:	701a      	strb	r2, [r3, #0]
 80067f6:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80067fa:	0c1a      	lsrs	r2, r3, #16
 80067fc:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006800:	3310      	adds	r3, #16
 8006802:	b2d2      	uxtb	r2, r2
 8006804:	701a      	strb	r2, [r3, #0]
 8006806:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800680a:	0e1a      	lsrs	r2, r3, #24
 800680c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006810:	3311      	adds	r3, #17
 8006812:	b2d2      	uxtb	r2, r2
 8006814:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8006816:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800681a:	330b      	adds	r3, #11
 800681c:	2200      	movs	r2, #0
 800681e:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8006820:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006824:	331c      	adds	r3, #28
 8006826:	2200      	movs	r2, #0
 8006828:	701a      	strb	r2, [r3, #0]
 800682a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800682e:	331d      	adds	r3, #29
 8006830:	2200      	movs	r2, #0
 8006832:	701a      	strb	r2, [r3, #0]
 8006834:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006838:	331e      	adds	r3, #30
 800683a:	2200      	movs	r2, #0
 800683c:	701a      	strb	r2, [r3, #0]
 800683e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006842:	331f      	adds	r3, #31
 8006844:	2200      	movs	r2, #0
 8006846:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8006848:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800684c:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006850:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006854:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8006858:	4618      	mov	r0, r3
 800685a:	f7ff f806 	bl	800586a <ld_clust>
 800685e:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 8006862:	2100      	movs	r1, #0
 8006864:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 8006868:	f7ff f82c 	bl	80058c4 <st_clust>
				dj.fs->wflag = 1;
 800686c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006870:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006874:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006878:	2201      	movs	r2, #1
 800687a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 800687e:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8006882:	2b00      	cmp	r3, #0
 8006884:	d059      	beq.n	800693a <f_open+0x33a>
					dw = dj.fs->winsect;
 8006886:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800688a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800688e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006892:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8006896:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 800689a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800689e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80068a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80068a6:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7fe fcdd 	bl	800526a <remove_chain>
 80068b0:	4603      	mov	r3, r0
 80068b2:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 80068b6:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d13d      	bne.n	800693a <f_open+0x33a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80068be:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80068c2:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80068c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80068ca:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 80068ce:	3a01      	subs	r2, #1
 80068d0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 80068d4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80068d8:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80068dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80068e0:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 80068e4:	4618      	mov	r0, r3
 80068e6:	f7fe f9fc 	bl	8004ce2 <move_window>
 80068ea:	4603      	mov	r3, r0
 80068ec:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80068f0:	e023      	b.n	800693a <f_open+0x33a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 80068f2:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d11f      	bne.n	800693a <f_open+0x33a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 80068fa:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80068fe:	330b      	adds	r3, #11
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	f003 0310 	and.w	r3, r3, #16
 8006906:	2b00      	cmp	r3, #0
 8006908:	d003      	beq.n	8006912 <f_open+0x312>
					res = FR_NO_FILE;
 800690a:	2304      	movs	r3, #4
 800690c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8006910:	e013      	b.n	800693a <f_open+0x33a>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8006912:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006916:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800691a:	781b      	ldrb	r3, [r3, #0]
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b00      	cmp	r3, #0
 8006922:	d00a      	beq.n	800693a <f_open+0x33a>
 8006924:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006928:	330b      	adds	r3, #11
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	f003 0301 	and.w	r3, r3, #1
 8006930:	2b00      	cmp	r3, #0
 8006932:	d002      	beq.n	800693a <f_open+0x33a>
						res = FR_DENIED;
 8006934:	2307      	movs	r3, #7
 8006936:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 800693a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800693e:	2b00      	cmp	r3, #0
 8006940:	d153      	bne.n	80069ea <f_open+0x3ea>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8006942:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006946:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	f003 0308 	and.w	r3, r3, #8
 8006950:	2b00      	cmp	r3, #0
 8006952:	d00b      	beq.n	800696c <f_open+0x36c>
				mode |= FA__WRITTEN;
 8006954:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006958:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800695c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8006960:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8006964:	7812      	ldrb	r2, [r2, #0]
 8006966:	f042 0220 	orr.w	r2, r2, #32
 800696a:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800696c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006970:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006974:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006978:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800697c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006980:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 800698a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800698e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8006998:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800699c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80069a0:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80069a4:	781b      	ldrb	r3, [r3, #0]
 80069a6:	f023 0301 	bic.w	r3, r3, #1
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	bf14      	ite	ne
 80069ae:	2301      	movne	r3, #1
 80069b0:	2300      	moveq	r3, #0
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	461a      	mov	r2, r3
 80069b6:	f107 0320 	add.w	r3, r7, #32
 80069ba:	4611      	mov	r1, r2
 80069bc:	4618      	mov	r0, r3
 80069be:	f7fe f823 	bl	8004a08 <inc_lock>
 80069c2:	4602      	mov	r2, r0
 80069c4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80069c8:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 80069d2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80069d6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d102      	bne.n	80069ea <f_open+0x3ea>
 80069e4:	2302      	movs	r3, #2
 80069e6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 80069ea:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d178      	bne.n	8006ae4 <f_open+0x4e4>
			fp->flag = mode;					/* File access mode */
 80069f2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80069f6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8006a00:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8006a04:	7812      	ldrb	r2, [r2, #0]
 8006a06:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 8006a0a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006a0e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2200      	movs	r2, #0
 8006a16:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8006a1a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006a1e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006a22:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006a26:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f7fe ff1d 	bl	800586a <ld_clust>
 8006a30:	4602      	mov	r2, r0
 8006a32:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006a36:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8006a40:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006a44:	331f      	adds	r3, #31
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	061a      	lsls	r2, r3, #24
 8006a4a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006a4e:	331e      	adds	r3, #30
 8006a50:	781b      	ldrb	r3, [r3, #0]
 8006a52:	041b      	lsls	r3, r3, #16
 8006a54:	4313      	orrs	r3, r2
 8006a56:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8006a5a:	321d      	adds	r2, #29
 8006a5c:	7812      	ldrb	r2, [r2, #0]
 8006a5e:	0212      	lsls	r2, r2, #8
 8006a60:	4313      	orrs	r3, r2
 8006a62:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8006a66:	321c      	adds	r2, #28
 8006a68:	7812      	ldrb	r2, [r2, #0]
 8006a6a:	431a      	orrs	r2, r3
 8006a6c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006a70:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 8006a7a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006a7e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 8006a8a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006a8e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8006a9a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006a9e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8006aaa:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006aae:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006ab2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006ab6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006aba:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 8006ac4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006ac8:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006ad2:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8006ad6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006ada:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8006ae4:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f507 7714 	add.w	r7, r7, #592	; 0x250
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b08c      	sub	sp, #48	; 0x30
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	60f8      	str	r0, [r7, #12]
 8006afa:	60b9      	str	r1, [r7, #8]
 8006afc:	607a      	str	r2, [r7, #4]
 8006afe:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	2200      	movs	r2, #0
 8006b08:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 8006b0a:	68f8      	ldr	r0, [r7, #12]
 8006b0c:	f7ff fcfc 	bl	8006508 <validate>
 8006b10:	4603      	mov	r3, r0
 8006b12:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8006b14:	7ffb      	ldrb	r3, [r7, #31]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d001      	beq.n	8006b1e <f_read+0x2c>
 8006b1a:	7ffb      	ldrb	r3, [r7, #31]
 8006b1c:	e150      	b.n	8006dc0 <f_read+0x2ce>
	if (fp->err)								/* Check error */
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d003      	beq.n	8006b30 <f_read+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8006b2e:	e147      	b.n	8006dc0 <f_read+0x2ce>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006b36:	f003 0301 	and.w	r3, r3, #1
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d101      	bne.n	8006b42 <f_read+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8006b3e:	2307      	movs	r3, #7
 8006b40:	e13e      	b.n	8006dc0 <f_read+0x2ce>
	remain = fp->fsize - fp->fptr;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006b4e:	1ad3      	subs	r3, r2, r3
 8006b50:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	f240 812d 	bls.w	8006db6 <f_read+0x2c4>
 8006b5c:	69bb      	ldr	r3, [r7, #24]
 8006b5e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8006b60:	e129      	b.n	8006db6 <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006b68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	f040 80f2 	bne.w	8006d56 <f_read+0x264>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006b78:	0a5b      	lsrs	r3, r3, #9
 8006b7a:	b2da      	uxtb	r2, r3
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006b82:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8006b86:	3b01      	subs	r3, #1
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 8006b8e:	7dfb      	ldrb	r3, [r7, #23]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d139      	bne.n	8006c08 <f_read+0x116>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d104      	bne.n	8006ba8 <f_read+0xb6>
					clst = fp->sclust;			/* Follow from the origin */
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ba6:	e018      	b.n	8006bda <f_read+0xe8>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d008      	beq.n	8006bc4 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006bb8:	4619      	mov	r1, r3
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f7fe fc4c 	bl	8005458 <clmt_clust>
 8006bc0:	62f8      	str	r0, [r7, #44]	; 0x2c
 8006bc2:	e00a      	b.n	8006bda <f_read+0xe8>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	4610      	mov	r0, r2
 8006bd4:	f7fe f981 	bl	8004eda <get_fat>
 8006bd8:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8006bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d805      	bhi.n	8006bec <f_read+0xfa>
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2202      	movs	r2, #2
 8006be4:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8006be8:	2302      	movs	r3, #2
 8006bea:	e0e9      	b.n	8006dc0 <f_read+0x2ce>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8006bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf2:	d105      	bne.n	8006c00 <f_read+0x10e>
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e0df      	b.n	8006dc0 <f_read+0x2ce>
				fp->clust = clst;				/* Update current cluster */
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c04:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006c14:	4619      	mov	r1, r3
 8006c16:	4610      	mov	r0, r2
 8006c18:	f7fe f93e 	bl	8004e98 <clust2sect>
 8006c1c:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d105      	bne.n	8006c30 <f_read+0x13e>
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2202      	movs	r2, #2
 8006c28:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8006c2c:	2302      	movs	r3, #2
 8006c2e:	e0c7      	b.n	8006dc0 <f_read+0x2ce>
			sect += csect;
 8006c30:	7dfb      	ldrb	r3, [r7, #23]
 8006c32:	693a      	ldr	r2, [r7, #16]
 8006c34:	4413      	add	r3, r2
 8006c36:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	0a5b      	lsrs	r3, r3, #9
 8006c3c:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8006c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d046      	beq.n	8006cd2 <f_read+0x1e0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8006c44:	7dfa      	ldrb	r2, [r7, #23]
 8006c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c48:	4413      	add	r3, r2
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8006c50:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d908      	bls.n	8006c6a <f_read+0x178>
					cc = fp->fs->csize - csect;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006c5e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8006c62:	461a      	mov	r2, r3
 8006c64:	7dfb      	ldrb	r3, [r7, #23]
 8006c66:	1ad3      	subs	r3, r2, r3
 8006c68:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006c70:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8006c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c76:	693a      	ldr	r2, [r7, #16]
 8006c78:	6a39      	ldr	r1, [r7, #32]
 8006c7a:	f7fd fd5f 	bl	800473c <disk_read>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d005      	beq.n	8006c90 <f_read+0x19e>
					ABORT(fp->fs, FR_DISK_ERR);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e097      	b.n	8006dc0 <f_read+0x2ce>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006c96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d015      	beq.n	8006cca <f_read+0x1d8>
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d90d      	bls.n	8006cca <f_read+0x1d8>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	1ad3      	subs	r3, r2, r3
 8006cb8:	025b      	lsls	r3, r3, #9
 8006cba:	6a3a      	ldr	r2, [r7, #32]
 8006cbc:	4413      	add	r3, r2
 8006cbe:	68f9      	ldr	r1, [r7, #12]
 8006cc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f7fd fd97 	bl	80047f8 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8006cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ccc:	025b      	lsls	r3, r3, #9
 8006cce:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 8006cd0:	e05b      	b.n	8006d8a <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006cd8:	693a      	ldr	r2, [r7, #16]
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d037      	beq.n	8006d4e <f_read+0x25c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d01d      	beq.n	8006d28 <f_read+0x236>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006cf2:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8006cf6:	68f9      	ldr	r1, [r7, #12]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8006cfe:	2301      	movs	r3, #1
 8006d00:	f7fd fd3c 	bl	800477c <disk_write>
 8006d04:	4603      	mov	r3, r0
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d005      	beq.n	8006d16 <f_read+0x224>
						ABORT(fp->fs, FR_DISK_ERR);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8006d12:	2301      	movs	r3, #1
 8006d14:	e054      	b.n	8006dc0 <f_read+0x2ce>
					fp->flag &= ~FA__DIRTY;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006d1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d20:	b2da      	uxtb	r2, r3
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006d2e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8006d32:	68f9      	ldr	r1, [r7, #12]
 8006d34:	2301      	movs	r3, #1
 8006d36:	693a      	ldr	r2, [r7, #16]
 8006d38:	f7fd fd00 	bl	800473c <disk_read>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d005      	beq.n	8006d4e <f_read+0x25c>
					ABORT(fp->fs, FR_DISK_ERR);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2201      	movs	r2, #1
 8006d46:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e038      	b.n	8006dc0 <f_read+0x2ce>
			}
#endif
			fp->dsect = sect;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	693a      	ldr	r2, [r7, #16]
 8006d52:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006d5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d60:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8006d64:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 8006d66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d901      	bls.n	8006d72 <f_read+0x280>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	4413      	add	r3, r2
 8006d80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d82:	4619      	mov	r1, r3
 8006d84:	6a38      	ldr	r0, [r7, #32]
 8006d86:	f7fd fd37 	bl	80047f8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8006d8a:	6a3a      	ldr	r2, [r7, #32]
 8006d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d8e:	4413      	add	r3, r2
 8006d90:	623b      	str	r3, [r7, #32]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d9a:	441a      	add	r2, r3
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da8:	441a      	add	r2, r3
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	601a      	str	r2, [r3, #0]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f47f aed2 	bne.w	8006b62 <f_read+0x70>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8006dbe:	2300      	movs	r3, #0
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3730      	adds	r7, #48	; 0x30
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}

08006dc8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b086      	sub	sp, #24
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f7ff fb99 	bl	8006508 <validate>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006dda:	7dfb      	ldrb	r3, [r7, #23]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f040 80a8 	bne.w	8006f32 <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006de8:	f003 0320 	and.w	r3, r3, #32
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	f000 80a0 	beq.w	8006f32 <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d019      	beq.n	8006e34 <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006e06:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8006e0a:	6879      	ldr	r1, [r7, #4]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8006e12:	2301      	movs	r3, #1
 8006e14:	f7fd fcb2 	bl	800477c <disk_write>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d001      	beq.n	8006e22 <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e088      	b.n	8006f34 <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006e28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e2c:	b2da      	uxtb	r2, r3
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006e40:	4619      	mov	r1, r3
 8006e42:	4610      	mov	r0, r2
 8006e44:	f7fd ff4d 	bl	8004ce2 <move_window>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8006e4c:	7dfb      	ldrb	r3, [r7, #23]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d16f      	bne.n	8006f32 <f_sync+0x16a>
				dir = fp->dir_ptr;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006e58:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	330b      	adds	r3, #11
 8006e5e:	781a      	ldrb	r2, [r3, #0]
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	330b      	adds	r3, #11
 8006e64:	f042 0220 	orr.w	r2, r2, #32
 8006e68:	b2d2      	uxtb	r2, r2
 8006e6a:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	331c      	adds	r3, #28
 8006e76:	b2d2      	uxtb	r2, r2
 8006e78:	701a      	strb	r2, [r3, #0]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	0a1b      	lsrs	r3, r3, #8
 8006e84:	b29a      	uxth	r2, r3
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	331d      	adds	r3, #29
 8006e8a:	b2d2      	uxtb	r2, r2
 8006e8c:	701a      	strb	r2, [r3, #0]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006e94:	0c1a      	lsrs	r2, r3, #16
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	331e      	adds	r3, #30
 8006e9a:	b2d2      	uxtb	r2, r2
 8006e9c:	701a      	strb	r2, [r3, #0]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006ea4:	0e1a      	lsrs	r2, r3, #24
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	331f      	adds	r3, #31
 8006eaa:	b2d2      	uxtb	r2, r2
 8006eac:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006eb4:	4619      	mov	r1, r3
 8006eb6:	6938      	ldr	r0, [r7, #16]
 8006eb8:	f7fe fd04 	bl	80058c4 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8006ebc:	f7fd fb5c 	bl	8004578 <get_fattime>
 8006ec0:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	3316      	adds	r3, #22
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	b2d2      	uxtb	r2, r2
 8006eca:	701a      	strb	r2, [r3, #0]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	0a1b      	lsrs	r3, r3, #8
 8006ed2:	b29a      	uxth	r2, r3
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	3317      	adds	r3, #23
 8006ed8:	b2d2      	uxtb	r2, r2
 8006eda:	701a      	strb	r2, [r3, #0]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	0c1a      	lsrs	r2, r3, #16
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	3318      	adds	r3, #24
 8006ee4:	b2d2      	uxtb	r2, r2
 8006ee6:	701a      	strb	r2, [r3, #0]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	0e1a      	lsrs	r2, r3, #24
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	3319      	adds	r3, #25
 8006ef0:	b2d2      	uxtb	r2, r2
 8006ef2:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	3312      	adds	r3, #18
 8006ef8:	2200      	movs	r2, #0
 8006efa:	701a      	strb	r2, [r3, #0]
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	3313      	adds	r3, #19
 8006f00:	2200      	movs	r2, #0
 8006f02:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006f0a:	f023 0320 	bic.w	r3, r3, #32
 8006f0e:	b2da      	uxtb	r2, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f7fd ff08 	bl	8004d3e <sync_fs>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8006f32:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3718      	adds	r7, #24
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}

08006f3c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b084      	sub	sp, #16
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f7ff ff3f 	bl	8006dc8 <f_sync>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8006f4e:	7bfb      	ldrb	r3, [r7, #15]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d116      	bne.n	8006f82 <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f7ff fad7 	bl	8006508 <validate>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006f5e:	7bfb      	ldrb	r3, [r7, #15]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d10e      	bne.n	8006f82 <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f7fd fe02 	bl	8004b74 <dec_lock>
 8006f70:	4603      	mov	r3, r0
 8006f72:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8006f74:	7bfb      	ldrb	r3, [r7, #15]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d103      	bne.n	8006f82 <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8006f82:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3710      	adds	r7, #16
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}

08006f8c <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b088      	sub	sp, #32
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
 8006f94:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS* fs;
	DEFINE_NAMEBUF;


	if (!dp) return FR_INVALID_OBJECT;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d101      	bne.n	8006fa0 <f_opendir+0x14>
 8006f9c:	2309      	movs	r3, #9
 8006f9e:	e073      	b.n	8007088 <f_opendir+0xfc>

	/* Get logical drive number */
	res = find_volume(&fs, &path, 0);
 8006fa0:	4639      	mov	r1, r7
 8006fa2:	f107 0318 	add.w	r3, r7, #24
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f7fe ffe5 	bl	8005f78 <find_volume>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	77fb      	strb	r3, [r7, #31]
	if (res == FR_OK) {
 8006fb2:	7ffb      	ldrb	r3, [r7, #31]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d15f      	bne.n	8007078 <f_opendir+0xec>
		dp->fs = fs;
 8006fb8:	69ba      	ldr	r2, [r7, #24]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
		INIT_BUF(*dp);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f107 020c 	add.w	r2, r7, #12
 8006fc6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	4619      	mov	r1, r3
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f7fe feb6 	bl	8005d40 <follow_path>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	77fb      	strb	r3, [r7, #31]
		FREE_BUF();
		if (res == FR_OK) {						/* Follow completed */
 8006fd8:	7ffb      	ldrb	r3, [r7, #31]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d147      	bne.n	800706e <f_opendir+0xe2>
			if (dp->dir) {						/* It is not the origin directory itself */
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d017      	beq.n	8007018 <f_opendir+0x8c>
				if (dp->dir[DIR_Attr] & AM_DIR)	/* The object is a sub directory */
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006fee:	330b      	adds	r3, #11
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	f003 0310 	and.w	r3, r3, #16
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00c      	beq.n	8007014 <f_opendir+0x88>
					dp->sclust = ld_clust(fs, dp->dir);
 8006ffa:	69ba      	ldr	r2, [r7, #24]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007002:	4619      	mov	r1, r3
 8007004:	4610      	mov	r0, r2
 8007006:	f7fe fc30 	bl	800586a <ld_clust>
 800700a:	4602      	mov	r2, r0
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8007012:	e001      	b.n	8007018 <f_opendir+0x8c>
				else							/* The object is a file */
					res = FR_NO_PATH;
 8007014:	2305      	movs	r3, #5
 8007016:	77fb      	strb	r3, [r7, #31]
			}
			if (res == FR_OK) {
 8007018:	7ffb      	ldrb	r3, [r7, #31]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d127      	bne.n	800706e <f_opendir+0xe2>
				dp->id = fs->id;
 800701e:	69bb      	ldr	r3, [r7, #24]
 8007020:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800702a:	2100      	movs	r1, #0
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f7fe fa47 	bl	80054c0 <dir_sdi>
 8007032:	4603      	mov	r3, r0
 8007034:	77fb      	strb	r3, [r7, #31]
#if _FS_LOCK
				if (res == FR_OK) {
 8007036:	7ffb      	ldrb	r3, [r7, #31]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d118      	bne.n	800706e <f_opendir+0xe2>
					if (dp->sclust) {
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007042:	2b00      	cmp	r3, #0
 8007044:	d00f      	beq.n	8007066 <f_opendir+0xda>
						dp->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8007046:	2100      	movs	r1, #0
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f7fd fcdd 	bl	8004a08 <inc_lock>
 800704e:	4602      	mov	r2, r0
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
						if (!dp->lockid)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800705c:	2b00      	cmp	r3, #0
 800705e:	d106      	bne.n	800706e <f_opendir+0xe2>
							res = FR_TOO_MANY_OPEN_FILES;
 8007060:	2312      	movs	r3, #18
 8007062:	77fb      	strb	r3, [r7, #31]
 8007064:	e003      	b.n	800706e <f_opendir+0xe2>
					} else {
						dp->lockid = 0;	/* Root directory need not to be locked */
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
					}
				}
#endif
			}
		}
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800706e:	7ffb      	ldrb	r3, [r7, #31]
 8007070:	2b04      	cmp	r3, #4
 8007072:	d101      	bne.n	8007078 <f_opendir+0xec>
 8007074:	2305      	movs	r3, #5
 8007076:	77fb      	strb	r3, [r7, #31]
	}
	if (res != FR_OK) dp->fs = 0;		/* Invalidate the directory object if function faild */
 8007078:	7ffb      	ldrb	r3, [r7, #31]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d003      	beq.n	8007086 <f_opendir+0xfa>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	LEAVE_FF(fs, res);
 8007086:	7ffb      	ldrb	r3, [r7, #31]
}
 8007088:	4618      	mov	r0, r3
 800708a:	3720      	adds	r7, #32
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}

08007090 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = validate(dp);
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f7ff fa35 	bl	8006508 <validate>
 800709e:	4603      	mov	r3, r0
 80070a0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80070a2:	7bfb      	ldrb	r3, [r7, #15]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d113      	bne.n	80070d0 <f_closedir+0x40>
#if _FS_REENTRANT
		FATFS *fs = dp->fs;
#endif
#if _FS_LOCK
		if (dp->lockid)				/* Decrement sub-directory open counter */
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d007      	beq.n	80070c2 <f_closedir+0x32>
			res = dec_lock(dp->lockid);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80070b8:	4618      	mov	r0, r3
 80070ba:	f7fd fd5b 	bl	8004b74 <dec_lock>
 80070be:	4603      	mov	r3, r0
 80070c0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK)
 80070c2:	7bfb      	ldrb	r3, [r7, #15]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d103      	bne.n	80070d0 <f_closedir+0x40>
#endif
			dp->fs = 0;				/* Invalidate directory object */
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2200      	movs	r2, #0
 80070cc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 80070d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3710      	adds	r7, #16
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}

080070da <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80070da:	b580      	push	{r7, lr}
 80070dc:	b086      	sub	sp, #24
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
 80070e2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	DEFINE_NAMEBUF;


	res = validate(dp);						/* Check validity of the object */
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f7ff fa0f 	bl	8006508 <validate>
 80070ea:	4603      	mov	r3, r0
 80070ec:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80070ee:	7dfb      	ldrb	r3, [r7, #23]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d133      	bne.n	800715c <f_readdir+0x82>
		if (!fno) {
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d106      	bne.n	8007108 <f_readdir+0x2e>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80070fa:	2100      	movs	r1, #0
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f7fe f9df 	bl	80054c0 <dir_sdi>
 8007102:	4603      	mov	r3, r0
 8007104:	75fb      	strb	r3, [r7, #23]
 8007106:	e029      	b.n	800715c <f_readdir+0x82>
		} else {
			INIT_BUF(*dp);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f107 0208 	add.w	r2, r7, #8
 800710e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
			res = dir_read(dp, 0);			/* Read an item */
 8007112:	2100      	movs	r1, #0
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f7fe fc4a 	bl	80059ae <dir_read>
 800711a:	4603      	mov	r3, r0
 800711c:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) {		/* Reached end of directory */
 800711e:	7dfb      	ldrb	r3, [r7, #23]
 8007120:	2b04      	cmp	r3, #4
 8007122:	d105      	bne.n	8007130 <f_readdir+0x56>
				dp->sect = 0;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				res = FR_OK;
 800712c:	2300      	movs	r3, #0
 800712e:	75fb      	strb	r3, [r7, #23]
			}
			if (res == FR_OK) {				/* A valid entry is found */
 8007130:	7dfb      	ldrb	r3, [r7, #23]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d112      	bne.n	800715c <f_readdir+0x82>
				get_fileinfo(dp, fno);		/* Get the object information */
 8007136:	6839      	ldr	r1, [r7, #0]
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f7fe fcd0 	bl	8005ade <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800713e:	2100      	movs	r1, #0
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f7fe fa51 	bl	80055e8 <dir_next>
 8007146:	4603      	mov	r3, r0
 8007148:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) {
 800714a:	7dfb      	ldrb	r3, [r7, #23]
 800714c:	2b04      	cmp	r3, #4
 800714e:	d105      	bne.n	800715c <f_readdir+0x82>
					dp->sect = 0;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
					res = FR_OK;
 8007158:	2300      	movs	r3, #0
 800715a:	75fb      	strb	r3, [r7, #23]
			}
			FREE_BUF();
		}
	}

	LEAVE_FF(dp->fs, res);
 800715c:	7dfb      	ldrb	r3, [r7, #23]
}
 800715e:	4618      	mov	r0, r3
 8007160:	3718      	adds	r7, #24
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
	...

08007168 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007168:	b480      	push	{r7}
 800716a:	b087      	sub	sp, #28
 800716c:	af00      	add	r7, sp, #0
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	4613      	mov	r3, r2
 8007174:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007176:	2301      	movs	r3, #1
 8007178:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800717a:	2300      	movs	r3, #0
 800717c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800717e:	4b1e      	ldr	r3, [pc, #120]	; (80071f8 <FATFS_LinkDriverEx+0x90>)
 8007180:	7a5b      	ldrb	r3, [r3, #9]
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b01      	cmp	r3, #1
 8007186:	d831      	bhi.n	80071ec <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007188:	4b1b      	ldr	r3, [pc, #108]	; (80071f8 <FATFS_LinkDriverEx+0x90>)
 800718a:	7a5b      	ldrb	r3, [r3, #9]
 800718c:	b2db      	uxtb	r3, r3
 800718e:	461a      	mov	r2, r3
 8007190:	4b19      	ldr	r3, [pc, #100]	; (80071f8 <FATFS_LinkDriverEx+0x90>)
 8007192:	2100      	movs	r1, #0
 8007194:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8007196:	4b18      	ldr	r3, [pc, #96]	; (80071f8 <FATFS_LinkDriverEx+0x90>)
 8007198:	7a5b      	ldrb	r3, [r3, #9]
 800719a:	b2db      	uxtb	r3, r3
 800719c:	4a16      	ldr	r2, [pc, #88]	; (80071f8 <FATFS_LinkDriverEx+0x90>)
 800719e:	009b      	lsls	r3, r3, #2
 80071a0:	4413      	add	r3, r2
 80071a2:	68fa      	ldr	r2, [r7, #12]
 80071a4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 80071a6:	4b14      	ldr	r3, [pc, #80]	; (80071f8 <FATFS_LinkDriverEx+0x90>)
 80071a8:	7a5b      	ldrb	r3, [r3, #9]
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	461a      	mov	r2, r3
 80071ae:	4b12      	ldr	r3, [pc, #72]	; (80071f8 <FATFS_LinkDriverEx+0x90>)
 80071b0:	4413      	add	r3, r2
 80071b2:	79fa      	ldrb	r2, [r7, #7]
 80071b4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80071b6:	4b10      	ldr	r3, [pc, #64]	; (80071f8 <FATFS_LinkDriverEx+0x90>)
 80071b8:	7a5b      	ldrb	r3, [r3, #9]
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	1c5a      	adds	r2, r3, #1
 80071be:	b2d1      	uxtb	r1, r2
 80071c0:	4a0d      	ldr	r2, [pc, #52]	; (80071f8 <FATFS_LinkDriverEx+0x90>)
 80071c2:	7251      	strb	r1, [r2, #9]
 80071c4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80071c6:	7dbb      	ldrb	r3, [r7, #22]
 80071c8:	3330      	adds	r3, #48	; 0x30
 80071ca:	b2da      	uxtb	r2, r3
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	3301      	adds	r3, #1
 80071d4:	223a      	movs	r2, #58	; 0x3a
 80071d6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	3302      	adds	r3, #2
 80071dc:	222f      	movs	r2, #47	; 0x2f
 80071de:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	3303      	adds	r3, #3
 80071e4:	2200      	movs	r2, #0
 80071e6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80071e8:	2300      	movs	r3, #0
 80071ea:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 80071ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	371c      	adds	r7, #28
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bc80      	pop	{r7}
 80071f6:	4770      	bx	lr
 80071f8:	20000780 	.word	0x20000780

080071fc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b082      	sub	sp, #8
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
 8007204:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007206:	2200      	movs	r2, #0
 8007208:	6839      	ldr	r1, [r7, #0]
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f7ff ffac 	bl	8007168 <FATFS_LinkDriverEx>
 8007210:	4603      	mov	r3, r0
}
 8007212:	4618      	mov	r0, r3
 8007214:	3708      	adds	r7, #8
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
	...

0800721c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0
 8007222:	4603      	mov	r3, r0
 8007224:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8007226:	4b0b      	ldr	r3, [pc, #44]	; (8007254 <SD_initialize+0x38>)
 8007228:	2201      	movs	r2, #1
 800722a:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800722c:	f7fd f9ac 	bl	8004588 <BSP_SD_Init>
 8007230:	4603      	mov	r3, r0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d107      	bne.n	8007246 <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8007236:	4b07      	ldr	r3, [pc, #28]	; (8007254 <SD_initialize+0x38>)
 8007238:	781b      	ldrb	r3, [r3, #0]
 800723a:	b2db      	uxtb	r3, r3
 800723c:	f023 0301 	bic.w	r3, r3, #1
 8007240:	b2da      	uxtb	r2, r3
 8007242:	4b04      	ldr	r3, [pc, #16]	; (8007254 <SD_initialize+0x38>)
 8007244:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8007246:	4b03      	ldr	r3, [pc, #12]	; (8007254 <SD_initialize+0x38>)
 8007248:	781b      	ldrb	r3, [r3, #0]
 800724a:	b2db      	uxtb	r3, r3
}
 800724c:	4618      	mov	r0, r3
 800724e:	3708      	adds	r7, #8
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}
 8007254:	20000009 	.word	0x20000009

08007258 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b082      	sub	sp, #8
 800725c:	af00      	add	r7, sp, #0
 800725e:	4603      	mov	r3, r0
 8007260:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8007262:	4b0b      	ldr	r3, [pc, #44]	; (8007290 <SD_status+0x38>)
 8007264:	2201      	movs	r2, #1
 8007266:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8007268:	f7fd f9e2 	bl	8004630 <BSP_SD_GetCardState>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d107      	bne.n	8007282 <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8007272:	4b07      	ldr	r3, [pc, #28]	; (8007290 <SD_status+0x38>)
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	b2db      	uxtb	r3, r3
 8007278:	f023 0301 	bic.w	r3, r3, #1
 800727c:	b2da      	uxtb	r2, r3
 800727e:	4b04      	ldr	r3, [pc, #16]	; (8007290 <SD_status+0x38>)
 8007280:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 8007282:	4b03      	ldr	r3, [pc, #12]	; (8007290 <SD_status+0x38>)
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	b2db      	uxtb	r3, r3
}
 8007288:	4618      	mov	r0, r3
 800728a:	3708      	adds	r7, #8
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}
 8007290:	20000009 	.word	0x20000009

08007294 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b086      	sub	sp, #24
 8007298:	af00      	add	r7, sp, #0
 800729a:	60b9      	str	r1, [r7, #8]
 800729c:	607a      	str	r2, [r7, #4]
 800729e:	603b      	str	r3, [r7, #0]
 80072a0:	4603      	mov	r3, r0
 80072a2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 80072a8:	4b0f      	ldr	r3, [pc, #60]	; (80072e8 <SD_read+0x54>)
 80072aa:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 80072ac:	4b0f      	ldr	r3, [pc, #60]	; (80072ec <SD_read+0x58>)
 80072ae:	683a      	ldr	r2, [r7, #0]
 80072b0:	6879      	ldr	r1, [r7, #4]
 80072b2:	68b8      	ldr	r0, [r7, #8]
 80072b4:	f7fd f980 	bl	80045b8 <BSP_SD_ReadBlocks>
 80072b8:	4603      	mov	r3, r0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d10e      	bne.n	80072dc <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 80072be:	e006      	b.n	80072ce <SD_read+0x3a>
    {
      if (timeout-- == 0)
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	1e5a      	subs	r2, r3, #1
 80072c4:	613a      	str	r2, [r7, #16]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d101      	bne.n	80072ce <SD_read+0x3a>
      {
        return RES_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	e007      	b.n	80072de <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 80072ce:	f7fd f9af 	bl	8004630 <BSP_SD_GetCardState>
 80072d2:	4603      	mov	r3, r0
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d1f3      	bne.n	80072c0 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 80072d8:	2300      	movs	r3, #0
 80072da:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 80072dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3718      	adds	r7, #24
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	000186a0 	.word	0x000186a0
 80072ec:	05f5e100 	.word	0x05f5e100

080072f0 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b086      	sub	sp, #24
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	60b9      	str	r1, [r7, #8]
 80072f8:	607a      	str	r2, [r7, #4]
 80072fa:	603b      	str	r3, [r7, #0]
 80072fc:	4603      	mov	r3, r0
 80072fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 8007304:	4b0f      	ldr	r3, [pc, #60]	; (8007344 <SD_write+0x54>)
 8007306:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 8007308:	4b0f      	ldr	r3, [pc, #60]	; (8007348 <SD_write+0x58>)
 800730a:	683a      	ldr	r2, [r7, #0]
 800730c:	6879      	ldr	r1, [r7, #4]
 800730e:	68b8      	ldr	r0, [r7, #8]
 8007310:	f7fd f970 	bl	80045f4 <BSP_SD_WriteBlocks>
 8007314:	4603      	mov	r3, r0
 8007316:	2b00      	cmp	r3, #0
 8007318:	d10e      	bne.n	8007338 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800731a:	e006      	b.n	800732a <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	1e5a      	subs	r2, r3, #1
 8007320:	613a      	str	r2, [r7, #16]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d101      	bne.n	800732a <SD_write+0x3a>
      {
        return RES_ERROR;
 8007326:	2301      	movs	r3, #1
 8007328:	e007      	b.n	800733a <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800732a:	f7fd f981 	bl	8004630 <BSP_SD_GetCardState>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	d1f3      	bne.n	800731c <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 8007334:	2300      	movs	r3, #0
 8007336:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 8007338:	7dfb      	ldrb	r3, [r7, #23]
}
 800733a:	4618      	mov	r0, r3
 800733c:	3718      	adds	r7, #24
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
 8007342:	bf00      	nop
 8007344:	000186a0 	.word	0x000186a0
 8007348:	05f5e100 	.word	0x05f5e100

0800734c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b08c      	sub	sp, #48	; 0x30
 8007350:	af00      	add	r7, sp, #0
 8007352:	4603      	mov	r3, r0
 8007354:	603a      	str	r2, [r7, #0]
 8007356:	71fb      	strb	r3, [r7, #7]
 8007358:	460b      	mov	r3, r1
 800735a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007362:	4b24      	ldr	r3, [pc, #144]	; (80073f4 <SD_ioctl+0xa8>)
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	b2db      	uxtb	r3, r3
 8007368:	f003 0301 	and.w	r3, r3, #1
 800736c:	2b00      	cmp	r3, #0
 800736e:	d001      	beq.n	8007374 <SD_ioctl+0x28>
 8007370:	2303      	movs	r3, #3
 8007372:	e03b      	b.n	80073ec <SD_ioctl+0xa0>
  
  switch (cmd)
 8007374:	79bb      	ldrb	r3, [r7, #6]
 8007376:	2b03      	cmp	r3, #3
 8007378:	d833      	bhi.n	80073e2 <SD_ioctl+0x96>
 800737a:	a201      	add	r2, pc, #4	; (adr r2, 8007380 <SD_ioctl+0x34>)
 800737c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007380:	08007391 	.word	0x08007391
 8007384:	08007399 	.word	0x08007399
 8007388:	080073b1 	.word	0x080073b1
 800738c:	080073cb 	.word	0x080073cb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8007390:	2300      	movs	r3, #0
 8007392:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007396:	e027      	b.n	80073e8 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8007398:	f107 030c 	add.w	r3, r7, #12
 800739c:	4618      	mov	r0, r3
 800739e:	f7fd f957 	bl	8004650 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80073a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80073a8:	2300      	movs	r3, #0
 80073aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80073ae:	e01b      	b.n	80073e8 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80073b0:	f107 030c 	add.w	r3, r7, #12
 80073b4:	4618      	mov	r0, r3
 80073b6:	f7fd f94b 	bl	8004650 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80073ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073bc:	b29a      	uxth	r2, r3
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80073c2:	2300      	movs	r3, #0
 80073c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80073c8:	e00e      	b.n	80073e8 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80073ca:	f107 030c 	add.w	r3, r7, #12
 80073ce:	4618      	mov	r0, r3
 80073d0:	f7fd f93e 	bl	8004650 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 80073d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80073da:	2300      	movs	r3, #0
 80073dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80073e0:	e002      	b.n	80073e8 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 80073e2:	2304      	movs	r3, #4
 80073e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 80073e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3730      	adds	r7, #48	; 0x30
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}
 80073f4:	20000009 	.word	0x20000009

080073f8 <__libc_init_array>:
 80073f8:	b570      	push	{r4, r5, r6, lr}
 80073fa:	2600      	movs	r6, #0
 80073fc:	4d0c      	ldr	r5, [pc, #48]	; (8007430 <__libc_init_array+0x38>)
 80073fe:	4c0d      	ldr	r4, [pc, #52]	; (8007434 <__libc_init_array+0x3c>)
 8007400:	1b64      	subs	r4, r4, r5
 8007402:	10a4      	asrs	r4, r4, #2
 8007404:	42a6      	cmp	r6, r4
 8007406:	d109      	bne.n	800741c <__libc_init_array+0x24>
 8007408:	f000 f84c 	bl	80074a4 <_init>
 800740c:	2600      	movs	r6, #0
 800740e:	4d0a      	ldr	r5, [pc, #40]	; (8007438 <__libc_init_array+0x40>)
 8007410:	4c0a      	ldr	r4, [pc, #40]	; (800743c <__libc_init_array+0x44>)
 8007412:	1b64      	subs	r4, r4, r5
 8007414:	10a4      	asrs	r4, r4, #2
 8007416:	42a6      	cmp	r6, r4
 8007418:	d105      	bne.n	8007426 <__libc_init_array+0x2e>
 800741a:	bd70      	pop	{r4, r5, r6, pc}
 800741c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007420:	4798      	blx	r3
 8007422:	3601      	adds	r6, #1
 8007424:	e7ee      	b.n	8007404 <__libc_init_array+0xc>
 8007426:	f855 3b04 	ldr.w	r3, [r5], #4
 800742a:	4798      	blx	r3
 800742c:	3601      	adds	r6, #1
 800742e:	e7f2      	b.n	8007416 <__libc_init_array+0x1e>
 8007430:	080075e0 	.word	0x080075e0
 8007434:	080075e0 	.word	0x080075e0
 8007438:	080075e0 	.word	0x080075e0
 800743c:	080075e4 	.word	0x080075e4

08007440 <memset>:
 8007440:	4603      	mov	r3, r0
 8007442:	4402      	add	r2, r0
 8007444:	4293      	cmp	r3, r2
 8007446:	d100      	bne.n	800744a <memset+0xa>
 8007448:	4770      	bx	lr
 800744a:	f803 1b01 	strb.w	r1, [r3], #1
 800744e:	e7f9      	b.n	8007444 <memset+0x4>

08007450 <strncmp>:
 8007450:	4603      	mov	r3, r0
 8007452:	b510      	push	{r4, lr}
 8007454:	b172      	cbz	r2, 8007474 <strncmp+0x24>
 8007456:	3901      	subs	r1, #1
 8007458:	1884      	adds	r4, r0, r2
 800745a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800745e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007462:	4290      	cmp	r0, r2
 8007464:	d101      	bne.n	800746a <strncmp+0x1a>
 8007466:	42a3      	cmp	r3, r4
 8007468:	d101      	bne.n	800746e <strncmp+0x1e>
 800746a:	1a80      	subs	r0, r0, r2
 800746c:	bd10      	pop	{r4, pc}
 800746e:	2800      	cmp	r0, #0
 8007470:	d1f3      	bne.n	800745a <strncmp+0xa>
 8007472:	e7fa      	b.n	800746a <strncmp+0x1a>
 8007474:	4610      	mov	r0, r2
 8007476:	e7f9      	b.n	800746c <strncmp+0x1c>

08007478 <strstr>:
 8007478:	780a      	ldrb	r2, [r1, #0]
 800747a:	b570      	push	{r4, r5, r6, lr}
 800747c:	b96a      	cbnz	r2, 800749a <strstr+0x22>
 800747e:	bd70      	pop	{r4, r5, r6, pc}
 8007480:	429a      	cmp	r2, r3
 8007482:	d109      	bne.n	8007498 <strstr+0x20>
 8007484:	460c      	mov	r4, r1
 8007486:	4605      	mov	r5, r0
 8007488:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800748c:	2b00      	cmp	r3, #0
 800748e:	d0f6      	beq.n	800747e <strstr+0x6>
 8007490:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007494:	429e      	cmp	r6, r3
 8007496:	d0f7      	beq.n	8007488 <strstr+0x10>
 8007498:	3001      	adds	r0, #1
 800749a:	7803      	ldrb	r3, [r0, #0]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d1ef      	bne.n	8007480 <strstr+0x8>
 80074a0:	4618      	mov	r0, r3
 80074a2:	e7ec      	b.n	800747e <strstr+0x6>

080074a4 <_init>:
 80074a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074a6:	bf00      	nop
 80074a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074aa:	bc08      	pop	{r3}
 80074ac:	469e      	mov	lr, r3
 80074ae:	4770      	bx	lr

080074b0 <_fini>:
 80074b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074b2:	bf00      	nop
 80074b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074b6:	bc08      	pop	{r3}
 80074b8:	469e      	mov	lr, r3
 80074ba:	4770      	bx	lr
