
---------- Begin Simulation Statistics ----------
simSeconds                                   0.512412                       # Number of seconds simulated (Second)
simTicks                                 512411625500                       # Number of ticks simulated (Tick)
finalTick                                512411625500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   7977.57                       # Real time elapsed on the host (Second)
hostTickRate                                 64231544                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1332376                       # Number of bytes of host memory used (Byte)
simInsts                                   2586162598                       # Number of instructions simulated (Count)
simOps                                     4062753073                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   324179                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     509272                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                      1028823958                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              8.461964                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.118176                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts           121582167                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             226317163                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 8.461964                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.118176                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts           7136647                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        214206927                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        39071175                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts       22457298                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass      4502696      1.99%      1.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    154279728     68.17%     70.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      2000177      0.88%     71.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv          133      0.00%     71.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd      2001761      0.88%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           26      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          994      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            6      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          478      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc      2002680      0.88%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            3      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            6      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            2      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     72.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     39007316     17.24%     90.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite     20391626      9.01%     99.06% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead        63859      0.03%     99.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      2065672      0.91%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    226317163                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     22568395                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     18065609                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl      4502786                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     12565018                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl     10003377                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall      4502169                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn      4502164                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu00.data     57305958                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         57305958                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu00.data     57306328                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        57306328                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu00.data       212111                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         212111                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu00.data       219553                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        219553                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu00.data     57518069                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     57518069                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu00.data     57525881                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     57525881                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu00.data     0.003688                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.003688                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu00.data     0.003817                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.003817                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       203231                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           203231                       # number of writebacks (Count)
system.cpu0.dcache.replacements                217528                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu00.data      2000253                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total      2000253                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu00.data           73                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           73                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu00.data      2000326                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total      2000326                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu00.data     0.000036                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.000036                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu00.data      2000326                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total      2000326                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu00.data      2000326                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total      2000326                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu00.data     37054607                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       37054607                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu00.data         8457                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total         8457                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu00.data     37063064                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     37063064                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu00.data     0.000228                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.000228                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::cpu00.data          370                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total          370                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu00.data         7442                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total         7442                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu00.data         7812                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total         7812                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu00.data     0.952637                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.952637                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu00.data     20251351                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      20251351                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu00.data       203654                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       203654                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu00.data     20455005                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     20455005                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu00.data     0.009956                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.009956                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          733.440482                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            61526533                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            219573                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            280.209921                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick               2000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu00.data   733.440482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu00.data     0.716250                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.716250                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          185                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          156                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4           29                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.180664                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         123272639                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        123272639                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns      9004333                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 769115694.855321                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 259708263.144679                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.252432                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.747568                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts      61528473                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses      7136647                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads       6075133                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites      5070525                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses    214206927                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads    247976895                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    155423322                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         61528473                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    105165098                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts            121582167                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps              226317163                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.118176                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          22568395                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.021936                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu00.inst    157961916                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total        157961916                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu00.inst    157961916                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total       157961916                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu00.inst         2153                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           2153                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu00.inst         2153                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          2153                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu00.inst    157964069                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total    157964069                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu00.inst    157964069                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total    157964069                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu00.inst     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu00.inst     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         1897                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             1897                       # number of writebacks (Count)
system.cpu0.icache.replacements                  1897                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu00.inst    157961916                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total      157961916                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu00.inst         2153                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         2153                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu00.inst    157964069                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total    157964069                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu00.inst     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          255.997849                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs           157964069                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2153                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          73369.284255                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu00.inst   255.997849                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu00.inst     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          227                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           29                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         315930291                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        315930291                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses               39071203                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               22457304                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      410                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     5183                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses              157964069                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      311                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 191531223750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 102912640899.708633                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1e+11-1.5e+11            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::2.5e+11-3e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value 118760997500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value 264301450000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 129349178000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 383062447500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  116                       # Number of system calls (Count)
system.cpu1.numCycles                      1024823356                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                             10.989638                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.090995                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts            93253608                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps             141868980                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                10.989638                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.090995                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts           1000847                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts        137314940                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts        35804515                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts       19751215                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass      4250145      3.00%      3.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu     82062715     57.84%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            8      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          140      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu           32      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt           18      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          161      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd           16      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult           12      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     60.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead     35304470     24.89%     85.73% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite     19250937     13.57%     99.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead       500045      0.35%     99.65% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite       500278      0.35%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total    141868980                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl     12138926                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl      8138777                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl      4000149                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      3638615                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl      8500311                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall      4000113                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn      4000110                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu01.data     55055438                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         55055438                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu01.data     55055438                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        55055438                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu01.data       250201                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         250201                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu01.data       250201                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        250201                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu01.data     55305639                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     55305639                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu01.data     55305639                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     55305639                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu01.data     0.004524                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.004524                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu01.data     0.004524                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.004524                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       126487                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           126487                       # number of writebacks (Count)
system.cpu1.dcache.replacements                249123                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu01.data           26                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total           26                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu01.data           21                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           21                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu01.data           47                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           47                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu01.data     0.446809                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.446809                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu01.data           47                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           47                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu01.data           47                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           47                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu01.data     35679388                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       35679388                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu01.data       125080                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       125080                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu01.data     35804468                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     35804468                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu01.data     0.003493                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.003493                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu01.data     19376050                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      19376050                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu01.data       125121                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       125121                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu01.data     19501171                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     19501171                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu01.data     0.006416                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.006416                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          246.262594                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            55305733                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            250197                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            221.048746                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       114911777500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu01.data   246.262594                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu01.data     0.240491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.240491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0          412                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          610                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         110861663                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        110861663                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns      8000223                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 854408742.540217                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 170414613.459783                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.166287                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.833713                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts      55555730                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses      1000847                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads        500931                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites       500545                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses    137314940                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads    166784767                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites    100317448                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs         55555730                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads     75833400                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts             93253608                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps              141868980                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.090995                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches          12138926                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.011845                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu01.inst    122049036                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total        122049036                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu01.inst    122049036                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total       122049036                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu01.inst          291                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            291                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu01.inst          291                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           291                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu01.inst    122049327                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total    122049327                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu01.inst    122049327                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total    122049327                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu01.inst     0.000002                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000002                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu01.inst     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks           95                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total               95                       # number of writebacks (Count)
system.cpu1.icache.replacements                    95                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu01.inst    122049036                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total      122049036                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu01.inst          291                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          291                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu01.inst    122049327                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total    122049327                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu01.inst     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          129.452715                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs           122049327                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               291                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          419413.494845                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       114911771000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu01.inst   129.452715                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu01.inst     0.505675                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.505675                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          196                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           17                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3           26                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          153                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.765625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         244098945                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        244098945                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses               35804515                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               19751216                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     1999                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     1949                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses              122049327                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       93                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 312292556500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::3e+11-3.5e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value 312292556500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value 312292556500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 200119069000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED 312292556500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                     1024823463                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             3.934385                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             0.254169                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.commitStats0.numInsts          260478710                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps            406834686                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                3.934385                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                0.254169                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts          1489955                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts       392874900                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts       96396979                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts      59750078                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass     12281110      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu    238406259     58.60%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd          129      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            2      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc          129      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead     95652325     23.51%     85.13% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite     59005166     14.50%     99.63% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead       744654      0.18%     99.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite       744912      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total    406834686                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl     34585849                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl     22179745                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl     12406104                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl      8776713                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl     25809136                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall     12156106                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn     12156103                       # Class of control type instructions committed (Count)
system.cpu10.dcache.demandHits::cpu10.data    156077186                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.demandHits::total       156077186                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.overallHits::cpu10.data    156083903                       # number of overall hits (Count)
system.cpu10.dcache.overallHits::total      156083903                       # number of overall hits (Count)
system.cpu10.dcache.demandMisses::cpu10.data        81267                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.demandMisses::total         81267                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.overallMisses::cpu10.data        97978                       # number of overall misses (Count)
system.cpu10.dcache.overallMisses::total        97978                       # number of overall misses (Count)
system.cpu10.dcache.demandAccesses::cpu10.data    156158453                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.demandAccesses::total    156158453                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::cpu10.data    156181881                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::total    156181881                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.demandMissRate::cpu10.data     0.000520                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.demandMissRate::total     0.000520                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.overallMissRate::cpu10.data     0.000627                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.overallMissRate::total     0.000627                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.writebacks::writebacks        65342                       # number of writebacks (Count)
system.cpu10.dcache.writebacks::total           65342                       # number of writebacks (Count)
system.cpu10.dcache.replacements                96160                       # number of replacements (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::cpu10.data            7                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::total            7                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::cpu10.data           73                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::total           73                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.accesses::cpu10.data           80                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.accesses::total           80                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.missRate::cpu10.data     0.912500                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.missRate::total     0.912500                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWWriteReq.hits::cpu10.data           80                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.hits::total           80                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::cpu10.data           80                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::total           80                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.hits::cpu10.data     96358760                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.hits::total      96358760                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.misses::cpu10.data        32204                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.misses::total        32204                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.accesses::cpu10.data     96390964                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.accesses::total     96390964                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.missRate::cpu10.data     0.000334                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.missRate::total     0.000334                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.SoftPFReq.hits::cpu10.data         6717                       # number of SoftPFReq hits (Count)
system.cpu10.dcache.SoftPFReq.hits::total         6717                       # number of SoftPFReq hits (Count)
system.cpu10.dcache.SoftPFReq.misses::cpu10.data        16711                       # number of SoftPFReq misses (Count)
system.cpu10.dcache.SoftPFReq.misses::total        16711                       # number of SoftPFReq misses (Count)
system.cpu10.dcache.SoftPFReq.accesses::cpu10.data        23428                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu10.dcache.SoftPFReq.accesses::total        23428                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu10.dcache.SoftPFReq.missRate::cpu10.data     0.713292                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu10.dcache.SoftPFReq.missRate::total     0.713292                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu10.dcache.WriteReq.hits::cpu10.data     59718426                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.hits::total     59718426                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.misses::cpu10.data        49063                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.misses::total        49063                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.accesses::cpu10.data     59767489                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.accesses::total     59767489                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.missRate::cpu10.data     0.000821                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.missRate::total     0.000821                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dcache.tags.tagsInUse         488.494447                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dcache.tags.totalRefs          156182041                       # Total number of references to valid blocks. (Count)
system.cpu10.dcache.tags.sampledRefs            98017                       # Sample count of references to valid blocks. (Count)
system.cpu10.dcache.tags.avgRefs          1593.417887                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dcache.tags.warmupTick      114922708000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dcache.tags.occupancies::cpu10.data   488.494447                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.dcache.tags.avgOccs::cpu10.data     0.477045                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.avgOccs::total      0.477045                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
system.cpu10.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ageTaskId_1024::4           36                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ratioOccsTaskId::1024     0.040039                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.dcache.tags.tagAccesses        312462099                       # Number of tag accesses (Count)
system.cpu10.dcache.tags.dataAccesses       312462099                       # Number of data accesses (Count)
system.cpu10.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu10.exec_context.thread_0.numCallsReturns     24312209                       # Number of times a function call or return occured (Count)
system.cpu10.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu10.exec_context.thread_0.numIdleCycles 537452446.180996                       # Number of idle cycles (Cycle)
system.cpu10.exec_context.thread_0.numBusyCycles 487371016.819004                       # Number of busy cycles (Cycle)
system.cpu10.exec_context.thread_0.notIdleFraction     0.475566                       # Percentage of non-idle cycles (Ratio)
system.cpu10.exec_context.thread_0.idleFraction     0.524434                       # Percentage of idle cycles (Ratio)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts    156147057                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpAluAccesses      1489955                       # Number of float alu accesses (Count)
system.cpu10.executeStats0.numFpRegReads       745303                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites       745043                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntAluAccesses    392874900                       # Number of integer alu accesses (Count)
system.cpu10.executeStats0.numIntRegReads    469053252                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites    288457957                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs       156147057                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads    213174989                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetchStats0.numInsts           260478710                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps             406834686                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           0.254169                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches         34585849                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.033748                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.icache.demandHits::cpu10.inst    341014947                       # number of demand (read+write) hits (Count)
system.cpu10.icache.demandHits::total       341014947                       # number of demand (read+write) hits (Count)
system.cpu10.icache.overallHits::cpu10.inst    341014947                       # number of overall hits (Count)
system.cpu10.icache.overallHits::total      341014947                       # number of overall hits (Count)
system.cpu10.icache.demandMisses::cpu10.inst          206                       # number of demand (read+write) misses (Count)
system.cpu10.icache.demandMisses::total           206                       # number of demand (read+write) misses (Count)
system.cpu10.icache.overallMisses::cpu10.inst          206                       # number of overall misses (Count)
system.cpu10.icache.overallMisses::total          206                       # number of overall misses (Count)
system.cpu10.icache.demandAccesses::cpu10.inst    341015153                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.demandAccesses::total    341015153                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::cpu10.inst    341015153                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::total    341015153                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.demandMissRate::cpu10.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.demandMissRate::total     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.overallMissRate::cpu10.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.writebacks::writebacks           48                       # number of writebacks (Count)
system.cpu10.icache.writebacks::total              48                       # number of writebacks (Count)
system.cpu10.icache.replacements                   48                       # number of replacements (Count)
system.cpu10.icache.ReadReq.hits::cpu10.inst    341014947                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.hits::total     341014947                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.misses::cpu10.inst          206                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.misses::total          206                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.accesses::cpu10.inst    341015153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.accesses::total    341015153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.missRate::cpu10.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.icache.tags.tagsInUse         109.694817                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.icache.tags.totalRefs          341015153                       # Total number of references to valid blocks. (Count)
system.cpu10.icache.tags.sampledRefs              206                       # Sample count of references to valid blocks. (Count)
system.cpu10.icache.tags.avgRefs         1655413.364078                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.icache.tags.warmupTick      114922701500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.icache.tags.occupancies::cpu10.inst   109.694817                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.icache.tags.avgOccs::cpu10.inst     0.428495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.avgOccs::total      0.428495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.occupanciesTaskId::1024          158                       # Occupied blocks per task id (Count)
system.cpu10.icache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ageTaskId_1024::4          153                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ratioOccsTaskId::1024     0.617188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.icache.tags.tagAccesses        682030512                       # Number of tag accesses (Count)
system.cpu10.icache.tags.dataAccesses       682030512                       # Number of data accesses (Count)
system.cpu10.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.dtb.rdAccesses              96414472                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses              59767571                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                     463                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     395                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses             341015153                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                      95                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             2                       # Number of power state transitions (Count)
system.cpu10.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::mean 153803466000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::1.5e+11-2e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::min_value 153803466000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::max_value 153803466000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON 358608159500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::CLK_GATED 153803466000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                     1024823376                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                            20.586021                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             0.048577                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.commitStats0.numInsts           49782490                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps             76344722                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi               20.586021                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                0.048577                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts           500685                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts        73616874                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts       18353106                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts       9875975                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass      2125076      2.78%      2.78% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu     45990299     60.24%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd          131      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            4      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc          131      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     63.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead     18103092     23.71%     86.74% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite      9625701     12.61%     99.34% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total     76344722                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl      6971059                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl      4970981                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl      2000078                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl      2720847                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl      4250212                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall      2000071                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn      2000068                       # Class of control type instructions committed (Count)
system.cpu11.dcache.demandHits::cpu11.data     27979142                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.demandHits::total        27979142                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.overallHits::cpu11.data     27979142                       # number of overall hits (Count)
system.cpu11.dcache.overallHits::total       27979142                       # number of overall hits (Count)
system.cpu11.dcache.demandMisses::cpu11.data       124841                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.demandMisses::total        124841                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.overallMisses::cpu11.data       124841                       # number of overall misses (Count)
system.cpu11.dcache.overallMisses::total       124841                       # number of overall misses (Count)
system.cpu11.dcache.demandAccesses::cpu11.data     28103983                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.demandAccesses::total     28103983                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::cpu11.data     28103983                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::total     28103983                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.demandMissRate::cpu11.data     0.004442                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.demandMissRate::total     0.004442                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.overallMissRate::cpu11.data     0.004442                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.overallMissRate::total     0.004442                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.writebacks::writebacks        62710                       # number of writebacks (Count)
system.cpu11.dcache.writebacks::total           62710                       # number of writebacks (Count)
system.cpu11.dcache.replacements               123710                       # number of replacements (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::cpu11.data           11                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::total           11                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::cpu11.data           39                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::total           39                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.accesses::cpu11.data           50                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.accesses::total           50                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.missRate::cpu11.data     0.780000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.missRate::total     0.780000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWWriteReq.hits::cpu11.data           50                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.hits::total           50                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::cpu11.data           50                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::total           50                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.hits::cpu11.data     18290651                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.hits::total      18290651                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.misses::cpu11.data        62405                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.misses::total        62405                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.accesses::cpu11.data     18353056                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.accesses::total     18353056                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.missRate::cpu11.data     0.003400                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.missRate::total     0.003400                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.WriteReq.hits::cpu11.data      9688491                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.hits::total      9688491                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.misses::cpu11.data        62436                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.misses::total        62436                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.accesses::cpu11.data      9750927                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.accesses::total      9750927                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.missRate::cpu11.data     0.006403                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.missRate::total     0.006403                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dcache.tags.tagsInUse         258.263326                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dcache.tags.totalRefs           28104083                       # Total number of references to valid blocks. (Count)
system.cpu11.dcache.tags.sampledRefs           124844                       # Sample count of references to valid blocks. (Count)
system.cpu11.dcache.tags.avgRefs           225.113606                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dcache.tags.warmupTick      114923922500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dcache.tags.occupancies::cpu11.data   258.263326                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.dcache.tags.avgOccs::cpu11.data     0.252210                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.avgOccs::total      0.252210                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.occupanciesTaskId::1024           34                       # Occupied blocks per task id (Count)
system.cpu11.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ageTaskId_1024::4           29                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ratioOccsTaskId::1024     0.033203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.dcache.tags.tagAccesses         56333010                       # Number of tag accesses (Count)
system.cpu11.dcache.tags.dataAccesses        56333010                       # Number of data accesses (Count)
system.cpu11.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu11.exec_context.thread_0.numCallsReturns      4000139                       # Number of times a function call or return occured (Count)
system.cpu11.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu11.exec_context.thread_0.numIdleCycles 933604927.874060                       # Number of idle cycles (Cycle)
system.cpu11.exec_context.thread_0.numBusyCycles 91218448.125940                       # Number of busy cycles (Cycle)
system.cpu11.exec_context.thread_0.notIdleFraction     0.089009                       # Percentage of non-idle cycles (Ratio)
system.cpu11.exec_context.thread_0.idleFraction     0.910991                       # Percentage of idle cycles (Ratio)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts     28229081                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpAluAccesses       500685                       # Number of float alu accesses (Count)
system.cpu11.executeStats0.numFpRegReads       250675                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites       250411                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntAluAccesses     73616874                       # Number of integer alu accesses (Count)
system.cpu11.executeStats0.numIntRegReads     88351851                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites     53314652                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs        28229081                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads     40171102                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetchStats0.numInsts            49782490                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps              76344722                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           0.048577                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches          6971059                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.006802                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.icache.demandHits::cpu11.inst     64781094                       # number of demand (read+write) hits (Count)
system.cpu11.icache.demandHits::total        64781094                       # number of demand (read+write) hits (Count)
system.cpu11.icache.overallHits::cpu11.inst     64781094                       # number of overall hits (Count)
system.cpu11.icache.overallHits::total       64781094                       # number of overall hits (Count)
system.cpu11.icache.demandMisses::cpu11.inst          233                       # number of demand (read+write) misses (Count)
system.cpu11.icache.demandMisses::total           233                       # number of demand (read+write) misses (Count)
system.cpu11.icache.overallMisses::cpu11.inst          233                       # number of overall misses (Count)
system.cpu11.icache.overallMisses::total          233                       # number of overall misses (Count)
system.cpu11.icache.demandAccesses::cpu11.inst     64781327                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.demandAccesses::total     64781327                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::cpu11.inst     64781327                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::total     64781327                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.demandMissRate::cpu11.inst     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.demandMissRate::total     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.overallMissRate::cpu11.inst     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.overallMissRate::total     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.writebacks::writebacks           56                       # number of writebacks (Count)
system.cpu11.icache.writebacks::total              56                       # number of writebacks (Count)
system.cpu11.icache.replacements                   56                       # number of replacements (Count)
system.cpu11.icache.ReadReq.hits::cpu11.inst     64781094                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.hits::total      64781094                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.misses::cpu11.inst          233                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.misses::total          233                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.accesses::cpu11.inst     64781327                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.accesses::total     64781327                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.missRate::cpu11.inst     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.missRate::total     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.icache.tags.tagsInUse         112.728188                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.icache.tags.totalRefs           64781327                       # Total number of references to valid blocks. (Count)
system.cpu11.icache.tags.sampledRefs              233                       # Sample count of references to valid blocks. (Count)
system.cpu11.icache.tags.avgRefs         278031.446352                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.icache.tags.warmupTick      114923916000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.icache.tags.occupancies::cpu11.inst   112.728188                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.icache.tags.avgOccs::cpu11.inst     0.440344                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.avgOccs::total      0.440344                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.occupanciesTaskId::1024          177                       # Occupied blocks per task id (Count)
system.cpu11.icache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ageTaskId_1024::4          173                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ratioOccsTaskId::1024     0.691406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.icache.tags.tagAccesses        129562887                       # Number of tag accesses (Count)
system.cpu11.icache.tags.dataAccesses       129562887                       # Number of data accesses (Count)
system.cpu11.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.dtb.rdAccesses              18353106                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses               9875975                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    1036                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     980                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses              64781327                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                      89                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             4                       # Number of power state transitions (Count)
system.cpu11.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::mean 175939245500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::stdev 134082864883.439941                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::5e+10-1e+11            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::2.5e+11-3e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::min_value  81128342500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::max_value 270750148500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON 160533134500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::CLK_GATED 351878491000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                     1024823453                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             6.192555                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             0.161484                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.commitStats0.numInsts          165492824                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps            257034341                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                6.192555                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                0.161484                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts          1120355                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts       248340160                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts       61676302                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts      37253319                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass      7703689      3.00%      3.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu    150400759     58.51%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd          133      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            6      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc          133      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead     61116458     23.78%     85.29% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite     36693213     14.28%     99.56% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead       559844      0.22%     99.78% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite       560106      0.22%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total    257034341                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl     21921715                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl     14218011                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl      7703704                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl      5828278                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl     16093437                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall      7578691                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn      7578688                       # Class of control type instructions committed (Count)
system.cpu12.dcache.demandHits::cpu12.data     98738827                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.demandHits::total        98738827                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.overallHits::cpu12.data     98742539                       # number of overall hits (Count)
system.cpu12.dcache.overallHits::total       98742539                       # number of overall hits (Count)
system.cpu12.dcache.demandMisses::cpu12.data       126106                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.demandMisses::total        126106                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.overallMisses::cpu12.data       141920                       # number of overall misses (Count)
system.cpu12.dcache.overallMisses::total       141920                       # number of overall misses (Count)
system.cpu12.dcache.demandAccesses::cpu12.data     98864933                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.demandAccesses::total     98864933                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::cpu12.data     98884459                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::total     98884459                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.demandMissRate::cpu12.data     0.001276                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.demandMissRate::total     0.001276                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.overallMissRate::cpu12.data     0.001435                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.overallMissRate::total     0.001435                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.writebacks::writebacks        81329                       # number of writebacks (Count)
system.cpu12.dcache.writebacks::total           81329                       # number of writebacks (Count)
system.cpu12.dcache.replacements               140702                       # number of replacements (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::cpu12.data           15                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::total           15                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::cpu12.data           67                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::total           67                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.accesses::cpu12.data           82                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.accesses::total           82                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.missRate::cpu12.data     0.817073                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.missRate::total     0.817073                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWWriteReq.hits::cpu12.data           82                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.hits::total           82                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::cpu12.data           82                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::total           82                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.hits::cpu12.data     61610554                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.hits::total      61610554                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.misses::cpu12.data        54890                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.misses::total        54890                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.accesses::cpu12.data     61665444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.accesses::total     61665444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.missRate::cpu12.data     0.000890                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.missRate::total     0.000890                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.SoftPFReq.hits::cpu12.data         3712                       # number of SoftPFReq hits (Count)
system.cpu12.dcache.SoftPFReq.hits::total         3712                       # number of SoftPFReq hits (Count)
system.cpu12.dcache.SoftPFReq.misses::cpu12.data        15814                       # number of SoftPFReq misses (Count)
system.cpu12.dcache.SoftPFReq.misses::total        15814                       # number of SoftPFReq misses (Count)
system.cpu12.dcache.SoftPFReq.accesses::cpu12.data        19526                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu12.dcache.SoftPFReq.accesses::total        19526                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu12.dcache.SoftPFReq.missRate::cpu12.data     0.809894                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu12.dcache.SoftPFReq.missRate::total     0.809894                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu12.dcache.WriteReq.hits::cpu12.data     37128273                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.hits::total     37128273                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.misses::cpu12.data        71216                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.misses::total        71216                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.accesses::cpu12.data     37199489                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.accesses::total     37199489                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.missRate::cpu12.data     0.001914                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.missRate::total     0.001914                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dcache.tags.tagsInUse         601.119320                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dcache.tags.totalRefs           98884623                       # Total number of references to valid blocks. (Count)
system.cpu12.dcache.tags.sampledRefs           141924                       # Sample count of references to valid blocks. (Count)
system.cpu12.dcache.tags.avgRefs           696.743489                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dcache.tags.warmupTick      114925137000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dcache.tags.occupancies::cpu12.data   601.119320                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.dcache.tags.avgOccs::cpu12.data     0.587031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.avgOccs::total      0.587031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.occupanciesTaskId::1024           34                       # Occupied blocks per task id (Count)
system.cpu12.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ageTaskId_1024::4           29                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ratioOccsTaskId::1024     0.033203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.dcache.tags.tagAccesses        197911170                       # Number of tag accesses (Count)
system.cpu12.dcache.tags.dataAccesses       197911170                       # Number of data accesses (Count)
system.cpu12.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu12.exec_context.thread_0.numCallsReturns     15157379                       # Number of times a function call or return occured (Count)
system.cpu12.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu12.exec_context.thread_0.numIdleCycles 716895404.305790                       # Number of idle cycles (Cycle)
system.cpu12.exec_context.thread_0.numBusyCycles 307928048.694210                       # Number of busy cycles (Cycle)
system.cpu12.exec_context.thread_0.notIdleFraction     0.300469                       # Percentage of non-idle cycles (Ratio)
system.cpu12.exec_context.thread_0.idleFraction     0.699531                       # Percentage of idle cycles (Ratio)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts     98929621                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpAluAccesses      1120355                       # Number of float alu accesses (Count)
system.cpu12.executeStats0.numFpRegReads       560517                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites       560249                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntAluAccesses    248340160                       # Number of integer alu accesses (Count)
system.cpu12.executeStats0.numIntRegReads    297485073                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites    182125865                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs        98929621                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads    135200573                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetchStats0.numInsts           165492824                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps             257034341                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           0.161484                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches         21921715                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.021391                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.icache.demandHits::cpu12.inst    216448912                       # number of demand (read+write) hits (Count)
system.cpu12.icache.demandHits::total       216448912                       # number of demand (read+write) hits (Count)
system.cpu12.icache.overallHits::cpu12.inst    216448912                       # number of overall hits (Count)
system.cpu12.icache.overallHits::total      216448912                       # number of overall hits (Count)
system.cpu12.icache.demandMisses::cpu12.inst          258                       # number of demand (read+write) misses (Count)
system.cpu12.icache.demandMisses::total           258                       # number of demand (read+write) misses (Count)
system.cpu12.icache.overallMisses::cpu12.inst          258                       # number of overall misses (Count)
system.cpu12.icache.overallMisses::total          258                       # number of overall misses (Count)
system.cpu12.icache.demandAccesses::cpu12.inst    216449170                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.demandAccesses::total    216449170                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::cpu12.inst    216449170                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::total    216449170                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.demandMissRate::cpu12.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.demandMissRate::total     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.overallMissRate::cpu12.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.writebacks::writebacks           64                       # number of writebacks (Count)
system.cpu12.icache.writebacks::total              64                       # number of writebacks (Count)
system.cpu12.icache.replacements                   64                       # number of replacements (Count)
system.cpu12.icache.ReadReq.hits::cpu12.inst    216448912                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.hits::total     216448912                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.misses::cpu12.inst          258                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.misses::total          258                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.accesses::cpu12.inst    216449170                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.accesses::total    216449170                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.missRate::cpu12.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.icache.tags.tagsInUse         144.454569                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.icache.tags.totalRefs          216449170                       # Total number of references to valid blocks. (Count)
system.cpu12.icache.tags.sampledRefs              258                       # Sample count of references to valid blocks. (Count)
system.cpu12.icache.tags.avgRefs         838950.271318                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.icache.tags.warmupTick      114925130500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.icache.tags.occupancies::cpu12.inst   144.454569                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.icache.tags.avgOccs::cpu12.inst     0.564276                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.avgOccs::total      0.564276                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.occupanciesTaskId::1024          194                       # Occupied blocks per task id (Count)
system.cpu12.icache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ageTaskId_1024::4          190                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ratioOccsTaskId::1024     0.757812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.icache.tags.tagAccesses        432898598                       # Number of tag accesses (Count)
system.cpu12.icache.tags.dataAccesses       432898598                       # Number of data accesses (Count)
system.cpu12.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.dtb.rdAccesses              61685052                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses              37262069                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                     974                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                     918                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses             216449170                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                     126                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             2                       # Number of power state transitions (Count)
system.cpu12.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::mean 243522501000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::2e+11-2.5e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::min_value 243522501000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::max_value 243522501000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON 268889124500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::CLK_GATED 243522501000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                     1024823459                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                            37.949541                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             0.026351                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.commitStats0.numInsts           27004897                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps             41797224                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi               37.949541                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                0.026351                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts           250685                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts        40131379                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts        9478745                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts       4938536                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass      1062581      2.54%      2.54% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu     26317096     62.96%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd          131      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            4      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc          131      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     65.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead      9353731     22.38%     87.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite      4813262     11.52%     99.40% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead       125014      0.30%     99.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite       125274      0.30%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total     41797224                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl      4089308                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl      3089225                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl      1000083                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl      1964060                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl      2125248                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall      1000076                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn      1000073                       # Class of control type instructions committed (Count)
system.cpu13.dcache.demandHits::cpu13.data     14292198                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.demandHits::total        14292198                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.overallHits::cpu13.data     14292198                       # number of overall hits (Count)
system.cpu13.dcache.overallHits::total       14292198                       # number of overall hits (Count)
system.cpu13.dcache.demandMisses::cpu13.data        62427                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.demandMisses::total         62427                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.overallMisses::cpu13.data        62427                       # number of overall misses (Count)
system.cpu13.dcache.overallMisses::total        62427                       # number of overall misses (Count)
system.cpu13.dcache.demandAccesses::cpu13.data     14354625                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.demandAccesses::total     14354625                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::cpu13.data     14354625                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::total     14354625                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.demandMissRate::cpu13.data     0.004349                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.demandMissRate::total     0.004349                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.overallMissRate::cpu13.data     0.004349                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.overallMissRate::total     0.004349                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.writebacks::writebacks        31289                       # number of writebacks (Count)
system.cpu13.dcache.writebacks::total           31289                       # number of writebacks (Count)
system.cpu13.dcache.replacements                61186                       # number of replacements (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::cpu13.data           13                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::total           13                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::cpu13.data           66                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::total           66                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.accesses::cpu13.data           79                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.accesses::total           79                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.missRate::cpu13.data     0.835443                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.missRate::total     0.835443                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWWriteReq.hits::cpu13.data           79                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.hits::total           79                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::cpu13.data           79                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::total           79                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.hits::cpu13.data      9447470                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.hits::total       9447470                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.misses::cpu13.data        31196                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.misses::total        31196                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.accesses::cpu13.data      9478666                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.accesses::total      9478666                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.missRate::cpu13.data     0.003291                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.missRate::total     0.003291                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.WriteReq.hits::cpu13.data      4844728                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.hits::total      4844728                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.misses::cpu13.data        31231                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.misses::total        31231                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.accesses::cpu13.data      4875959                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.accesses::total      4875959                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.missRate::cpu13.data     0.006405                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.missRate::total     0.006405                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dcache.tags.tagsInUse         135.575123                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dcache.tags.totalRefs           14354783                       # Total number of references to valid blocks. (Count)
system.cpu13.dcache.tags.sampledRefs            62455                       # Sample count of references to valid blocks. (Count)
system.cpu13.dcache.tags.avgRefs           229.842014                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dcache.tags.warmupTick      114926351500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dcache.tags.occupancies::cpu13.data   135.575123                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.dcache.tags.avgOccs::cpu13.data     0.132398                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.avgOccs::total      0.132398                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.occupanciesTaskId::1024           33                       # Occupied blocks per task id (Count)
system.cpu13.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ageTaskId_1024::4           28                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ratioOccsTaskId::1024     0.032227                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.dcache.tags.tagAccesses         28772021                       # Number of tag accesses (Count)
system.cpu13.dcache.tags.dataAccesses        28772021                       # Number of data accesses (Count)
system.cpu13.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu13.exec_context.thread_0.numCallsReturns      2000149                       # Number of times a function call or return occured (Count)
system.cpu13.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu13.exec_context.thread_0.numIdleCycles 975136633.915570                       # Number of idle cycles (Cycle)
system.cpu13.exec_context.thread_0.numBusyCycles 49686825.084430                       # Number of busy cycles (Cycle)
system.cpu13.exec_context.thread_0.notIdleFraction     0.048483                       # Percentage of non-idle cycles (Ratio)
system.cpu13.exec_context.thread_0.idleFraction     0.951517                       # Percentage of idle cycles (Ratio)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts     14417281                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpAluAccesses       250685                       # Number of float alu accesses (Count)
system.cpu13.executeStats0.numFpRegReads       125675                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites       125411                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntAluAccesses     40131379                       # Number of integer alu accesses (Count)
system.cpu13.executeStats0.numIntRegReads     47498653                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites     28772322                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs        14417281                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads     21595876                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetchStats0.numInsts            27004897                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps              41797224                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           0.026351                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches          4089308                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.003990                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.icache.demandHits::cpu13.inst     34956958                       # number of demand (read+write) hits (Count)
system.cpu13.icache.demandHits::total        34956958                       # number of demand (read+write) hits (Count)
system.cpu13.icache.overallHits::cpu13.inst     34956958                       # number of overall hits (Count)
system.cpu13.icache.overallHits::total       34956958                       # number of overall hits (Count)
system.cpu13.icache.demandMisses::cpu13.inst          235                       # number of demand (read+write) misses (Count)
system.cpu13.icache.demandMisses::total           235                       # number of demand (read+write) misses (Count)
system.cpu13.icache.overallMisses::cpu13.inst          235                       # number of overall misses (Count)
system.cpu13.icache.overallMisses::total          235                       # number of overall misses (Count)
system.cpu13.icache.demandAccesses::cpu13.inst     34957193                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.demandAccesses::total     34957193                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::cpu13.inst     34957193                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::total     34957193                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.demandMissRate::cpu13.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.demandMissRate::total     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.overallMissRate::cpu13.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.writebacks::writebacks           59                       # number of writebacks (Count)
system.cpu13.icache.writebacks::total              59                       # number of writebacks (Count)
system.cpu13.icache.replacements                   59                       # number of replacements (Count)
system.cpu13.icache.ReadReq.hits::cpu13.inst     34956958                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.hits::total      34956958                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.misses::cpu13.inst          235                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.misses::total          235                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.accesses::cpu13.inst     34957193                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.accesses::total     34957193                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.missRate::cpu13.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.icache.tags.tagsInUse         114.288000                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.icache.tags.totalRefs           34957193                       # Total number of references to valid blocks. (Count)
system.cpu13.icache.tags.sampledRefs              235                       # Sample count of references to valid blocks. (Count)
system.cpu13.icache.tags.avgRefs         148754.012766                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.icache.tags.warmupTick      114926345000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.icache.tags.occupancies::cpu13.inst   114.288000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.icache.tags.avgOccs::cpu13.inst     0.446437                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.avgOccs::total      0.446437                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.occupanciesTaskId::1024          176                       # Occupied blocks per task id (Count)
system.cpu13.icache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ageTaskId_1024::4          171                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.icache.tags.tagAccesses         69914621                       # Number of tag accesses (Count)
system.cpu13.icache.tags.dataAccesses        69914621                       # Number of data accesses (Count)
system.cpu13.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.dtb.rdAccesses               9478745                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses               4938536                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                     560                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     491                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses              34957193                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                      87                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             4                       # Number of power state transitions (Count)
system.cpu13.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::mean 186320936500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::stdev 90000248467.721466                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::1e+11-1.5e+11            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::2e+11-2.5e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::min_value 122681150500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::max_value 249960722500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON 139769752500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::CLK_GATED 372641873000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                     1024823423                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             7.805045                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             0.128122                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.commitStats0.numInsts          131302687                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps            205239807                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                7.805045                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                0.128122                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts           745311                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts       198108522                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts       48352075                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts      29876337                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass      6140825      2.99%      2.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu    120870310     58.89%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd          129      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            2      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc          129      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     61.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead     47979743     23.38%     85.26% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite     29503747     14.38%     99.64% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead       372332      0.18%     99.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite       372590      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total    205239807                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl     17595782                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl     11392465                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl      6203317                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl      4690770                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl     12905012                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall      6078318                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn      6078315                       # Class of control type instructions committed (Count)
system.cpu14.dcache.demandHits::cpu14.data     78193079                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.demandHits::total        78193079                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.overallHits::cpu14.data     78196435                       # number of overall hits (Count)
system.cpu14.dcache.overallHits::total       78196435                       # number of overall hits (Count)
system.cpu14.dcache.demandMisses::cpu14.data        40983                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.demandMisses::total         40983                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.overallMisses::cpu14.data        49341                       # number of overall misses (Count)
system.cpu14.dcache.overallMisses::total        49341                       # number of overall misses (Count)
system.cpu14.dcache.demandAccesses::cpu14.data     78234062                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.demandAccesses::total     78234062                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::cpu14.data     78245776                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::total     78245776                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.demandMissRate::cpu14.data     0.000524                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.demandMissRate::total     0.000524                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.overallMissRate::cpu14.data     0.000631                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.overallMissRate::total     0.000631                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.writebacks::writebacks        32757                       # number of writebacks (Count)
system.cpu14.dcache.writebacks::total           32757                       # number of writebacks (Count)
system.cpu14.dcache.replacements                48148                       # number of replacements (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::cpu14.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::cpu14.data           64                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::total           64                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.accesses::cpu14.data           67                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.accesses::total           67                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.missRate::cpu14.data     0.955224                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.missRate::total     0.955224                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWWriteReq.hits::cpu14.data           67                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.hits::total           67                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::cpu14.data           67                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::total           67                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.hits::cpu14.data     48332774                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.hits::total      48332774                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.misses::cpu14.data        16270                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.misses::total        16270                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.accesses::cpu14.data     48349044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.accesses::total     48349044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.missRate::cpu14.data     0.000337                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.missRate::total     0.000337                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.SoftPFReq.hits::cpu14.data         3356                       # number of SoftPFReq hits (Count)
system.cpu14.dcache.SoftPFReq.hits::total         3356                       # number of SoftPFReq hits (Count)
system.cpu14.dcache.SoftPFReq.misses::cpu14.data         8358                       # number of SoftPFReq misses (Count)
system.cpu14.dcache.SoftPFReq.misses::total         8358                       # number of SoftPFReq misses (Count)
system.cpu14.dcache.SoftPFReq.accesses::cpu14.data        11714                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu14.dcache.SoftPFReq.accesses::total        11714                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu14.dcache.SoftPFReq.missRate::cpu14.data     0.713505                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu14.dcache.SoftPFReq.missRate::total     0.713505                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu14.dcache.WriteReq.hits::cpu14.data     29860305                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.hits::total     29860305                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.misses::cpu14.data        24713                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.misses::total        24713                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.accesses::cpu14.data     29885018                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.accesses::total     29885018                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.missRate::cpu14.data     0.000827                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.missRate::total     0.000827                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dcache.tags.tagsInUse         285.730438                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dcache.tags.totalRefs           78245910                       # Total number of references to valid blocks. (Count)
system.cpu14.dcache.tags.sampledRefs            49371                       # Sample count of references to valid blocks. (Count)
system.cpu14.dcache.tags.avgRefs          1584.855685                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dcache.tags.warmupTick      114927566000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dcache.tags.occupancies::cpu14.data   285.730438                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.dcache.tags.avgOccs::cpu14.data     0.279034                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.avgOccs::total      0.279034                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.occupanciesTaskId::1024           79                       # Occupied blocks per task id (Count)
system.cpu14.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ageTaskId_1024::4           74                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ratioOccsTaskId::1024     0.077148                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.dcache.tags.tagAccesses        156541191                       # Number of tag accesses (Count)
system.cpu14.dcache.tags.dataAccesses       156541191                       # Number of data accesses (Count)
system.cpu14.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu14.exec_context.thread_0.numCallsReturns     12156633                       # Number of times a function call or return occured (Count)
system.cpu14.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu14.exec_context.thread_0.numIdleCycles 779160026.769860                       # Number of idle cycles (Cycle)
system.cpu14.exec_context.thread_0.numBusyCycles 245663396.230140                       # Number of busy cycles (Cycle)
system.cpu14.exec_context.thread_0.notIdleFraction     0.239713                       # Percentage of non-idle cycles (Ratio)
system.cpu14.exec_context.thread_0.idleFraction     0.760287                       # Percentage of idle cycles (Ratio)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts     78228412                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpAluAccesses       745311                       # Number of float alu accesses (Count)
system.cpu14.executeStats0.numFpRegReads       372981                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites       372721                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntAluAccesses    198108522                       # Number of integer alu accesses (Count)
system.cpu14.executeStats0.numIntRegReads    236199699                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites    145293373                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs        78228412                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads    107347813                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetchStats0.numInsts           131302687                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps             205239807                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           0.128122                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches         17595782                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.017170                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.icache.demandHits::cpu14.inst    171726217                       # number of demand (read+write) hits (Count)
system.cpu14.icache.demandHits::total       171726217                       # number of demand (read+write) hits (Count)
system.cpu14.icache.overallHits::cpu14.inst    171726217                       # number of overall hits (Count)
system.cpu14.icache.overallHits::total      171726217                       # number of overall hits (Count)
system.cpu14.icache.demandMisses::cpu14.inst          192                       # number of demand (read+write) misses (Count)
system.cpu14.icache.demandMisses::total           192                       # number of demand (read+write) misses (Count)
system.cpu14.icache.overallMisses::cpu14.inst          192                       # number of overall misses (Count)
system.cpu14.icache.overallMisses::total          192                       # number of overall misses (Count)
system.cpu14.icache.demandAccesses::cpu14.inst    171726409                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.demandAccesses::total    171726409                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::cpu14.inst    171726409                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::total    171726409                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.demandMissRate::cpu14.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.demandMissRate::total     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.overallMissRate::cpu14.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.writebacks::writebacks           33                       # number of writebacks (Count)
system.cpu14.icache.writebacks::total              33                       # number of writebacks (Count)
system.cpu14.icache.replacements                   33                       # number of replacements (Count)
system.cpu14.icache.ReadReq.hits::cpu14.inst    171726217                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.hits::total     171726217                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.misses::cpu14.inst          192                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.misses::total          192                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.accesses::cpu14.inst    171726409                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.accesses::total    171726409                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.missRate::cpu14.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.icache.tags.tagsInUse         110.706151                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.icache.tags.totalRefs          171726409                       # Total number of references to valid blocks. (Count)
system.cpu14.icache.tags.sampledRefs              192                       # Sample count of references to valid blocks. (Count)
system.cpu14.icache.tags.avgRefs         894408.380208                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.icache.tags.warmupTick      114927559500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.icache.tags.occupancies::cpu14.inst   110.706151                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.icache.tags.avgOccs::cpu14.inst     0.432446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.avgOccs::total      0.432446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.occupanciesTaskId::1024          159                       # Occupied blocks per task id (Count)
system.cpu14.icache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ageTaskId_1024::4          154                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ratioOccsTaskId::1024     0.621094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.icache.tags.tagAccesses        343453010                       # Number of tag accesses (Count)
system.cpu14.icache.tags.dataAccesses       343453010                       # Number of data accesses (Count)
system.cpu14.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.dtb.rdAccesses              48360825                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses              29885087                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                     266                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     210                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses             171726409                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                      94                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             2                       # Number of power state transitions (Count)
system.cpu14.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::mean 274652388500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::2.5e+11-3e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::min_value 274652388500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::max_value 274652388500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON 237759237000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::CLK_GATED 274652388500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                     1024823470                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             3.477923                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             0.287528                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.commitStats0.numInsts          294665362                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps            458624580                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                3.477923                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                0.287528                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts          1864999                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts       443101331                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts      109718014                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts      67125311                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass     13843537      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu    267937446     58.42%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd          133      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            6      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc          133      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     61.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead    108785848     23.72%     85.16% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite     66192883     14.43%     99.59% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead       932166      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite       932428      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total    458624580                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl     38912046                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl     25005991                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl     13906055                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl      9915670                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl     28996376                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall     13656043                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn     13656040                       # Class of control type instructions committed (Count)
system.cpu15.dcache.demandHits::cpu15.data    176610266                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.demandHits::total       176610266                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.overallHits::cpu15.data    176617368                       # number of overall hits (Count)
system.cpu15.dcache.overallHits::total      176617368                       # number of overall hits (Count)
system.cpu15.dcache.demandMisses::cpu15.data       174137                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.demandMisses::total        174137                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.overallMisses::cpu15.data       198275                       # number of overall misses (Count)
system.cpu15.dcache.overallMisses::total       198275                       # number of overall misses (Count)
system.cpu15.dcache.demandAccesses::cpu15.data    176784403                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.demandAccesses::total    176784403                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::cpu15.data    176815643                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::total    176815643                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.demandMissRate::cpu15.data     0.000985                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.demandMissRate::total     0.000985                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.overallMissRate::cpu15.data     0.001121                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.overallMissRate::total     0.001121                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.writebacks::writebacks       116419                       # number of writebacks (Count)
system.cpu15.dcache.writebacks::total          116419                       # number of writebacks (Count)
system.cpu15.dcache.replacements               196478                       # number of replacements (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::cpu15.data           17                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::total           17                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::cpu15.data           72                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::total           72                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.accesses::cpu15.data           89                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.accesses::total           89                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.missRate::cpu15.data     0.808989                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.missRate::total     0.808989                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWWriteReq.hits::cpu15.data           89                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.hits::total           89                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::cpu15.data           89                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::total           89                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.hits::cpu15.data    109626708                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.hits::total     109626708                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.misses::cpu15.data        77474                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.misses::total        77474                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.accesses::cpu15.data    109704182                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.accesses::total    109704182                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.missRate::cpu15.data     0.000706                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.missRate::total     0.000706                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.SoftPFReq.hits::cpu15.data         7102                       # number of SoftPFReq hits (Count)
system.cpu15.dcache.SoftPFReq.hits::total         7102                       # number of SoftPFReq hits (Count)
system.cpu15.dcache.SoftPFReq.misses::cpu15.data        24138                       # number of SoftPFReq misses (Count)
system.cpu15.dcache.SoftPFReq.misses::total        24138                       # number of SoftPFReq misses (Count)
system.cpu15.dcache.SoftPFReq.accesses::cpu15.data        31240                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu15.dcache.SoftPFReq.accesses::total        31240                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu15.dcache.SoftPFReq.missRate::cpu15.data     0.772663                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu15.dcache.SoftPFReq.missRate::total     0.772663                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu15.dcache.WriteReq.hits::cpu15.data     66983558                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.hits::total     66983558                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.misses::cpu15.data        96663                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.misses::total        96663                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.accesses::cpu15.data     67080221                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.accesses::total     67080221                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.missRate::cpu15.data     0.001441                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.missRate::total     0.001441                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dcache.tags.tagsInUse         602.181931                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dcache.tags.totalRefs          176815821                       # Total number of references to valid blocks. (Count)
system.cpu15.dcache.tags.sampledRefs           197725                       # Sample count of references to valid blocks. (Count)
system.cpu15.dcache.tags.avgRefs           894.251213                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dcache.tags.warmupTick      114928780500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dcache.tags.occupancies::cpu15.data   602.181931                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.dcache.tags.avgOccs::cpu15.data     0.588068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.avgOccs::total      0.588068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.occupanciesTaskId::1024           34                       # Occupied blocks per task id (Count)
system.cpu15.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ageTaskId_1024::4           29                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ratioOccsTaskId::1024     0.033203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.dcache.tags.tagAccesses        353829367                       # Number of tag accesses (Count)
system.cpu15.dcache.tags.dataAccesses       353829367                       # Number of data accesses (Count)
system.cpu15.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu15.exec_context.thread_0.numCallsReturns     27312083                       # Number of times a function call or return occured (Count)
system.cpu15.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu15.exec_context.thread_0.numIdleCycles 475193528.547715                       # Number of idle cycles (Cycle)
system.cpu15.exec_context.thread_0.numBusyCycles 549629941.452285                       # Number of busy cycles (Cycle)
system.cpu15.exec_context.thread_0.notIdleFraction     0.536317                       # Percentage of non-idle cycles (Ratio)
system.cpu15.exec_context.thread_0.idleFraction     0.463683                       # Percentage of idle cycles (Ratio)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts    176843325                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpAluAccesses      1864999                       # Number of float alu accesses (Count)
system.cpu15.executeStats0.numFpRegReads       932839                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites       932571                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntAluAccesses    443101331                       # Number of integer alu accesses (Count)
system.cpu15.executeStats0.numIntRegReads    530330309                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites    325285503                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs       176843325                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads    241023741                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetchStats0.numInsts           294665362                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps             458624580                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           0.287528                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches         38912046                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.037970                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.icache.demandHits::cpu15.inst    385733044                       # number of demand (read+write) hits (Count)
system.cpu15.icache.demandHits::total       385733044                       # number of demand (read+write) hits (Count)
system.cpu15.icache.overallHits::cpu15.inst    385733044                       # number of overall hits (Count)
system.cpu15.icache.overallHits::total      385733044                       # number of overall hits (Count)
system.cpu15.icache.demandMisses::cpu15.inst          278                       # number of demand (read+write) misses (Count)
system.cpu15.icache.demandMisses::total           278                       # number of demand (read+write) misses (Count)
system.cpu15.icache.overallMisses::cpu15.inst          278                       # number of overall misses (Count)
system.cpu15.icache.overallMisses::total          278                       # number of overall misses (Count)
system.cpu15.icache.demandAccesses::cpu15.inst    385733322                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.demandAccesses::total    385733322                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::cpu15.inst    385733322                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::total    385733322                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.demandMissRate::cpu15.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.demandMissRate::total     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.overallMissRate::cpu15.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.writebacks::writebacks           77                       # number of writebacks (Count)
system.cpu15.icache.writebacks::total              77                       # number of writebacks (Count)
system.cpu15.icache.replacements                   77                       # number of replacements (Count)
system.cpu15.icache.ReadReq.hits::cpu15.inst    385733044                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.hits::total     385733044                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.misses::cpu15.inst          278                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.misses::total          278                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.accesses::cpu15.inst    385733322                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.accesses::total    385733322                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.missRate::cpu15.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.icache.tags.tagsInUse         144.290465                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.icache.tags.totalRefs          385733322                       # Total number of references to valid blocks. (Count)
system.cpu15.icache.tags.sampledRefs              278                       # Sample count of references to valid blocks. (Count)
system.cpu15.icache.tags.avgRefs         1387529.935252                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.icache.tags.warmupTick      114928774000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.icache.tags.occupancies::cpu15.inst   144.290465                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.icache.tags.avgOccs::cpu15.inst     0.563635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.avgOccs::total      0.563635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.occupanciesTaskId::1024          201                       # Occupied blocks per task id (Count)
system.cpu15.icache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ageTaskId_1024::4          196                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ratioOccsTaskId::1024     0.785156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.icache.tags.tagAccesses        771466922                       # Number of tag accesses (Count)
system.cpu15.icache.tags.dataAccesses       771466922                       # Number of data accesses (Count)
system.cpu15.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.dtb.rdAccesses             109735511                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses              67142808                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    1174                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                    1082                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses             385733322                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                     125                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             2                       # Number of power state transitions (Count)
system.cpu15.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::mean 122667939500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::1e+11-1.5e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::min_value 122667939500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::max_value 122667939500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON 389743686000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::CLK_GATED 122667939500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                      1024823440                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              7.180933                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.139258                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts           142714532                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps             222485927                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 7.180933                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.139258                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts            870337                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts        214852668                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts        52798827                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts       32313870                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass      6640771      2.98%      2.98% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu    130732193     58.76%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          131      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            4      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc          131      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead     52363987     23.54%     85.28% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite     31878770     14.33%     99.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead       434840      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite       435100      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total    222485927                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl     19041165                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl     12337895                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl      6703270                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl      5073702                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl     13967463                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall      6578264                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn      6578261                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu02.data     85046525                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         85046525                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu02.data     85050227                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        85050227                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu02.data        63993                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total          63993                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu02.data        79817                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total         79817                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu02.data     85110518                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     85110518                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu02.data     85130044                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     85130044                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu02.data     0.000752                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.000752                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu02.data     0.000938                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.000938                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        48588                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            48588                       # number of writebacks (Count)
system.cpu2.dcache.replacements                 78611                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu02.data            9                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            9                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu02.data           67                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           67                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu02.data           76                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           76                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu02.data     0.881579                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.881579                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu02.data           76                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           76                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu02.data           76                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           76                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu02.data     52763981                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       52763981                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu02.data        23994                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total        23994                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu02.data     52787975                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     52787975                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu02.data     0.000455                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.000455                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.hits::cpu02.data         3702                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         3702                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu02.data        15824                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total        15824                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu02.data        19526                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total        19526                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu02.data     0.810407                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.810407                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu02.data     32282544                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total      32282544                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu02.data        39999                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        39999                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu02.data     32322543                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total     32322543                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu02.data     0.001237                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.001237                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          288.675623                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            85130196                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs             79838                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs           1066.286681                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick       114912992000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu02.data   288.675623                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu02.data     0.281910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.281910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024           33                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4           28                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.032227                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         170340230                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        170340230                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns     13156525                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 758430455.871790                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 266392984.128210                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.259940                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.740060                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts      85112697                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpAluAccesses       870337                       # Number of float alu accesses (Count)
system.cpu2.executeStats0.numFpRegReads        435501                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites       435237                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses    214852668                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads    256627124                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites    157580339                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs         85112697                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads    116622954                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts            142714532                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps              222485927                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.139258                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches          19041165                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.018580                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu02.inst    186621474                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total        186621474                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu02.inst    186621474                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total       186621474                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu02.inst          258                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            258                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu02.inst          258                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           258                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu02.inst    186621732                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total    186621732                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu02.inst    186621732                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total    186621732                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu02.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu02.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks           65                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total               65                       # number of writebacks (Count)
system.cpu2.icache.replacements                    65                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu02.inst    186621474                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total      186621474                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu02.inst          258                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          258                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu02.inst    186621732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total    186621732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu02.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          145.538596                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs           186621732                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               258                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          723340.046512                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick       114912985500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu02.inst   145.538596                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu02.inst     0.568510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.568510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          193                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          189                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.753906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses         373243722                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses        373243722                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses               52807578                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               32322621                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      504                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      447                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses              186621732                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      113                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 264302172500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::2.5e+11-3e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value 264302172500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value 264302172500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 248109453000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED 264302172500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                      1024823334                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                             20.582189                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.048586                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts            49791757                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              76360376                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                20.582189                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.048586                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts            500685                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts         73631207                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts        18354413                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts        9875970                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass      2125077      2.78%      2.78% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu     46004650     60.25%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd          131      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            4      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc          131      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     63.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead     18104399     23.71%     86.74% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite      9625696     12.61%     99.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     76360376                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl      6973675                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl      4973596                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl      2000079                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl      2723476                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl      4250199                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall      2000072                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn      2000069                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu03.data     27980680                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         27980680                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu03.data     27980680                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        27980680                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu03.data       124633                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         124633                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu03.data       124633                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        124633                       # number of overall misses (Count)
system.cpu3.dcache.demandAccesses::cpu03.data     28105313                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     28105313                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu03.data     28105313                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     28105313                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu03.data     0.004434                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.004434                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu03.data     0.004434                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.004434                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        62777                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            62777                       # number of writebacks (Count)
system.cpu3.dcache.replacements                123531                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu03.data           12                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total           12                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu03.data           24                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           24                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu03.data           36                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           36                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu03.data     0.666667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.666667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu03.data           36                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           36                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu03.data           36                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           36                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu03.data     18292095                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       18292095                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu03.data        62282                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total        62282                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.accesses::cpu03.data     18354377                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     18354377                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu03.data     0.003393                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.003393                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.WriteReq.hits::cpu03.data      9688585                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       9688585                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu03.data        62351                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        62351                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.accesses::cpu03.data      9750936                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      9750936                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu03.data     0.006394                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.006394                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          218.370630                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            28105385                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            124622                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs            225.525068                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick       114914206500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu03.data   218.370630                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu03.data     0.213253                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.213253                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024           33                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4           28                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.032227                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          56335392                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         56335392                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns      4000141                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 933586515.610947                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 91236818.389053                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.089027                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.910973                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts      28230383                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpAluAccesses       500685                       # Number of float alu accesses (Count)
system.cpu3.executeStats0.numFpRegReads        250675                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites       250411                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses     73631207                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads     88366248                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites     53323743                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs         28230383                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads     40177595                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts             49791757                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps               76360376                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.048586                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches           6973675                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.006805                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu03.inst     64793043                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total         64793043                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu03.inst     64793043                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total        64793043                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu03.inst          229                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            229                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu03.inst          229                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           229                       # number of overall misses (Count)
system.cpu3.icache.demandAccesses::cpu03.inst     64793272                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total     64793272                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu03.inst     64793272                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total     64793272                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu03.inst     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu03.inst     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks           54                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total               54                       # number of writebacks (Count)
system.cpu3.icache.replacements                    54                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu03.inst     64793043                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total       64793043                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu03.inst          229                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          229                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.accesses::cpu03.inst     64793272                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total     64793272                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu03.inst     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          111.791897                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs            64793272                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               229                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          282940.052402                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick       114914200000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu03.inst   111.791897                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu03.inst     0.436687                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.436687                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          175                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          170                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.683594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses         129586773                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses        129586773                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses               18354413                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                9875970                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     1021                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      975                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses               64793272                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       77                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 175939510000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 134064627892.446365                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::5e+10-1e+11            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::2.5e+11-3e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  81141502500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value 270737517500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 160532605500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED 351879020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                      1024823481                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              3.769165                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.265311                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.commitStats0.numInsts           271896698                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps             424089935                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 3.769165                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.265311                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts           1614981                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts        409628506                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts       100848021                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts       62189482                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass     12781520      3.01%      3.01% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu    248270646     58.54%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd          131      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            4      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc          131      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead    100040859     23.59%     85.15% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite     61382060     14.47%     99.62% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead       807162      0.19%     99.81% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite       807422      0.19%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total    424089935                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl     36031419                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl     23124896                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl     12906523                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl      9158942                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl     26872477                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall     12656518                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn     12656515                       # Class of control type instructions committed (Count)
system.cpu4.dcache.demandHits::cpu04.data    162937121                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total        162937121                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu04.data    162944207                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total       162944207                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu04.data       103954                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total         103954                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu04.data       128108                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total        128108                       # number of overall misses (Count)
system.cpu4.dcache.demandAccesses::cpu04.data    163041075                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total    163041075                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu04.data    163072315                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total    163072315                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu04.data     0.000638                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.000638                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu04.data     0.000786                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.000786                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks        80958                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total            80958                       # number of writebacks (Count)
system.cpu4.dcache.replacements                126891                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu04.data           16                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total           16                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu04.data           74                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           74                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu04.data           90                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           90                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu04.data     0.822222                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.822222                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu04.data           90                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           90                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu04.data           90                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           90                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu04.data    100794282                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total      100794282                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu04.data        39906                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total        39906                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.accesses::cpu04.data    100834188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total    100834188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu04.data     0.000396                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.000396                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.hits::cpu04.data         7086                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total         7086                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::cpu04.data        24154                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total        24154                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::cpu04.data        31240                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total        31240                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::cpu04.data     0.773175                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.773175                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.WriteReq.hits::cpu04.data     62142839                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total      62142839                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu04.data        64048                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total        64048                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.accesses::cpu04.data     62206887                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total     62206887                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu04.data     0.001030                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.001030                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse          522.050357                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs           163072495                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            128146                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs           1272.552362                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick       114915421000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu04.data   522.050357                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu04.data     0.509815                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.509815                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024           33                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4           28                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.032227                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses         326273136                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses        326273136                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns     25313033                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles 516707202.965018                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles 508116278.034983                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction     0.495809                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction     0.504191                       # Percentage of idle cycles (Ratio)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts     163037503                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpAluAccesses      1614981                       # Number of float alu accesses (Count)
system.cpu4.executeStats0.numFpRegReads        807823                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites       807559                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntAluAccesses    409628506                       # Number of integer alu accesses (Count)
system.cpu4.executeStats0.numIntRegReads    489493503                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites    300752780                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs        163037503                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads    222456191                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts            271896698                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps              424089935                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.265311                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches          36031419                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.035159                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.icache.demandHits::cpu04.inst    355922896                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total        355922896                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu04.inst    355922896                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total       355922896                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu04.inst          262                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total            262                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu04.inst          262                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total           262                       # number of overall misses (Count)
system.cpu4.icache.demandAccesses::cpu04.inst    355923158                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total    355923158                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu04.inst    355923158                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total    355923158                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu04.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu04.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks           71                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total               71                       # number of writebacks (Count)
system.cpu4.icache.replacements                    71                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu04.inst    355922896                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total      355922896                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu04.inst          262                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total          262                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.accesses::cpu04.inst    355923158                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total    355923158                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu04.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse          141.607771                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs           355923158                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs               262                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          1358485.335878                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick       114915414500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu04.inst   141.607771                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu04.inst     0.553155                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.553155                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024          191                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4          187                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.746094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses         711846578                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses        711846578                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.dtb.rdAccesses              100865518                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses               62206979                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                      685                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      604                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses              355923158                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      113                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 143438129000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1e+11-1.5e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value 143438129000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value 143438129000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 368973496500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED 143438129000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                      1024823418                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              3.934206                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.254181                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.commitStats0.numInsts           260490546                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps             406853752                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 3.934206                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.254181                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts           1489955                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts        392892964                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts        96400640                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts       59751085                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass     12281366      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu    238420401     58.60%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd          129      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            2      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc          129      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead     95655986     23.51%     85.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite     59006173     14.50%     99.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead       744654      0.18%     99.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite       744912      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total    406853752                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl     34588313                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl     22181953                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl     12406360                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl      8778776                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl     25809537                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall     12156362                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn     12156359                       # Class of control type instructions committed (Count)
system.cpu5.dcache.demandHits::cpu05.data    156081906                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total        156081906                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu05.data    156088608                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total       156088608                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu05.data        81247                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total          81247                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu05.data        97973                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total         97973                       # number of overall misses (Count)
system.cpu5.dcache.demandAccesses::cpu05.data    156163153                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total    156163153                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu05.data    156186581                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total    156186581                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu05.data     0.000520                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.000520                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu05.data     0.000627                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.000627                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks        65591                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total            65591                       # number of writebacks (Count)
system.cpu5.dcache.replacements                 96198                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu05.data            7                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            7                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu05.data           58                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           58                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu05.data           65                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           65                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu05.data     0.892308                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.892308                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu05.data           65                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           65                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu05.data           65                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           65                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu05.data     96362446                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total       96362446                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu05.data        32195                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total        32195                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.accesses::cpu05.data     96394641                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total     96394641                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu05.data     0.000334                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.000334                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.hits::cpu05.data         6702                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total         6702                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu05.data        16726                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total        16726                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu05.data        23428                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total        23428                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu05.data     0.713932                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.713932                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.WriteReq.hits::cpu05.data     59719460                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total      59719460                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu05.data        49052                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total        49052                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.accesses::cpu05.data     59768512                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total     59768512                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu05.data     0.000821                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.000821                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse          486.355556                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs           156186711                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs             98001                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs           1593.725686                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick       114916635500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu05.data   486.355556                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu05.data     0.474957                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.474957                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024           34                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4           29                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.033203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses         312471423                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses        312471423                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns     24312721                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles 537425818.577123                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles 487397599.422877                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction     0.475592                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction     0.524408                       # Percentage of idle cycles (Ratio)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts     156151725                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpAluAccesses      1489955                       # Number of float alu accesses (Count)
system.cpu5.executeStats0.numFpRegReads        745303                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites       745043                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntAluAccesses    392892964                       # Number of integer alu accesses (Count)
system.cpu5.executeStats0.numIntRegReads    469073478                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites    288470360                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs        156151725                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads    213184283                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts            260490546                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps              406853752                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.254181                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches          34588313                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.033751                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.icache.demandHits::cpu05.inst    341034276                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total        341034276                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu05.inst    341034276                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total       341034276                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu05.inst          206                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total            206                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu05.inst          206                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total           206                       # number of overall misses (Count)
system.cpu5.icache.demandAccesses::cpu05.inst    341034482                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total    341034482                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu05.inst    341034482                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total    341034482                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu05.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu05.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks           48                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total               48                       # number of writebacks (Count)
system.cpu5.icache.replacements                    48                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu05.inst    341034276                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total      341034276                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu05.inst          206                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total          206                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.accesses::cpu05.inst    341034482                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total    341034482                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu05.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse          109.695852                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs           341034482                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs               206                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          1655507.194175                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick       114916629000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu05.inst   109.695852                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu05.inst     0.428499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.428499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024          158                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4          153                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.617188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses         682069170                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses        682069170                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.dtb.rdAccesses               96418134                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses               59768579                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                      470                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      399                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses              341034482                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      105                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean 153796236500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1.5e+11-2e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value 153796236500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value 153796236500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 358615389000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED 153796236500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                      1024823473                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              6.114732                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.163539                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.commitStats0.numInsts           167599093                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps             260645312                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 6.114732                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.163539                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts           1120355                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts        251649956                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts        61976397                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts       37253047                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass      7703620      2.96%      2.96% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu    153711976     58.97%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd          133      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            6      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc          133      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     61.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead     61416553     23.56%     85.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite     36692941     14.08%     99.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead       559844      0.21%     99.79% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite       560106      0.21%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total    260645312                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl     22523669                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl     14820035                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl      7703634                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl      6430440                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl     16093229                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall      7578621                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn      7578618                       # Class of control type instructions committed (Count)
system.cpu6.dcache.demandHits::cpu06.data     99038849                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total         99038849                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu06.data     99042565                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total        99042565                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu06.data       125893                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total         125893                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu06.data       141703                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total        141703                       # number of overall misses (Count)
system.cpu6.dcache.demandAccesses::cpu06.data     99164742                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total     99164742                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu06.data     99184268                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total     99184268                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu06.data     0.001270                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.001270                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu06.data     0.001429                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.001429                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks        80072                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total            80072                       # number of writebacks (Count)
system.cpu6.dcache.replacements                140450                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu06.data           17                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total           17                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu06.data           72                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           72                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu06.data           89                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           89                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu06.data     0.808989                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.808989                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu06.data           89                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           89                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu06.data           89                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           89                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu06.data     61910767                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total       61910767                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu06.data        54765                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total        54765                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.accesses::cpu06.data     61965532                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total     61965532                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu06.data     0.000884                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.000884                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.hits::cpu06.data         3716                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total         3716                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::cpu06.data        15810                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total        15810                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::cpu06.data        19526                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total        19526                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::cpu06.data     0.809690                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.809690                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.WriteReq.hits::cpu06.data     37128082                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total      37128082                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu06.data        71128                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total        71128                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.accesses::cpu06.data     37199210                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total     37199210                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu06.data     0.001912                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.001912                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse          580.821467                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs            99184446                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            141709                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs            699.916350                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick       114917850000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu06.data   580.821467                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu06.data     0.567208                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.567208                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024           33                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4           28                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.032227                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses         198510601                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses        198510601                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns     15157239                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles 712684618.384256                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles 312138854.615744                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction     0.304578                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction     0.695422                       # Percentage of idle cycles (Ratio)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts      99229444                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpAluAccesses      1120355                       # Number of float alu accesses (Count)
system.cpu6.executeStats0.numFpRegReads        560517                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites       560249                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntAluAccesses    251649956                       # Number of integer alu accesses (Count)
system.cpu6.executeStats0.numIntRegReads    300794238                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites    184231856                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs         99229444                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads    136704387                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts            167599093                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps              260645312                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.163539                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches          22523669                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.021978                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.icache.demandHits::cpu06.inst    219155018                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total        219155018                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu06.inst    219155018                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total       219155018                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu06.inst          269                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total            269                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu06.inst          269                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total           269                       # number of overall misses (Count)
system.cpu6.icache.demandAccesses::cpu06.inst    219155287                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total    219155287                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu06.inst    219155287                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total    219155287                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu06.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu06.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks           71                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total               71                       # number of writebacks (Count)
system.cpu6.icache.replacements                    71                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu06.inst    219155018                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total      219155018                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu06.inst          269                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total          269                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.accesses::cpu06.inst    219155287                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total    219155287                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu06.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse          144.552168                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs           219155287                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs               269                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          814703.669145                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick       114917843500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu06.inst   144.552168                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu06.inst     0.564657                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.564657                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024          198                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4          194                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.773438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses         438310843                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses        438310843                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.dtb.rdAccesses               61985147                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses               37261797                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                      976                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      924                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses              219155287                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      126                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 120712194250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 2773927930.246669                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1e+11-1.5e+11            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value 118750731000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value 122673657500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 270987237000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED 241424388500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                      1024823485                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              7.076806                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.141307                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.commitStats0.numInsts           144814405                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps             226084988                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 7.076806                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.141307                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts            870337                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts        218152266                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts        53100195                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts       32314855                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass      6641012      2.94%      2.94% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu    134028660     59.28%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd          131      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            4      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc          131      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead     52665355     23.29%     85.51% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite     31879755     14.10%     99.62% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead       434840      0.19%     99.81% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite       435100      0.19%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total    226084988                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl     19640335                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl     12936823                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl      6703512                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl      5672347                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl     13967988                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall      6578506                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn      6578503                       # Class of control type instructions committed (Count)
system.cpu7.dcache.demandHits::cpu07.data     85348809                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total         85348809                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu07.data     85352522                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total        85352522                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu07.data        64033                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total          64033                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu07.data        79846                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total         79846                       # number of overall misses (Count)
system.cpu7.dcache.demandAccesses::cpu07.data     85412842                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total     85412842                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu07.data     85432368                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total     85432368                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu07.data     0.000750                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.000750                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu07.data     0.000935                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.000935                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks        48178                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total            48178                       # number of writebacks (Count)
system.cpu7.dcache.replacements                 78611                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu07.data           13                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total           13                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu07.data           78                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           78                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu07.data           91                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           91                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu07.data     0.857143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.857143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu07.data           91                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           91                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu07.data           91                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           91                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu07.data     53065344                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total       53065344                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu07.data        23985                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total        23985                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.accesses::cpu07.data     53089329                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total     53089329                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu07.data     0.000452                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.000452                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.hits::cpu07.data         3713                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.hits::total         3713                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.misses::cpu07.data        15813                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.misses::total        15813                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.accesses::cpu07.data        19526                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.accesses::total        19526                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.missRate::cpu07.data     0.809843                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.missRate::total     0.809843                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.WriteReq.hits::cpu07.data     32283465                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total      32283465                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu07.data        40048                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total        40048                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.accesses::cpu07.data     32323513                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total     32323513                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu07.data     0.001239                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.001239                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse          522.310218                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs            85432550                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs             79877                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs           1069.551310                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick       114919064500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu07.data   522.310218                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu07.data     0.510069                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.510069                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024           33                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4           28                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.032227                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses         170944977                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses        170944977                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns     13157009                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles 754231386.215692                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles 270592098.784308                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction     0.264038                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction     0.735962                       # Percentage of idle cycles (Ratio)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts      85415050                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpAluAccesses       870337                       # Number of float alu accesses (Count)
system.cpu7.executeStats0.numFpRegReads        435501                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites       435237                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntAluAccesses    218152266                       # Number of integer alu accesses (Count)
system.cpu7.executeStats0.numIntRegReads    259928425                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites    159681002                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs         85415050                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads    118123437                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts            144814405                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps              226084988                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.141307                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches          19640335                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.019165                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.icache.demandHits::cpu07.inst    189321428                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total        189321428                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu07.inst    189321428                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total       189321428                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu07.inst          261                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total            261                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu07.inst          261                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total           261                       # number of overall misses (Count)
system.cpu7.icache.demandAccesses::cpu07.inst    189321689                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total    189321689                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu07.inst    189321689                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total    189321689                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu07.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu07.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks           68                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total               68                       # number of writebacks (Count)
system.cpu7.icache.replacements                    68                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu07.inst    189321428                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total      189321428                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu07.inst          261                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total          261                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.accesses::cpu07.inst    189321689                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total    189321689                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu07.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse          143.455684                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs           189321689                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs               261                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          725370.455939                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick       114919058000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu07.inst   143.455684                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu07.inst     0.560374                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.560374                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024          193                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::4          189                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.753906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses         378643639                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses        378643639                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.dtb.rdAccesses               53108946                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses               32323606                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                      497                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      443                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses              189321689                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      101                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean 131098274500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 17462069843.652809                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1e+11-1.5e+11            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value 118750726500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value 143445822500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 250215076500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED 262196549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                      1024823484                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              7.077026                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.141302                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.commitStats0.numInsts           144809911                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps             226078413                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 7.077026                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.141302                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts            870337                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts        218145988                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts        53098672                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts       32314093                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass      6640822      2.94%      2.94% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu    134024560     59.28%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd          131      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            4      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc          131      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     62.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead     52663832     23.29%     85.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite     31878993     14.10%     99.62% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead       434840      0.19%     99.81% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite       435100      0.19%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total    226078413                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl     19639793                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl     12936471                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl      6703322                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl      5672085                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl     13967708                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall      6578316                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn      6578313                       # Class of control type instructions committed (Count)
system.cpu8.dcache.demandHits::cpu08.data     85346514                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total         85346514                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu08.data     85350226                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total        85350226                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu08.data        64045                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total          64045                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu08.data        79859                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total         79859                       # number of overall misses (Count)
system.cpu8.dcache.demandAccesses::cpu08.data     85410559                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total     85410559                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu08.data     85430085                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total     85430085                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu08.data     0.000750                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.000750                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu08.data     0.000935                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.000935                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks        48373                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total            48373                       # number of writebacks (Count)
system.cpu8.dcache.replacements                 78607                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::cpu08.data           11                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::total           11                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu08.data           79                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total           79                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu08.data           90                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total           90                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu08.data     0.877778                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total     0.877778                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu08.data           90                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total           90                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu08.data           90                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total           90                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu08.data     53063785                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total       53063785                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu08.data        24022                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total        24022                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.accesses::cpu08.data     53087807                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total     53087807                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu08.data     0.000452                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.000452                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.hits::cpu08.data         3712                       # number of SoftPFReq hits (Count)
system.cpu8.dcache.SoftPFReq.hits::total         3712                       # number of SoftPFReq hits (Count)
system.cpu8.dcache.SoftPFReq.misses::cpu08.data        15814                       # number of SoftPFReq misses (Count)
system.cpu8.dcache.SoftPFReq.misses::total        15814                       # number of SoftPFReq misses (Count)
system.cpu8.dcache.SoftPFReq.accesses::cpu08.data        19526                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu8.dcache.SoftPFReq.accesses::total        19526                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu8.dcache.SoftPFReq.missRate::cpu08.data     0.809894                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.missRate::total     0.809894                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.WriteReq.hits::cpu08.data     32282729                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total      32282729                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu08.data        40023                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total        40023                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.accesses::cpu08.data     32322752                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total     32322752                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu08.data     0.001238                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.001238                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse          522.282480                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs            85430265                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs             79888                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs           1069.375438                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick       114920279000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu08.data   522.282480                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu08.data     0.510041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.510041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4           35                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.039062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses         170940418                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses        170940418                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu8.exec_context.thread_0.numCallsReturns     13156629                       # Number of times a function call or return occured (Count)
system.cpu8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu8.exec_context.thread_0.numIdleCycles 754239350.481540                       # Number of idle cycles (Cycle)
system.cpu8.exec_context.thread_0.numBusyCycles 270584133.518459                       # Number of busy cycles (Cycle)
system.cpu8.exec_context.thread_0.notIdleFraction     0.264030                       # Percentage of non-idle cycles (Ratio)
system.cpu8.exec_context.thread_0.idleFraction     0.735970                       # Percentage of idle cycles (Ratio)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts      85412765                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpAluAccesses       870337                       # Number of float alu accesses (Count)
system.cpu8.executeStats0.numFpRegReads        435501                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites       435237                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntAluAccesses    218145988                       # Number of integer alu accesses (Count)
system.cpu8.executeStats0.numIntRegReads    259920505                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites    159676383                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs         85412765                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads    118120258                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts            144809911                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps              226078413                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.141302                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches          19639793                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.019164                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.icache.demandHits::cpu08.inst    189315537                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total        189315537                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu08.inst    189315537                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total       189315537                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu08.inst          267                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total            267                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu08.inst          267                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total           267                       # number of overall misses (Count)
system.cpu8.icache.demandAccesses::cpu08.inst    189315804                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total    189315804                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu08.inst    189315804                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total    189315804                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu08.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu08.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.writebacks::writebacks           73                       # number of writebacks (Count)
system.cpu8.icache.writebacks::total               73                       # number of writebacks (Count)
system.cpu8.icache.replacements                    73                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu08.inst    189315537                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total      189315537                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu08.inst          267                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total          267                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.accesses::cpu08.inst    189315804                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total    189315804                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu08.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse          143.739639                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs           189315804                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs               267                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs          709047.955056                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick       114920272500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu08.inst   143.739639                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu08.inst     0.561483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.561483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024          194                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ageTaskId_1024::4          190                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.757812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses         378631875                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses        378631875                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.dtb.rdAccesses               53107423                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses               32322844                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                      513                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      443                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses              189315804                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                      106                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean 131099658500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::stdev 17467877311.646709                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1e+11-1.5e+11            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value 118748004000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value 143451313000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON 250212308500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED 262199317000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                      1024823499                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              3.934287                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              0.254176                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.commitStats0.numInsts           260485180                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps             406845126                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 3.934287                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 0.254176                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts           1489955                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts        392884852                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts        96399107                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts       59750888                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass     12281310      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu    238413561     58.60%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd          129      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            2      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc          129      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     61.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead     95654453     23.51%     85.13% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite     59005976     14.50%     99.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead       744654      0.18%     99.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite       744912      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total    406845126                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl     34586975                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl     22180671                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl     12406304                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl      8777504                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl     25809471                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall     12156306                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn     12156303                       # Class of control type instructions committed (Count)
system.cpu9.dcache.demandHits::cpu09.data    156079955                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.demandHits::total        156079955                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.overallHits::cpu09.data    156086660                       # number of overall hits (Count)
system.cpu9.dcache.overallHits::total       156086660                       # number of overall hits (Count)
system.cpu9.dcache.demandMisses::cpu09.data        81410                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.demandMisses::total          81410                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.overallMisses::cpu09.data        98133                       # number of overall misses (Count)
system.cpu9.dcache.overallMisses::total         98133                       # number of overall misses (Count)
system.cpu9.dcache.demandAccesses::cpu09.data    156161365                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.demandAccesses::total    156161365                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::cpu09.data    156184793                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::total    156184793                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.demandMissRate::cpu09.data     0.000521                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.demandMissRate::total     0.000521                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.overallMissRate::cpu09.data     0.000628                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.overallMissRate::total     0.000628                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.writebacks::writebacks        65508                       # number of writebacks (Count)
system.cpu9.dcache.writebacks::total            65508                       # number of writebacks (Count)
system.cpu9.dcache.replacements                 96300                       # number of replacements (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::cpu09.data            7                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::total            7                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::cpu09.data           85                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::total           85                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.accesses::cpu09.data           92                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.accesses::total           92                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.missRate::cpu09.data     0.923913                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.missRate::total     0.923913                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWWriteReq.hits::cpu09.data           92                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.hits::total           92                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::cpu09.data           92                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::total           92                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.hits::cpu09.data     96360804                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.hits::total       96360804                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.misses::cpu09.data        32275                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.misses::total        32275                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.accesses::cpu09.data     96393079                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.accesses::total     96393079                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.missRate::cpu09.data     0.000335                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.missRate::total     0.000335                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.SoftPFReq.hits::cpu09.data         6705                       # number of SoftPFReq hits (Count)
system.cpu9.dcache.SoftPFReq.hits::total         6705                       # number of SoftPFReq hits (Count)
system.cpu9.dcache.SoftPFReq.misses::cpu09.data        16723                       # number of SoftPFReq misses (Count)
system.cpu9.dcache.SoftPFReq.misses::total        16723                       # number of SoftPFReq misses (Count)
system.cpu9.dcache.SoftPFReq.accesses::cpu09.data        23428                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu9.dcache.SoftPFReq.accesses::total        23428                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu9.dcache.SoftPFReq.missRate::cpu09.data     0.713804                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu9.dcache.SoftPFReq.missRate::total     0.713804                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu9.dcache.WriteReq.hits::cpu09.data     59719151                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.hits::total      59719151                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.misses::cpu09.data        49135                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.misses::total        49135                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.accesses::cpu09.data     59768286                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.accesses::total     59768286                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.missRate::cpu09.data     0.000822                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.missRate::total     0.000822                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dcache.tags.tagsInUse          486.929443                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dcache.tags.totalRefs           156184977                       # Total number of references to valid blocks. (Count)
system.cpu9.dcache.tags.sampledRefs             98188                       # Sample count of references to valid blocks. (Count)
system.cpu9.dcache.tags.avgRefs           1590.672760                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dcache.tags.warmupTick       114921493500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dcache.tags.occupancies::cpu09.data   486.929443                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.dcache.tags.avgOccs::cpu09.data     0.475517                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.avgOccs::total       0.475517                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.occupanciesTaskId::1024           34                       # Occupied blocks per task id (Count)
system.cpu9.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ageTaskId_1024::4           29                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ratioOccsTaskId::1024     0.033203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.dcache.tags.tagAccesses         312468142                       # Number of tag accesses (Count)
system.cpu9.dcache.tags.dataAccesses        312468142                       # Number of data accesses (Count)
system.cpu9.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu9.exec_context.thread_0.numCallsReturns     24312609                       # Number of times a function call or return occured (Count)
system.cpu9.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu9.exec_context.thread_0.numIdleCycles 537439188.057413                       # Number of idle cycles (Cycle)
system.cpu9.exec_context.thread_0.numBusyCycles 487384310.942587                       # Number of busy cycles (Cycle)
system.cpu9.exec_context.thread_0.notIdleFraction     0.475579                       # Percentage of non-idle cycles (Ratio)
system.cpu9.exec_context.thread_0.idleFraction     0.524421                       # Percentage of idle cycles (Ratio)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts     156149995                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpAluAccesses      1489955                       # Number of float alu accesses (Count)
system.cpu9.executeStats0.numFpRegReads        745303                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites       745043                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntAluAccesses    392884852                       # Number of integer alu accesses (Count)
system.cpu9.executeStats0.numIntRegReads    469064666                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites    288465082                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs        156149995                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads    213180015                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetchStats0.numInsts            260485180                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps              406845126                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            0.254176                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches          34586975                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.033749                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.icache.demandHits::cpu09.inst    341024290                       # number of demand (read+write) hits (Count)
system.cpu9.icache.demandHits::total        341024290                       # number of demand (read+write) hits (Count)
system.cpu9.icache.overallHits::cpu09.inst    341024290                       # number of overall hits (Count)
system.cpu9.icache.overallHits::total       341024290                       # number of overall hits (Count)
system.cpu9.icache.demandMisses::cpu09.inst          206                       # number of demand (read+write) misses (Count)
system.cpu9.icache.demandMisses::total            206                       # number of demand (read+write) misses (Count)
system.cpu9.icache.overallMisses::cpu09.inst          206                       # number of overall misses (Count)
system.cpu9.icache.overallMisses::total           206                       # number of overall misses (Count)
system.cpu9.icache.demandAccesses::cpu09.inst    341024496                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.demandAccesses::total    341024496                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::cpu09.inst    341024496                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::total    341024496                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.demandMissRate::cpu09.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.demandMissRate::total     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.overallMissRate::cpu09.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.writebacks::writebacks           48                       # number of writebacks (Count)
system.cpu9.icache.writebacks::total               48                       # number of writebacks (Count)
system.cpu9.icache.replacements                    48                       # number of replacements (Count)
system.cpu9.icache.ReadReq.hits::cpu09.inst    341024290                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.hits::total      341024290                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.misses::cpu09.inst          206                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.misses::total          206                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.accesses::cpu09.inst    341024496                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.accesses::total    341024496                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.missRate::cpu09.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.icache.tags.tagsInUse          109.695371                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.icache.tags.totalRefs           341024496                       # Total number of references to valid blocks. (Count)
system.cpu9.icache.tags.sampledRefs               206                       # Sample count of references to valid blocks. (Count)
system.cpu9.icache.tags.avgRefs          1655458.718447                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.icache.tags.warmupTick       114921487000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.icache.tags.occupancies::cpu09.inst   109.695371                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.icache.tags.avgOccs::cpu09.inst     0.428498                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.avgOccs::total       0.428498                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.occupanciesTaskId::1024          158                       # Occupied blocks per task id (Count)
system.cpu9.icache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ageTaskId_1024::4          153                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ratioOccsTaskId::1024     0.617188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.icache.tags.tagAccesses         682049198                       # Number of tag accesses (Count)
system.cpu9.icache.tags.dataAccesses        682049198                       # Number of data accesses (Count)
system.cpu9.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.dtb.rdAccesses               96416599                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses               59768380                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                      479                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      391                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses              341024496                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                      102                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu9.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::mean 153798042000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::1.5e+11-2e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::min_value 153798042000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::max_value 153798042000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON 358613583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::CLK_GATED 153798042000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu00.inst                  462                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu00.data                  424                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu01.inst                   76                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu01.data                 4129                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu02.inst                  233                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu02.data                 3040                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu03.inst                  142                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu03.data                 1169                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu04.inst                  236                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu04.data                 5682                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu05.inst                   95                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu05.data                 6587                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu06.inst                  268                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu06.data                 3708                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu07.inst                  258                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu07.data                 2408                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu08.inst                  236                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu08.data                 2513                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu09.inst                  193                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu09.data                 6060                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu10.inst                  131                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu10.data                 5890                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu11.inst                  222                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu11.data                 1690                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu12.inst                  235                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu12.data                 5168                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu13.inst                  157                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu13.data                  670                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu14.inst                  184                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu14.data                 2953                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu15.inst                  240                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu15.data                15079                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     70538                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu00.inst                 462                       # number of overall hits (Count)
system.l2.overallHits::cpu00.data                 424                       # number of overall hits (Count)
system.l2.overallHits::cpu01.inst                  76                       # number of overall hits (Count)
system.l2.overallHits::cpu01.data                4129                       # number of overall hits (Count)
system.l2.overallHits::cpu02.inst                 233                       # number of overall hits (Count)
system.l2.overallHits::cpu02.data                3040                       # number of overall hits (Count)
system.l2.overallHits::cpu03.inst                 142                       # number of overall hits (Count)
system.l2.overallHits::cpu03.data                1169                       # number of overall hits (Count)
system.l2.overallHits::cpu04.inst                 236                       # number of overall hits (Count)
system.l2.overallHits::cpu04.data                5682                       # number of overall hits (Count)
system.l2.overallHits::cpu05.inst                  95                       # number of overall hits (Count)
system.l2.overallHits::cpu05.data                6587                       # number of overall hits (Count)
system.l2.overallHits::cpu06.inst                 268                       # number of overall hits (Count)
system.l2.overallHits::cpu06.data                3708                       # number of overall hits (Count)
system.l2.overallHits::cpu07.inst                 258                       # number of overall hits (Count)
system.l2.overallHits::cpu07.data                2408                       # number of overall hits (Count)
system.l2.overallHits::cpu08.inst                 236                       # number of overall hits (Count)
system.l2.overallHits::cpu08.data                2513                       # number of overall hits (Count)
system.l2.overallHits::cpu09.inst                 193                       # number of overall hits (Count)
system.l2.overallHits::cpu09.data                6060                       # number of overall hits (Count)
system.l2.overallHits::cpu10.inst                 131                       # number of overall hits (Count)
system.l2.overallHits::cpu10.data                5890                       # number of overall hits (Count)
system.l2.overallHits::cpu11.inst                 222                       # number of overall hits (Count)
system.l2.overallHits::cpu11.data                1690                       # number of overall hits (Count)
system.l2.overallHits::cpu12.inst                 235                       # number of overall hits (Count)
system.l2.overallHits::cpu12.data                5168                       # number of overall hits (Count)
system.l2.overallHits::cpu13.inst                 157                       # number of overall hits (Count)
system.l2.overallHits::cpu13.data                 670                       # number of overall hits (Count)
system.l2.overallHits::cpu14.inst                 184                       # number of overall hits (Count)
system.l2.overallHits::cpu14.data                2953                       # number of overall hits (Count)
system.l2.overallHits::cpu15.inst                 240                       # number of overall hits (Count)
system.l2.overallHits::cpu15.data               15079                       # number of overall hits (Count)
system.l2.overallHits::total                    70538                       # number of overall hits (Count)
system.l2.demandMisses::cpu00.inst               1691                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu00.data             217539                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu01.inst                215                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu01.data             244072                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu02.inst                 25                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu02.data              76025                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu03.inst                 87                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu03.data             121437                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu04.inst                 26                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu04.data             122076                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu05.inst                111                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu05.data              91086                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu06.inst                  1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu06.data             135705                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu07.inst                  3                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu07.data              76200                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu08.inst                 31                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu08.data              76036                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu09.inst                 13                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu09.data              91708                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu10.inst                 75                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu10.data              91727                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu11.inst                 11                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu11.data             121101                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu12.inst                 23                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu12.data             134977                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu13.inst                 78                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu13.data              59603                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu14.inst                  8                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu14.data              46105                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu15.inst                 38                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu15.data             178332                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1886165                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu00.inst              1691                       # number of overall misses (Count)
system.l2.overallMisses::cpu00.data            217539                       # number of overall misses (Count)
system.l2.overallMisses::cpu01.inst               215                       # number of overall misses (Count)
system.l2.overallMisses::cpu01.data            244072                       # number of overall misses (Count)
system.l2.overallMisses::cpu02.inst                25                       # number of overall misses (Count)
system.l2.overallMisses::cpu02.data             76025                       # number of overall misses (Count)
system.l2.overallMisses::cpu03.inst                87                       # number of overall misses (Count)
system.l2.overallMisses::cpu03.data            121437                       # number of overall misses (Count)
system.l2.overallMisses::cpu04.inst                26                       # number of overall misses (Count)
system.l2.overallMisses::cpu04.data            122076                       # number of overall misses (Count)
system.l2.overallMisses::cpu05.inst               111                       # number of overall misses (Count)
system.l2.overallMisses::cpu05.data             91086                       # number of overall misses (Count)
system.l2.overallMisses::cpu06.inst                 1                       # number of overall misses (Count)
system.l2.overallMisses::cpu06.data            135705                       # number of overall misses (Count)
system.l2.overallMisses::cpu07.inst                 3                       # number of overall misses (Count)
system.l2.overallMisses::cpu07.data             76200                       # number of overall misses (Count)
system.l2.overallMisses::cpu08.inst                31                       # number of overall misses (Count)
system.l2.overallMisses::cpu08.data             76036                       # number of overall misses (Count)
system.l2.overallMisses::cpu09.inst                13                       # number of overall misses (Count)
system.l2.overallMisses::cpu09.data             91708                       # number of overall misses (Count)
system.l2.overallMisses::cpu10.inst                75                       # number of overall misses (Count)
system.l2.overallMisses::cpu10.data             91727                       # number of overall misses (Count)
system.l2.overallMisses::cpu11.inst                11                       # number of overall misses (Count)
system.l2.overallMisses::cpu11.data            121101                       # number of overall misses (Count)
system.l2.overallMisses::cpu12.inst                23                       # number of overall misses (Count)
system.l2.overallMisses::cpu12.data            134977                       # number of overall misses (Count)
system.l2.overallMisses::cpu13.inst                78                       # number of overall misses (Count)
system.l2.overallMisses::cpu13.data             59603                       # number of overall misses (Count)
system.l2.overallMisses::cpu14.inst                 8                       # number of overall misses (Count)
system.l2.overallMisses::cpu14.data             46105                       # number of overall misses (Count)
system.l2.overallMisses::cpu15.inst                38                       # number of overall misses (Count)
system.l2.overallMisses::cpu15.data            178332                       # number of overall misses (Count)
system.l2.overallMisses::total                1886165                       # number of overall misses (Count)
system.l2.demandAccesses::cpu00.inst             2153                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu00.data           217963                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu01.inst              291                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu01.data           248201                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu02.inst              258                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu02.data            79065                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu03.inst              229                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu03.data           122606                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu04.inst              262                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu04.data           127758                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu05.inst              206                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu05.data            97673                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu06.inst              269                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu06.data           139413                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu07.inst              261                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu07.data            78608                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu08.inst              267                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu08.data            78549                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu09.inst              206                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu09.data            97768                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu10.inst              206                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu10.data            97617                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu11.inst              233                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu11.data           122791                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu12.inst              258                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu12.data           140145                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu13.inst              235                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu13.data            60273                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu14.inst              192                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu14.data            49058                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu15.inst              278                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu15.data           193411                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1956703                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu00.inst            2153                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu00.data          217963                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu01.inst             291                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu01.data          248201                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu02.inst             258                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu02.data           79065                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu03.inst             229                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu03.data          122606                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu04.inst             262                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu04.data          127758                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu05.inst             206                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu05.data           97673                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu06.inst             269                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu06.data          139413                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu07.inst             261                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu07.data           78608                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu08.inst             267                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu08.data           78549                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu09.inst             206                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu09.data           97768                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu10.inst             206                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu10.data           97617                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu11.inst             233                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu11.data          122791                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu12.inst             258                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu12.data          140145                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu13.inst             235                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu13.data           60273                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu14.inst             192                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu14.data           49058                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu15.inst             278                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu15.data          193411                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1956703                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu00.inst         0.785416                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu00.data         0.998055                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu01.inst         0.738832                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu01.data         0.983364                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu02.inst         0.096899                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu02.data         0.961551                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu03.inst         0.379913                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu03.data         0.990465                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu04.inst         0.099237                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu04.data         0.955525                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu05.inst         0.538835                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu05.data         0.932561                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu06.inst         0.003717                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu06.data         0.973403                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu07.inst         0.011494                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu07.data         0.969367                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu08.inst         0.116105                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu08.data         0.968007                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu09.inst         0.063107                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu09.data         0.938017                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu10.inst         0.364078                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu10.data         0.939662                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu11.inst         0.047210                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu11.data         0.986237                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu12.inst         0.089147                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu12.data         0.963124                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu13.inst         0.331915                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu13.data         0.988884                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu14.inst         0.041667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu14.data         0.939806                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu15.inst         0.136691                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu15.data         0.922036                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.963951                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu00.inst        0.785416                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu00.data        0.998055                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu01.inst        0.738832                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu01.data        0.983364                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu02.inst        0.096899                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu02.data        0.961551                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu03.inst        0.379913                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu03.data        0.990465                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu04.inst        0.099237                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu04.data        0.955525                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu05.inst        0.538835                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu05.data        0.932561                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu06.inst        0.003717                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu06.data        0.973403                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu07.inst        0.011494                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu07.data        0.969367                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu08.inst        0.116105                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu08.data        0.968007                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu09.inst        0.063107                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu09.data        0.938017                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu10.inst        0.364078                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu10.data        0.939662                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu11.inst        0.047210                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu11.data        0.986237                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu12.inst        0.089147                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu12.data        0.963124                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu13.inst        0.331915                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu13.data        0.988884                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu14.inst        0.041667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu14.data        0.939806                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu15.inst        0.136691                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu15.data        0.922036                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.963951                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1166653                       # number of writebacks (Count)
system.l2.writebacks::total                   1166653                       # number of writebacks (Count)
system.l2.replacements                        2599018                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu00.inst           462                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu01.inst            76                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu02.inst           233                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu03.inst           142                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu04.inst           236                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu05.inst            95                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu06.inst           268                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu07.inst           258                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu08.inst           236                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu09.inst           193                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu10.inst           131                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu11.inst           222                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu12.inst           235                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu13.inst           157                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu14.inst           184                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu15.inst           240                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               3368                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu00.inst         1691                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu01.inst          215                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu02.inst           25                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu03.inst           87                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu04.inst           26                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu05.inst          111                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu06.inst            1                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu07.inst            3                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu08.inst           31                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu09.inst           13                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu10.inst           75                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu11.inst           11                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu12.inst           23                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu13.inst           78                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu14.inst            8                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu15.inst           38                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2436                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu00.inst         2153                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu01.inst          291                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu02.inst          258                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu03.inst          229                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu04.inst          262                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu05.inst          206                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu06.inst          269                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu07.inst          261                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu08.inst          267                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu09.inst          206                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu10.inst          206                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu11.inst          233                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu12.inst          258                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu13.inst          235                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu14.inst          192                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu15.inst          278                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           5804                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu00.inst     0.785416                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu01.inst     0.738832                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu02.inst     0.096899                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu03.inst     0.379913                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu04.inst     0.099237                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu05.inst     0.538835                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu06.inst     0.003717                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu07.inst     0.011494                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu08.inst     0.116105                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu09.inst     0.063107                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu10.inst     0.364078                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu11.inst     0.047210                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu12.inst     0.089147                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu13.inst     0.331915                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu14.inst     0.041667                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu15.inst     0.136691                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.419711                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu00.data               10                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu01.data             1905                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu02.data             1237                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu03.data              477                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu04.data             2396                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu05.data             3108                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu06.data             1620                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu07.data              927                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu08.data              929                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu09.data             2850                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu10.data             2708                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu11.data             1061                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu12.data             1946                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu13.data              223                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu14.data             1299                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu15.data             5291                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 27987                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu00.data         203062                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu01.data         122228                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu02.data          38658                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu03.data          60878                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu04.data          61625                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu05.data          45924                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu06.data          68486                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu07.data          38608                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu08.data          38583                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu09.data          46262                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu10.data          46333                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu11.data          60384                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu12.data          68647                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu13.data          30020                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu14.data          23396                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu15.data          90278                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1043372                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu00.data       203072                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu01.data       124133                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu02.data        39895                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu03.data        61355                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu04.data        64021                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu05.data        49032                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu06.data        70106                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu07.data        39535                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu08.data        39512                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu09.data        49112                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu10.data        49041                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu11.data        61445                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu12.data        70593                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu13.data        30243                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu14.data        24695                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu15.data        95569                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1071359                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu00.data     0.999951                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu01.data     0.984654                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu02.data     0.968994                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu03.data     0.992226                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu04.data     0.962575                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu05.data     0.936613                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu06.data     0.976892                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu07.data     0.976552                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu08.data     0.976488                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu09.data     0.941969                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu10.data     0.944781                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu11.data     0.982733                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu12.data     0.972434                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu13.data     0.992626                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu14.data     0.947398                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu15.data     0.944637                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.973877                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu00.data          414                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu01.data         2224                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu02.data         1803                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu03.data          692                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu04.data         3286                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu05.data         3479                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu06.data         2088                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu07.data         1481                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu08.data         1584                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu09.data         3210                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu10.data         3182                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu11.data          629                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu12.data         3222                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu13.data          447                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu14.data         1654                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu15.data         9788                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             39183                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu00.data        14477                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu01.data       121844                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu02.data        37367                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu03.data        60559                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu04.data        60451                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu05.data        45162                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu06.data        67219                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu07.data        37592                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu08.data        37453                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu09.data        45446                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu10.data        45394                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu11.data        60717                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu12.data        66330                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu13.data        29583                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu14.data        22709                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu15.data        88054                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          840357                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu00.data        14891                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu01.data       124068                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu02.data        39170                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu03.data        61251                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu04.data        63737                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu05.data        48641                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu06.data        69307                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu07.data        39073                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu08.data        39037                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu09.data        48656                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu10.data        48576                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu11.data        61346                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu12.data        69552                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu13.data        30030                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu14.data        24363                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu15.data        97842                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        879540                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu00.data     0.972198                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu01.data     0.982074                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu02.data     0.953970                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu03.data     0.988702                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu04.data     0.948444                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu05.data     0.928476                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu06.data     0.969873                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu07.data     0.962097                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu08.data     0.959423                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu09.data     0.934027                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu10.data     0.934494                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu11.data     0.989747                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu12.data     0.953675                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu13.data     0.985115                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu14.data     0.932110                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu15.data     0.899961                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.955451                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu00.data              14                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu01.data               5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu02.data               3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu03.data               3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu05.data               3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu06.data               3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu07.data               1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu08.data               3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu09.data               1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu10.data               1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu11.data               1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu12.data               5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu13.data               2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu14.data               1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu15.data               1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   47                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu00.data             2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu01.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu02.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu04.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu05.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu06.data             3                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu07.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu11.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu14.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu15.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 13                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu00.data           16                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu01.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu02.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu03.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu04.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu05.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu06.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu07.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu08.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu09.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu10.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu12.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu13.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu14.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu15.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               60                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu00.data     0.125000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu01.data     0.166667                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu02.data     0.250000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu04.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu05.data     0.250000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu06.data     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu07.data     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu11.data     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu14.data     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu15.data     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.216667                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         1798                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1798                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1798                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1798                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1219609                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1219609                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1219609                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1219609                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4094.696818                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      3459425                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2603114                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.328956                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     785.169987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu00.inst       2.042420                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu00.data     940.833683                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu01.inst       1.010223                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu01.data     640.878206                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu02.inst       0.078013                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu02.data      82.746725                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu03.inst       0.333568                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu03.data     162.216173                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu04.inst       0.038796                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu04.data     189.047206                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu05.inst       0.321868                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu05.data     144.596122                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu06.inst       0.003401                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu06.data     105.669348                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu07.inst       0.005047                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu07.data      55.239567                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu08.inst       0.037807                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu08.data      65.340099                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu09.inst       0.007564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu09.data     120.638123                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu10.inst       0.014809                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu10.data     133.345048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu11.inst       0.059376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu11.data     156.884162                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu12.inst       0.205409                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu12.data     208.691978                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu13.inst       0.101710                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu13.data      41.779158                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu14.inst       0.001645                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu14.data      57.001097                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu15.inst       0.043224                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu15.data     200.315256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.191692                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu00.inst           0.000499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu00.data           0.229696                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu01.inst           0.000247                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu01.data           0.156464                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu02.inst           0.000019                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu02.data           0.020202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu03.inst           0.000081                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu03.data           0.039604                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu04.inst           0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu04.data           0.046154                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu05.inst           0.000079                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu05.data           0.035302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu06.inst           0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu06.data           0.025798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu07.inst           0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu07.data           0.013486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu08.inst           0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu08.data           0.015952                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu09.inst           0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu09.data           0.029453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu10.inst           0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu10.data           0.032555                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu11.inst           0.000014                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu11.data           0.038302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu12.inst           0.000050                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu12.data           0.050950                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu13.inst           0.000025                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu13.data           0.010200                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu14.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu14.data           0.013916                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu15.inst           0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu15.data           0.048905                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999682                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  902                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3194                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   33682666                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  33682666                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu00.inst       108224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu00.data     13922432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu01.inst        13760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu01.data     15620608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu02.inst         1600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu02.data      4865600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu03.inst         5568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu03.data      7771968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu04.inst         1664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu04.data      7812864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu05.inst         7104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu05.data      5829504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu06.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu06.data      8685120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu07.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu07.data      4876800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu08.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu08.data      4866304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu09.inst          832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu09.data      5869312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu10.inst         4800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu10.data      5870528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu11.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu11.data      7750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu12.inst         1472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu12.data      8638464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu13.inst         4992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu13.data      3814592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu14.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu14.data      2950720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu15.inst         2432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu15.data     11413248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      120714432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu00.inst       108224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu01.inst        13760                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu02.inst         1600                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu03.inst         5568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu04.inst         1664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu05.inst         7104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu06.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu07.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu08.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu09.inst          832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu10.inst         4800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu11.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu12.inst         1472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu13.inst         4992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu14.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu15.inst         2432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       155904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     74665792                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     74665792                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu00.inst         1691                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu00.data       217538                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu01.inst          215                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu01.data       244072                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu02.inst           25                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu02.data        76025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu03.inst           87                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu03.data       121437                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu04.inst           26                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu04.data       122076                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu05.inst          111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu05.data        91086                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu06.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu06.data       135705                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu07.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu07.data        76200                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu08.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu08.data        76036                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu09.inst           13                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu09.data        91708                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu10.inst           75                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu10.data        91727                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu11.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu11.data       121101                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu12.inst           23                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu12.data       134976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu13.inst           78                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu13.data        59603                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu14.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu14.data        46105                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu15.inst           38                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu15.data       178332                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1886163                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1166653                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1166653                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu00.inst       211205                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu00.data     27170406                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu01.inst        26853                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu01.data     30484492                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu02.inst         3122                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu02.data      9495491                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu03.inst        10866                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu03.data     15167431                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu04.inst         3247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu04.data     15247242                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu05.inst        13864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu05.data     11376604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu06.inst          125                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu06.data     16949498                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu07.inst          375                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu07.data      9517348                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu08.inst         3872                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu08.data      9496865                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu09.inst         1624                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu09.data     11454291                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu10.inst         9367                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu10.data     11456664                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu11.inst         1374                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu11.data     15125465                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu12.inst         2873                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu12.data     16858447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu13.inst         9742                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu13.data      7444390                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu14.inst          999                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu14.data      5758495                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu15.inst         4746                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu15.data     22273593                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         235580978                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu00.inst       211205                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu01.inst        26853                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu02.inst         3122                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu03.inst        10866                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu04.inst         3247                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu05.inst        13864                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu06.inst          125                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu07.inst          375                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu08.inst         3872                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu09.inst         1624                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu10.inst         9367                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu11.inst         1374                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu12.inst         2873                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu13.inst         9742                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu14.inst          999                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu15.inst         4746                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        304255                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    145714477                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        145714477                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    145714477                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu00.inst       211205                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu00.data     27170406                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu01.inst        26853                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu01.data     30484492                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu02.inst         3122                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu02.data      9495491                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu03.inst        10866                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu03.data     15167431                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu04.inst         3247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu04.data     15247242                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu05.inst        13864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu05.data     11376604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu06.inst          125                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu06.data     16949498                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu07.inst          375                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu07.data      9517348                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu08.inst         3872                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu08.data      9496865                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu09.inst         1624                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu09.data     11454291                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu10.inst         9367                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu10.data     11456664                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu11.inst         1374                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu11.data     15125465                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu12.inst         2873                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu12.data     16858447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu13.inst         9742                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu13.data      7444390                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu14.inst          999                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu14.data      5758495                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu15.inst         4746                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu15.data     22273593                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        381295455                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.dramBytesRead                 0                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 196766064480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  196766064480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   384.000001                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 512411625500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 196766064480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  196766064480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   384.000001                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 512411625500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              842793                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1166653                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            703764                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1200                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp               15                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1050924                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1043370                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         842793                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5651512                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      5651512                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5651512                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    195380224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    195380224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                195380224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1894917                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1894917    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1894917                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests        3765334                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1889784                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             900531                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1219609                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2827                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           732625                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             1245                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            1245                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1079648                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1079648                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           5804                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        894727                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu00.icache.mem_side_port::system.l2.cpu_side_port         6203                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu00.dcache.mem_side_port::system.l2.cpu_side_port       656780                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu01.icache.mem_side_port::system.l2.cpu_side_port          677                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu01.dcache.mem_side_port::system.l2.cpu_side_port       749567                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu02.icache.mem_side_port::system.l2.cpu_side_port          581                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu02.dcache.mem_side_port::system.l2.cpu_side_port       238379                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu03.icache.mem_side_port::system.l2.cpu_side_port          512                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu03.dcache.mem_side_port::system.l2.cpu_side_port       372845                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu04.icache.mem_side_port::system.l2.cpu_side_port          595                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu04.dcache.mem_side_port::system.l2.cpu_side_port       383255                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu05.icache.mem_side_port::system.l2.cpu_side_port          460                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu05.dcache.mem_side_port::system.l2.cpu_side_port       292260                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu06.icache.mem_side_port::system.l2.cpu_side_port          609                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu06.dcache.mem_side_port::system.l2.cpu_side_port       424000                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu07.icache.mem_side_port::system.l2.cpu_side_port          590                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu07.dcache.mem_side_port::system.l2.cpu_side_port       238459                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu08.icache.mem_side_port::system.l2.cpu_side_port          607                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu08.dcache.mem_side_port::system.l2.cpu_side_port       238483                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu09.icache.mem_side_port::system.l2.cpu_side_port          460                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu09.dcache.mem_side_port::system.l2.cpu_side_port       292736                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu10.icache.mem_side_port::system.l2.cpu_side_port          460                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu10.dcache.mem_side_port::system.l2.cpu_side_port       292262                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu11.icache.mem_side_port::system.l2.cpu_side_port          522                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu11.dcache.mem_side_port::system.l2.cpu_side_port       373470                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu12.icache.mem_side_port::system.l2.cpu_side_port          580                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu12.dcache.mem_side_port::system.l2.cpu_side_port       424676                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu13.icache.mem_side_port::system.l2.cpu_side_port          529                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu13.dcache.mem_side_port::system.l2.cpu_side_port       186172                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu14.icache.mem_side_port::system.l2.cpu_side_port          417                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu14.dcache.mem_side_port::system.l2.cpu_side_port       146958                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu15.icache.mem_side_port::system.l2.cpu_side_port          633                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu15.dcache.mem_side_port::system.l2.cpu_side_port       593172                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                5917909                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu00.icache.mem_side_port::system.l2.cpu_side_port       259200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu00.dcache.mem_side_port::system.l2.cpu_side_port     27059456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu01.icache.mem_side_port::system.l2.cpu_side_port        24704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu01.dcache.mem_side_port::system.l2.cpu_side_port     24107776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu02.icache.mem_side_port::system.l2.cpu_side_port        20672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu02.dcache.mem_side_port::system.l2.cpu_side_port      8219264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu03.icache.mem_side_port::system.l2.cpu_side_port        18112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu03.dcache.mem_side_port::system.l2.cpu_side_port     11993536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu04.icache.mem_side_port::system.l2.cpu_side_port        21312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu04.dcache.mem_side_port::system.l2.cpu_side_port     13382656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu05.icache.mem_side_port::system.l2.cpu_side_port        16256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu05.dcache.mem_side_port::system.l2.cpu_side_port     10469888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu06.icache.mem_side_port::system.l2.cpu_side_port        21760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu06.dcache.mem_side_port::system.l2.cpu_side_port     14193984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu07.icache.mem_side_port::system.l2.cpu_side_port        21056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu07.dcache.mem_side_port::system.l2.cpu_side_port      8195520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu08.icache.mem_side_port::system.l2.cpu_side_port        21760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu08.dcache.mem_side_port::system.l2.cpu_side_port      8208704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu09.icache.mem_side_port::system.l2.cpu_side_port        16256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu09.dcache.mem_side_port::system.l2.cpu_side_port     10476544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu10.icache.mem_side_port::system.l2.cpu_side_port        16256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu10.dcache.mem_side_port::system.l2.cpu_side_port     10454976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu11.icache.mem_side_port::system.l2.cpu_side_port        18496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu11.dcache.mem_side_port::system.l2.cpu_side_port     12003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu12.icache.mem_side_port::system.l2.cpu_side_port        20608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu12.dcache.mem_side_port::system.l2.cpu_side_port     14288192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu13.icache.mem_side_port::system.l2.cpu_side_port        18816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu13.dcache.mem_side_port::system.l2.cpu_side_port      5999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu14.icache.mem_side_port::system.l2.cpu_side_port        14400                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu14.dcache.mem_side_port::system.l2.cpu_side_port      5256192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu15.icache.mem_side_port::system.l2.cpu_side_port        22720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu15.dcache.mem_side_port::system.l2.cpu_side_port     20105216                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               204967360                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2599018                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  74665792                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4580442                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.300204                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.637908                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3340081     72.92%     72.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 1191114     26.00%     98.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                   24112      0.53%     99.45% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                    9793      0.21%     99.67% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                    6146      0.13%     99.80% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                    1830      0.04%     99.84% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     846      0.02%     99.86% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     677      0.01%     99.87% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                     713      0.02%     99.89% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                     713      0.02%     99.90% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                    763      0.02%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                   2447      0.05%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                    396      0.01%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                    294      0.01%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                    249      0.01%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                    213      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                     55      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::33                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::34                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::35                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::36                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::37                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::38                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::39                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::40                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::41                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::42                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::43                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::44                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::45                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::46                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::47                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::48                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::49                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::50                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::51                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::52                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::53                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::54                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::55                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::56                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::57                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::58                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::59                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::60                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::61                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::62                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::63                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::64                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              16                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4580442                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 512411625500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests       3936485                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1948962                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        69580                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         1176905                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      1153482                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops        23423                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
