// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Wed Jun 30 15:24:13 2021
// Host        : cream4 running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_1/cmac_usplus_1_sim_netlist.v
// Design      : cmac_usplus_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu250-figd2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "cmac_usplus_1,cmac_usplus_core,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* PARTIALLYOBFUSCATED *) 
(* NotValidForBitStream *)
module cmac_usplus_1
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_txusrclk2,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    sys_reset,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    usr_rx_reset,
    gt_rxusrclk2,
    rx_lane_aligner_fill_0,
    rx_lane_aligner_fill_1,
    rx_lane_aligner_fill_10,
    rx_lane_aligner_fill_11,
    rx_lane_aligner_fill_12,
    rx_lane_aligner_fill_13,
    rx_lane_aligner_fill_14,
    rx_lane_aligner_fill_15,
    rx_lane_aligner_fill_16,
    rx_lane_aligner_fill_17,
    rx_lane_aligner_fill_18,
    rx_lane_aligner_fill_19,
    rx_lane_aligner_fill_2,
    rx_lane_aligner_fill_3,
    rx_lane_aligner_fill_4,
    rx_lane_aligner_fill_5,
    rx_lane_aligner_fill_6,
    rx_lane_aligner_fill_7,
    rx_lane_aligner_fill_8,
    rx_lane_aligner_fill_9,
    rx_ptp_tstamp_out,
    rx_ptp_pcslane_out,
    ctl_rx_systemtimerin,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    ctl_rx_enable,
    ctl_rx_force_resync,
    ctl_rx_test_pattern,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    core_rx_reset,
    rx_clk,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_uncorrected_cw_inc,
    ctl_tx_systemtimerin,
    stat_tx_ptp_fifo_read_error,
    stat_tx_ptp_fifo_write_error,
    tx_ptp_tstamp_valid_out,
    tx_ptp_pcslane_out,
    tx_ptp_tstamp_tag_out,
    tx_ptp_tstamp_out,
    tx_ptp_1588op_in,
    tx_ptp_tag_field_in,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_vlan,
    ctl_tx_enable,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_send_idle,
    ctl_tx_send_rfi,
    ctl_tx_send_lfi,
    core_tx_reset,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    tx_preamblein,
    usr_tx_reset,
    core_drp_reset,
    drp_clk,
    drp_addr,
    drp_di,
    drp_en,
    drp_do,
    drp_rdy,
    drp_we);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  output gt_txusrclk2;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input sys_reset;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output usr_rx_reset;
  output gt_rxusrclk2;
  output [6:0]rx_lane_aligner_fill_0;
  output [6:0]rx_lane_aligner_fill_1;
  output [6:0]rx_lane_aligner_fill_10;
  output [6:0]rx_lane_aligner_fill_11;
  output [6:0]rx_lane_aligner_fill_12;
  output [6:0]rx_lane_aligner_fill_13;
  output [6:0]rx_lane_aligner_fill_14;
  output [6:0]rx_lane_aligner_fill_15;
  output [6:0]rx_lane_aligner_fill_16;
  output [6:0]rx_lane_aligner_fill_17;
  output [6:0]rx_lane_aligner_fill_18;
  output [6:0]rx_lane_aligner_fill_19;
  output [6:0]rx_lane_aligner_fill_2;
  output [6:0]rx_lane_aligner_fill_3;
  output [6:0]rx_lane_aligner_fill_4;
  output [6:0]rx_lane_aligner_fill_5;
  output [6:0]rx_lane_aligner_fill_6;
  output [6:0]rx_lane_aligner_fill_7;
  output [6:0]rx_lane_aligner_fill_8;
  output [6:0]rx_lane_aligner_fill_9;
  output [79:0]rx_ptp_tstamp_out;
  output [4:0]rx_ptp_pcslane_out;
  input [79:0]ctl_rx_systemtimerin;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  input ctl_rx_enable;
  input ctl_rx_force_resync;
  input ctl_rx_test_pattern;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input core_rx_reset;
  input rx_clk;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output stat_rx_rsfec_uncorrected_cw_inc;
  input [79:0]ctl_tx_systemtimerin;
  output stat_tx_ptp_fifo_read_error;
  output stat_tx_ptp_fifo_write_error;
  output tx_ptp_tstamp_valid_out;
  output [4:0]tx_ptp_pcslane_out;
  output [15:0]tx_ptp_tstamp_tag_out;
  output [79:0]tx_ptp_tstamp_out;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_tag_field_in;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_vlan;
  input ctl_tx_enable;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input ctl_tx_send_idle;
  input ctl_tx_send_rfi;
  input ctl_tx_send_lfi;
  input core_tx_reset;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  input [55:0]tx_preamblein;
  output usr_tx_reset;
  input core_drp_reset;
  input drp_clk;
  input [9:0]drp_addr;
  input [15:0]drp_di;
  input drp_en;
  output [15:0]drp_do;
  output drp_rdy;
  input drp_we;

  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rsfec_ieee_error_indication_mode;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_rsfec_enable;
  wire ctl_rx_rsfec_enable_correction;
  wire ctl_rx_rsfec_enable_indication;
  wire [79:0]ctl_rx_systemtimerin;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_rsfec_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire [79:0]ctl_tx_systemtimerin;
  wire ctl_tx_test_pattern;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_tx_datapath;
  wire init_clk;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [6:0]rx_lane_aligner_fill_0;
  wire [6:0]rx_lane_aligner_fill_1;
  wire [6:0]rx_lane_aligner_fill_10;
  wire [6:0]rx_lane_aligner_fill_11;
  wire [6:0]rx_lane_aligner_fill_12;
  wire [6:0]rx_lane_aligner_fill_13;
  wire [6:0]rx_lane_aligner_fill_14;
  wire [6:0]rx_lane_aligner_fill_15;
  wire [6:0]rx_lane_aligner_fill_16;
  wire [6:0]rx_lane_aligner_fill_17;
  wire [6:0]rx_lane_aligner_fill_18;
  wire [6:0]rx_lane_aligner_fill_19;
  wire [6:0]rx_lane_aligner_fill_2;
  wire [6:0]rx_lane_aligner_fill_3;
  wire [6:0]rx_lane_aligner_fill_4;
  wire [6:0]rx_lane_aligner_fill_5;
  wire [6:0]rx_lane_aligner_fill_6;
  wire [6:0]rx_lane_aligner_fill_7;
  wire [6:0]rx_lane_aligner_fill_8;
  wire [6:0]rx_lane_aligner_fill_9;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire [4:0]rx_ptp_pcslane_out;
  wire [79:0]rx_ptp_tstamp_out;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_rsfec_am_lock0;
  wire stat_rx_rsfec_am_lock1;
  wire stat_rx_rsfec_am_lock2;
  wire stat_rx_rsfec_am_lock3;
  wire stat_rx_rsfec_corrected_cw_inc;
  wire stat_rx_rsfec_cw_inc;
  wire [2:0]stat_rx_rsfec_err_count0_inc;
  wire [2:0]stat_rx_rsfec_err_count1_inc;
  wire [2:0]stat_rx_rsfec_err_count2_inc;
  wire [2:0]stat_rx_rsfec_err_count3_inc;
  wire stat_rx_rsfec_hi_ser;
  wire stat_rx_rsfec_lane_alignment_status;
  wire [13:0]stat_rx_rsfec_lane_fill_0;
  wire [13:0]stat_rx_rsfec_lane_fill_1;
  wire [13:0]stat_rx_rsfec_lane_fill_2;
  wire [13:0]stat_rx_rsfec_lane_fill_3;
  wire [7:0]stat_rx_rsfec_lane_mapping;
  wire stat_rx_rsfec_uncorrected_cw_inc;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire stat_tx_ptp_fifo_read_error;
  wire stat_tx_ptp_fifo_write_error;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire [1:0]tx_ptp_1588op_in;
  wire [4:0]tx_ptp_pcslane_out;
  wire [15:0]tx_ptp_tag_field_in;
  wire [79:0]tx_ptp_tstamp_out;
  wire [15:0]tx_ptp_tstamp_tag_out;
  wire tx_ptp_tstamp_valid_out;
  wire tx_unfout;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire NLW_inst_common0_drprdy_UNCONNECTED;
  wire NLW_inst_gt0_drprdy_UNCONNECTED;
  wire NLW_inst_gt1_drprdy_UNCONNECTED;
  wire NLW_inst_gt2_drprdy_UNCONNECTED;
  wire NLW_inst_gt3_drprdy_UNCONNECTED;
  wire NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_inst_stat_rx_pause_UNCONNECTED;
  wire NLW_inst_stat_rx_user_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_user_pause_UNCONNECTED;
  wire [15:0]NLW_inst_common0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt1_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt2_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt3_drpdo_UNCONNECTED;
  wire [3:0]NLW_inst_gt_eyescandataerror_UNCONNECTED;
  wire [11:0]NLW_inst_gt_rxbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxprbserr_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_txresetdone_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [7:0]NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_inst_stat_tx_pause_valid_UNCONNECTED;

  (* C_ADD_GT_CNRL_STS_PORTS = "0" *) 
  (* C_CLOCKING_MODE = "Asynchronous" *) 
  (* C_CMAC_CAUI4_MODE = "1" *) 
  (* C_CMAC_CORE_SELECT = "CMACE4_X0Y7" *) 
  (* C_ENABLE_PIPELINE_REG = "1" *) 
  (* C_GT_DRP_CLK = "125" *) 
  (* C_GT_REF_CLK_FREQ = "161.132812" *) 
  (* C_GT_RX_BUFFER_BYPASS = "2" *) 
  (* C_GT_TYPE = "GTY" *) 
  (* C_INCLUDE_SHARED_LOGIC = "2" *) 
  (* C_INS_LOSS_NYQ = "12" *) 
  (* C_LANE10_GT_LOC = "NA" *) 
  (* C_LANE1_GT_LOC = "X1Y40" *) 
  (* C_LANE2_GT_LOC = "X1Y41" *) 
  (* C_LANE3_GT_LOC = "X1Y42" *) 
  (* C_LANE4_GT_LOC = "X1Y43" *) 
  (* C_LANE5_GT_LOC = "NA" *) 
  (* C_LANE6_GT_LOC = "NA" *) 
  (* C_LANE7_GT_LOC = "NA" *) 
  (* C_LANE8_GT_LOC = "NA" *) 
  (* C_LANE9_GT_LOC = "NA" *) 
  (* C_LINE_RATE = "25.781250" *) 
  (* C_NUM_LANES = "4" *) 
  (* C_OPERATING_MODE = "3" *) 
  (* C_PLL_TYPE = "QPLL0" *) 
  (* C_PTP_TRANSPCLK_MODE = "0" *) 
  (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
  (* C_RS_FEC_TRANSCODE_BYPASS = "0" *) 
  (* C_RX_CHECK_ACK = "1" *) 
  (* C_RX_CHECK_PREAMBLE = "0" *) 
  (* C_RX_CHECK_SFD = "0" *) 
  (* C_RX_DELETE_FCS = "1" *) 
  (* C_RX_EQ_MODE = "AUTO" *) 
  (* C_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* C_RX_FLOW_CONTROL = "0" *) 
  (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
  (* C_RX_GT_BUFFER = "2" *) 
  (* C_RX_IGNORE_FCS = "0" *) 
  (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* C_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PROCESS_LFI = "0" *) 
  (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* C_TX_FCS_INS_ENABLE = "1" *) 
  (* C_TX_FLOW_CONTROL = "0" *) 
  (* C_TX_IGNORE_FCS = "1" *) 
  (* C_TX_IPG_VALUE = "4'b1100" *) 
  (* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) 
  (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_TX_PTP_1STEP_ENABLE = "0" *) 
  (* C_TX_PTP_LATENCY_ADJUST = "0" *) 
  (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
  (* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_USER_INTERFACE = "AXIS" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* MASTER_WATCHDOG_TIMER_RESET = "29'b00101100101101000001011110000" *) 
  cmac_usplus_1_cmac_usplus_1_wrapper inst
       (.common0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdo(NLW_inst_common0_drpdo_UNCONNECTED[15:0]),
        .common0_drpen(1'b0),
        .common0_drprdy(NLW_inst_common0_drprdy_UNCONNECTED),
        .common0_drpwe(1'b0),
        .core_drp_reset(core_drp_reset),
        .core_rx_reset(core_rx_reset),
        .core_tx_reset(core_tx_reset),
        .ctl_caui4_mode(1'b1),
        .ctl_rsfec_ieee_error_indication_mode(ctl_rsfec_ieee_error_indication_mode),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(ctl_rx_rsfec_enable),
        .ctl_rx_rsfec_enable_correction(ctl_rx_rsfec_enable_correction),
        .ctl_rx_rsfec_enable_indication(ctl_rx_rsfec_enable_indication),
        .ctl_rx_systemtimerin(ctl_rx_systemtimerin),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(ctl_tx_rsfec_enable),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin(ctl_tx_systemtimerin),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .gt0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdo(NLW_inst_gt0_drpdo_UNCONNECTED[15:0]),
        .gt0_drpen(1'b0),
        .gt0_drprdy(NLW_inst_gt0_drprdy_UNCONNECTED),
        .gt0_drpwe(1'b0),
        .gt1_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdo(NLW_inst_gt1_drpdo_UNCONNECTED[15:0]),
        .gt1_drpen(1'b0),
        .gt1_drprdy(NLW_inst_gt1_drprdy_UNCONNECTED),
        .gt1_drpwe(1'b0),
        .gt2_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdo(NLW_inst_gt2_drpdo_UNCONNECTED[15:0]),
        .gt2_drpen(1'b0),
        .gt2_drprdy(NLW_inst_gt2_drprdy_UNCONNECTED),
        .gt2_drpwe(1'b0),
        .gt3_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdo(NLW_inst_gt3_drpdo_UNCONNECTED[15:0]),
        .gt3_drpen(1'b0),
        .gt3_drprdy(NLW_inst_gt3_drprdy_UNCONNECTED),
        .gt3_drpwe(1'b0),
        .gt_drp_done(1'b0),
        .gt_drpclk(1'b0),
        .gt_eyescandataerror(NLW_inst_gt_eyescandataerror_UNCONNECTED[3:0]),
        .gt_eyescanreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_eyescantrigger({1'b0,1'b0,1'b0,1'b0}),
        .gt_loopback_in(gt_loopback_in),
        .gt_powergoodout(gt_powergoodout),
        .gt_ref_clk_n(gt_ref_clk_n),
        .gt_ref_clk_out(gt_ref_clk_out),
        .gt_ref_clk_p(gt_ref_clk_p),
        .gt_rxbufstatus(NLW_inst_gt_rxbufstatus_UNCONNECTED[11:0]),
        .gt_rxcdrhold({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxdfelpmreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxlpmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxn_in(gt_rxn_in),
        .gt_rxp_in(gt_rxp_in),
        .gt_rxpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbscntreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbserr(NLW_inst_gt_rxprbserr_UNCONNECTED[3:0]),
        .gt_rxprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrecclkout(gt_rxrecclkout),
        .gt_rxresetdone(NLW_inst_gt_rxresetdone_UNCONNECTED[3:0]),
        .gt_rxusrclk2(gt_rxusrclk2),
        .gt_txbufstatus(NLW_inst_gt_txbufstatus_UNCONNECTED[7:0]),
        .gt_txdiffctrl({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txinhibit({1'b0,1'b0,1'b0,1'b0}),
        .gt_txn_out(gt_txn_out),
        .gt_txp_out(gt_txp_out),
        .gt_txpippmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpippmsel({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpostcursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbsforceerr({1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprecursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txresetdone(NLW_inst_gt_txresetdone_UNCONNECTED[3:0]),
        .gt_txusrclk2(gt_txusrclk2),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath(gtwiz_reset_rx_datapath),
        .gtwiz_reset_tx_datapath(gtwiz_reset_tx_datapath),
        .init_clk(init_clk),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_lane_aligner_fill_0(rx_lane_aligner_fill_0),
        .rx_lane_aligner_fill_1(rx_lane_aligner_fill_1),
        .rx_lane_aligner_fill_10(rx_lane_aligner_fill_10),
        .rx_lane_aligner_fill_11(rx_lane_aligner_fill_11),
        .rx_lane_aligner_fill_12(rx_lane_aligner_fill_12),
        .rx_lane_aligner_fill_13(rx_lane_aligner_fill_13),
        .rx_lane_aligner_fill_14(rx_lane_aligner_fill_14),
        .rx_lane_aligner_fill_15(rx_lane_aligner_fill_15),
        .rx_lane_aligner_fill_16(rx_lane_aligner_fill_16),
        .rx_lane_aligner_fill_17(rx_lane_aligner_fill_17),
        .rx_lane_aligner_fill_18(rx_lane_aligner_fill_18),
        .rx_lane_aligner_fill_19(rx_lane_aligner_fill_19),
        .rx_lane_aligner_fill_2(rx_lane_aligner_fill_2),
        .rx_lane_aligner_fill_3(rx_lane_aligner_fill_3),
        .rx_lane_aligner_fill_4(rx_lane_aligner_fill_4),
        .rx_lane_aligner_fill_5(rx_lane_aligner_fill_5),
        .rx_lane_aligner_fill_6(rx_lane_aligner_fill_6),
        .rx_lane_aligner_fill_7(rx_lane_aligner_fill_7),
        .rx_lane_aligner_fill_8(rx_lane_aligner_fill_8),
        .rx_lane_aligner_fill_9(rx_lane_aligner_fill_9),
        .rx_otn_bip8_0(rx_otn_bip8_0),
        .rx_otn_bip8_1(rx_otn_bip8_1),
        .rx_otn_bip8_2(rx_otn_bip8_2),
        .rx_otn_bip8_3(rx_otn_bip8_3),
        .rx_otn_bip8_4(rx_otn_bip8_4),
        .rx_otn_data_0(rx_otn_data_0),
        .rx_otn_data_1(rx_otn_data_1),
        .rx_otn_data_2(rx_otn_data_2),
        .rx_otn_data_3(rx_otn_data_3),
        .rx_otn_data_4(rx_otn_data_4),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preambleout(rx_preambleout),
        .rx_ptp_pcslane_out(rx_ptp_pcslane_out),
        .rx_ptp_tstamp_out(rx_ptp_tstamp_out),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_inst_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_inst_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_inst_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_inst_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_inst_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_inst_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_inst_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_inst_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_inst_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_inst_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_inst_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_inst_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_pcsl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_pcsl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_pcsl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_pcsl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_pcsl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_pcsl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_pcsl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_pcsl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_pcsl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_pcsl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_pcsl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_pcsl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_pcsl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_pcsl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_pcsl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_pcsl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_pcsl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_pcsl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_pcsl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_pcsl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_pcsl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(stat_rx_rsfec_am_lock0),
        .stat_rx_rsfec_am_lock1(stat_rx_rsfec_am_lock1),
        .stat_rx_rsfec_am_lock2(stat_rx_rsfec_am_lock2),
        .stat_rx_rsfec_am_lock3(stat_rx_rsfec_am_lock3),
        .stat_rx_rsfec_corrected_cw_inc(stat_rx_rsfec_corrected_cw_inc),
        .stat_rx_rsfec_cw_inc(stat_rx_rsfec_cw_inc),
        .stat_rx_rsfec_err_count0_inc(stat_rx_rsfec_err_count0_inc),
        .stat_rx_rsfec_err_count1_inc(stat_rx_rsfec_err_count1_inc),
        .stat_rx_rsfec_err_count2_inc(stat_rx_rsfec_err_count2_inc),
        .stat_rx_rsfec_err_count3_inc(stat_rx_rsfec_err_count3_inc),
        .stat_rx_rsfec_hi_ser(stat_rx_rsfec_hi_ser),
        .stat_rx_rsfec_lane_alignment_status(stat_rx_rsfec_lane_alignment_status),
        .stat_rx_rsfec_lane_fill_0(stat_rx_rsfec_lane_fill_0),
        .stat_rx_rsfec_lane_fill_1(stat_rx_rsfec_lane_fill_1),
        .stat_rx_rsfec_lane_fill_2(stat_rx_rsfec_lane_fill_2),
        .stat_rx_rsfec_lane_fill_3(stat_rx_rsfec_lane_fill_3),
        .stat_rx_rsfec_lane_mapping(stat_rx_rsfec_lane_mapping),
        .stat_rx_rsfec_rsvd(NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(stat_rx_rsfec_uncorrected_cw_inc),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_inst_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_inst_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_inst_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(stat_tx_ptp_fifo_read_error),
        .stat_tx_ptp_fifo_write_error(stat_tx_ptp_fifo_write_error),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_inst_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .sys_reset(sys_reset),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_ovfout(tx_ovfout),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in(tx_ptp_1588op_in),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(tx_ptp_pcslane_out),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(tx_ptp_tstamp_out),
        .tx_ptp_tstamp_tag_out(tx_ptp_tstamp_tag_out),
        .tx_ptp_tstamp_valid_out(tx_ptp_tstamp_valid_out),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_unfout(tx_unfout),
        .usr_rx_reset(usr_rx_reset),
        .usr_tx_reset(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_axis2lbus_segmented_corelogic" *) 
module cmac_usplus_1_cmac_usplus_1_axis2lbus_segmented_corelogic
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 ,
    \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 ,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ptp_1588op_in,
    tx_ptp_tag_field_in,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [1:0]Q;
  output [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 ;
  output [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 ;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_tag_field_in;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [1:0]Q;
  wire axis_tready_i;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ;
  wire [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 ;
  wire [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  wire lbus_eopin_int_0;
  wire lbus_eopin_int_1;
  wire lbus_eopin_int_2;
  wire seg_valid_0__13;
  wire seg_valid_1__13;
  wire seg_valid_2__13;
  wire seg_valid_3__13;
  wire state;
  wire state_i_1_n_0;
  wire [3:0]tkeep_to_mty;
  wire [3:0]tkeep_to_mty0;
  wire [3:0]tkeep_to_mty1;
  wire [3:0]tkeep_to_mty2;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire [1:0]tx_ptp_1588op_in;
  wire [15:0]tx_ptp_tag_field_in;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[120]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[100] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[28]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[101] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[29]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[102] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[30]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[103] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[31]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[104] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[16]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[105] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[17]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[106] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[18]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[107] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[19]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[108] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[20]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[109] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[21]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[114]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[110] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[22]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[111] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[23]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[112] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[8]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[113] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[9]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[114] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[10]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[115] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[11]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[116] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[12]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[117] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[13]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[118] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[14]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[119] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[15]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[115]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[120] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[121] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[122] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[123] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[124] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[4]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[125] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[5]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[126] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[6]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[127] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[7]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [127]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[116]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[117]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[118]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[119]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[104]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[105]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[106]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[107]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[121]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[108]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[109]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[110]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[111]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[96]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[97]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[98]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[99]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[100]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[101]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[122]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[102]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[103]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[88]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[89]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[90]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[91]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[92]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[93]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[94]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[95]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[123]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[80]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[81]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[82]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[83]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[84]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[85]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[86]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[87]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[72]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[73]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[124]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[74]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[75]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[76]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[77]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[78]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[79]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[56] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[64]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[57] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[65]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[58] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[66]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[59] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[67]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[125]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[60] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[68]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[61] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[69]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[62] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[70]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[63] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[71]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[64] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[56]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[65] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[57]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[66] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[58]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[67] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[59]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[68] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[60]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[69] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[61]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[126]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[70] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[62]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[71] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[63]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[72] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[48]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[73] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[49]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[74] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[50]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[75] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[51]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[76] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[52]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[77] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[53]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[78] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[54]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[79] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[55]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[127]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[80] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[40]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[81] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[41]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[82] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[42]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[83] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[43]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[84] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[44]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[85] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[45]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[86] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[46]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[87] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[47]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[88] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[32]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[89] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[33]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[112]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[90] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[34]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[91] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[35]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[92] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[36]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[93] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[37]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[94] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[38]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[95] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[39]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[96] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[24]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[97] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[25]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[98] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[26]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[99] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[27]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[113]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1F)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1 
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .I2(tx_axis_tvalid),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_2 
       (.I0(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ),
        .I1(tx_axis_tkeep[1]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[3]),
        .I4(tx_axis_tkeep[2]),
        .I5(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ),
        .O(seg_valid_0__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3 
       (.I0(tx_axis_tkeep[5]),
        .I1(tx_axis_tkeep[4]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4 
       (.I0(tx_axis_tkeep[10]),
        .I1(tx_axis_tkeep[11]),
        .I2(tx_axis_tkeep[8]),
        .I3(tx_axis_tkeep[9]),
        .I4(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_ena_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_enain0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1 
       (.I0(tx_axis_tlast),
        .O(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_2 
       (.I0(seg_valid_1__13),
        .I1(seg_valid_0__13),
        .O(lbus_eopin_int_0));
  FDRE \genblk1.SEG_LOOP[0].lbus_eop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_0),
        .Q(tx_eopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_err[0]_i_1 
       (.I0(tx_axis_tuser),
        .O(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_err_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_errin0),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[15]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[13]),
        .I4(tx_axis_tkeep[14]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ),
        .O(tkeep_to_mty[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[5]),
        .I2(tx_axis_tkeep[4]),
        .I3(tx_axis_tkeep[7]),
        .I4(tx_axis_tkeep[6]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3 
       (.I0(tx_axis_tkeep[2]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[0]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ),
        .O(tkeep_to_mty[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[9]),
        .I4(tx_axis_tkeep[8]),
        .I5(tx_axis_tkeep[7]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4 
       (.I0(tx_axis_tkeep[4]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_1 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ),
        .O(tkeep_to_mty[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[13]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[14]),
        .I4(tx_axis_tkeep[15]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[8]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[5]),
        .I4(tx_axis_tkeep[4]),
        .I5(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[7]),
        .I5(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[2]),
        .I4(tx_axis_tkeep[3]),
        .O(tkeep_to_mty[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2 
       (.I0(tx_axis_tkeep[7]),
        .I1(tx_axis_tkeep[6]),
        .I2(tx_axis_tkeep[5]),
        .I3(tx_axis_tkeep[4]),
        .I4(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[8]),
        .I4(tx_axis_tkeep[9]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4 
       (.I0(tx_axis_tkeep[15]),
        .I1(tx_axis_tkeep[14]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[13]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1 
       (.I0(state),
        .O(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_sop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ),
        .Q(tx_sopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[0]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[10]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[11]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[12]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[13]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[14]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[15]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[16]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[17]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[18]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[19]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[1]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[20]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[21]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[22]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[23]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[24]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[25]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[26]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[27]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[28]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[29]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[2]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[30]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[31]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[32]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[33]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[34]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[35]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[36]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[37]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[38]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[39]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[3]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[40]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[41]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[42]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[43]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[44]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[45]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[46]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[47]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[48]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[49]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[4]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[50]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[51]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[52]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[53]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[54]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[55]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[5]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[6]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[7]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[8]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[9]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_1588op_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_1588op_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[0]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[10]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[11]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[12]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[13]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[14]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[15]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[1]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[2]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[3]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[4]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[5]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[6]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[7]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[8]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[9]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[128] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[248]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[129] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[249]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[130] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[250]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[131] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[251]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[132] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[252]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[133] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[253]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[134] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[254]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[135] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[255]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[136] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[240]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[137] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[241]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[138] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[242]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[139] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[243]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[140] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[244]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[141] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[245]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[142] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[246]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[143] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[247]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[144] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[232]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[145] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[233]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[146] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[234]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[147] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[235]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[148] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[236]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[149] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[237]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[150] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[238]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[151] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[239]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[152] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[224]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[153] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[225]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[154] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[226]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[155] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[227]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[156] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[228]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[157] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[229]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[158] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[230]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[159] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[231]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[160] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[216]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[161] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[217]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[162] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[218]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[163] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[219]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[164] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[220]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[165] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[221]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[166] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[222]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[167] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[223]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[168] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[208]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[169] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[209]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[170] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[210]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[171] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[211]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[172] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[212]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[173] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[213]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[174] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[214]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[175] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[215]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[176] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[200]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[177] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[201]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[178] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[202]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[179] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[203]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[180] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[204]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[181] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[205]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[182] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[206]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[183] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[207]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[184] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[192]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[185] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[193]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[186] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[194]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[187] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[195]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[188] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[196]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[189] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[197]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[190] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[198]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[191] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[199]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[192] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[184]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[193] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[185]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[194] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[186]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[195] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[187]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[196] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[188]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[197] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[189]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[198] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[190]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[199] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[191]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[200] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[176]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[201] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[177]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[202] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[178]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[203] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[179]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[204] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[180]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[205] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[181]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[206] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[182]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[207] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[183]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[208] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[168]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[209] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[169]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[210] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[170]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[211] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[171]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[212] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[172]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[213] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[173]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[214] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[174]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[215] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[175]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[216] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[160]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[217] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[161]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[218] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[162]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[219] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[163]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[220] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[164]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[221] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[165]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[222] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[166]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[223] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[167]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[224] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[152]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[225] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[153]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[226] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[154]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[227] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[155]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[228] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[156]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[229] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[157]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[230] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[158]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[231] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[159]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[232] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[144]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[233] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[145]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[234] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[146]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[235] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[147]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[236] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[148]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[237] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[149]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[238] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[150]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[239] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[151]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[240] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[136]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[241] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[137]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[242] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[138]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[243] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[139]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[244] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[140]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[245] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[141]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[246] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[142]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[247] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[143]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[248] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[128]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[249] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[129]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[250] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[130]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[251] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[131]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[252] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[132]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[253] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[133]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[254] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[134]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[255] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[135]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[17]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[19]),
        .I4(tx_axis_tkeep[18]),
        .I5(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ),
        .O(seg_valid_1__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2 
       (.I0(tx_axis_tkeep[21]),
        .I1(tx_axis_tkeep[20]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3 
       (.I0(tx_axis_tkeep[26]),
        .I1(tx_axis_tkeep[27]),
        .I2(tx_axis_tkeep[24]),
        .I3(tx_axis_tkeep[25]),
        .I4(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_ena_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_enain1),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[1].lbus_eop[1]_i_1 
       (.I0(seg_valid_2__13),
        .I1(seg_valid_1__13),
        .O(lbus_eopin_int_1));
  FDRE \genblk1.SEG_LOOP[1].lbus_eop_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_1),
        .Q(tx_eopin1),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_err_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_errin1),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[31]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[29]),
        .I4(tx_axis_tkeep[30]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ),
        .O(tkeep_to_mty0[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[21]),
        .I2(tx_axis_tkeep[20]),
        .I3(tx_axis_tkeep[23]),
        .I4(tx_axis_tkeep[22]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3 
       (.I0(tx_axis_tkeep[18]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[16]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ),
        .O(tkeep_to_mty0[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[25]),
        .I4(tx_axis_tkeep[24]),
        .I5(tx_axis_tkeep[23]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4 
       (.I0(tx_axis_tkeep[20]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_1 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ),
        .O(tkeep_to_mty0[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[29]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[30]),
        .I4(tx_axis_tkeep[31]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[24]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[21]),
        .I4(tx_axis_tkeep[20]),
        .I5(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[23]),
        .I5(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[18]),
        .I4(tx_axis_tkeep[19]),
        .O(tkeep_to_mty0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2 
       (.I0(tx_axis_tkeep[23]),
        .I1(tx_axis_tkeep[22]),
        .I2(tx_axis_tkeep[21]),
        .I3(tx_axis_tkeep[20]),
        .I4(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[24]),
        .I4(tx_axis_tkeep[25]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4 
       (.I0(tx_axis_tkeep[31]),
        .I1(tx_axis_tkeep[30]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[29]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[0]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[1]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[2]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[3]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[256] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[376]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[257] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[377]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[258] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[378]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[259] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[379]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[260] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[380]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[261] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[381]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[262] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[382]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[263] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[383]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[264] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[368]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[265] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[369]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[266] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[370]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[267] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[371]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[268] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[372]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[269] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[373]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[270] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[374]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[271] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[375]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[272] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[360]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[273] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[361]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[274] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[362]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[275] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[363]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[276] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[364]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[277] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[365]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[278] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[366]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[279] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[367]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[280] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[352]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[281] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[353]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[282] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[354]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[283] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[355]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[284] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[356]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[285] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[357]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[286] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[358]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[287] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[359]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[288] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[344]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[289] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[345]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[290] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[346]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[291] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[347]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[292] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[348]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[293] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[349]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[294] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[350]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[295] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[351]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[296] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[336]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[297] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[337]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[298] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[338]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[299] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[339]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[300] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[340]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[301] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[341]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[302] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[342]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[303] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[343]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[304] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[328]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[305] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[329]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[306] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[330]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[307] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[331]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[308] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[332]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[309] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[333]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[310] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[334]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[311] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[335]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[312] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[320]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[313] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[321]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[314] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[322]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[315] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[323]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[316] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[324]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[317] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[325]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[318] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[326]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[319] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[327]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[320] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[312]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[321] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[313]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[322] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[314]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[323] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[315]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[324] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[316]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[325] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[317]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[326] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[318]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[327] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[319]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[328] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[304]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[329] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[305]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[330] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[306]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[331] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[307]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[332] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[308]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[333] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[309]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[334] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[310]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[335] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[311]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[336] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[296]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[337] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[297]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[338] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[298]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[339] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[299]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[340] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[300]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[341] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[301]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[342] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[302]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[343] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[303]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[344] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[288]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[345] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[289]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[346] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[290]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[347] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[291]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[348] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[292]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[349] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[293]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[350] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[294]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[351] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[295]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[352] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[280]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[353] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[281]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[354] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[282]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[355] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[283]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[356] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[284]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[357] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[285]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[358] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[286]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[359] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[287]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[360] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[272]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[361] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[273]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[362] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[274]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[363] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[275]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[364] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[276]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[365] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[277]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[366] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[278]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[367] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[279]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[368] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[264]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[369] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[265]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[370] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[266]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[371] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[267]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[372] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[268]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[373] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[269]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[374] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[270]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[375] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[271]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[376] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[256]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[377] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[257]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[378] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[258]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[379] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[259]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[380] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[260]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[381] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[261]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[382] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[262]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[383] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[263]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ),
        .I1(tx_axis_tkeep[33]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[35]),
        .I4(tx_axis_tkeep[34]),
        .I5(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ),
        .O(seg_valid_2__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2 
       (.I0(tx_axis_tkeep[37]),
        .I1(tx_axis_tkeep[36]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3 
       (.I0(tx_axis_tkeep[42]),
        .I1(tx_axis_tkeep[43]),
        .I2(tx_axis_tkeep[40]),
        .I3(tx_axis_tkeep[41]),
        .I4(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_ena_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_enain2),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[2].lbus_eop[2]_i_1 
       (.I0(seg_valid_3__13),
        .I1(seg_valid_2__13),
        .O(lbus_eopin_int_2));
  FDRE \genblk1.SEG_LOOP[2].lbus_eop_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_2),
        .Q(tx_eopin2),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_err_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_errin2),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_1 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ),
        .O(tkeep_to_mty1[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[45]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[46]),
        .I4(tx_axis_tkeep[47]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[40]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[37]),
        .I4(tx_axis_tkeep[36]),
        .I5(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[39]),
        .I5(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[34]),
        .I4(tx_axis_tkeep[35]),
        .O(tkeep_to_mty1[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2 
       (.I0(tx_axis_tkeep[39]),
        .I1(tx_axis_tkeep[38]),
        .I2(tx_axis_tkeep[37]),
        .I3(tx_axis_tkeep[36]),
        .I4(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[40]),
        .I4(tx_axis_tkeep[41]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4 
       (.I0(tx_axis_tkeep[47]),
        .I1(tx_axis_tkeep[46]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[45]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[47]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[45]),
        .I4(tx_axis_tkeep[46]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ),
        .O(tkeep_to_mty1[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[37]),
        .I2(tx_axis_tkeep[36]),
        .I3(tx_axis_tkeep[39]),
        .I4(tx_axis_tkeep[38]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3 
       (.I0(tx_axis_tkeep[34]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[32]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ),
        .O(tkeep_to_mty1[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[41]),
        .I4(tx_axis_tkeep[40]),
        .I5(tx_axis_tkeep[39]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4 
       (.I0(tx_axis_tkeep[36]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[2]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[3]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[0]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[1]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].axis_tready_i_reg 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_rdyout),
        .Q(axis_tready_i),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[384] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[504]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[385] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[505]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[386] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[506]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[387] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[507]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[388] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[508]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[389] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[509]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[390] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[510]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[391] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[511]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[392] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[496]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[393] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[497]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[394] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[498]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[395] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[499]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[396] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[500]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[397] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[501]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[398] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[502]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[399] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[503]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[400] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[488]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[401] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[489]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[402] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[490]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[403] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[491]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[404] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[492]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[405] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[493]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[406] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[494]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[407] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[495]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[408] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[480]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[409] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[481]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[410] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[482]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[411] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[483]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[412] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[484]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[413] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[485]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[414] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[486]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[415] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[487]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[416] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[472]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[417] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[473]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[418] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[474]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[419] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[475]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[420] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[476]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[421] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[477]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[422] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[478]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[423] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[479]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[424] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[464]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[425] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[465]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[426] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[466]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[427] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[467]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[428] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[468]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[429] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[469]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[430] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[470]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[431] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[471]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[432] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[456]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[433] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[457]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[434] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[458]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[435] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[459]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[436] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[460]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[437] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[461]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[438] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[462]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[439] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[463]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[440] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[448]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[441] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[449]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[442] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[450]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[443] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[451]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[444] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[452]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[445] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[453]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[446] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[454]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[447] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[455]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[448] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[440]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[449] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[441]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[450] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[442]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[451] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[443]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[452] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[444]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[453] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[445]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[454] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[446]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[455] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[447]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[456] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[432]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[457] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[433]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[458] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[434]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[459] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[435]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[460] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[436]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[461] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[437]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[462] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[438]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[463] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[439]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[464] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[424]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[465] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[425]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[466] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[426]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[467] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[427]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[468] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[428]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[469] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[429]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[470] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[430]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[471] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[431]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[472] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[416]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[473] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[417]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[474] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[418]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[475] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[419]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[476] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[420]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[477] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[421]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[478] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[422]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[479] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[423]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[480] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[408]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[481] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[409]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[482] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[410]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[483] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[411]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[484] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[412]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[485] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[413]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[486] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[414]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[487] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[415]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[488] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[400]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[489] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[401]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[490] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[402]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[491] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[403]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[492] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[404]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[493] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[405]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[494] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[406]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[495] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[407]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[496] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[392]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[497] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[393]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[498] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[394]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[499] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[395]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[500] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[396]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[501] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[397]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[502] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[398]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[503] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[399]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[504] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[384]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[505] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[385]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[506] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[386]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[507] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[387]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[508] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[388]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[509] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[389]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[510] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[390]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[511] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[391]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ),
        .I1(tx_axis_tkeep[49]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[51]),
        .I4(tx_axis_tkeep[50]),
        .I5(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ),
        .O(seg_valid_3__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2 
       (.I0(tx_axis_tkeep[53]),
        .I1(tx_axis_tkeep[52]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3 
       (.I0(tx_axis_tkeep[58]),
        .I1(tx_axis_tkeep[59]),
        .I2(tx_axis_tkeep[56]),
        .I3(tx_axis_tkeep[57]),
        .I4(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_ena_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_enain3),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_eop_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_eopin3),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_err_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_errin3),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[63]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[61]),
        .I4(tx_axis_tkeep[62]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ),
        .O(tkeep_to_mty2[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[53]),
        .I2(tx_axis_tkeep[52]),
        .I3(tx_axis_tkeep[55]),
        .I4(tx_axis_tkeep[54]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3 
       (.I0(tx_axis_tkeep[50]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[48]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ),
        .O(tkeep_to_mty2[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[57]),
        .I4(tx_axis_tkeep[56]),
        .I5(tx_axis_tkeep[55]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4 
       (.I0(tx_axis_tkeep[52]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_1 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ),
        .O(tkeep_to_mty2[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[61]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[62]),
        .I4(tx_axis_tkeep[63]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[56]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[53]),
        .I4(tx_axis_tkeep[52]),
        .I5(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[55]),
        .I5(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[50]),
        .I4(tx_axis_tkeep[51]),
        .O(tkeep_to_mty2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2 
       (.I0(tx_axis_tkeep[55]),
        .I1(tx_axis_tkeep[54]),
        .I2(tx_axis_tkeep[53]),
        .I3(tx_axis_tkeep[52]),
        .I4(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[56]),
        .I4(tx_axis_tkeep[57]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4 
       (.I0(tx_axis_tkeep[63]),
        .I1(tx_axis_tkeep[62]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[61]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[0]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[1]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[2]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[3]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000002AAFEAA)) 
    state_i_1
       (.I0(state),
        .I1(axis_tready_i),
        .I2(tx_rdyout),
        .I3(tx_axis_tvalid),
        .I4(tx_axis_tlast),
        .I5(usr_tx_reset),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    tx_axis_tready_INST_0
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .O(tx_axis_tready));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_axis2lbus_segmented_top" *) 
module cmac_usplus_1_cmac_usplus_1_axis2lbus_segmented_top
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ,
    \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127] ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255] ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383] ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511] ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3] ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7] ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11] ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15] ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3] ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ptp_1588op_in,
    tx_ptp_tag_field_in,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [1:0]Q;
  output [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ;
  output [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_tag_field_in;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [1:0]Q;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  wire [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ;
  wire [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire [1:0]tx_ptp_1588op_in;
  wire [15:0]tx_ptp_tag_field_in;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  cmac_usplus_1_cmac_usplus_1_axis2lbus_segmented_corelogic i_cmac_usplus_1_axis2lbus_segmented_corelogic
       (.Q(Q),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 (\genblk1.SEG_LOOP[0].lbus_data_reg[127] ),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 (\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ),
        .\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 (\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ),
        .\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 (\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 (\genblk1.SEG_LOOP[1].lbus_data_reg[255] ),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 (\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 (\genblk1.SEG_LOOP[2].lbus_data_reg[383] ),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 (\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 (\genblk1.SEG_LOOP[3].lbus_data_reg[511] ),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 (\genblk1.SEG_LOOP[3].lbus_err_reg[3] ),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 (\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in(tx_ptp_1588op_in),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module cmac_usplus_1_cmac_usplus_1_cdc_sync
   (SR,
    core_drp_reset,
    rx_clk,
    s_out_d4,
    s_out_d4_0);
  output [0:0]SR;
  input core_drp_reset;
  input rx_clk;
  input s_out_d4;
  input s_out_d4_0;

  wire [0:0]SR;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_rx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module cmac_usplus_1_cmac_usplus_1_cdc_sync_0
   (usr_tx_reset,
    core_drp_reset,
    s_out_d4_reg_0,
    s_out_d4,
    s_out_d4_0);
  output usr_tx_reset;
  input core_drp_reset;
  input s_out_d4_reg_0;
  input s_out_d4;
  input s_out_d4_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire s_out_d4_reg_0;
  wire sig_in_cdc_from;
  wire usr_tx_reset;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_tx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module cmac_usplus_1_cmac_usplus_1_cdc_sync_1
   (s_out_d4,
    core_rx_reset,
    rx_clk);
  output s_out_d4;
  input core_rx_reset;
  input rx_clk;

  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_rx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module cmac_usplus_1_cmac_usplus_1_cdc_sync_2
   (s_out_d4,
    core_tx_reset,
    s_out_d3_reg_0);
  output s_out_d4;
  input core_tx_reset;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_tx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module cmac_usplus_1_cmac_usplus_1_cdc_sync_3
   (s_out_d4,
    gt_rx_reset_done_inv,
    gtwiz_reset_rx_done_out,
    rx_clk);
  output s_out_d4;
  output gt_rx_reset_done_inv;
  input [0:0]gtwiz_reset_rx_done_out;
  input rx_clk;

  wire gt_rx_reset_done_inv;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_rx_done_out[0];
  LUT1 #(
    .INIT(2'h1)) 
    gt_rx_reset_done_inv_reg_i_1
       (.I0(s_out_d4),
        .O(gt_rx_reset_done_inv));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module cmac_usplus_1_cmac_usplus_1_cdc_sync_4
   (rx_serdes_reset,
    in0,
    CLK,
    s_out_d4);
  output [0:0]rx_serdes_reset;
  input in0;
  input CLK;
  input s_out_d4;

  wire CLK;
  wire [0:0]rx_serdes_reset;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_0;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = in0;
  LUT2 #(
    .INIT(4'hE)) 
    i_cmac_usplus_1_top_i_1
       (.I0(s_out_d4_0),
        .I1(s_out_d4),
        .O(rx_serdes_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module cmac_usplus_1_cmac_usplus_1_cdc_sync_5
   (s_out_d4,
    gtwiz_reset_tx_done_out,
    s_out_d3_reg_0);
  output s_out_d4;
  input [0:0]gtwiz_reset_tx_done_out;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_tx_done_out[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module cmac_usplus_1_cmac_usplus_1_cdc_sync_6
   (s_out_d4,
    core_drp_reset,
    CLK);
  output s_out_d4;
  input core_drp_reset;
  input CLK;

  wire CLK;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module cmac_usplus_1_cmac_usplus_1_cdc_sync_7
   (s_out_d4,
    SR,
    init_clk);
  output s_out_d4;
  input [0:0]SR;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = SR[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module cmac_usplus_1_cmac_usplus_1_cdc_sync_8
   (s_out_d4,
    stat_rx_aligned,
    init_clk);
  output s_out_d4;
  input stat_rx_aligned;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = stat_rx_aligned;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_cdc_sync" *) 
module cmac_usplus_1_cmac_usplus_1_cdc_sync_9
   (master_watchdog0,
    usr_tx_reset,
    init_clk,
    s_out_d4,
    s_out_d4_0,
    \master_watchdog_reg[0] );
  output master_watchdog0;
  input usr_tx_reset;
  input init_clk;
  input s_out_d4;
  input s_out_d4_0;
  input \master_watchdog_reg[0] ;

  wire init_clk;
  wire master_watchdog0;
  wire \master_watchdog_reg[0] ;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = usr_tx_reset;
  LUT4 #(
    .INIT(16'hFF04)) 
    \master_watchdog[0]_i_1 
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .I3(\master_watchdog_reg[0] ),
        .O(master_watchdog0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_fifo" *) 
module cmac_usplus_1_cmac_usplus_1_fifo
   (D,
    rx_clk_0,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \wr_ptr_reg[2]_0 ,
    SR,
    \rot_reg[1] ,
    \rot_reg[0]_1 ,
    dout,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    E,
    p_0_in,
    ptp_rd_en_i_5_0,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \wr_ptr_reg[2]_1 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    rx_clk_1,
    lbus_err,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \rot_reg[0]_102 ,
    \rot_reg[0]_103 ,
    \rot_reg[0]_104 ,
    \rot_reg[0]_105 ,
    \rot_reg[0]_106 ,
    \rot_reg[0]_107 ,
    \rot_reg[0]_108 ,
    \rot_reg[0]_109 ,
    \rot_reg[0]_110 ,
    \rot_reg[0]_111 ,
    \rot_reg[0]_112 ,
    \rot_reg[0]_113 ,
    \rot_reg[0]_114 ,
    \rot_reg[0]_115 ,
    \rot_reg[0]_116 ,
    \rot_reg[0]_117 ,
    \rot_reg[0]_118 ,
    \rot_reg[0]_119 ,
    \rot_reg[0]_120 ,
    \rot_reg[0]_121 ,
    \rot_reg[0]_122 ,
    \rot_reg[0]_123 ,
    \rot_reg[0]_124 ,
    \rot_reg[0]_125 ,
    \rot_reg[0]_126 ,
    \rot_reg[0]_127 ,
    \rot_reg[0]_128 ,
    \rot_reg[0]_129 ,
    \rot_reg[0]_130 ,
    \rot_reg[0]_131 ,
    \rot_reg[0]_132 ,
    \rot_reg[0]_133 ,
    \rot_reg[0]_134 ,
    \rot_reg[0]_135 ,
    \rot_reg[0]_136 ,
    \rot_reg[0]_137 ,
    \rot_reg[0]_138 ,
    \rot_reg[0]_139 ,
    \rot_reg[0]_140 ,
    \rot_reg[0]_141 ,
    \rot_reg[0]_142 ,
    \rot_reg[0]_143 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    \axis_tkeep_reg[6] ,
    \rot_reg[0]_144 ,
    \rot_reg[0]_145 ,
    \rot_reg[0]_146 ,
    Q,
    din,
    full,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[31]_0 ,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[15] ,
    \rd_ptr_reg[0]_0 ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    \rd_ptr_reg[2]_2 ,
    data_valid,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[0]_2 ,
    \axis_tdata_reg[504] ,
    \rot_reg[0]_147 ,
    \rd_ptr_reg[2]_3 ,
    ptp_rd_en_reg,
    ptp_rd_en_reg_0,
    ptp_rd_en_reg_1,
    \axis_tkeep_reg[31]_1 ,
    \axis_tkeep_reg[31]_2 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rd_ptr[2]_i_4__0_0 ,
    \rd_ptr[2]_i_4__0_1 ,
    \axis_tdata_reg[390] ,
    \axis_tdata_reg[504]_0 ,
    \axis_tdata_reg[505] ,
    \axis_tdata_reg[509] ,
    \axis_tdata_reg[389] ,
    \axis_tdata_reg[509]_0 ,
    \axis_tdata_reg[510] ,
    \axis_tdata_reg[496] ,
    \axis_tdata_reg[497] ,
    \axis_tdata_reg[501] ,
    \axis_tdata_reg[502] ,
    \axis_tdata_reg[488] ,
    \axis_tdata_reg[489] ,
    \axis_tdata_reg[493] ,
    \axis_tdata_reg[494] ,
    \axis_tdata_reg[480] ,
    \axis_tdata_reg[481] ,
    \axis_tdata_reg[485] ,
    \axis_tdata_reg[486] ,
    \axis_tdata_reg[472] ,
    \axis_tdata_reg[473] ,
    \axis_tdata_reg[477] ,
    \axis_tdata_reg[478] ,
    \axis_tdata_reg[464] ,
    \axis_tdata_reg[465] ,
    \axis_tdata_reg[469] ,
    \axis_tdata_reg[470] ,
    \axis_tdata_reg[456] ,
    \axis_tdata_reg[457] ,
    \axis_tdata_reg[461] ,
    \axis_tdata_reg[462] ,
    \axis_tdata_reg[448] ,
    \axis_tdata_reg[449] ,
    \axis_tdata_reg[453] ,
    \axis_tdata_reg[454] ,
    \axis_tdata_reg[440] ,
    \axis_tdata_reg[441] ,
    \axis_tdata_reg[445] ,
    \axis_tdata_reg[446] ,
    \axis_tdata_reg[432] ,
    \axis_tdata_reg[433] ,
    \axis_tdata_reg[437] ,
    \axis_tdata_reg[438] ,
    \axis_tdata_reg[424] ,
    \axis_tdata_reg[425] ,
    \axis_tdata_reg[429] ,
    \axis_tdata_reg[430] ,
    \axis_tdata_reg[416] ,
    \axis_tdata_reg[417] ,
    \axis_tdata_reg[421] ,
    \axis_tdata_reg[422] ,
    \axis_tdata_reg[408] ,
    \axis_tdata_reg[409] ,
    \axis_tdata_reg[413] ,
    \axis_tdata_reg[414] ,
    \axis_tdata_reg[400] ,
    \axis_tdata_reg[401] ,
    \axis_tdata_reg[405] ,
    \axis_tdata_reg[406] ,
    \axis_tdata_reg[392] ,
    \axis_tdata_reg[393] ,
    \axis_tdata_reg[397] ,
    \axis_tdata_reg[398] ,
    \axis_tdata_reg[384] ,
    \axis_tdata_reg[385] ,
    \axis_tdata_reg[389]_0 ,
    \axis_tdata_reg[390]_0 ,
    \axis_tkeep_reg[53] ,
    \axis_tkeep_reg[54] ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    \axis_tdata_reg[322] ,
    \axis_tdata_reg[120] ,
    \axis_tdata_reg[120]_0 ,
    \axis_tdata_reg[120]_1 ,
    \axis_tdata_reg[121] ,
    \axis_tdata_reg[122] ,
    \axis_tdata_reg[124] ,
    \axis_tdata_reg[125] ,
    \axis_tdata_reg[127] ,
    \axis_tdata_reg[112] ,
    \axis_tdata_reg[113] ,
    \axis_tdata_reg[114] ,
    \axis_tdata_reg[116] ,
    \axis_tdata_reg[117] ,
    \axis_tdata_reg[119] ,
    \axis_tdata_reg[104] ,
    \axis_tdata_reg[105] ,
    \axis_tdata_reg[106] ,
    \axis_tdata_reg[108] ,
    \axis_tdata_reg[109] ,
    \axis_tdata_reg[111] ,
    \axis_tdata_reg[96] ,
    \axis_tdata_reg[97] ,
    \axis_tdata_reg[98] ,
    \axis_tdata_reg[100] ,
    \axis_tdata_reg[101] ,
    \axis_tdata_reg[103] ,
    \axis_tdata_reg[88] ,
    \axis_tdata_reg[89] ,
    \axis_tdata_reg[90] ,
    \axis_tdata_reg[92] ,
    \axis_tdata_reg[93] ,
    \axis_tdata_reg[95] ,
    \axis_tdata_reg[80] ,
    \axis_tdata_reg[81] ,
    \axis_tdata_reg[82] ,
    \axis_tdata_reg[84] ,
    \axis_tdata_reg[85] ,
    \axis_tdata_reg[87] ,
    \axis_tdata_reg[72] ,
    \axis_tdata_reg[73] ,
    \axis_tdata_reg[74] ,
    \axis_tdata_reg[76] ,
    \axis_tdata_reg[77] ,
    \axis_tdata_reg[79] ,
    \axis_tdata_reg[64] ,
    \axis_tdata_reg[65] ,
    \axis_tdata_reg[66] ,
    \axis_tdata_reg[68] ,
    \axis_tdata_reg[69] ,
    \axis_tdata_reg[71] ,
    \axis_tdata_reg[56] ,
    \axis_tdata_reg[57] ,
    \axis_tdata_reg[58] ,
    \axis_tdata_reg[60] ,
    \axis_tdata_reg[61] ,
    \axis_tdata_reg[63] ,
    \axis_tdata_reg[48] ,
    \axis_tdata_reg[49] ,
    \axis_tdata_reg[50] ,
    \axis_tdata_reg[52] ,
    \axis_tdata_reg[53] ,
    \axis_tdata_reg[55] ,
    \axis_tdata_reg[40] ,
    \axis_tdata_reg[41] ,
    \axis_tdata_reg[42] ,
    \axis_tdata_reg[44] ,
    \axis_tdata_reg[45] ,
    \axis_tdata_reg[47] ,
    \axis_tdata_reg[32] ,
    \axis_tdata_reg[33] ,
    \axis_tdata_reg[34] ,
    \axis_tdata_reg[36] ,
    \axis_tdata_reg[37] ,
    \axis_tdata_reg[39] ,
    \axis_tdata_reg[24] ,
    \axis_tdata_reg[25] ,
    \axis_tdata_reg[26] ,
    \axis_tdata_reg[28] ,
    \axis_tdata_reg[29] ,
    \axis_tdata_reg[31] ,
    \axis_tdata_reg[16] ,
    \axis_tdata_reg[17] ,
    \axis_tdata_reg[18] ,
    \axis_tdata_reg[20] ,
    \axis_tdata_reg[21] ,
    \axis_tdata_reg[23] ,
    \axis_tdata_reg[8] ,
    \axis_tdata_reg[9] ,
    \axis_tdata_reg[10] ,
    \axis_tdata_reg[12] ,
    \axis_tdata_reg[13] ,
    \axis_tdata_reg[15] ,
    \axis_tdata_reg[0] ,
    \axis_tdata_reg[1] ,
    \axis_tdata_reg[2] ,
    \axis_tdata_reg[4] ,
    \axis_tdata_reg[5] ,
    \axis_tdata_reg[7] ,
    \axis_tkeep_reg[15]_0 ,
    \axis_tkeep_reg[15]_1 ,
    \axis_tkeep_reg[6]_0 ,
    ptp_rd_en_i_5_1,
    \rd_ptr[2]_i_4__0_2 ,
    \rd_ptr[2]_i_4__0_3 ,
    \wr_ptr_reg[0]_0 ,
    rx_clk);
  output [11:0]D;
  output [2:0]rx_clk_0;
  output [0:0]\rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output [3:0]SR;
  output \rot_reg[1] ;
  output \rot_reg[0]_1 ;
  output [118:0]dout;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output [0:0]E;
  output p_0_in;
  output ptp_rd_en_i_5_0;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output [0:0]\wr_ptr_reg[2]_1 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output [159:0]rx_clk_1;
  output [0:0]lbus_err;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  output \rot_reg[0]_102 ;
  output \rot_reg[0]_103 ;
  output \rot_reg[0]_104 ;
  output \rot_reg[0]_105 ;
  output \rot_reg[0]_106 ;
  output \rot_reg[0]_107 ;
  output \rot_reg[0]_108 ;
  output \rot_reg[0]_109 ;
  output \rot_reg[0]_110 ;
  output \rot_reg[0]_111 ;
  output \rot_reg[0]_112 ;
  output \rot_reg[0]_113 ;
  output \rot_reg[0]_114 ;
  output \rot_reg[0]_115 ;
  output \rot_reg[0]_116 ;
  output \rot_reg[0]_117 ;
  output \rot_reg[0]_118 ;
  output \rot_reg[0]_119 ;
  output \rot_reg[0]_120 ;
  output \rot_reg[0]_121 ;
  output \rot_reg[0]_122 ;
  output \rot_reg[0]_123 ;
  output \rot_reg[0]_124 ;
  output \rot_reg[0]_125 ;
  output \rot_reg[0]_126 ;
  output \rot_reg[0]_127 ;
  output \rot_reg[0]_128 ;
  output \rot_reg[0]_129 ;
  output \rot_reg[0]_130 ;
  output \rot_reg[0]_131 ;
  output \rot_reg[0]_132 ;
  output \rot_reg[0]_133 ;
  output \rot_reg[0]_134 ;
  output \rot_reg[0]_135 ;
  output \rot_reg[0]_136 ;
  output \rot_reg[0]_137 ;
  output \rot_reg[0]_138 ;
  output \rot_reg[0]_139 ;
  output \rot_reg[0]_140 ;
  output \rot_reg[0]_141 ;
  output \rot_reg[0]_142 ;
  output \rot_reg[0]_143 ;
  input \rd_ptr_reg[2]_0 ;
  input \rd_ptr_reg[2]_1 ;
  input [0:0]\axis_tkeep_reg[6] ;
  input \rot_reg[0]_144 ;
  input \rot_reg[0]_145 ;
  input \rot_reg[0]_146 ;
  input [1:0]Q;
  input [135:0]din;
  input [2:0]full;
  input \axis_tkeep_reg[31] ;
  input \axis_tkeep_reg[31]_0 ;
  input \axis_tkeep_reg[47] ;
  input \axis_tkeep_reg[15] ;
  input [52:0]\rd_ptr_reg[0]_0 ;
  input [117:0]\rot_reg[1]_2 ;
  input [34:0]\rot_reg[1]_3 ;
  input \rd_ptr_reg[2]_2 ;
  input [2:0]data_valid;
  input \rd_ptr_reg[0]_1 ;
  input \rd_ptr_reg[0]_2 ;
  input \axis_tdata_reg[504] ;
  input \rot_reg[0]_147 ;
  input \rd_ptr_reg[2]_3 ;
  input ptp_rd_en_reg;
  input ptp_rd_en_reg_0;
  input ptp_rd_en_reg_1;
  input \axis_tkeep_reg[31]_1 ;
  input \axis_tkeep_reg[31]_2 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input \rd_ptr[2]_i_4__0_0 ;
  input \rd_ptr[2]_i_4__0_1 ;
  input \axis_tdata_reg[390] ;
  input \axis_tdata_reg[504]_0 ;
  input \axis_tdata_reg[505] ;
  input \axis_tdata_reg[509] ;
  input \axis_tdata_reg[389] ;
  input \axis_tdata_reg[509]_0 ;
  input \axis_tdata_reg[510] ;
  input \axis_tdata_reg[496] ;
  input \axis_tdata_reg[497] ;
  input \axis_tdata_reg[501] ;
  input \axis_tdata_reg[502] ;
  input \axis_tdata_reg[488] ;
  input \axis_tdata_reg[489] ;
  input \axis_tdata_reg[493] ;
  input \axis_tdata_reg[494] ;
  input \axis_tdata_reg[480] ;
  input \axis_tdata_reg[481] ;
  input \axis_tdata_reg[485] ;
  input \axis_tdata_reg[486] ;
  input \axis_tdata_reg[472] ;
  input \axis_tdata_reg[473] ;
  input \axis_tdata_reg[477] ;
  input \axis_tdata_reg[478] ;
  input \axis_tdata_reg[464] ;
  input \axis_tdata_reg[465] ;
  input \axis_tdata_reg[469] ;
  input \axis_tdata_reg[470] ;
  input \axis_tdata_reg[456] ;
  input \axis_tdata_reg[457] ;
  input \axis_tdata_reg[461] ;
  input \axis_tdata_reg[462] ;
  input \axis_tdata_reg[448] ;
  input \axis_tdata_reg[449] ;
  input \axis_tdata_reg[453] ;
  input \axis_tdata_reg[454] ;
  input \axis_tdata_reg[440] ;
  input \axis_tdata_reg[441] ;
  input \axis_tdata_reg[445] ;
  input \axis_tdata_reg[446] ;
  input \axis_tdata_reg[432] ;
  input \axis_tdata_reg[433] ;
  input \axis_tdata_reg[437] ;
  input \axis_tdata_reg[438] ;
  input \axis_tdata_reg[424] ;
  input \axis_tdata_reg[425] ;
  input \axis_tdata_reg[429] ;
  input \axis_tdata_reg[430] ;
  input \axis_tdata_reg[416] ;
  input \axis_tdata_reg[417] ;
  input \axis_tdata_reg[421] ;
  input \axis_tdata_reg[422] ;
  input \axis_tdata_reg[408] ;
  input \axis_tdata_reg[409] ;
  input \axis_tdata_reg[413] ;
  input \axis_tdata_reg[414] ;
  input \axis_tdata_reg[400] ;
  input \axis_tdata_reg[401] ;
  input \axis_tdata_reg[405] ;
  input \axis_tdata_reg[406] ;
  input \axis_tdata_reg[392] ;
  input \axis_tdata_reg[393] ;
  input \axis_tdata_reg[397] ;
  input \axis_tdata_reg[398] ;
  input \axis_tdata_reg[384] ;
  input \axis_tdata_reg[385] ;
  input \axis_tdata_reg[389]_0 ;
  input \axis_tdata_reg[390]_0 ;
  input \axis_tkeep_reg[53] ;
  input \axis_tkeep_reg[54] ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input \axis_tdata_reg[322] ;
  input \axis_tdata_reg[120] ;
  input \axis_tdata_reg[120]_0 ;
  input \axis_tdata_reg[120]_1 ;
  input \axis_tdata_reg[121] ;
  input \axis_tdata_reg[122] ;
  input \axis_tdata_reg[124] ;
  input \axis_tdata_reg[125] ;
  input \axis_tdata_reg[127] ;
  input \axis_tdata_reg[112] ;
  input \axis_tdata_reg[113] ;
  input \axis_tdata_reg[114] ;
  input \axis_tdata_reg[116] ;
  input \axis_tdata_reg[117] ;
  input \axis_tdata_reg[119] ;
  input \axis_tdata_reg[104] ;
  input \axis_tdata_reg[105] ;
  input \axis_tdata_reg[106] ;
  input \axis_tdata_reg[108] ;
  input \axis_tdata_reg[109] ;
  input \axis_tdata_reg[111] ;
  input \axis_tdata_reg[96] ;
  input \axis_tdata_reg[97] ;
  input \axis_tdata_reg[98] ;
  input \axis_tdata_reg[100] ;
  input \axis_tdata_reg[101] ;
  input \axis_tdata_reg[103] ;
  input \axis_tdata_reg[88] ;
  input \axis_tdata_reg[89] ;
  input \axis_tdata_reg[90] ;
  input \axis_tdata_reg[92] ;
  input \axis_tdata_reg[93] ;
  input \axis_tdata_reg[95] ;
  input \axis_tdata_reg[80] ;
  input \axis_tdata_reg[81] ;
  input \axis_tdata_reg[82] ;
  input \axis_tdata_reg[84] ;
  input \axis_tdata_reg[85] ;
  input \axis_tdata_reg[87] ;
  input \axis_tdata_reg[72] ;
  input \axis_tdata_reg[73] ;
  input \axis_tdata_reg[74] ;
  input \axis_tdata_reg[76] ;
  input \axis_tdata_reg[77] ;
  input \axis_tdata_reg[79] ;
  input \axis_tdata_reg[64] ;
  input \axis_tdata_reg[65] ;
  input \axis_tdata_reg[66] ;
  input \axis_tdata_reg[68] ;
  input \axis_tdata_reg[69] ;
  input \axis_tdata_reg[71] ;
  input \axis_tdata_reg[56] ;
  input \axis_tdata_reg[57] ;
  input \axis_tdata_reg[58] ;
  input \axis_tdata_reg[60] ;
  input \axis_tdata_reg[61] ;
  input \axis_tdata_reg[63] ;
  input \axis_tdata_reg[48] ;
  input \axis_tdata_reg[49] ;
  input \axis_tdata_reg[50] ;
  input \axis_tdata_reg[52] ;
  input \axis_tdata_reg[53] ;
  input \axis_tdata_reg[55] ;
  input \axis_tdata_reg[40] ;
  input \axis_tdata_reg[41] ;
  input \axis_tdata_reg[42] ;
  input \axis_tdata_reg[44] ;
  input \axis_tdata_reg[45] ;
  input \axis_tdata_reg[47] ;
  input \axis_tdata_reg[32] ;
  input \axis_tdata_reg[33] ;
  input \axis_tdata_reg[34] ;
  input \axis_tdata_reg[36] ;
  input \axis_tdata_reg[37] ;
  input \axis_tdata_reg[39] ;
  input \axis_tdata_reg[24] ;
  input \axis_tdata_reg[25] ;
  input \axis_tdata_reg[26] ;
  input \axis_tdata_reg[28] ;
  input \axis_tdata_reg[29] ;
  input \axis_tdata_reg[31] ;
  input \axis_tdata_reg[16] ;
  input \axis_tdata_reg[17] ;
  input \axis_tdata_reg[18] ;
  input \axis_tdata_reg[20] ;
  input \axis_tdata_reg[21] ;
  input \axis_tdata_reg[23] ;
  input \axis_tdata_reg[8] ;
  input \axis_tdata_reg[9] ;
  input \axis_tdata_reg[10] ;
  input \axis_tdata_reg[12] ;
  input \axis_tdata_reg[13] ;
  input \axis_tdata_reg[15] ;
  input \axis_tdata_reg[0] ;
  input \axis_tdata_reg[1] ;
  input \axis_tdata_reg[2] ;
  input \axis_tdata_reg[4] ;
  input \axis_tdata_reg[5] ;
  input \axis_tdata_reg[7] ;
  input \axis_tkeep_reg[15]_0 ;
  input \axis_tkeep_reg[15]_1 ;
  input \axis_tkeep_reg[6]_0 ;
  input ptp_rd_en_i_5_1;
  input \rd_ptr[2]_i_4__0_2 ;
  input \rd_ptr[2]_i_4__0_3 ;
  input [0:0]\wr_ptr_reg[0]_0 ;
  input rx_clk;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]SR;
  wire \axis_tdata_reg[0] ;
  wire \axis_tdata_reg[100] ;
  wire \axis_tdata_reg[101] ;
  wire \axis_tdata_reg[103] ;
  wire \axis_tdata_reg[104] ;
  wire \axis_tdata_reg[105] ;
  wire \axis_tdata_reg[106] ;
  wire \axis_tdata_reg[108] ;
  wire \axis_tdata_reg[109] ;
  wire \axis_tdata_reg[10] ;
  wire \axis_tdata_reg[111] ;
  wire \axis_tdata_reg[112] ;
  wire \axis_tdata_reg[113] ;
  wire \axis_tdata_reg[114] ;
  wire \axis_tdata_reg[116] ;
  wire \axis_tdata_reg[117] ;
  wire \axis_tdata_reg[119] ;
  wire \axis_tdata_reg[120] ;
  wire \axis_tdata_reg[120]_0 ;
  wire \axis_tdata_reg[120]_1 ;
  wire \axis_tdata_reg[121] ;
  wire \axis_tdata_reg[122] ;
  wire \axis_tdata_reg[124] ;
  wire \axis_tdata_reg[125] ;
  wire \axis_tdata_reg[127] ;
  wire \axis_tdata_reg[12] ;
  wire \axis_tdata_reg[13] ;
  wire \axis_tdata_reg[15] ;
  wire \axis_tdata_reg[16] ;
  wire \axis_tdata_reg[17] ;
  wire \axis_tdata_reg[18] ;
  wire \axis_tdata_reg[1] ;
  wire \axis_tdata_reg[20] ;
  wire \axis_tdata_reg[21] ;
  wire \axis_tdata_reg[23] ;
  wire \axis_tdata_reg[24] ;
  wire \axis_tdata_reg[25] ;
  wire \axis_tdata_reg[26] ;
  wire \axis_tdata_reg[28] ;
  wire \axis_tdata_reg[29] ;
  wire \axis_tdata_reg[2] ;
  wire \axis_tdata_reg[31] ;
  wire \axis_tdata_reg[322] ;
  wire \axis_tdata_reg[32] ;
  wire \axis_tdata_reg[33] ;
  wire \axis_tdata_reg[34] ;
  wire \axis_tdata_reg[36] ;
  wire \axis_tdata_reg[37] ;
  wire \axis_tdata_reg[384] ;
  wire \axis_tdata_reg[385] ;
  wire \axis_tdata_reg[389] ;
  wire \axis_tdata_reg[389]_0 ;
  wire \axis_tdata_reg[390] ;
  wire \axis_tdata_reg[390]_0 ;
  wire \axis_tdata_reg[392] ;
  wire \axis_tdata_reg[393] ;
  wire \axis_tdata_reg[397] ;
  wire \axis_tdata_reg[398] ;
  wire \axis_tdata_reg[39] ;
  wire \axis_tdata_reg[400] ;
  wire \axis_tdata_reg[401] ;
  wire \axis_tdata_reg[405] ;
  wire \axis_tdata_reg[406] ;
  wire \axis_tdata_reg[408] ;
  wire \axis_tdata_reg[409] ;
  wire \axis_tdata_reg[40] ;
  wire \axis_tdata_reg[413] ;
  wire \axis_tdata_reg[414] ;
  wire \axis_tdata_reg[416] ;
  wire \axis_tdata_reg[417] ;
  wire \axis_tdata_reg[41] ;
  wire \axis_tdata_reg[421] ;
  wire \axis_tdata_reg[422] ;
  wire \axis_tdata_reg[424] ;
  wire \axis_tdata_reg[425] ;
  wire \axis_tdata_reg[429] ;
  wire \axis_tdata_reg[42] ;
  wire \axis_tdata_reg[430] ;
  wire \axis_tdata_reg[432] ;
  wire \axis_tdata_reg[433] ;
  wire \axis_tdata_reg[437] ;
  wire \axis_tdata_reg[438] ;
  wire \axis_tdata_reg[440] ;
  wire \axis_tdata_reg[441] ;
  wire \axis_tdata_reg[445] ;
  wire \axis_tdata_reg[446] ;
  wire \axis_tdata_reg[448] ;
  wire \axis_tdata_reg[449] ;
  wire \axis_tdata_reg[44] ;
  wire \axis_tdata_reg[453] ;
  wire \axis_tdata_reg[454] ;
  wire \axis_tdata_reg[456] ;
  wire \axis_tdata_reg[457] ;
  wire \axis_tdata_reg[45] ;
  wire \axis_tdata_reg[461] ;
  wire \axis_tdata_reg[462] ;
  wire \axis_tdata_reg[464] ;
  wire \axis_tdata_reg[465] ;
  wire \axis_tdata_reg[469] ;
  wire \axis_tdata_reg[470] ;
  wire \axis_tdata_reg[472] ;
  wire \axis_tdata_reg[473] ;
  wire \axis_tdata_reg[477] ;
  wire \axis_tdata_reg[478] ;
  wire \axis_tdata_reg[47] ;
  wire \axis_tdata_reg[480] ;
  wire \axis_tdata_reg[481] ;
  wire \axis_tdata_reg[485] ;
  wire \axis_tdata_reg[486] ;
  wire \axis_tdata_reg[488] ;
  wire \axis_tdata_reg[489] ;
  wire \axis_tdata_reg[48] ;
  wire \axis_tdata_reg[493] ;
  wire \axis_tdata_reg[494] ;
  wire \axis_tdata_reg[496] ;
  wire \axis_tdata_reg[497] ;
  wire \axis_tdata_reg[49] ;
  wire \axis_tdata_reg[4] ;
  wire \axis_tdata_reg[501] ;
  wire \axis_tdata_reg[502] ;
  wire \axis_tdata_reg[504] ;
  wire \axis_tdata_reg[504]_0 ;
  wire \axis_tdata_reg[505] ;
  wire \axis_tdata_reg[509] ;
  wire \axis_tdata_reg[509]_0 ;
  wire \axis_tdata_reg[50] ;
  wire \axis_tdata_reg[510] ;
  wire \axis_tdata_reg[52] ;
  wire \axis_tdata_reg[53] ;
  wire \axis_tdata_reg[55] ;
  wire \axis_tdata_reg[56] ;
  wire \axis_tdata_reg[57] ;
  wire \axis_tdata_reg[58] ;
  wire \axis_tdata_reg[5] ;
  wire \axis_tdata_reg[60] ;
  wire \axis_tdata_reg[61] ;
  wire \axis_tdata_reg[63] ;
  wire \axis_tdata_reg[64] ;
  wire \axis_tdata_reg[65] ;
  wire \axis_tdata_reg[66] ;
  wire \axis_tdata_reg[68] ;
  wire \axis_tdata_reg[69] ;
  wire \axis_tdata_reg[71] ;
  wire \axis_tdata_reg[72] ;
  wire \axis_tdata_reg[73] ;
  wire \axis_tdata_reg[74] ;
  wire \axis_tdata_reg[76] ;
  wire \axis_tdata_reg[77] ;
  wire \axis_tdata_reg[79] ;
  wire \axis_tdata_reg[7] ;
  wire \axis_tdata_reg[80] ;
  wire \axis_tdata_reg[81] ;
  wire \axis_tdata_reg[82] ;
  wire \axis_tdata_reg[84] ;
  wire \axis_tdata_reg[85] ;
  wire \axis_tdata_reg[87] ;
  wire \axis_tdata_reg[88] ;
  wire \axis_tdata_reg[89] ;
  wire \axis_tdata_reg[8] ;
  wire \axis_tdata_reg[90] ;
  wire \axis_tdata_reg[92] ;
  wire \axis_tdata_reg[93] ;
  wire \axis_tdata_reg[95] ;
  wire \axis_tdata_reg[96] ;
  wire \axis_tdata_reg[97] ;
  wire \axis_tdata_reg[98] ;
  wire \axis_tdata_reg[9] ;
  wire \axis_tkeep[15]_i_3_n_0 ;
  wire \axis_tkeep[31]_i_4_n_0 ;
  wire \axis_tkeep[47]_i_4_n_0 ;
  wire \axis_tkeep[63]_i_18_n_0 ;
  wire \axis_tkeep[63]_i_19_n_0 ;
  wire \axis_tkeep[63]_i_5_n_0 ;
  wire \axis_tkeep[63]_i_6_n_0 ;
  wire \axis_tkeep_reg[15] ;
  wire \axis_tkeep_reg[15]_0 ;
  wire \axis_tkeep_reg[15]_1 ;
  wire \axis_tkeep_reg[31] ;
  wire \axis_tkeep_reg[31]_0 ;
  wire \axis_tkeep_reg[31]_1 ;
  wire \axis_tkeep_reg[31]_2 ;
  wire \axis_tkeep_reg[47] ;
  wire \axis_tkeep_reg[53] ;
  wire \axis_tkeep_reg[54] ;
  wire [0:0]\axis_tkeep_reg[6] ;
  wire \axis_tkeep_reg[6]_0 ;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [2:0]data_valid;
  wire [135:0]din;
  wire [118:0]dout;
  wire [129:1]\dout[0]_0 ;
  wire [2:0]full;
  wire [3:0]lbus_ena;
  wire [0:0]lbus_err;
  wire [1:0]lbus_mty;
  wire p_0_in;
  wire ptp_rd_en_i_3_n_0;
  wire ptp_rd_en_i_5_0;
  wire ptp_rd_en_i_5_1;
  wire ptp_rd_en_i_5_n_0;
  wire ptp_rd_en_i_9_n_0;
  wire ptp_rd_en_reg;
  wire ptp_rd_en_reg_0;
  wire ptp_rd_en_reg_1;
  wire [2:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  wire \rd_ptr[2]_i_2_n_0 ;
  wire \rd_ptr[2]_i_3__2_n_0 ;
  wire \rd_ptr[2]_i_4__0_0 ;
  wire \rd_ptr[2]_i_4__0_1 ;
  wire \rd_ptr[2]_i_4__0_2 ;
  wire \rd_ptr[2]_i_4__0_3 ;
  wire \rd_ptr[2]_i_4__2_n_0 ;
  wire \rd_ptr[2]_i_5__1_n_0 ;
  wire \rd_ptr[2]_i_6_n_0 ;
  wire \rd_ptr[2]_i_7_n_0 ;
  wire [52:0]\rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire [0:0]\rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_102 ;
  wire \rot_reg[0]_103 ;
  wire \rot_reg[0]_104 ;
  wire \rot_reg[0]_105 ;
  wire \rot_reg[0]_106 ;
  wire \rot_reg[0]_107 ;
  wire \rot_reg[0]_108 ;
  wire \rot_reg[0]_109 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_110 ;
  wire \rot_reg[0]_111 ;
  wire \rot_reg[0]_112 ;
  wire \rot_reg[0]_113 ;
  wire \rot_reg[0]_114 ;
  wire \rot_reg[0]_115 ;
  wire \rot_reg[0]_116 ;
  wire \rot_reg[0]_117 ;
  wire \rot_reg[0]_118 ;
  wire \rot_reg[0]_119 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_120 ;
  wire \rot_reg[0]_121 ;
  wire \rot_reg[0]_122 ;
  wire \rot_reg[0]_123 ;
  wire \rot_reg[0]_124 ;
  wire \rot_reg[0]_125 ;
  wire \rot_reg[0]_126 ;
  wire \rot_reg[0]_127 ;
  wire \rot_reg[0]_128 ;
  wire \rot_reg[0]_129 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_130 ;
  wire \rot_reg[0]_131 ;
  wire \rot_reg[0]_132 ;
  wire \rot_reg[0]_133 ;
  wire \rot_reg[0]_134 ;
  wire \rot_reg[0]_135 ;
  wire \rot_reg[0]_136 ;
  wire \rot_reg[0]_137 ;
  wire \rot_reg[0]_138 ;
  wire \rot_reg[0]_139 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_140 ;
  wire \rot_reg[0]_141 ;
  wire \rot_reg[0]_142 ;
  wire \rot_reg[0]_143 ;
  wire \rot_reg[0]_144 ;
  wire \rot_reg[0]_145 ;
  wire \rot_reg[0]_146 ;
  wire \rot_reg[0]_147 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire [117:0]\rot_reg[1]_2 ;
  wire [34:0]\rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire rx_clk;
  wire [2:0]rx_clk_0;
  wire [159:0]rx_clk_1;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__0_n_0 ;
  wire \wr_ptr[2]_i_7_n_0 ;
  wire [0:0]\wr_ptr_reg[0]_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [0:0]\wr_ptr_reg[2]_1 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[0]_i_1 
       (.I0(dout[105]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [105]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[0] ),
        .O(rx_clk_1[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[100]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [24]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[100] ),
        .O(rx_clk_1[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[101]_i_1 
       (.I0(dout[25]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [25]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[101] ),
        .O(rx_clk_1[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[103]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [27]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[103] ),
        .O(rx_clk_1[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[104]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [14]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[104] ),
        .O(rx_clk_1[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[105]_i_1 
       (.I0(\dout[0]_0 [17]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [15]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[105] ),
        .O(rx_clk_1[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[106]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [16]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[106] ),
        .O(rx_clk_1[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[108]_i_1 
       (.I0(dout[17]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [17]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[108] ),
        .O(rx_clk_1[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[109]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [18]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[109] ),
        .O(rx_clk_1[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[10]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [100]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[10] ),
        .O(rx_clk_1[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[111]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [20]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[111] ),
        .O(rx_clk_1[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[112]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [7]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[112] ),
        .O(rx_clk_1[84]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[113]_i_1 
       (.I0(\dout[0]_0 [9]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [8]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[113] ),
        .O(rx_clk_1[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[114]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [9]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[114] ),
        .O(rx_clk_1[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[116]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [10]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[116] ),
        .O(rx_clk_1[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[117]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [11]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[117] ),
        .O(rx_clk_1[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[119]_i_1 
       (.I0(dout[13]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [13]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[119] ),
        .O(rx_clk_1[89]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[120]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [0]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[120]_1 ),
        .O(rx_clk_1[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[121]_i_1 
       (.I0(\dout[0]_0 [1]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [1]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[121] ),
        .O(rx_clk_1[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[122]_i_1 
       (.I0(dout[1]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [2]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[122] ),
        .O(rx_clk_1[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[124]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [3]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[124] ),
        .O(rx_clk_1[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[125]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [4]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[125] ),
        .O(rx_clk_1[94]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[127]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [6]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[127] ),
        .O(rx_clk_1[95]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[128]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[105]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [45]),
        .O(\rot_reg[0]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[129]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [121]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [106]),
        .O(\rot_reg[0]_119 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[12]_i_1 
       (.I0(dout[101]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [101]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[12] ),
        .O(rx_clk_1[9]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[130]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[106]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [46]),
        .O(\rot_reg[0]_120 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[133]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[109]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [47]),
        .O(\rot_reg[0]_121 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[134]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[110]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [110]),
        .O(\rot_reg[0]_122 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[136]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[98]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [42]),
        .O(\rot_reg[0]_113 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[137]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [113]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [99]),
        .O(\rot_reg[0]_114 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[138]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [43]),
        .O(\rot_reg[0]_115 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[13]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [102]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[13] ),
        .O(rx_clk_1[10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[141]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[102]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [44]),
        .O(\rot_reg[0]_116 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[142]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[103]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [103]),
        .O(\rot_reg[0]_117 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[144]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[91]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [39]),
        .O(\rot_reg[0]_108 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[145]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [105]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [92]),
        .O(\rot_reg[0]_109 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[146]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [40]),
        .O(\rot_reg[0]_110 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[149]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[95]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [41]),
        .O(\rot_reg[0]_111 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[150]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[96]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [96]),
        .O(\rot_reg[0]_112 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[152]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [36]),
        .O(\rot_reg[0]_103 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[153]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [97]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [85]),
        .O(\rot_reg[0]_104 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[154]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [37]),
        .O(\rot_reg[0]_105 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[157]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[88]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [38]),
        .O(\rot_reg[0]_106 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[158]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[89]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [89]),
        .O(\rot_reg[0]_107 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[15]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [104]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[15] ),
        .O(rx_clk_1[11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[160]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[77]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [33]),
        .O(\rot_reg[0]_98 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[161]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [89]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [78]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[162]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [34]),
        .O(\rot_reg[0]_100 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[165]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[81]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [35]),
        .O(\rot_reg[0]_101 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[166]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[82]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [82]),
        .O(\rot_reg[0]_102 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[168]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[70]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [30]),
        .O(\rot_reg[0]_93 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[169]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [81]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [71]),
        .O(\rot_reg[0]_94 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[16]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [91]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[16] ),
        .O(rx_clk_1[12]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[170]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [31]),
        .O(\rot_reg[0]_95 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[173]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[74]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [32]),
        .O(\rot_reg[0]_96 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[174]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[75]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [75]),
        .O(\rot_reg[0]_97 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[176]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[63]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [27]),
        .O(\rot_reg[0]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[177]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [73]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [64]),
        .O(\rot_reg[0]_89 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[178]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[64]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [28]),
        .O(\rot_reg[0]_90 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[17]_i_1 
       (.I0(\dout[0]_0 [105]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [92]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[17] ),
        .O(rx_clk_1[13]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[181]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[67]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [29]),
        .O(\rot_reg[0]_91 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[182]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [68]),
        .O(\rot_reg[0]_92 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[184]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[56]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [24]),
        .O(\rot_reg[0]_83 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[185]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [65]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [57]),
        .O(\rot_reg[0]_84 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[186]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[57]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [25]),
        .O(\rot_reg[0]_85 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[189]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [26]),
        .O(\rot_reg[0]_86 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[18]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [93]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[18] ),
        .O(rx_clk_1[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[190]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[61]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [61]),
        .O(\rot_reg[0]_87 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[192]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[49]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [21]),
        .O(\rot_reg[0]_78 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[193]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [57]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [50]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[194]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[50]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [22]),
        .O(\rot_reg[0]_80 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[197]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[53]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [23]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[198]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[54]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [54]),
        .O(\rot_reg[0]_82 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[1]_i_1 
       (.I0(\dout[0]_0 [121]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [106]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[1] ),
        .O(rx_clk_1[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[200]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[42]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [18]),
        .O(\rot_reg[0]_73 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[201]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [49]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [43]),
        .O(\rot_reg[0]_74 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[202]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[43]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [19]),
        .O(\rot_reg[0]_75 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[205]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[46]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [20]),
        .O(\rot_reg[0]_76 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[206]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[47]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [47]),
        .O(\rot_reg[0]_77 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[208]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[35]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [15]),
        .O(\rot_reg[0]_68 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[209]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [41]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [36]),
        .O(\rot_reg[0]_69 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[20]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [94]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[20] ),
        .O(rx_clk_1[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[210]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[36]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [16]),
        .O(\rot_reg[0]_70 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[213]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[39]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [17]),
        .O(\rot_reg[0]_71 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[214]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[40]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [40]),
        .O(\rot_reg[0]_72 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[216]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[28]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [12]),
        .O(\rot_reg[0]_63 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[217]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [33]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [29]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[218]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[29]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [13]),
        .O(\rot_reg[0]_65 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[21]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [95]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[21] ),
        .O(rx_clk_1[16]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[221]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[32]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [14]),
        .O(\rot_reg[0]_66 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[222]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[33]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [33]),
        .O(\rot_reg[0]_67 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[224]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[21]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [9]),
        .O(\rot_reg[0]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[225]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [25]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [22]),
        .O(\rot_reg[0]_59 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[226]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[22]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [10]),
        .O(\rot_reg[0]_60 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[229]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[25]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [11]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[230]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[26]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [26]),
        .O(\rot_reg[0]_62 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[232]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[14]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [6]),
        .O(\rot_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[233]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [17]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [15]),
        .O(\rot_reg[0]_54 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[234]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[15]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [7]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[237]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[18]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [8]),
        .O(\rot_reg[0]_56 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[238]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[19]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [19]),
        .O(\rot_reg[0]_57 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[23]_i_1 
       (.I0(dout[97]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [97]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[23] ),
        .O(rx_clk_1[17]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[240]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[7]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [3]),
        .O(\rot_reg[0]_48 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[241]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [9]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [8]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[242]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[8]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [4]),
        .O(\rot_reg[0]_50 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[245]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[11]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [5]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[246]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[12]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [12]),
        .O(\rot_reg[0]_52 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[248]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[0]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [0]),
        .O(\rot_reg[0]_43 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[249]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [1]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [1]),
        .O(\rot_reg[0]_44 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[24]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [84]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[24] ),
        .O(rx_clk_1[18]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[250]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[1]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [1]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[253]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[4]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [2]),
        .O(\rot_reg[0]_46 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[254]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[5]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [5]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[257]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [121]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [106]),
        .O(\rot_reg[0]_40 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[258]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[106]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [30]),
        .O(\rot_reg[0]_142 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[25]_i_1 
       (.I0(\dout[0]_0 [97]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [85]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[25] ),
        .O(rx_clk_1[19]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[263]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[111]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [111]),
        .O(\rot_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[265]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [113]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [99]),
        .O(\rot_reg[0]_38 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[266]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [28]),
        .O(\rot_reg[0]_141 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[26]_i_1 
       (.I0(dout[85]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [86]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[26] ),
        .O(rx_clk_1[20]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[271]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[104]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [104]),
        .O(\rot_reg[0]_39 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[273]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [105]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [92]),
        .O(\rot_reg[0]_36 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[274]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [26]),
        .O(\rot_reg[0]_140 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[279]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[97]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [97]),
        .O(\rot_reg[0]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[281]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [97]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [85]),
        .O(\rot_reg[0]_34 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[282]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [24]),
        .O(\rot_reg[0]_139 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[287]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[90]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [90]),
        .O(\rot_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[289]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [89]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [78]),
        .O(\rot_reg[0]_32 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[28]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [87]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[28] ),
        .O(rx_clk_1[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[290]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [22]),
        .O(\rot_reg[0]_138 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[295]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[83]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [83]),
        .O(\rot_reg[0]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[297]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [81]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [71]),
        .O(\rot_reg[0]_30 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[298]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [20]),
        .O(\rot_reg[0]_137 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[29]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [88]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[29] ),
        .O(rx_clk_1[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[2]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [107]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[2] ),
        .O(rx_clk_1[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[303]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [76]),
        .O(\rot_reg[0]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[305]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [73]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [64]),
        .O(\rot_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[306]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[64]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [18]),
        .O(\rot_reg[0]_136 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[311]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[69]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [69]),
        .O(\rot_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[313]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [65]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [57]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[314]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[57]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [16]),
        .O(\rot_reg[0]_135 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[319]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[62]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [62]),
        .O(\rot_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[31]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [90]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[31] ),
        .O(rx_clk_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[321]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [57]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [50]),
        .O(\rot_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[322]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[50]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [14]),
        .O(\rot_reg[0]_134 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[327]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[55]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [55]),
        .O(\rot_reg[0]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[329]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [49]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [43]),
        .O(\rot_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[32]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [77]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[32] ),
        .O(rx_clk_1[24]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[330]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[43]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [12]),
        .O(\rot_reg[0]_133 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[335]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[48]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [48]),
        .O(\rot_reg[0]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[337]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [41]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [36]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[338]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[36]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [10]),
        .O(\rot_reg[0]_132 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[33]_i_1 
       (.I0(\dout[0]_0 [89]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [78]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[33] ),
        .O(rx_clk_1[25]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[343]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[41]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [41]),
        .O(\rot_reg[0]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[345]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [33]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [29]),
        .O(\rot_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[346]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[29]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [8]),
        .O(\rot_reg[0]_131 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[34]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [79]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[34] ),
        .O(rx_clk_1[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[351]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[34]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [34]),
        .O(\rot_reg[0]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[353]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [25]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [22]),
        .O(\rot_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[354]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[22]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [6]),
        .O(\rot_reg[0]_130 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[359]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[27]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [27]),
        .O(\rot_reg[0]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[361]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [17]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [15]),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[362]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[15]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [4]),
        .O(\rot_reg[0]_129 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[367]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[20]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [20]),
        .O(\rot_reg[0]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[369]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [9]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [8]),
        .O(\rot_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[36]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [80]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[36] ),
        .O(rx_clk_1[27]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[370]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[8]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [2]),
        .O(\rot_reg[0]_128 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[375]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[13]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [13]),
        .O(\rot_reg[0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[377]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [1]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [1]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[378]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[1]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [0]),
        .O(\rot_reg[0]_127 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[37]_i_1 
       (.I0(dout[81]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [81]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[37] ),
        .O(rx_clk_1[28]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[383]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[6]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [6]),
        .O(\rot_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[384]_i_1 
       (.I0(dout[105]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [105]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[384] ),
        .O(rx_clk_1[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[385]_i_1 
       (.I0(\dout[0]_0 [121]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [106]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[385] ),
        .O(rx_clk_1[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[389]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [31]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[389]_0 ),
        .O(rx_clk_1[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[390]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [110]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[390]_0 ),
        .O(rx_clk_1[99]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[392]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [98]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[392] ),
        .O(rx_clk_1[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[393]_i_1 
       (.I0(\dout[0]_0 [113]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [99]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[393] ),
        .O(rx_clk_1[101]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[397]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [29]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[397] ),
        .O(rx_clk_1[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[398]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [103]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[398] ),
        .O(rx_clk_1[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[39]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [83]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[39] ),
        .O(rx_clk_1[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[400]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [91]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[400] ),
        .O(rx_clk_1[104]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[401]_i_1 
       (.I0(\dout[0]_0 [105]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [92]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[401] ),
        .O(rx_clk_1[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[405]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [27]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[405] ),
        .O(rx_clk_1[106]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[406]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [96]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[406] ),
        .O(rx_clk_1[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[408]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [84]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[408] ),
        .O(rx_clk_1[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[409]_i_1 
       (.I0(\dout[0]_0 [97]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [85]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[409] ),
        .O(rx_clk_1[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[40]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [70]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[40] ),
        .O(rx_clk_1[30]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[413]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [25]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[413] ),
        .O(rx_clk_1[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[414]_i_1 
       (.I0(dout[89]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [89]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[414] ),
        .O(rx_clk_1[111]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[416]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [77]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[416] ),
        .O(rx_clk_1[112]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[417]_i_1 
       (.I0(\dout[0]_0 [89]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [78]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[417] ),
        .O(rx_clk_1[113]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[41]_i_1 
       (.I0(\dout[0]_0 [81]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [71]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[41] ),
        .O(rx_clk_1[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[421]_i_1 
       (.I0(dout[81]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [23]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[421] ),
        .O(rx_clk_1[114]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[422]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [82]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[422] ),
        .O(rx_clk_1[115]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[424]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [70]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[424] ),
        .O(rx_clk_1[116]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[425]_i_1 
       (.I0(\dout[0]_0 [81]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [71]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[425] ),
        .O(rx_clk_1[117]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[429]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [21]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[429] ),
        .O(rx_clk_1[118]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[42]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [72]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[42] ),
        .O(rx_clk_1[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[430]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [75]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[430] ),
        .O(rx_clk_1[119]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[432]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [63]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[432] ),
        .O(rx_clk_1[120]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[433]_i_1 
       (.I0(\dout[0]_0 [73]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [64]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[433] ),
        .O(rx_clk_1[121]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[437]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [19]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[437] ),
        .O(rx_clk_1[122]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[438]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [68]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[438] ),
        .O(rx_clk_1[123]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[440]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [56]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[440] ),
        .O(rx_clk_1[124]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[441]_i_1 
       (.I0(\dout[0]_0 [65]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [57]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[441] ),
        .O(rx_clk_1[125]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[445]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [17]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[445] ),
        .O(rx_clk_1[126]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[446]_i_1 
       (.I0(dout[61]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [61]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[446] ),
        .O(rx_clk_1[127]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[448]_i_1 
       (.I0(dout[49]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [49]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[448] ),
        .O(rx_clk_1[128]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[449]_i_1 
       (.I0(\dout[0]_0 [57]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [50]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[449] ),
        .O(rx_clk_1[129]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[44]_i_1 
       (.I0(dout[73]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [73]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[44] ),
        .O(rx_clk_1[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[453]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [15]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[453] ),
        .O(rx_clk_1[130]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[454]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [54]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[454] ),
        .O(rx_clk_1[131]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[456]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [42]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[456] ),
        .O(rx_clk_1[132]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[457]_i_1 
       (.I0(\dout[0]_0 [49]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [43]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[457] ),
        .O(rx_clk_1[133]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[45]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [74]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[45] ),
        .O(rx_clk_1[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[461]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [13]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[461] ),
        .O(rx_clk_1[134]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[462]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [47]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[462] ),
        .O(rx_clk_1[135]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[464]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [35]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[464] ),
        .O(rx_clk_1[136]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[465]_i_1 
       (.I0(\dout[0]_0 [41]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [36]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[465] ),
        .O(rx_clk_1[137]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[469]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [11]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[469] ),
        .O(rx_clk_1[138]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[470]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [40]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[470] ),
        .O(rx_clk_1[139]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[472]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [28]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[472] ),
        .O(rx_clk_1[140]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[473]_i_1 
       (.I0(\dout[0]_0 [33]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [29]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[473] ),
        .O(rx_clk_1[141]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[477]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [9]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[477] ),
        .O(rx_clk_1[142]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[478]_i_1 
       (.I0(dout[33]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [33]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[478] ),
        .O(rx_clk_1[143]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[47]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [76]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[47] ),
        .O(rx_clk_1[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[480]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [21]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[480] ),
        .O(rx_clk_1[144]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[481]_i_1 
       (.I0(\dout[0]_0 [25]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [22]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[481] ),
        .O(rx_clk_1[145]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[485]_i_1 
       (.I0(dout[25]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [7]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[485] ),
        .O(rx_clk_1[146]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[486]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [26]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[486] ),
        .O(rx_clk_1[147]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[488]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [14]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[488] ),
        .O(rx_clk_1[148]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[489]_i_1 
       (.I0(\dout[0]_0 [17]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [15]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[489] ),
        .O(rx_clk_1[149]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[48]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [63]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[48] ),
        .O(rx_clk_1[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[493]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [5]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[493] ),
        .O(rx_clk_1[150]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[494]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [19]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[494] ),
        .O(rx_clk_1[151]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[496]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [7]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[496] ),
        .O(rx_clk_1[152]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[497]_i_1 
       (.I0(\dout[0]_0 [9]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [8]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[497] ),
        .O(rx_clk_1[153]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[49]_i_1 
       (.I0(\dout[0]_0 [73]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [64]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[49] ),
        .O(rx_clk_1[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[4]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [108]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[4] ),
        .O(rx_clk_1[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[501]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [3]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[501] ),
        .O(rx_clk_1[154]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[502]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [12]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[502] ),
        .O(rx_clk_1[155]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[504]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [0]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[504]_0 ),
        .O(rx_clk_1[156]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[505]_i_1 
       (.I0(\dout[0]_0 [1]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [1]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[505] ),
        .O(rx_clk_1[157]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[509]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [1]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[509]_0 ),
        .O(rx_clk_1[158]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[50]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [65]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[50] ),
        .O(rx_clk_1[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[510]_i_1 
       (.I0(dout[5]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [5]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[510] ),
        .O(rx_clk_1[159]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[52]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [66]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[52] ),
        .O(rx_clk_1[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[53]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [67]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[53] ),
        .O(rx_clk_1[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[55]_i_1 
       (.I0(dout[69]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [69]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[55] ),
        .O(rx_clk_1[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[56]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [56]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[56] ),
        .O(rx_clk_1[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[57]_i_1 
       (.I0(\dout[0]_0 [65]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [57]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[57] ),
        .O(rx_clk_1[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[58]_i_1 
       (.I0(dout[57]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [58]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[58] ),
        .O(rx_clk_1[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[5]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [109]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[5] ),
        .O(rx_clk_1[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[60]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [59]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[60] ),
        .O(rx_clk_1[45]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[61]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [60]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[61] ),
        .O(rx_clk_1[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[63]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [62]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[63] ),
        .O(rx_clk_1[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[64]_i_1 
       (.I0(dout[49]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [49]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[64] ),
        .O(rx_clk_1[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[65]_i_1 
       (.I0(\dout[0]_0 [57]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [50]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[65] ),
        .O(rx_clk_1[49]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[66]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [51]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[66] ),
        .O(rx_clk_1[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[68]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [52]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[68] ),
        .O(rx_clk_1[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[69]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [53]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[69] ),
        .O(rx_clk_1[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[71]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [55]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[71] ),
        .O(rx_clk_1[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[72]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [42]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[72] ),
        .O(rx_clk_1[54]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[73]_i_1 
       (.I0(\dout[0]_0 [49]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [43]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[73] ),
        .O(rx_clk_1[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[74]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [44]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[74] ),
        .O(rx_clk_1[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[76]_i_1 
       (.I0(dout[45]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [45]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[76] ),
        .O(rx_clk_1[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[77]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [46]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[77] ),
        .O(rx_clk_1[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[79]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [48]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[79] ),
        .O(rx_clk_1[59]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[7]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [111]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[7] ),
        .O(rx_clk_1[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[80]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [35]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[80] ),
        .O(rx_clk_1[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[81]_i_1 
       (.I0(\dout[0]_0 [41]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [36]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[81] ),
        .O(rx_clk_1[61]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[82]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [37]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[82] ),
        .O(rx_clk_1[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[84]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [38]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[84] ),
        .O(rx_clk_1[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[85]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [39]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[85] ),
        .O(rx_clk_1[64]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[87]_i_1 
       (.I0(dout[41]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [41]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[87] ),
        .O(rx_clk_1[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[88]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [28]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[88] ),
        .O(rx_clk_1[66]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[89]_i_1 
       (.I0(\dout[0]_0 [33]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [29]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[89] ),
        .O(rx_clk_1[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[8]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [98]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[8] ),
        .O(rx_clk_1[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[90]_i_1 
       (.I0(dout[29]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [30]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[90] ),
        .O(rx_clk_1[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[92]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [31]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[92] ),
        .O(rx_clk_1[69]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[93]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [32]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[93] ),
        .O(rx_clk_1[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[95]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [34]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[95] ),
        .O(rx_clk_1[71]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[96]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [21]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[96] ),
        .O(rx_clk_1[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[97]_i_1 
       (.I0(\dout[0]_0 [25]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [22]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[97] ),
        .O(rx_clk_1[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[98]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [23]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[98] ),
        .O(rx_clk_1[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[9]_i_1 
       (.I0(\dout[0]_0 [113]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [99]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[9] ),
        .O(rx_clk_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[10]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[11]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[13]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[14]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFFD1)) 
    \axis_tkeep[15]_i_1 
       (.I0(\axis_tkeep[15]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\rot_reg[1] ),
        .I3(\axis_tkeep_reg[15] ),
        .O(SR[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[15]_i_2 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h4EBE)) 
    \axis_tkeep[15]_i_3 
       (.I0(\rd_ptr_reg[2]_1 ),
        .I1(\axis_tkeep[63]_i_19_n_0 ),
        .I2(\rd_ptr_reg[2]_0 ),
        .I3(\axis_tkeep[63]_i_18_n_0 ),
        .O(\axis_tkeep[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_6 
       (.I0(dout[113]),
        .I1(\rot_reg[0]_147 ),
        .I2(\rot_reg[1]_2 [114]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\axis_tkeep_reg[6]_0 ),
        .O(rx_clk_0[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_7 
       (.I0(\dout[0]_0 [129]),
        .I1(\rot_reg[0]_147 ),
        .I2(\rot_reg[1]_2 [113]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\axis_tkeep_reg[15]_1 ),
        .O(lbus_mty[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_8 
       (.I0(dout[112]),
        .I1(\rot_reg[0]_147 ),
        .I2(\rot_reg[1]_2 [112]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\axis_tkeep_reg[15]_0 ),
        .O(lbus_mty[0]));
  LUT4 #(
    .INIT(16'h9810)) 
    \axis_tkeep[15]_i_9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[118]),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[1]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[2]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \axis_tkeep[31]_i_1 
       (.I0(\axis_tkeep_reg[31] ),
        .I1(\axis_tkeep[31]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(SR[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_10 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(dout[113]),
        .I2(\rd_ptr_reg[2]_3 ),
        .I3(\rd_ptr_reg[0]_0 [49]),
        .O(\rot_reg[0]_125 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_11 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(\dout[0]_0 [129]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_2 [113]),
        .O(\rot_reg[0]_124 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_12 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(dout[112]),
        .I2(\rd_ptr_reg[2]_3 ),
        .I3(\rd_ptr_reg[0]_0 [48]),
        .O(\rot_reg[0]_123 ));
  LUT4 #(
    .INIT(16'hAAEB)) 
    \axis_tkeep[31]_i_4 
       (.I0(\axis_tkeep[63]_i_18_n_0 ),
        .I1(\axis_tkeep[63]_i_19_n_0 ),
        .I2(\rd_ptr_reg[2]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\axis_tkeep[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[3]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[0]),
        .I3(lbus_mty[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \axis_tkeep[47]_i_1 
       (.I0(\axis_tkeep_reg[47] ),
        .I1(\axis_tkeep[47]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(SR[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_10 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[113]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [32]),
        .O(\rot_reg[0]_143 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_11 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(\dout[0]_0 [129]),
        .I2(\rd_ptr_reg[0]_1 ),
        .I3(\rot_reg[1]_2 [113]),
        .O(\rot_reg[0]_42 ));
  LUT4 #(
    .INIT(16'hDCFF)) 
    \axis_tkeep[47]_i_4 
       (.I0(\rd_ptr_reg[2]_1 ),
        .I1(\axis_tkeep[63]_i_18_n_0 ),
        .I2(\axis_tkeep[63]_i_19_n_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(\axis_tkeep[47]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[5]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFF8B)) 
    \axis_tkeep[63]_i_1 
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\axis_tkeep[63]_i_5_n_0 ),
        .I3(\axis_tkeep[63]_i_6_n_0 ),
        .O(SR[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_10 
       (.I0(dout[112]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [112]),
        .I3(\rd_ptr_reg[2]_3 ),
        .I4(\axis_tkeep_reg[53] ),
        .O(rx_clk_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_13 
       (.I0(\wr_ptr_reg[2]_1 ),
        .I1(data_valid[1]),
        .I2(Q[0]),
        .I3(data_valid[2]),
        .I4(Q[1]),
        .I5(data_valid[0]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \axis_tkeep[63]_i_18 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rd_ptr[2]_i_4__0_2 ),
        .I2(\rot_reg[0]_2 ),
        .I3(\rd_ptr[2]_i_4__0_3 ),
        .O(\axis_tkeep[63]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_19 
       (.I0(\rot_reg[1]_0 ),
        .I1(\rd_ptr[2]_i_4__0_0 ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rd_ptr[2]_i_4__0_1 ),
        .O(\axis_tkeep[63]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF777EFFFF777F777)) 
    \axis_tkeep[63]_i_3 
       (.I0(\rot_reg[0]_5 ),
        .I1(\rot_reg[0]_6 ),
        .I2(\axis_tkeep_reg[47] ),
        .I3(\axis_tkeep_reg[31]_1 ),
        .I4(\axis_tkeep[63]_i_6_n_0 ),
        .I5(\axis_tkeep_reg[31]_2 ),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h0004)) 
    \axis_tkeep[63]_i_5 
       (.I0(\rd_ptr_reg[2]_1 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .I2(\axis_tkeep[63]_i_18_n_0 ),
        .I3(\axis_tkeep[63]_i_19_n_0 ),
        .O(\axis_tkeep[63]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    \axis_tkeep[63]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[118]),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .I4(\rot_reg[1]_2 [117]),
        .I5(\rot_reg[1]_3 [34]),
        .O(\axis_tkeep[63]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_9 
       (.I0(\dout[0]_0 [129]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [113]),
        .I3(\rd_ptr_reg[2]_3 ),
        .I4(\axis_tkeep_reg[54] ),
        .O(rx_clk_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[6]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[7]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[9]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h9810)) 
    axis_tlast_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[116]),
        .I3(\rd_ptr_reg[0]_0 [51]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h5140)) 
    axis_tlast_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[116]),
        .I3(\rd_ptr_reg[0]_0 [51]),
        .O(\rot_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_3
       (.I0(dout[117]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [116]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_6
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(dout[117]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [116]),
        .O(\rot_reg[0]_126 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tvalid_i_1
       (.I0(lbus_ena[1]),
        .I1(lbus_ena[0]),
        .I2(lbus_ena[3]),
        .I3(lbus_ena[2]),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'h02A2)) 
    axis_tvalid_i_2
       (.I0(\axis_tkeep_reg[31] ),
        .I1(\axis_tkeep[31]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(lbus_ena[1]));
  LUT4 #(
    .INIT(16'h002E)) 
    axis_tvalid_i_3
       (.I0(\axis_tkeep[15]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\rot_reg[1] ),
        .I3(\axis_tkeep_reg[15] ),
        .O(lbus_ena[0]));
  LUT4 #(
    .INIT(16'h0074)) 
    axis_tvalid_i_4
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\axis_tkeep[63]_i_5_n_0 ),
        .I3(\axis_tkeep[63]_i_6_n_0 ),
        .O(lbus_ena[3]));
  LUT4 #(
    .INIT(16'h02A2)) 
    axis_tvalid_i_5
       (.I0(\axis_tkeep_reg[47] ),
        .I1(\axis_tkeep[47]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(lbus_ena[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC(din[5:4]),
        .DID(din[7:6]),
        .DIE(din[9:8]),
        .DIF(din[11:10]),
        .DIG(din[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[0]_0 [1],dout[0]}),
        .DOB(dout[2:1]),
        .DOC(dout[4:3]),
        .DOD(dout[6:5]),
        .DOE({\dout[0]_0 [9],dout[7]}),
        .DOF(dout[9:8]),
        .DOG(dout[11:10]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[113:112]),
        .DIB(din[115:114]),
        .DIC(din[117:116]),
        .DID(din[119:118]),
        .DIE(din[121:120]),
        .DIF(din[123:122]),
        .DIG(din[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[0]_0 [113],dout[98]}),
        .DOB(dout[100:99]),
        .DOC(dout[102:101]),
        .DOD(dout[104:103]),
        .DOE({\dout[0]_0 [121],dout[105]}),
        .DOF(dout[107:106]),
        .DOG(dout[109:108]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[127:126]),
        .DIB(din[129:128]),
        .DIC(din[131:130]),
        .DID(din[133:132]),
        .DIE(din[135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[111:110]),
        .DOB({\dout[0]_0 [129],dout[112]}),
        .DOC(dout[114:113]),
        .DOD(dout[116:115]),
        .DOE(dout[118:117]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[15:14]),
        .DIB(din[17:16]),
        .DIC(din[19:18]),
        .DID(din[21:20]),
        .DIE(din[23:22]),
        .DIF(din[25:24]),
        .DIG(din[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[13:12]),
        .DOB({\dout[0]_0 [17],dout[14]}),
        .DOC(dout[16:15]),
        .DOD(dout[18:17]),
        .DOE(dout[20:19]),
        .DOF({\dout[0]_0 [25],dout[21]}),
        .DOG(dout[23:22]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[29:28]),
        .DIB(din[31:30]),
        .DIC(din[33:32]),
        .DID(din[35:34]),
        .DIE(din[37:36]),
        .DIF(din[39:38]),
        .DIG(din[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[25:24]),
        .DOB(dout[27:26]),
        .DOC({\dout[0]_0 [33],dout[28]}),
        .DOD(dout[30:29]),
        .DOE(dout[32:31]),
        .DOF(dout[34:33]),
        .DOG({\dout[0]_0 [41],dout[35]}),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[43:42]),
        .DIB(din[45:44]),
        .DIC(din[47:46]),
        .DID(din[49:48]),
        .DIE(din[51:50]),
        .DIF(din[53:52]),
        .DIG(din[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[37:36]),
        .DOB(dout[39:38]),
        .DOC(dout[41:40]),
        .DOD({\dout[0]_0 [49],dout[42]}),
        .DOE(dout[44:43]),
        .DOF(dout[46:45]),
        .DOG(dout[48:47]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[57:56]),
        .DIB(din[59:58]),
        .DIC(din[61:60]),
        .DID(din[63:62]),
        .DIE(din[65:64]),
        .DIF(din[67:66]),
        .DIG(din[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[0]_0 [57],dout[49]}),
        .DOB(dout[51:50]),
        .DOC(dout[53:52]),
        .DOD(dout[55:54]),
        .DOE({\dout[0]_0 [65],dout[56]}),
        .DOF(dout[58:57]),
        .DOG(dout[60:59]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[71:70]),
        .DIB(din[73:72]),
        .DIC(din[75:74]),
        .DID(din[77:76]),
        .DIE(din[79:78]),
        .DIF(din[81:80]),
        .DIG(din[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[62:61]),
        .DOB({\dout[0]_0 [73],dout[63]}),
        .DOC(dout[65:64]),
        .DOD(dout[67:66]),
        .DOE(dout[69:68]),
        .DOF({\dout[0]_0 [81],dout[70]}),
        .DOG(dout[72:71]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[85:84]),
        .DIB(din[87:86]),
        .DIC(din[89:88]),
        .DID(din[91:90]),
        .DIE(din[93:92]),
        .DIF(din[95:94]),
        .DIG(din[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[74:73]),
        .DOB(dout[76:75]),
        .DOC({\dout[0]_0 [89],dout[77]}),
        .DOD(dout[79:78]),
        .DOE(dout[81:80]),
        .DOF(dout[83:82]),
        .DOG({\dout[0]_0 [97],dout[84]}),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[99:98]),
        .DIB(din[101:100]),
        .DIC(din[103:102]),
        .DID(din[105:104]),
        .DIE(din[107:106]),
        .DIF(din[109:108]),
        .DIG(din[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[86:85]),
        .DOB(dout[88:87]),
        .DOC(dout[90:89]),
        .DOD({\dout[0]_0 [105],dout[91]}),
        .DOE(dout[93:92]),
        .DOF(dout[95:94]),
        .DOG(dout[97:96]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ptp_rd_en_i_1
       (.I0(lbus_ena[2]),
        .I1(ptp_rd_en_reg),
        .I2(ptp_rd_en_i_3_n_0),
        .I3(lbus_ena[1]),
        .I4(ptp_rd_en_reg_0),
        .I5(ptp_rd_en_i_5_n_0),
        .O(ptp_rd_en_i_5_0));
  LUT5 #(
    .INIT(32'h00000454)) 
    ptp_rd_en_i_3
       (.I0(\axis_tkeep[63]_i_6_n_0 ),
        .I1(\axis_tkeep[63]_i_5_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .I4(ptp_rd_en_reg_1),
        .O(ptp_rd_en_i_3_n_0));
  LUT5 #(
    .INIT(32'h00001510)) 
    ptp_rd_en_i_5
       (.I0(\axis_tkeep_reg[15] ),
        .I1(\rot_reg[1] ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\axis_tkeep[15]_i_3_n_0 ),
        .I4(ptp_rd_en_i_9_n_0),
        .O(ptp_rd_en_i_5_n_0));
  LUT4 #(
    .INIT(16'hC840)) 
    ptp_rd_en_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[115]),
        .I3(\rot_reg[1]_2 [115]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hC480)) 
    ptp_rd_en_i_8
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[115]),
        .I3(\rd_ptr_reg[0]_0 [50]),
        .O(\rot_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_9
       (.I0(dout[115]),
        .I1(\rot_reg[0]_147 ),
        .I2(\axis_tdata_reg[504] ),
        .I3(\rot_reg[1]_2 [115]),
        .I4(ptp_rd_en_i_5_1),
        .O(ptp_rd_en_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A222A222A222)) 
    \rd_ptr[2]_i_1 
       (.I0(\wr_ptr_reg[2]_1 ),
        .I1(dout[118]),
        .I2(\rd_ptr_reg[2]_2 ),
        .I3(\rd_ptr[2]_i_5__1_n_0 ),
        .I4(Q[0]),
        .I5(\rd_ptr[2]_i_6_n_0 ),
        .O(rd_ptr0));
  LUT6 #(
    .INIT(64'h8A880000FFFF0000)) 
    \rd_ptr[2]_i_1__0 
       (.I0(\rd_ptr_reg[2]_2 ),
        .I1(\rd_ptr[2]_i_3__2_n_0 ),
        .I2(Q[0]),
        .I3(\rd_ptr[2]_i_4__2_n_0 ),
        .I4(data_valid[2]),
        .I5(\rd_ptr_reg[0]_0 [52]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_3 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(\wr_ptr_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \rd_ptr[2]_i_3__2 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(\axis_tkeep[15]_i_3_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rd_ptr_reg[0]_2 ),
        .I4(\rd_ptr[2]_i_7_n_0 ),
        .I5(\axis_tdata_reg[504] ),
        .O(\rd_ptr[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0222B0330020BF30)) 
    \rd_ptr[2]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .I4(\axis_tkeep[63]_i_18_n_0 ),
        .I5(\axis_tkeep[63]_i_19_n_0 ),
        .O(\rot_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h04004440707F6660)) 
    \rd_ptr[2]_i_4__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\axis_tkeep[63]_i_19_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .I5(\axis_tkeep[63]_i_18_n_0 ),
        .O(\rot_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h0000000060666F60)) 
    \rd_ptr[2]_i_4__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .I4(\axis_tkeep[63]_i_19_n_0 ),
        .I5(\axis_tkeep[63]_i_18_n_0 ),
        .O(\rd_ptr[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \rd_ptr[2]_i_5__1 
       (.I0(\rot_reg[0]_147 ),
        .I1(\axis_tkeep[15]_i_3_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rd_ptr_reg[0]_2 ),
        .I4(\rd_ptr[2]_i_7_n_0 ),
        .I5(\rd_ptr_reg[2]_3 ),
        .O(\rd_ptr[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000909900009F90)) 
    \rd_ptr[2]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .I4(\axis_tkeep[63]_i_18_n_0 ),
        .I5(\axis_tkeep[63]_i_19_n_0 ),
        .O(\rd_ptr[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0A02)) 
    \rd_ptr[2]_i_7 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\axis_tkeep[63]_i_19_n_0 ),
        .I2(\axis_tkeep[63]_i_18_n_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rd_ptr[2]_i_7_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(rd_ptr[0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(rd_ptr[1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2_n_0 ),
        .Q(rd_ptr[2]),
        .R(\wr_ptr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFF60009)) 
    \rot[0]_i_1 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rot_reg[0]_144 ),
        .I2(\rot_reg[0]_145 ),
        .I3(\rot_reg[0]_146 ),
        .I4(Q[0]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_12 
       (.I0(\rot_reg[0]_7 ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[1]_3 [33]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\rot_reg[0]_147 ),
        .I5(\rot_reg[1]_2 [115]),
        .O(\rot_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \rot[1]_i_13 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[118]),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \rot[1]_i_7 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rot_reg[1]_2 [117]),
        .I2(\axis_tdata_reg[504] ),
        .I3(\rd_ptr_reg[2]_3 ),
        .I4(\rot_reg[1]_3 [34]),
        .I5(\rot_reg[1]_4 ),
        .O(\rot_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h7577555575777577)) 
    \rot[1]_i_8 
       (.I0(\rot_reg[0]_7 ),
        .I1(\rot_reg[1]_5 ),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_2 [117]),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__0 
       (.I0(din[135]),
        .I1(full[1]),
        .I2(full[2]),
        .I3(\wr_ptr_reg[2]_0 ),
        .I4(full[0]),
        .I5(\wr_ptr[2]_i_7_n_0 ),
        .O(\wr_ptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_5 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_7 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_7_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__0_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__0_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__0_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(\wr_ptr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_fifo" *) 
module cmac_usplus_1_cmac_usplus_1_fifo_23
   (D,
    rx_clk_0,
    \wr_ptr_reg[2]_0 ,
    E,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot[1]_i_12 ,
    data_valid,
    dout,
    \wr_ptr_reg[2]_1 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[0]_4 ,
    SR,
    \axis_tkeep[63]_i_3 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \rot_reg[0]_102 ,
    \rot_reg[0]_103 ,
    rx_clk_1,
    lbus_err,
    rx_clk_2,
    \rot_reg[0]_104 ,
    \rot_reg[0]_105 ,
    \rot_reg[0]_106 ,
    \rot_reg[0]_107 ,
    \rot_reg[0]_108 ,
    \rot_reg[0]_109 ,
    \rot_reg[0]_110 ,
    \rot_reg[0]_111 ,
    \rot_reg[0]_112 ,
    \rot_reg[0]_113 ,
    \rot_reg[0]_114 ,
    \rot_reg[0]_115 ,
    \rot_reg[0]_116 ,
    \rot_reg[0]_117 ,
    \rot_reg[0]_118 ,
    \rot_reg[0]_119 ,
    \rot_reg[0]_120 ,
    \axis_tkeep_reg[22] ,
    rx_enaout0,
    full,
    \rot_reg[0]_121 ,
    \rot_reg[0]_122 ,
    \rot_reg[0]_123 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    \axis_tkeep[63]_i_3_0 ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rot_reg[1]_1 ,
    axis_tlast_reg,
    axis_tlast_reg_0,
    \rot_reg[1]_2 ,
    Q,
    \axis_tkeep[63]_i_17_0 ,
    axis_tlast_reg_1,
    axis_tlast_reg_2,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rd_ptr_reg[0]_2 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rot_reg[0]_124 ,
    \axis_tkeep_reg[8] ,
    \rot_reg[0]_125 ,
    axis_tlast_reg_3,
    \axis_tdata_reg[6] ,
    \axis_tdata_reg[3] ,
    \axis_tdata_reg[324] ,
    \axis_tdata_reg[248] ,
    \axis_tdata_reg[248]_0 ,
    \axis_tdata_reg[248]_1 ,
    \axis_tdata_reg[250] ,
    \axis_tdata_reg[251] ,
    \axis_tdata_reg[253] ,
    \axis_tdata_reg[255] ,
    \axis_tdata_reg[240] ,
    \axis_tdata_reg[242] ,
    \axis_tdata_reg[243] ,
    \axis_tdata_reg[245] ,
    \axis_tdata_reg[247] ,
    \axis_tdata_reg[232] ,
    \axis_tdata_reg[234] ,
    \axis_tdata_reg[235] ,
    \axis_tdata_reg[237] ,
    \axis_tdata_reg[239] ,
    \axis_tdata_reg[224] ,
    \axis_tdata_reg[226] ,
    \axis_tdata_reg[227] ,
    \axis_tdata_reg[229] ,
    \axis_tdata_reg[231] ,
    \axis_tdata_reg[216] ,
    \axis_tdata_reg[218] ,
    \axis_tdata_reg[219] ,
    \axis_tdata_reg[221] ,
    \axis_tdata_reg[223] ,
    \axis_tdata_reg[208] ,
    \axis_tdata_reg[210] ,
    \axis_tdata_reg[211] ,
    \axis_tdata_reg[213] ,
    \axis_tdata_reg[215] ,
    \axis_tdata_reg[200] ,
    \axis_tdata_reg[202] ,
    \axis_tdata_reg[203] ,
    \axis_tdata_reg[205] ,
    \axis_tdata_reg[207] ,
    \axis_tdata_reg[192] ,
    \axis_tdata_reg[194] ,
    \axis_tdata_reg[195] ,
    \axis_tdata_reg[197] ,
    \axis_tdata_reg[199] ,
    \axis_tdata_reg[184] ,
    \axis_tdata_reg[186] ,
    \axis_tdata_reg[187] ,
    \axis_tdata_reg[189] ,
    \axis_tdata_reg[191] ,
    \axis_tdata_reg[176] ,
    \axis_tdata_reg[178] ,
    \axis_tdata_reg[179] ,
    \axis_tdata_reg[181] ,
    \axis_tdata_reg[183] ,
    \axis_tdata_reg[168] ,
    \axis_tdata_reg[170] ,
    \axis_tdata_reg[171] ,
    \axis_tdata_reg[173] ,
    \axis_tdata_reg[175] ,
    \axis_tdata_reg[160] ,
    \axis_tdata_reg[162] ,
    \axis_tdata_reg[163] ,
    \axis_tdata_reg[165] ,
    \axis_tdata_reg[167] ,
    \axis_tdata_reg[152] ,
    \axis_tdata_reg[154] ,
    \axis_tdata_reg[155] ,
    \axis_tdata_reg[157] ,
    \axis_tdata_reg[159] ,
    \axis_tdata_reg[144] ,
    \axis_tdata_reg[146] ,
    \axis_tdata_reg[147] ,
    \axis_tdata_reg[149] ,
    \axis_tdata_reg[151] ,
    \axis_tdata_reg[136] ,
    \axis_tdata_reg[138] ,
    \axis_tdata_reg[139] ,
    \axis_tdata_reg[141] ,
    \axis_tdata_reg[143] ,
    \axis_tdata_reg[128] ,
    \axis_tdata_reg[130] ,
    \axis_tdata_reg[131] ,
    \axis_tdata_reg[133] ,
    \axis_tdata_reg[135] ,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[22]_0 ,
    \axis_tkeep_reg[22]_1 ,
    \axis_tdata_reg[126] ,
    \axis_tdata_reg[123] ,
    \axis_tdata_reg[126]_0 ,
    \axis_tdata_reg[115] ,
    \axis_tdata_reg[118] ,
    \axis_tdata_reg[107] ,
    \axis_tdata_reg[110] ,
    \axis_tdata_reg[99] ,
    \axis_tdata_reg[102] ,
    \axis_tdata_reg[91] ,
    \axis_tdata_reg[94] ,
    \axis_tdata_reg[83] ,
    \axis_tdata_reg[86] ,
    \axis_tdata_reg[75] ,
    \axis_tdata_reg[78] ,
    \axis_tdata_reg[67] ,
    \axis_tdata_reg[70] ,
    \axis_tdata_reg[59] ,
    \axis_tdata_reg[62] ,
    \axis_tdata_reg[51] ,
    \axis_tdata_reg[54] ,
    \axis_tdata_reg[43] ,
    \axis_tdata_reg[46] ,
    \axis_tdata_reg[35] ,
    \axis_tdata_reg[38] ,
    \axis_tdata_reg[27] ,
    \axis_tdata_reg[30] ,
    \axis_tdata_reg[19] ,
    \axis_tdata_reg[22] ,
    \axis_tdata_reg[11] ,
    \axis_tdata_reg[14] ,
    \axis_tdata_reg[3]_0 ,
    \axis_tdata_reg[6]_0 ,
    \axis_tkeep_reg[8]_0 ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    ptp_rd_en_reg,
    \axis_tkeep[63]_i_5 ,
    \axis_tkeep[63]_i_5_0 ,
    rx_clk,
    \axis_tdata_reg[135]_0 );
  output [11:0]D;
  output [2:0]rx_clk_0;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output [0:0]E;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot[1]_i_12 ;
  output [0:0]data_valid;
  output [135:0]dout;
  output [0:0]\wr_ptr_reg[2]_1 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[0]_4 ;
  output [0:0]SR;
  output \axis_tkeep[63]_i_3 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  output \rot_reg[0]_102 ;
  output \rot_reg[0]_103 ;
  output [111:0]rx_clk_1;
  output [0:0]lbus_err;
  output rx_clk_2;
  output \rot_reg[0]_104 ;
  output \rot_reg[0]_105 ;
  output \rot_reg[0]_106 ;
  output \rot_reg[0]_107 ;
  output \rot_reg[0]_108 ;
  output \rot_reg[0]_109 ;
  output \rot_reg[0]_110 ;
  output \rot_reg[0]_111 ;
  output \rot_reg[0]_112 ;
  output \rot_reg[0]_113 ;
  output \rot_reg[0]_114 ;
  output \rot_reg[0]_115 ;
  output \rot_reg[0]_116 ;
  output \rot_reg[0]_117 ;
  output \rot_reg[0]_118 ;
  output \rot_reg[0]_119 ;
  output \rot_reg[0]_120 ;
  input [0:0]\axis_tkeep_reg[22] ;
  input rx_enaout0;
  input [2:0]full;
  input \rot_reg[0]_121 ;
  input \rot_reg[0]_122 ;
  input \rot_reg[0]_123 ;
  input \rd_ptr_reg[2]_0 ;
  input \rd_ptr_reg[2]_1 ;
  input [2:0]\axis_tkeep[63]_i_3_0 ;
  input [118:0]\rd_ptr_reg[0]_0 ;
  input \rd_ptr_reg[0]_1 ;
  input [34:0]\rot_reg[1]_1 ;
  input axis_tlast_reg;
  input axis_tlast_reg_0;
  input \rot_reg[1]_2 ;
  input [1:0]Q;
  input [35:0]\axis_tkeep[63]_i_17_0 ;
  input axis_tlast_reg_1;
  input axis_tlast_reg_2;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input [0:0]\rd_ptr_reg[0]_2 ;
  input \rd_ptr_reg[2]_2 ;
  input \rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rot_reg[0]_124 ;
  input \axis_tkeep_reg[8] ;
  input \rot_reg[0]_125 ;
  input axis_tlast_reg_3;
  input \axis_tdata_reg[6] ;
  input \axis_tdata_reg[3] ;
  input \axis_tdata_reg[324] ;
  input \axis_tdata_reg[248] ;
  input \axis_tdata_reg[248]_0 ;
  input \axis_tdata_reg[248]_1 ;
  input \axis_tdata_reg[250] ;
  input \axis_tdata_reg[251] ;
  input \axis_tdata_reg[253] ;
  input \axis_tdata_reg[255] ;
  input \axis_tdata_reg[240] ;
  input \axis_tdata_reg[242] ;
  input \axis_tdata_reg[243] ;
  input \axis_tdata_reg[245] ;
  input \axis_tdata_reg[247] ;
  input \axis_tdata_reg[232] ;
  input \axis_tdata_reg[234] ;
  input \axis_tdata_reg[235] ;
  input \axis_tdata_reg[237] ;
  input \axis_tdata_reg[239] ;
  input \axis_tdata_reg[224] ;
  input \axis_tdata_reg[226] ;
  input \axis_tdata_reg[227] ;
  input \axis_tdata_reg[229] ;
  input \axis_tdata_reg[231] ;
  input \axis_tdata_reg[216] ;
  input \axis_tdata_reg[218] ;
  input \axis_tdata_reg[219] ;
  input \axis_tdata_reg[221] ;
  input \axis_tdata_reg[223] ;
  input \axis_tdata_reg[208] ;
  input \axis_tdata_reg[210] ;
  input \axis_tdata_reg[211] ;
  input \axis_tdata_reg[213] ;
  input \axis_tdata_reg[215] ;
  input \axis_tdata_reg[200] ;
  input \axis_tdata_reg[202] ;
  input \axis_tdata_reg[203] ;
  input \axis_tdata_reg[205] ;
  input \axis_tdata_reg[207] ;
  input \axis_tdata_reg[192] ;
  input \axis_tdata_reg[194] ;
  input \axis_tdata_reg[195] ;
  input \axis_tdata_reg[197] ;
  input \axis_tdata_reg[199] ;
  input \axis_tdata_reg[184] ;
  input \axis_tdata_reg[186] ;
  input \axis_tdata_reg[187] ;
  input \axis_tdata_reg[189] ;
  input \axis_tdata_reg[191] ;
  input \axis_tdata_reg[176] ;
  input \axis_tdata_reg[178] ;
  input \axis_tdata_reg[179] ;
  input \axis_tdata_reg[181] ;
  input \axis_tdata_reg[183] ;
  input \axis_tdata_reg[168] ;
  input \axis_tdata_reg[170] ;
  input \axis_tdata_reg[171] ;
  input \axis_tdata_reg[173] ;
  input \axis_tdata_reg[175] ;
  input \axis_tdata_reg[160] ;
  input \axis_tdata_reg[162] ;
  input \axis_tdata_reg[163] ;
  input \axis_tdata_reg[165] ;
  input \axis_tdata_reg[167] ;
  input \axis_tdata_reg[152] ;
  input \axis_tdata_reg[154] ;
  input \axis_tdata_reg[155] ;
  input \axis_tdata_reg[157] ;
  input \axis_tdata_reg[159] ;
  input \axis_tdata_reg[144] ;
  input \axis_tdata_reg[146] ;
  input \axis_tdata_reg[147] ;
  input \axis_tdata_reg[149] ;
  input \axis_tdata_reg[151] ;
  input \axis_tdata_reg[136] ;
  input \axis_tdata_reg[138] ;
  input \axis_tdata_reg[139] ;
  input \axis_tdata_reg[141] ;
  input \axis_tdata_reg[143] ;
  input \axis_tdata_reg[128] ;
  input \axis_tdata_reg[130] ;
  input \axis_tdata_reg[131] ;
  input \axis_tdata_reg[133] ;
  input \axis_tdata_reg[135] ;
  input \axis_tkeep_reg[31] ;
  input \axis_tkeep_reg[22]_0 ;
  input \axis_tkeep_reg[22]_1 ;
  input \axis_tdata_reg[126] ;
  input \axis_tdata_reg[123] ;
  input \axis_tdata_reg[126]_0 ;
  input \axis_tdata_reg[115] ;
  input \axis_tdata_reg[118] ;
  input \axis_tdata_reg[107] ;
  input \axis_tdata_reg[110] ;
  input \axis_tdata_reg[99] ;
  input \axis_tdata_reg[102] ;
  input \axis_tdata_reg[91] ;
  input \axis_tdata_reg[94] ;
  input \axis_tdata_reg[83] ;
  input \axis_tdata_reg[86] ;
  input \axis_tdata_reg[75] ;
  input \axis_tdata_reg[78] ;
  input \axis_tdata_reg[67] ;
  input \axis_tdata_reg[70] ;
  input \axis_tdata_reg[59] ;
  input \axis_tdata_reg[62] ;
  input \axis_tdata_reg[51] ;
  input \axis_tdata_reg[54] ;
  input \axis_tdata_reg[43] ;
  input \axis_tdata_reg[46] ;
  input \axis_tdata_reg[35] ;
  input \axis_tdata_reg[38] ;
  input \axis_tdata_reg[27] ;
  input \axis_tdata_reg[30] ;
  input \axis_tdata_reg[19] ;
  input \axis_tdata_reg[22] ;
  input \axis_tdata_reg[11] ;
  input \axis_tdata_reg[14] ;
  input \axis_tdata_reg[3]_0 ;
  input \axis_tdata_reg[6]_0 ;
  input \axis_tkeep_reg[8]_0 ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input ptp_rd_en_reg;
  input \axis_tkeep[63]_i_5 ;
  input \axis_tkeep[63]_i_5_0 ;
  input rx_clk;
  input [135:0]\axis_tdata_reg[135]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tdata_reg[102] ;
  wire \axis_tdata_reg[107] ;
  wire \axis_tdata_reg[110] ;
  wire \axis_tdata_reg[115] ;
  wire \axis_tdata_reg[118] ;
  wire \axis_tdata_reg[11] ;
  wire \axis_tdata_reg[123] ;
  wire \axis_tdata_reg[126] ;
  wire \axis_tdata_reg[126]_0 ;
  wire \axis_tdata_reg[128] ;
  wire \axis_tdata_reg[130] ;
  wire \axis_tdata_reg[131] ;
  wire \axis_tdata_reg[133] ;
  wire \axis_tdata_reg[135] ;
  wire [135:0]\axis_tdata_reg[135]_0 ;
  wire \axis_tdata_reg[136] ;
  wire \axis_tdata_reg[138] ;
  wire \axis_tdata_reg[139] ;
  wire \axis_tdata_reg[141] ;
  wire \axis_tdata_reg[143] ;
  wire \axis_tdata_reg[144] ;
  wire \axis_tdata_reg[146] ;
  wire \axis_tdata_reg[147] ;
  wire \axis_tdata_reg[149] ;
  wire \axis_tdata_reg[14] ;
  wire \axis_tdata_reg[151] ;
  wire \axis_tdata_reg[152] ;
  wire \axis_tdata_reg[154] ;
  wire \axis_tdata_reg[155] ;
  wire \axis_tdata_reg[157] ;
  wire \axis_tdata_reg[159] ;
  wire \axis_tdata_reg[160] ;
  wire \axis_tdata_reg[162] ;
  wire \axis_tdata_reg[163] ;
  wire \axis_tdata_reg[165] ;
  wire \axis_tdata_reg[167] ;
  wire \axis_tdata_reg[168] ;
  wire \axis_tdata_reg[170] ;
  wire \axis_tdata_reg[171] ;
  wire \axis_tdata_reg[173] ;
  wire \axis_tdata_reg[175] ;
  wire \axis_tdata_reg[176] ;
  wire \axis_tdata_reg[178] ;
  wire \axis_tdata_reg[179] ;
  wire \axis_tdata_reg[181] ;
  wire \axis_tdata_reg[183] ;
  wire \axis_tdata_reg[184] ;
  wire \axis_tdata_reg[186] ;
  wire \axis_tdata_reg[187] ;
  wire \axis_tdata_reg[189] ;
  wire \axis_tdata_reg[191] ;
  wire \axis_tdata_reg[192] ;
  wire \axis_tdata_reg[194] ;
  wire \axis_tdata_reg[195] ;
  wire \axis_tdata_reg[197] ;
  wire \axis_tdata_reg[199] ;
  wire \axis_tdata_reg[19] ;
  wire \axis_tdata_reg[200] ;
  wire \axis_tdata_reg[202] ;
  wire \axis_tdata_reg[203] ;
  wire \axis_tdata_reg[205] ;
  wire \axis_tdata_reg[207] ;
  wire \axis_tdata_reg[208] ;
  wire \axis_tdata_reg[210] ;
  wire \axis_tdata_reg[211] ;
  wire \axis_tdata_reg[213] ;
  wire \axis_tdata_reg[215] ;
  wire \axis_tdata_reg[216] ;
  wire \axis_tdata_reg[218] ;
  wire \axis_tdata_reg[219] ;
  wire \axis_tdata_reg[221] ;
  wire \axis_tdata_reg[223] ;
  wire \axis_tdata_reg[224] ;
  wire \axis_tdata_reg[226] ;
  wire \axis_tdata_reg[227] ;
  wire \axis_tdata_reg[229] ;
  wire \axis_tdata_reg[22] ;
  wire \axis_tdata_reg[231] ;
  wire \axis_tdata_reg[232] ;
  wire \axis_tdata_reg[234] ;
  wire \axis_tdata_reg[235] ;
  wire \axis_tdata_reg[237] ;
  wire \axis_tdata_reg[239] ;
  wire \axis_tdata_reg[240] ;
  wire \axis_tdata_reg[242] ;
  wire \axis_tdata_reg[243] ;
  wire \axis_tdata_reg[245] ;
  wire \axis_tdata_reg[247] ;
  wire \axis_tdata_reg[248] ;
  wire \axis_tdata_reg[248]_0 ;
  wire \axis_tdata_reg[248]_1 ;
  wire \axis_tdata_reg[250] ;
  wire \axis_tdata_reg[251] ;
  wire \axis_tdata_reg[253] ;
  wire \axis_tdata_reg[255] ;
  wire \axis_tdata_reg[27] ;
  wire \axis_tdata_reg[30] ;
  wire \axis_tdata_reg[324] ;
  wire \axis_tdata_reg[35] ;
  wire \axis_tdata_reg[38] ;
  wire \axis_tdata_reg[3] ;
  wire \axis_tdata_reg[3]_0 ;
  wire \axis_tdata_reg[43] ;
  wire \axis_tdata_reg[46] ;
  wire \axis_tdata_reg[51] ;
  wire \axis_tdata_reg[54] ;
  wire \axis_tdata_reg[59] ;
  wire \axis_tdata_reg[62] ;
  wire \axis_tdata_reg[67] ;
  wire \axis_tdata_reg[6] ;
  wire \axis_tdata_reg[6]_0 ;
  wire \axis_tdata_reg[70] ;
  wire \axis_tdata_reg[75] ;
  wire \axis_tdata_reg[78] ;
  wire \axis_tdata_reg[83] ;
  wire \axis_tdata_reg[86] ;
  wire \axis_tdata_reg[91] ;
  wire \axis_tdata_reg[94] ;
  wire \axis_tdata_reg[99] ;
  wire [35:0]\axis_tkeep[63]_i_17_0 ;
  wire \axis_tkeep[63]_i_27_n_0 ;
  wire \axis_tkeep[63]_i_29_n_0 ;
  wire \axis_tkeep[63]_i_3 ;
  wire [2:0]\axis_tkeep[63]_i_3_0 ;
  wire \axis_tkeep[63]_i_5 ;
  wire \axis_tkeep[63]_i_5_0 ;
  wire [0:0]\axis_tkeep_reg[22] ;
  wire \axis_tkeep_reg[22]_0 ;
  wire \axis_tkeep_reg[22]_1 ;
  wire \axis_tkeep_reg[31] ;
  wire \axis_tkeep_reg[8] ;
  wire \axis_tkeep_reg[8]_0 ;
  wire axis_tlast_i_2_n_0;
  wire axis_tlast_i_4_n_0;
  wire axis_tlast_reg;
  wire axis_tlast_reg_0;
  wire axis_tlast_reg_1;
  wire axis_tlast_reg_2;
  wire axis_tlast_reg_3;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [0:0]data_valid;
  wire [135:0]dout;
  wire [2:0]full;
  wire [0:0]lbus_err;
  wire [4:4]lbus_mty;
  wire ptp_rd_en_reg;
  wire [2:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr[1]_i_1__0_n_0 ;
  wire \rd_ptr[2]_i_2__0_n_0 ;
  wire [118:0]\rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire [0:0]\rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rot[1]_i_12 ;
  wire \rot[1]_i_4_n_0 ;
  wire \rot[1]_i_6_n_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_102 ;
  wire \rot_reg[0]_103 ;
  wire \rot_reg[0]_104 ;
  wire \rot_reg[0]_105 ;
  wire \rot_reg[0]_106 ;
  wire \rot_reg[0]_107 ;
  wire \rot_reg[0]_108 ;
  wire \rot_reg[0]_109 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_110 ;
  wire \rot_reg[0]_111 ;
  wire \rot_reg[0]_112 ;
  wire \rot_reg[0]_113 ;
  wire \rot_reg[0]_114 ;
  wire \rot_reg[0]_115 ;
  wire \rot_reg[0]_116 ;
  wire \rot_reg[0]_117 ;
  wire \rot_reg[0]_118 ;
  wire \rot_reg[0]_119 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_120 ;
  wire \rot_reg[0]_121 ;
  wire \rot_reg[0]_122 ;
  wire \rot_reg[0]_123 ;
  wire \rot_reg[0]_124 ;
  wire \rot_reg[0]_125 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire [34:0]\rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire rx_clk;
  wire [2:0]rx_clk_0;
  wire [111:0]rx_clk_1;
  wire rx_clk_2;
  wire rx_enaout0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__1_n_0 ;
  wire \wr_ptr[2]_i_3_n_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [0:0]\wr_ptr_reg[2]_1 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[102]_i_1 
       (.I0(dout[30]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [26]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[102] ),
        .O(rx_clk_1[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[107]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [4]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[107] ),
        .O(rx_clk_1[26]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[110]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [19]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[110] ),
        .O(rx_clk_1[27]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[115]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [2]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[115] ),
        .O(rx_clk_1[28]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[118]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [12]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[118] ),
        .O(rx_clk_1[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[11]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [28]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[11] ),
        .O(rx_clk_1[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[123]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [0]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[123] ),
        .O(rx_clk_1[30]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[126]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [5]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[126]_0 ),
        .O(rx_clk_1[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[128]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [105]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[128] ),
        .O(rx_clk_1[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[130]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [106]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[130] ),
        .O(rx_clk_1[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[131]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [107]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[131] ),
        .O(rx_clk_1[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[133]_i_1 
       (.I0(dout[125]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [109]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[133] ),
        .O(rx_clk_1[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[135]_i_1 
       (.I0(dout[127]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [111]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[135] ),
        .O(rx_clk_1[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[136]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [98]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[136] ),
        .O(rx_clk_1[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[138]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [99]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[138] ),
        .O(rx_clk_1[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[139]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [100]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[139] ),
        .O(rx_clk_1[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[141]_i_1 
       (.I0(dout[117]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [102]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[141] ),
        .O(rx_clk_1[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[143]_i_1 
       (.I0(dout[119]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [104]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[143] ),
        .O(rx_clk_1[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[144]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [91]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[144] ),
        .O(rx_clk_1[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[146]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [92]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[146] ),
        .O(rx_clk_1[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[147]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [93]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[147] ),
        .O(rx_clk_1[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[149]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [95]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[149] ),
        .O(rx_clk_1[45]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[14]_i_1 
       (.I0(dout[118]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [103]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[14] ),
        .O(rx_clk_1[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[151]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [97]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[151] ),
        .O(rx_clk_1[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[152]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [84]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[152] ),
        .O(rx_clk_1[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[154]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [85]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[154] ),
        .O(rx_clk_1[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[155]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [86]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[155] ),
        .O(rx_clk_1[49]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[157]_i_1 
       (.I0(dout[101]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [88]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[157] ),
        .O(rx_clk_1[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[159]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [90]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[159] ),
        .O(rx_clk_1[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[160]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [77]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[160] ),
        .O(rx_clk_1[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[162]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [78]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[162] ),
        .O(rx_clk_1[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[163]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [79]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[163] ),
        .O(rx_clk_1[54]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[165]_i_1 
       (.I0(dout[93]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [81]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[165] ),
        .O(rx_clk_1[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[167]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [83]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[167] ),
        .O(rx_clk_1[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[168]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [70]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[168] ),
        .O(rx_clk_1[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[170]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [71]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[170] ),
        .O(rx_clk_1[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[171]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [72]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[171] ),
        .O(rx_clk_1[59]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[173]_i_1 
       (.I0(dout[85]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [74]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[173] ),
        .O(rx_clk_1[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[175]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [76]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[175] ),
        .O(rx_clk_1[61]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[176]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [63]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[176] ),
        .O(rx_clk_1[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[178]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [64]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[178] ),
        .O(rx_clk_1[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[179]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [65]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[179] ),
        .O(rx_clk_1[64]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[181]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [67]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[181] ),
        .O(rx_clk_1[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[183]_i_1 
       (.I0(dout[79]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [69]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[183] ),
        .O(rx_clk_1[66]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[184]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [56]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[184] ),
        .O(rx_clk_1[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[186]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [57]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[186] ),
        .O(rx_clk_1[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[187]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [58]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[187] ),
        .O(rx_clk_1[69]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[189]_i_1 
       (.I0(dout[69]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [60]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[189] ),
        .O(rx_clk_1[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[191]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [62]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[191] ),
        .O(rx_clk_1[71]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[192]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [49]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[192] ),
        .O(rx_clk_1[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[194]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [50]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[194] ),
        .O(rx_clk_1[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[195]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [51]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[195] ),
        .O(rx_clk_1[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[197]_i_1 
       (.I0(dout[61]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [53]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[197] ),
        .O(rx_clk_1[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[199]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [55]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[199] ),
        .O(rx_clk_1[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[19]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [26]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[19] ),
        .O(rx_clk_1[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[200]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [42]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[200] ),
        .O(rx_clk_1[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[202]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [43]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[202] ),
        .O(rx_clk_1[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[203]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [44]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[203] ),
        .O(rx_clk_1[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[205]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [46]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[205] ),
        .O(rx_clk_1[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[207]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [48]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[207] ),
        .O(rx_clk_1[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[208]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [35]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[208] ),
        .O(rx_clk_1[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[210]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [36]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[210] ),
        .O(rx_clk_1[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[211]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [37]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[211] ),
        .O(rx_clk_1[84]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[213]_i_1 
       (.I0(dout[45]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [39]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[213] ),
        .O(rx_clk_1[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[215]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [41]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[215] ),
        .O(rx_clk_1[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[216]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [28]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[216] ),
        .O(rx_clk_1[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[218]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [29]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[218] ),
        .O(rx_clk_1[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[219]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [30]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[219] ),
        .O(rx_clk_1[89]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[221]_i_1 
       (.I0(dout[37]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [32]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[221] ),
        .O(rx_clk_1[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[223]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [34]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[223] ),
        .O(rx_clk_1[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[224]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [21]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[224] ),
        .O(rx_clk_1[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[226]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [22]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[226] ),
        .O(rx_clk_1[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[227]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [23]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[227] ),
        .O(rx_clk_1[94]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[229]_i_1 
       (.I0(dout[29]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [25]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[229] ),
        .O(rx_clk_1[95]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[22]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [96]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[22] ),
        .O(rx_clk_1[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[231]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [27]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[231] ),
        .O(rx_clk_1[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[232]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [14]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[232] ),
        .O(rx_clk_1[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[234]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [15]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[234] ),
        .O(rx_clk_1[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[235]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [16]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[235] ),
        .O(rx_clk_1[99]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[237]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [18]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[237] ),
        .O(rx_clk_1[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[239]_i_1 
       (.I0(dout[23]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [20]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[239] ),
        .O(rx_clk_1[101]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[240]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [7]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[240] ),
        .O(rx_clk_1[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[242]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [8]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[242] ),
        .O(rx_clk_1[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[243]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [9]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[243] ),
        .O(rx_clk_1[104]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[245]_i_1 
       (.I0(dout[13]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [11]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[245] ),
        .O(rx_clk_1[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[247]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [13]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[247] ),
        .O(rx_clk_1[106]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[248]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [0]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[248]_1 ),
        .O(rx_clk_1[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[250]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [1]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[250] ),
        .O(rx_clk_1[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[251]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [2]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[251] ),
        .O(rx_clk_1[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[253]_i_1 
       (.I0(dout[5]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [4]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[253] ),
        .O(rx_clk_1[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[255]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [6]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[255] ),
        .O(rx_clk_1[111]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[256]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[120]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [105]),
        .O(\rot_reg[0]_96 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[259]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[123]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [30]),
        .O(\rot_reg[0]_97 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[260]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[124]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [108]),
        .O(\rot_reg[0]_98 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[261]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[125]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [31]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[262]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[126]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [110]),
        .O(\rot_reg[0]_100 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[264]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[112]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [98]),
        .O(\rot_reg[0]_91 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[267]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[115]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [28]),
        .O(\rot_reg[0]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[268]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[116]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [101]),
        .O(\rot_reg[0]_93 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[269]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[117]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [29]),
        .O(\rot_reg[0]_94 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[270]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[118]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [103]),
        .O(\rot_reg[0]_95 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[272]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[104]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [91]),
        .O(\rot_reg[0]_86 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[275]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[107]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [26]),
        .O(\rot_reg[0]_87 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[276]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[108]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [94]),
        .O(\rot_reg[0]_88 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[277]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[109]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [27]),
        .O(\rot_reg[0]_89 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[278]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[110]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [96]),
        .O(\rot_reg[0]_90 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[27]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [24]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[27] ),
        .O(rx_clk_1[6]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[280]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[96]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [84]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[283]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [24]),
        .O(\rot_reg[0]_82 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[284]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[100]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [87]),
        .O(\rot_reg[0]_83 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[285]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[101]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [25]),
        .O(\rot_reg[0]_84 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[286]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[102]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [89]),
        .O(\rot_reg[0]_85 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[288]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[88]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [77]),
        .O(\rot_reg[0]_76 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[291]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[91]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [22]),
        .O(\rot_reg[0]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[292]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [80]),
        .O(\rot_reg[0]_78 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[293]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[93]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [23]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[294]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[94]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [82]),
        .O(\rot_reg[0]_80 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[296]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[80]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [70]),
        .O(\rot_reg[0]_71 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[299]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[83]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [20]),
        .O(\rot_reg[0]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[300]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [73]),
        .O(\rot_reg[0]_73 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[301]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [21]),
        .O(\rot_reg[0]_74 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[302]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[86]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [75]),
        .O(\rot_reg[0]_75 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[304]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[72]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [63]),
        .O(\rot_reg[0]_66 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[307]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[75]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [18]),
        .O(\rot_reg[0]_67 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[308]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [66]),
        .O(\rot_reg[0]_68 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[309]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[77]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [19]),
        .O(\rot_reg[0]_69 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[30]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [89]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[30] ),
        .O(rx_clk_1[7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[310]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [68]),
        .O(\rot_reg[0]_70 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[312]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[64]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [56]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[315]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[67]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [16]),
        .O(\rot_reg[0]_62 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[316]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [59]),
        .O(\rot_reg[0]_63 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[317]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[69]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [17]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[318]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[70]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [61]),
        .O(\rot_reg[0]_65 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[320]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[56]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [49]),
        .O(\rot_reg[0]_56 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[323]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[59]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [14]),
        .O(\rot_reg[0]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[324]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_58 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[325]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[61]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [15]),
        .O(\rot_reg[0]_59 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[326]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[62]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [54]),
        .O(\rot_reg[0]_60 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[328]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[48]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [42]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[331]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[51]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [12]),
        .O(\rot_reg[0]_52 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[332]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[52]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [45]),
        .O(\rot_reg[0]_53 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[333]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[53]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [13]),
        .O(\rot_reg[0]_54 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[334]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[54]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [47]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[336]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[40]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [35]),
        .O(\rot_reg[0]_46 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[339]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[43]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [10]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[340]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[44]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [38]),
        .O(\rot_reg[0]_48 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[341]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[45]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [11]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[342]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[46]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [40]),
        .O(\rot_reg[0]_50 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[344]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[32]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [28]),
        .O(\rot_reg[0]_41 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[347]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[35]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [8]),
        .O(\rot_reg[0]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[348]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[36]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [31]),
        .O(\rot_reg[0]_43 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[349]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[37]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [9]),
        .O(\rot_reg[0]_44 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[350]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[38]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [33]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[352]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[24]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [21]),
        .O(\rot_reg[0]_36 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[355]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[27]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [6]),
        .O(\rot_reg[0]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[356]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[28]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [24]),
        .O(\rot_reg[0]_38 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[357]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[29]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [7]),
        .O(\rot_reg[0]_39 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[358]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[30]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [26]),
        .O(\rot_reg[0]_40 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[35]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [22]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[35] ),
        .O(rx_clk_1[8]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[360]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[16]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [14]),
        .O(\rot_reg[0]_31 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[363]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[19]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [4]),
        .O(\rot_reg[0]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[364]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[20]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [17]),
        .O(\rot_reg[0]_33 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[365]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[21]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [5]),
        .O(\rot_reg[0]_34 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[366]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[22]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [19]),
        .O(\rot_reg[0]_35 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[368]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[8]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [7]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[371]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[11]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [2]),
        .O(\rot_reg[0]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[372]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[12]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [10]),
        .O(\rot_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[373]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[13]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [3]),
        .O(\rot_reg[0]_29 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[374]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[14]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [12]),
        .O(\rot_reg[0]_30 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[376]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[0]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [0]),
        .O(\rot_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[379]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[3]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [0]),
        .O(\rot_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[380]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[4]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [3]),
        .O(\rot_reg[0]_23 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[381]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[5]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [1]),
        .O(\rot_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[382]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[6]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [5]),
        .O(\rot_reg[0]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[388]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[124]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [108]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[389]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[125]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [31]),
        .O(\rot_reg[0]_120 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[38]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [82]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[38] ),
        .O(rx_clk_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[396]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[116]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [101]),
        .O(\rot_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[397]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[117]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [29]),
        .O(\rot_reg[0]_119 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[3]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [30]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[3]_0 ),
        .O(rx_clk_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[404]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[108]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [94]),
        .O(\rot_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[405]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[109]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [27]),
        .O(\rot_reg[0]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[412]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[100]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [87]),
        .O(\rot_reg[0]_17 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[413]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[101]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [25]),
        .O(\rot_reg[0]_117 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[420]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [80]),
        .O(\rot_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[421]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[93]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [23]),
        .O(\rot_reg[0]_116 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[428]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [73]),
        .O(\rot_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[429]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[85]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [21]),
        .O(\rot_reg[0]_115 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[436]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [66]),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[437]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[77]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [19]),
        .O(\rot_reg[0]_114 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[43]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [20]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[43] ),
        .O(rx_clk_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[444]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [59]),
        .O(\rot_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[445]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[69]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [17]),
        .O(\rot_reg[0]_113 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[452]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[453]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[61]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [15]),
        .O(\rot_reg[0]_112 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[460]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[52]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [45]),
        .O(\rot_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[461]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[53]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [13]),
        .O(\rot_reg[0]_111 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[468]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[44]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [38]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[469]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[45]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [11]),
        .O(\rot_reg[0]_110 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[46]_i_1 
       (.I0(dout[86]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [75]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[46] ),
        .O(rx_clk_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[476]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[36]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [31]),
        .O(\rot_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[477]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[37]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [9]),
        .O(\rot_reg[0]_109 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[484]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[28]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [24]),
        .O(\rot_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[485]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[29]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [7]),
        .O(\rot_reg[0]_108 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[492]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[20]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [17]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[493]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[21]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [5]),
        .O(\rot_reg[0]_107 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[500]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[12]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [10]),
        .O(\rot_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[501]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[13]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [3]),
        .O(\rot_reg[0]_106 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[508]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[4]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [3]),
        .O(\rot_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[509]_i_4 
       (.I0(axis_tlast_reg),
        .I1(dout[5]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [1]),
        .O(\rot_reg[0]_105 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[51]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [18]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[51] ),
        .O(rx_clk_1[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[54]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [68]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[54] ),
        .O(rx_clk_1[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[59]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [16]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[59] ),
        .O(rx_clk_1[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[62]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [61]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[62] ),
        .O(rx_clk_1[15]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[67]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [14]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[67] ),
        .O(rx_clk_1[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[6]_i_1 
       (.I0(dout[126]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [110]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[6]_0 ),
        .O(rx_clk_1[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[70]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [54]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[70] ),
        .O(rx_clk_1[17]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[75]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [12]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[75] ),
        .O(rx_clk_1[18]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[78]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [47]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[78] ),
        .O(rx_clk_1[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[83]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [10]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[83] ),
        .O(rx_clk_1[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[86]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [40]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[86] ),
        .O(rx_clk_1[21]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[91]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [8]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[91] ),
        .O(rx_clk_1[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[94]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [33]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[94] ),
        .O(rx_clk_1[23]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[99]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [6]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[99] ),
        .O(rx_clk_1[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_5 
       (.I0(dout[131]),
        .I1(\axis_tkeep_reg[8] ),
        .I2(\axis_tkeep[63]_i_17_0 [32]),
        .I3(axis_tlast_reg_0),
        .I4(\axis_tkeep_reg[8]_0 ),
        .O(rx_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[17]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[18]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[19]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[22] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[21]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[22]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[23]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[25]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[26]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[27]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[29]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[30]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[31]_i_2 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_5 
       (.I0(dout[131]),
        .I1(\rot_reg[0]_125 ),
        .I2(\rd_ptr_reg[0]_0 [114]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\axis_tkeep_reg[22]_1 ),
        .O(rx_clk_0[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_6 
       (.I0(dout[130]),
        .I1(\rot_reg[0]_125 ),
        .I2(\rd_ptr_reg[0]_0 [113]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\axis_tkeep_reg[22]_0 ),
        .O(rx_clk_0[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_8 
       (.I0(dout[128]),
        .I1(\rot_reg[0]_125 ),
        .I2(\rd_ptr_reg[0]_0 [112]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\axis_tkeep_reg[31] ),
        .O(lbus_mty));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_12 
       (.I0(axis_tlast_reg_0),
        .I1(dout[128]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [112]),
        .O(\rot_reg[0]_101 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_9 
       (.I0(axis_tlast_reg_0),
        .I1(dout[131]),
        .I2(axis_tlast_reg),
        .I3(\rot_reg[1]_1 [32]),
        .O(\rot_reg[0]_102 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_11 
       (.I0(data_valid),
        .I1(\axis_tkeep[63]_i_3_0 [2]),
        .I2(Q[0]),
        .I3(\axis_tkeep[63]_i_3_0 [0]),
        .I4(Q[1]),
        .I5(\axis_tkeep[63]_i_3_0 [1]),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \axis_tkeep[63]_i_17 
       (.I0(\axis_tkeep[63]_i_27_n_0 ),
        .I1(\axis_tkeep[63]_i_5 ),
        .I2(\axis_tkeep[63]_i_5_0 ),
        .I3(\axis_tkeep[63]_i_29_n_0 ),
        .O(\rot_reg[0]_104 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \axis_tkeep[63]_i_24 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[135]),
        .I3(\rot_reg[1]_1 [34]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_26 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\rot_reg[1]_1 [33]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h9810)) 
    \axis_tkeep[63]_i_27 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\rot_reg[1]_1 [33]),
        .O(\axis_tkeep[63]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h5410)) 
    \axis_tkeep[63]_i_29 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[135]),
        .I3(\axis_tkeep[63]_i_17_0 [35]),
        .O(\axis_tkeep[63]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_30 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[135]),
        .I3(\rd_ptr_reg[0]_0 [118]),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_31 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\rd_ptr_reg[0]_0 [116]),
        .O(\rot_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000000000000D0DD)) 
    \axis_tkeep[63]_i_4 
       (.I0(\rd_ptr_reg[2]_2 ),
        .I1(axis_tlast_i_2_n_0),
        .I2(axis_tlast_reg_2),
        .I3(\rot_reg[0]_1 ),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(\rd_ptr_reg[2]_4 ),
        .O(\rot_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    axis_tlast_i_1
       (.I0(axis_tlast_i_2_n_0),
        .I1(axis_tlast_reg_1),
        .I2(axis_tlast_i_4_n_0),
        .I3(axis_tlast_reg_2),
        .O(\rot_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h018945CD23AB67EF)) 
    axis_tlast_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\rot_reg[1]_1 [33]),
        .I4(\axis_tkeep[63]_i_17_0 [34]),
        .I5(\rd_ptr_reg[0]_0 [116]),
        .O(axis_tlast_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    axis_tlast_i_4
       (.I0(dout[133]),
        .I1(axis_tlast_reg),
        .I2(axis_tlast_reg_0),
        .I3(\rd_ptr_reg[0]_0 [116]),
        .I4(axis_tlast_reg_3),
        .O(axis_tlast_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_2
       (.I0(dout[134]),
        .I1(\axis_tkeep_reg[8] ),
        .I2(\rd_ptr_reg[0]_0 [117]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_9
       (.I0(axis_tlast_reg_0),
        .I1(dout[134]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [117]),
        .O(\rot_reg[0]_103 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [1:0]),
        .DIB(\axis_tdata_reg[135]_0 [3:2]),
        .DIC(\axis_tdata_reg[135]_0 [5:4]),
        .DID(\axis_tdata_reg[135]_0 [7:6]),
        .DIE(\axis_tdata_reg[135]_0 [9:8]),
        .DIF(\axis_tdata_reg[135]_0 [11:10]),
        .DIG(\axis_tdata_reg[135]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [113:112]),
        .DIB(\axis_tdata_reg[135]_0 [115:114]),
        .DIC(\axis_tdata_reg[135]_0 [117:116]),
        .DID(\axis_tdata_reg[135]_0 [119:118]),
        .DIE(\axis_tdata_reg[135]_0 [121:120]),
        .DIF(\axis_tdata_reg[135]_0 [123:122]),
        .DIG(\axis_tdata_reg[135]_0 [125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[113:112]),
        .DOB(dout[115:114]),
        .DOC(dout[117:116]),
        .DOD(dout[119:118]),
        .DOE(dout[121:120]),
        .DOF(dout[123:122]),
        .DOG(dout[125:124]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [127:126]),
        .DIB(\axis_tdata_reg[135]_0 [129:128]),
        .DIC(\axis_tdata_reg[135]_0 [131:130]),
        .DID(\axis_tdata_reg[135]_0 [133:132]),
        .DIE(\axis_tdata_reg[135]_0 [135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[127:126]),
        .DOB(dout[129:128]),
        .DOC(dout[131:130]),
        .DOD(dout[133:132]),
        .DOE(dout[135:134]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [15:14]),
        .DIB(\axis_tdata_reg[135]_0 [17:16]),
        .DIC(\axis_tdata_reg[135]_0 [19:18]),
        .DID(\axis_tdata_reg[135]_0 [21:20]),
        .DIE(\axis_tdata_reg[135]_0 [23:22]),
        .DIF(\axis_tdata_reg[135]_0 [25:24]),
        .DIG(\axis_tdata_reg[135]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [29:28]),
        .DIB(\axis_tdata_reg[135]_0 [31:30]),
        .DIC(\axis_tdata_reg[135]_0 [33:32]),
        .DID(\axis_tdata_reg[135]_0 [35:34]),
        .DIE(\axis_tdata_reg[135]_0 [37:36]),
        .DIF(\axis_tdata_reg[135]_0 [39:38]),
        .DIG(\axis_tdata_reg[135]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [43:42]),
        .DIB(\axis_tdata_reg[135]_0 [45:44]),
        .DIC(\axis_tdata_reg[135]_0 [47:46]),
        .DID(\axis_tdata_reg[135]_0 [49:48]),
        .DIE(\axis_tdata_reg[135]_0 [51:50]),
        .DIF(\axis_tdata_reg[135]_0 [53:52]),
        .DIG(\axis_tdata_reg[135]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [57:56]),
        .DIB(\axis_tdata_reg[135]_0 [59:58]),
        .DIC(\axis_tdata_reg[135]_0 [61:60]),
        .DID(\axis_tdata_reg[135]_0 [63:62]),
        .DIE(\axis_tdata_reg[135]_0 [65:64]),
        .DIF(\axis_tdata_reg[135]_0 [67:66]),
        .DIG(\axis_tdata_reg[135]_0 [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[57:56]),
        .DOB(dout[59:58]),
        .DOC(dout[61:60]),
        .DOD(dout[63:62]),
        .DOE(dout[65:64]),
        .DOF(dout[67:66]),
        .DOG(dout[69:68]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [71:70]),
        .DIB(\axis_tdata_reg[135]_0 [73:72]),
        .DIC(\axis_tdata_reg[135]_0 [75:74]),
        .DID(\axis_tdata_reg[135]_0 [77:76]),
        .DIE(\axis_tdata_reg[135]_0 [79:78]),
        .DIF(\axis_tdata_reg[135]_0 [81:80]),
        .DIG(\axis_tdata_reg[135]_0 [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[71:70]),
        .DOB(dout[73:72]),
        .DOC(dout[75:74]),
        .DOD(dout[77:76]),
        .DOE(dout[79:78]),
        .DOF(dout[81:80]),
        .DOG(dout[83:82]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [85:84]),
        .DIB(\axis_tdata_reg[135]_0 [87:86]),
        .DIC(\axis_tdata_reg[135]_0 [89:88]),
        .DID(\axis_tdata_reg[135]_0 [91:90]),
        .DIE(\axis_tdata_reg[135]_0 [93:92]),
        .DIF(\axis_tdata_reg[135]_0 [95:94]),
        .DIG(\axis_tdata_reg[135]_0 [97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[85:84]),
        .DOB(dout[87:86]),
        .DOC(dout[89:88]),
        .DOD(dout[91:90]),
        .DOE(dout[93:92]),
        .DOF(dout[95:94]),
        .DOG(dout[97:96]),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [99:98]),
        .DIB(\axis_tdata_reg[135]_0 [101:100]),
        .DIC(\axis_tdata_reg[135]_0 [103:102]),
        .DID(\axis_tdata_reg[135]_0 [105:104]),
        .DIE(\axis_tdata_reg[135]_0 [107:106]),
        .DIF(\axis_tdata_reg[135]_0 [109:108]),
        .DIG(\axis_tdata_reg[135]_0 [111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[99:98]),
        .DOB(dout[101:100]),
        .DOC(dout[103:102]),
        .DOD(dout[105:104]),
        .DOE(dout[107:106]),
        .DOF(dout[109:108]),
        .DOG(dout[111:110]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_4
       (.I0(dout[132]),
        .I1(\rot_reg[0]_125 ),
        .I2(\axis_tkeep_reg[8] ),
        .I3(\rd_ptr_reg[0]_0 [115]),
        .I4(ptp_rd_en_reg),
        .O(rx_clk_2));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__0 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__0 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h77720000FFFF0000)) 
    \rd_ptr[2]_i_1__2 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .I2(\rot[1]_i_12 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .I4(data_valid),
        .I5(dout[135]),
        .O(rd_ptr0));
  LUT6 #(
    .INIT(64'h7700FF007200FF00)) 
    \rd_ptr[2]_i_1__3 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .I2(\rot[1]_i_12 ),
        .I3(\axis_tkeep[63]_i_3_0 [1]),
        .I4(\rd_ptr_reg[0]_0 [118]),
        .I5(\rd_ptr_reg[0]_1 ),
        .O(\wr_ptr_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__0 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_ptr[2]_i_3__3 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_121 ),
        .I2(\rot_reg[0]_122 ),
        .I3(\rot_reg[0]_123 ),
        .O(\rot[1]_i_12 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rd_ptr[2]_i_4 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .O(\axis_tkeep[63]_i_3 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_5 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(data_valid));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__0_n_0 ),
        .Q(rd_ptr[0]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__0_n_0 ),
        .Q(rd_ptr[1]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__0_n_0 ),
        .Q(rd_ptr[2]),
        .R(\rd_ptr_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAAA2A)) 
    \rot[1]_i_1 
       (.I0(\rot[1]_i_4_n_0 ),
        .I1(\rot_reg[1]_3 ),
        .I2(\rot[1]_i_6_n_0 ),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_5 ),
        .I5(\rd_ptr_reg[0]_2 ),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \rot[1]_i_2 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_121 ),
        .I2(\rot_reg[0]_122 ),
        .I3(\rot_reg[0]_123 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rot[1]_i_4 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_121 ),
        .I2(\rot_reg[0]_122 ),
        .I3(\rot_reg[0]_123 ),
        .I4(\rot_reg[0]_0 ),
        .O(\rot[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22F200000000)) 
    \rot[1]_i_6 
       (.I0(\rot_reg[1]_1 [34]),
        .I1(axis_tlast_reg),
        .I2(dout[135]),
        .I3(axis_tlast_reg_0),
        .I4(\rot_reg[1]_2 ),
        .I5(\rot_reg[0]_1 ),
        .O(\rot[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_9 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rot_reg[0]_124 ),
        .I2(\axis_tkeep[63]_i_17_0 [33]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\rot_reg[0]_125 ),
        .I5(\rd_ptr_reg[0]_0 [115]),
        .O(\rot_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__1 
       (.I0(rx_enaout0),
        .I1(full[1]),
        .I2(full[2]),
        .I3(full[0]),
        .I4(\wr_ptr_reg[2]_0 ),
        .I5(\wr_ptr[2]_i_3_n_0 ),
        .O(\wr_ptr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__0 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_6 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr_reg[2]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__1_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__1_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__1_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(\rd_ptr_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_fifo" *) 
module cmac_usplus_1_cmac_usplus_1_fifo_24
   (D,
    rx_clk_0,
    full,
    rx_clk_1,
    rx_clk_2,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \wr_ptr_reg[2]_0 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \rot_reg[0]_102 ,
    \rot_reg[0]_103 ,
    \rot_reg[0]_104 ,
    \rot_reg[0]_105 ,
    rx_clk_3,
    lbus_err,
    \rot_reg[0]_106 ,
    \rot_reg[0]_107 ,
    \rot_reg[0]_108 ,
    \rot_reg[0]_109 ,
    \rot_reg[0]_110 ,
    \rot_reg[0]_111 ,
    \rot_reg[0]_112 ,
    \rot_reg[0]_113 ,
    \rot_reg[0]_114 ,
    \rot_reg[0]_115 ,
    \rot_reg[0]_116 ,
    \rot_reg[0]_117 ,
    \rot_reg[0]_118 ,
    \rot_reg[0]_119 ,
    \rot_reg[0]_120 ,
    \rot_reg[0]_121 ,
    \rot_reg[0]_122 ,
    \rot_reg[0]_123 ,
    \rot_reg[0]_124 ,
    \rot_reg[0]_125 ,
    \rot_reg[0]_126 ,
    \rot_reg[0]_127 ,
    \rot_reg[0]_128 ,
    \rot_reg[0]_129 ,
    \rot_reg[0]_130 ,
    \rot_reg[0]_131 ,
    \rot_reg[0]_132 ,
    \rot_reg[0]_133 ,
    \rot_reg[0]_134 ,
    \rot_reg[0]_135 ,
    \rot_reg[0]_136 ,
    \rot_reg[0]_137 ,
    \rot_reg[0]_138 ,
    \rot_reg[0]_139 ,
    \rot_reg[0]_140 ,
    \rot_reg[0]_141 ,
    \rot_reg[0]_142 ,
    \rot_reg[0]_143 ,
    \rot_reg[0]_144 ,
    \rot_reg[0]_145 ,
    \rot_reg[0]_146 ,
    \rot_reg[0]_147 ,
    \rot_reg[0]_148 ,
    \rot_reg[0]_149 ,
    \rot_reg[0]_150 ,
    \rot_reg[0]_151 ,
    \rot_reg[0]_152 ,
    \rot_reg[0]_153 ,
    \rot_reg[0]_154 ,
    \rot_reg[0]_155 ,
    \rot_reg[0]_156 ,
    \rot_reg[0]_157 ,
    \rot_reg[0]_158 ,
    \rot_reg[0]_159 ,
    \rot_reg[0]_160 ,
    \rot_reg[0]_161 ,
    \rot_reg[0]_162 ,
    \rot_reg[0]_163 ,
    \rot_reg[0]_164 ,
    \rot_reg[0]_165 ,
    \rot_reg[0]_166 ,
    \rot_reg[0]_167 ,
    \rot_reg[0]_168 ,
    \rot_reg[0]_169 ,
    \rot_reg[0]_170 ,
    \rot_reg[0]_171 ,
    \rot_reg[0]_172 ,
    rx_clk_4,
    rx_clk_5,
    rx_clk_6,
    \rot_reg[0]_173 ,
    \rot_reg[0]_174 ,
    \rot_reg[0]_175 ,
    \rot_reg[0]_176 ,
    \rot_reg[0]_177 ,
    \rot_reg[0]_178 ,
    \rot_reg[0]_179 ,
    \rot_reg[0]_180 ,
    \rot_reg[0]_181 ,
    \rot_reg[0]_182 ,
    \rot_reg[0]_183 ,
    \rot_reg[0]_184 ,
    \rot_reg[0]_185 ,
    \rot_reg[0]_186 ,
    \rot_reg[0]_187 ,
    \rot_reg[0]_188 ,
    \rot_reg[0]_189 ,
    \axis_tkeep_reg[38] ,
    rx_enaout0,
    \wr_ptr_reg[0]_0 ,
    dout,
    \axis_tkeep_reg[22] ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    Q,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[31]_0 ,
    \axis_tkeep_reg[15] ,
    \rot_reg[1]_4 ,
    \axis_tkeep[63]_i_4 ,
    data_valid,
    \axis_tdata_reg[132] ,
    \axis_tdata_reg[134] ,
    \axis_tdata_reg[123] ,
    \axis_tdata_reg[377] ,
    \axis_tdata_reg[377]_0 ,
    \axis_tdata_reg[377]_1 ,
    \axis_tdata_reg[379] ,
    \axis_tdata_reg[381] ,
    \axis_tdata_reg[383] ,
    \axis_tdata_reg[369] ,
    \axis_tdata_reg[371] ,
    \axis_tdata_reg[373] ,
    \axis_tdata_reg[375] ,
    \axis_tdata_reg[361] ,
    \axis_tdata_reg[363] ,
    \axis_tdata_reg[365] ,
    \axis_tdata_reg[367] ,
    \axis_tdata_reg[353] ,
    \axis_tdata_reg[355] ,
    \axis_tdata_reg[357] ,
    \axis_tdata_reg[359] ,
    \axis_tdata_reg[345] ,
    \axis_tdata_reg[347] ,
    \axis_tdata_reg[349] ,
    \axis_tdata_reg[351] ,
    \axis_tdata_reg[337] ,
    \axis_tdata_reg[339] ,
    \axis_tdata_reg[341] ,
    \axis_tdata_reg[343] ,
    \axis_tdata_reg[329] ,
    \axis_tdata_reg[331] ,
    \axis_tdata_reg[333] ,
    \axis_tdata_reg[335] ,
    \axis_tdata_reg[321] ,
    \axis_tdata_reg[323] ,
    \axis_tdata_reg[325] ,
    \axis_tdata_reg[327] ,
    \axis_tdata_reg[313] ,
    \axis_tdata_reg[315] ,
    \axis_tdata_reg[317] ,
    \axis_tdata_reg[319] ,
    \axis_tdata_reg[305] ,
    \axis_tdata_reg[307] ,
    \axis_tdata_reg[309] ,
    \axis_tdata_reg[311] ,
    \axis_tdata_reg[297] ,
    \axis_tdata_reg[299] ,
    \axis_tdata_reg[301] ,
    \axis_tdata_reg[303] ,
    \axis_tdata_reg[289] ,
    \axis_tdata_reg[291] ,
    \axis_tdata_reg[293] ,
    \axis_tdata_reg[295] ,
    \axis_tdata_reg[281] ,
    \axis_tdata_reg[283] ,
    \axis_tdata_reg[285] ,
    \axis_tdata_reg[287] ,
    \axis_tdata_reg[273] ,
    \axis_tdata_reg[275] ,
    \axis_tdata_reg[277] ,
    \axis_tdata_reg[279] ,
    \axis_tdata_reg[265] ,
    \axis_tdata_reg[267] ,
    \axis_tdata_reg[269] ,
    \axis_tdata_reg[271] ,
    \axis_tdata_reg[257] ,
    \axis_tdata_reg[259] ,
    \axis_tdata_reg[261] ,
    \axis_tdata_reg[263] ,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[38]_0 ,
    \axis_tdata_reg[249] ,
    \axis_tdata_reg[249]_0 ,
    \axis_tdata_reg[252] ,
    \axis_tdata_reg[254] ,
    \axis_tdata_reg[241] ,
    \axis_tdata_reg[244] ,
    \axis_tdata_reg[246] ,
    \axis_tdata_reg[233] ,
    \axis_tdata_reg[236] ,
    \axis_tdata_reg[238] ,
    \axis_tdata_reg[225] ,
    \axis_tdata_reg[228] ,
    \axis_tdata_reg[230] ,
    \axis_tdata_reg[217] ,
    \axis_tdata_reg[220] ,
    \axis_tdata_reg[222] ,
    \axis_tdata_reg[209] ,
    \axis_tdata_reg[212] ,
    \axis_tdata_reg[214] ,
    \axis_tdata_reg[201] ,
    \axis_tdata_reg[204] ,
    \axis_tdata_reg[206] ,
    \axis_tdata_reg[193] ,
    \axis_tdata_reg[196] ,
    \axis_tdata_reg[198] ,
    \axis_tdata_reg[185] ,
    \axis_tdata_reg[188] ,
    \axis_tdata_reg[190] ,
    \axis_tdata_reg[177] ,
    \axis_tdata_reg[180] ,
    \axis_tdata_reg[182] ,
    \axis_tdata_reg[169] ,
    \axis_tdata_reg[172] ,
    \axis_tdata_reg[174] ,
    \axis_tdata_reg[161] ,
    \axis_tdata_reg[164] ,
    \axis_tdata_reg[166] ,
    \axis_tdata_reg[153] ,
    \axis_tdata_reg[156] ,
    \axis_tdata_reg[158] ,
    \axis_tdata_reg[145] ,
    \axis_tdata_reg[148] ,
    \axis_tdata_reg[150] ,
    \axis_tdata_reg[137] ,
    \axis_tdata_reg[140] ,
    \axis_tdata_reg[142] ,
    \axis_tdata_reg[129] ,
    \axis_tdata_reg[132]_0 ,
    \axis_tdata_reg[134]_0 ,
    \axis_tkeep_reg[22]_0 ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    ptp_rd_en_reg,
    \axis_tkeep_reg[15]_0 ,
    axis_tlast_reg,
    SR,
    E,
    rx_clk,
    \axis_tdata_reg[263]_0 );
  output [11:0]D;
  output [1:0]rx_clk_0;
  output [0:0]full;
  output rx_clk_1;
  output [118:0]rx_clk_2;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  output \rot_reg[0]_102 ;
  output \rot_reg[0]_103 ;
  output \rot_reg[0]_104 ;
  output \rot_reg[0]_105 ;
  output [111:0]rx_clk_3;
  output [0:0]lbus_err;
  output \rot_reg[0]_106 ;
  output \rot_reg[0]_107 ;
  output \rot_reg[0]_108 ;
  output \rot_reg[0]_109 ;
  output \rot_reg[0]_110 ;
  output \rot_reg[0]_111 ;
  output \rot_reg[0]_112 ;
  output \rot_reg[0]_113 ;
  output \rot_reg[0]_114 ;
  output \rot_reg[0]_115 ;
  output \rot_reg[0]_116 ;
  output \rot_reg[0]_117 ;
  output \rot_reg[0]_118 ;
  output \rot_reg[0]_119 ;
  output \rot_reg[0]_120 ;
  output \rot_reg[0]_121 ;
  output \rot_reg[0]_122 ;
  output \rot_reg[0]_123 ;
  output \rot_reg[0]_124 ;
  output \rot_reg[0]_125 ;
  output \rot_reg[0]_126 ;
  output \rot_reg[0]_127 ;
  output \rot_reg[0]_128 ;
  output \rot_reg[0]_129 ;
  output \rot_reg[0]_130 ;
  output \rot_reg[0]_131 ;
  output \rot_reg[0]_132 ;
  output \rot_reg[0]_133 ;
  output \rot_reg[0]_134 ;
  output \rot_reg[0]_135 ;
  output \rot_reg[0]_136 ;
  output \rot_reg[0]_137 ;
  output \rot_reg[0]_138 ;
  output \rot_reg[0]_139 ;
  output \rot_reg[0]_140 ;
  output \rot_reg[0]_141 ;
  output \rot_reg[0]_142 ;
  output \rot_reg[0]_143 ;
  output \rot_reg[0]_144 ;
  output \rot_reg[0]_145 ;
  output \rot_reg[0]_146 ;
  output \rot_reg[0]_147 ;
  output \rot_reg[0]_148 ;
  output \rot_reg[0]_149 ;
  output \rot_reg[0]_150 ;
  output \rot_reg[0]_151 ;
  output \rot_reg[0]_152 ;
  output \rot_reg[0]_153 ;
  output \rot_reg[0]_154 ;
  output \rot_reg[0]_155 ;
  output \rot_reg[0]_156 ;
  output \rot_reg[0]_157 ;
  output \rot_reg[0]_158 ;
  output \rot_reg[0]_159 ;
  output \rot_reg[0]_160 ;
  output \rot_reg[0]_161 ;
  output \rot_reg[0]_162 ;
  output \rot_reg[0]_163 ;
  output \rot_reg[0]_164 ;
  output \rot_reg[0]_165 ;
  output \rot_reg[0]_166 ;
  output \rot_reg[0]_167 ;
  output \rot_reg[0]_168 ;
  output \rot_reg[0]_169 ;
  output \rot_reg[0]_170 ;
  output \rot_reg[0]_171 ;
  output \rot_reg[0]_172 ;
  output rx_clk_4;
  output rx_clk_5;
  output rx_clk_6;
  output \rot_reg[0]_173 ;
  output \rot_reg[0]_174 ;
  output \rot_reg[0]_175 ;
  output \rot_reg[0]_176 ;
  output \rot_reg[0]_177 ;
  output \rot_reg[0]_178 ;
  output \rot_reg[0]_179 ;
  output \rot_reg[0]_180 ;
  output \rot_reg[0]_181 ;
  output \rot_reg[0]_182 ;
  output \rot_reg[0]_183 ;
  output \rot_reg[0]_184 ;
  output \rot_reg[0]_185 ;
  output \rot_reg[0]_186 ;
  output \rot_reg[0]_187 ;
  output \rot_reg[0]_188 ;
  output \rot_reg[0]_189 ;
  input [1:0]\axis_tkeep_reg[38] ;
  input rx_enaout0;
  input [2:0]\wr_ptr_reg[0]_0 ;
  input [52:0]dout;
  input \axis_tkeep_reg[22] ;
  input \rot_reg[1]_2 ;
  input \rot_reg[1]_3 ;
  input [1:0]Q;
  input [135:0]\axis_tkeep_reg[31] ;
  input [34:0]\axis_tkeep_reg[31]_0 ;
  input \axis_tkeep_reg[15] ;
  input \rot_reg[1]_4 ;
  input \axis_tkeep[63]_i_4 ;
  input [2:0]data_valid;
  input \axis_tdata_reg[132] ;
  input \axis_tdata_reg[134] ;
  input \axis_tdata_reg[123] ;
  input \axis_tdata_reg[377] ;
  input \axis_tdata_reg[377]_0 ;
  input \axis_tdata_reg[377]_1 ;
  input \axis_tdata_reg[379] ;
  input \axis_tdata_reg[381] ;
  input \axis_tdata_reg[383] ;
  input \axis_tdata_reg[369] ;
  input \axis_tdata_reg[371] ;
  input \axis_tdata_reg[373] ;
  input \axis_tdata_reg[375] ;
  input \axis_tdata_reg[361] ;
  input \axis_tdata_reg[363] ;
  input \axis_tdata_reg[365] ;
  input \axis_tdata_reg[367] ;
  input \axis_tdata_reg[353] ;
  input \axis_tdata_reg[355] ;
  input \axis_tdata_reg[357] ;
  input \axis_tdata_reg[359] ;
  input \axis_tdata_reg[345] ;
  input \axis_tdata_reg[347] ;
  input \axis_tdata_reg[349] ;
  input \axis_tdata_reg[351] ;
  input \axis_tdata_reg[337] ;
  input \axis_tdata_reg[339] ;
  input \axis_tdata_reg[341] ;
  input \axis_tdata_reg[343] ;
  input \axis_tdata_reg[329] ;
  input \axis_tdata_reg[331] ;
  input \axis_tdata_reg[333] ;
  input \axis_tdata_reg[335] ;
  input \axis_tdata_reg[321] ;
  input \axis_tdata_reg[323] ;
  input \axis_tdata_reg[325] ;
  input \axis_tdata_reg[327] ;
  input \axis_tdata_reg[313] ;
  input \axis_tdata_reg[315] ;
  input \axis_tdata_reg[317] ;
  input \axis_tdata_reg[319] ;
  input \axis_tdata_reg[305] ;
  input \axis_tdata_reg[307] ;
  input \axis_tdata_reg[309] ;
  input \axis_tdata_reg[311] ;
  input \axis_tdata_reg[297] ;
  input \axis_tdata_reg[299] ;
  input \axis_tdata_reg[301] ;
  input \axis_tdata_reg[303] ;
  input \axis_tdata_reg[289] ;
  input \axis_tdata_reg[291] ;
  input \axis_tdata_reg[293] ;
  input \axis_tdata_reg[295] ;
  input \axis_tdata_reg[281] ;
  input \axis_tdata_reg[283] ;
  input \axis_tdata_reg[285] ;
  input \axis_tdata_reg[287] ;
  input \axis_tdata_reg[273] ;
  input \axis_tdata_reg[275] ;
  input \axis_tdata_reg[277] ;
  input \axis_tdata_reg[279] ;
  input \axis_tdata_reg[265] ;
  input \axis_tdata_reg[267] ;
  input \axis_tdata_reg[269] ;
  input \axis_tdata_reg[271] ;
  input \axis_tdata_reg[257] ;
  input \axis_tdata_reg[259] ;
  input \axis_tdata_reg[261] ;
  input \axis_tdata_reg[263] ;
  input \axis_tkeep_reg[47] ;
  input \axis_tkeep_reg[38]_0 ;
  input \axis_tdata_reg[249] ;
  input \axis_tdata_reg[249]_0 ;
  input \axis_tdata_reg[252] ;
  input \axis_tdata_reg[254] ;
  input \axis_tdata_reg[241] ;
  input \axis_tdata_reg[244] ;
  input \axis_tdata_reg[246] ;
  input \axis_tdata_reg[233] ;
  input \axis_tdata_reg[236] ;
  input \axis_tdata_reg[238] ;
  input \axis_tdata_reg[225] ;
  input \axis_tdata_reg[228] ;
  input \axis_tdata_reg[230] ;
  input \axis_tdata_reg[217] ;
  input \axis_tdata_reg[220] ;
  input \axis_tdata_reg[222] ;
  input \axis_tdata_reg[209] ;
  input \axis_tdata_reg[212] ;
  input \axis_tdata_reg[214] ;
  input \axis_tdata_reg[201] ;
  input \axis_tdata_reg[204] ;
  input \axis_tdata_reg[206] ;
  input \axis_tdata_reg[193] ;
  input \axis_tdata_reg[196] ;
  input \axis_tdata_reg[198] ;
  input \axis_tdata_reg[185] ;
  input \axis_tdata_reg[188] ;
  input \axis_tdata_reg[190] ;
  input \axis_tdata_reg[177] ;
  input \axis_tdata_reg[180] ;
  input \axis_tdata_reg[182] ;
  input \axis_tdata_reg[169] ;
  input \axis_tdata_reg[172] ;
  input \axis_tdata_reg[174] ;
  input \axis_tdata_reg[161] ;
  input \axis_tdata_reg[164] ;
  input \axis_tdata_reg[166] ;
  input \axis_tdata_reg[153] ;
  input \axis_tdata_reg[156] ;
  input \axis_tdata_reg[158] ;
  input \axis_tdata_reg[145] ;
  input \axis_tdata_reg[148] ;
  input \axis_tdata_reg[150] ;
  input \axis_tdata_reg[137] ;
  input \axis_tdata_reg[140] ;
  input \axis_tdata_reg[142] ;
  input \axis_tdata_reg[129] ;
  input \axis_tdata_reg[132]_0 ;
  input \axis_tdata_reg[134]_0 ;
  input \axis_tkeep_reg[22]_0 ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input ptp_rd_en_reg;
  input \axis_tkeep_reg[15]_0 ;
  input axis_tlast_reg;
  input [0:0]SR;
  input [0:0]E;
  input rx_clk;
  input [135:0]\axis_tdata_reg[263]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tdata_reg[123] ;
  wire \axis_tdata_reg[129] ;
  wire \axis_tdata_reg[132] ;
  wire \axis_tdata_reg[132]_0 ;
  wire \axis_tdata_reg[134] ;
  wire \axis_tdata_reg[134]_0 ;
  wire \axis_tdata_reg[137] ;
  wire \axis_tdata_reg[140] ;
  wire \axis_tdata_reg[142] ;
  wire \axis_tdata_reg[145] ;
  wire \axis_tdata_reg[148] ;
  wire \axis_tdata_reg[150] ;
  wire \axis_tdata_reg[153] ;
  wire \axis_tdata_reg[156] ;
  wire \axis_tdata_reg[158] ;
  wire \axis_tdata_reg[161] ;
  wire \axis_tdata_reg[164] ;
  wire \axis_tdata_reg[166] ;
  wire \axis_tdata_reg[169] ;
  wire \axis_tdata_reg[172] ;
  wire \axis_tdata_reg[174] ;
  wire \axis_tdata_reg[177] ;
  wire \axis_tdata_reg[180] ;
  wire \axis_tdata_reg[182] ;
  wire \axis_tdata_reg[185] ;
  wire \axis_tdata_reg[188] ;
  wire \axis_tdata_reg[190] ;
  wire \axis_tdata_reg[193] ;
  wire \axis_tdata_reg[196] ;
  wire \axis_tdata_reg[198] ;
  wire \axis_tdata_reg[201] ;
  wire \axis_tdata_reg[204] ;
  wire \axis_tdata_reg[206] ;
  wire \axis_tdata_reg[209] ;
  wire \axis_tdata_reg[212] ;
  wire \axis_tdata_reg[214] ;
  wire \axis_tdata_reg[217] ;
  wire \axis_tdata_reg[220] ;
  wire \axis_tdata_reg[222] ;
  wire \axis_tdata_reg[225] ;
  wire \axis_tdata_reg[228] ;
  wire \axis_tdata_reg[230] ;
  wire \axis_tdata_reg[233] ;
  wire \axis_tdata_reg[236] ;
  wire \axis_tdata_reg[238] ;
  wire \axis_tdata_reg[241] ;
  wire \axis_tdata_reg[244] ;
  wire \axis_tdata_reg[246] ;
  wire \axis_tdata_reg[249] ;
  wire \axis_tdata_reg[249]_0 ;
  wire \axis_tdata_reg[252] ;
  wire \axis_tdata_reg[254] ;
  wire \axis_tdata_reg[257] ;
  wire \axis_tdata_reg[259] ;
  wire \axis_tdata_reg[261] ;
  wire \axis_tdata_reg[263] ;
  wire [135:0]\axis_tdata_reg[263]_0 ;
  wire \axis_tdata_reg[265] ;
  wire \axis_tdata_reg[267] ;
  wire \axis_tdata_reg[269] ;
  wire \axis_tdata_reg[271] ;
  wire \axis_tdata_reg[273] ;
  wire \axis_tdata_reg[275] ;
  wire \axis_tdata_reg[277] ;
  wire \axis_tdata_reg[279] ;
  wire \axis_tdata_reg[281] ;
  wire \axis_tdata_reg[283] ;
  wire \axis_tdata_reg[285] ;
  wire \axis_tdata_reg[287] ;
  wire \axis_tdata_reg[289] ;
  wire \axis_tdata_reg[291] ;
  wire \axis_tdata_reg[293] ;
  wire \axis_tdata_reg[295] ;
  wire \axis_tdata_reg[297] ;
  wire \axis_tdata_reg[299] ;
  wire \axis_tdata_reg[301] ;
  wire \axis_tdata_reg[303] ;
  wire \axis_tdata_reg[305] ;
  wire \axis_tdata_reg[307] ;
  wire \axis_tdata_reg[309] ;
  wire \axis_tdata_reg[311] ;
  wire \axis_tdata_reg[313] ;
  wire \axis_tdata_reg[315] ;
  wire \axis_tdata_reg[317] ;
  wire \axis_tdata_reg[319] ;
  wire \axis_tdata_reg[321] ;
  wire \axis_tdata_reg[323] ;
  wire \axis_tdata_reg[325] ;
  wire \axis_tdata_reg[327] ;
  wire \axis_tdata_reg[329] ;
  wire \axis_tdata_reg[331] ;
  wire \axis_tdata_reg[333] ;
  wire \axis_tdata_reg[335] ;
  wire \axis_tdata_reg[337] ;
  wire \axis_tdata_reg[339] ;
  wire \axis_tdata_reg[341] ;
  wire \axis_tdata_reg[343] ;
  wire \axis_tdata_reg[345] ;
  wire \axis_tdata_reg[347] ;
  wire \axis_tdata_reg[349] ;
  wire \axis_tdata_reg[351] ;
  wire \axis_tdata_reg[353] ;
  wire \axis_tdata_reg[355] ;
  wire \axis_tdata_reg[357] ;
  wire \axis_tdata_reg[359] ;
  wire \axis_tdata_reg[361] ;
  wire \axis_tdata_reg[363] ;
  wire \axis_tdata_reg[365] ;
  wire \axis_tdata_reg[367] ;
  wire \axis_tdata_reg[369] ;
  wire \axis_tdata_reg[371] ;
  wire \axis_tdata_reg[373] ;
  wire \axis_tdata_reg[375] ;
  wire \axis_tdata_reg[377] ;
  wire \axis_tdata_reg[377]_0 ;
  wire \axis_tdata_reg[377]_1 ;
  wire \axis_tdata_reg[379] ;
  wire \axis_tdata_reg[381] ;
  wire \axis_tdata_reg[383] ;
  wire \axis_tkeep[63]_i_4 ;
  wire \axis_tkeep_reg[15] ;
  wire \axis_tkeep_reg[15]_0 ;
  wire \axis_tkeep_reg[22] ;
  wire \axis_tkeep_reg[22]_0 ;
  wire [135:0]\axis_tkeep_reg[31] ;
  wire [34:0]\axis_tkeep_reg[31]_0 ;
  wire [1:0]\axis_tkeep_reg[38] ;
  wire \axis_tkeep_reg[38]_0 ;
  wire \axis_tkeep_reg[47] ;
  wire axis_tlast_reg;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [2:0]data_valid;
  wire [52:0]dout;
  wire [129:1]\dout[2]_2 ;
  wire [0:0]full;
  wire [0:0]lbus_err;
  wire [9:9]lbus_mty;
  wire ptp_rd_en_reg;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__1_n_0 ;
  wire \rd_ptr[1]_i_1__1_n_0 ;
  wire \rd_ptr[2]_i_2__1_n_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_102 ;
  wire \rot_reg[0]_103 ;
  wire \rot_reg[0]_104 ;
  wire \rot_reg[0]_105 ;
  wire \rot_reg[0]_106 ;
  wire \rot_reg[0]_107 ;
  wire \rot_reg[0]_108 ;
  wire \rot_reg[0]_109 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_110 ;
  wire \rot_reg[0]_111 ;
  wire \rot_reg[0]_112 ;
  wire \rot_reg[0]_113 ;
  wire \rot_reg[0]_114 ;
  wire \rot_reg[0]_115 ;
  wire \rot_reg[0]_116 ;
  wire \rot_reg[0]_117 ;
  wire \rot_reg[0]_118 ;
  wire \rot_reg[0]_119 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_120 ;
  wire \rot_reg[0]_121 ;
  wire \rot_reg[0]_122 ;
  wire \rot_reg[0]_123 ;
  wire \rot_reg[0]_124 ;
  wire \rot_reg[0]_125 ;
  wire \rot_reg[0]_126 ;
  wire \rot_reg[0]_127 ;
  wire \rot_reg[0]_128 ;
  wire \rot_reg[0]_129 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_130 ;
  wire \rot_reg[0]_131 ;
  wire \rot_reg[0]_132 ;
  wire \rot_reg[0]_133 ;
  wire \rot_reg[0]_134 ;
  wire \rot_reg[0]_135 ;
  wire \rot_reg[0]_136 ;
  wire \rot_reg[0]_137 ;
  wire \rot_reg[0]_138 ;
  wire \rot_reg[0]_139 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_140 ;
  wire \rot_reg[0]_141 ;
  wire \rot_reg[0]_142 ;
  wire \rot_reg[0]_143 ;
  wire \rot_reg[0]_144 ;
  wire \rot_reg[0]_145 ;
  wire \rot_reg[0]_146 ;
  wire \rot_reg[0]_147 ;
  wire \rot_reg[0]_148 ;
  wire \rot_reg[0]_149 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_150 ;
  wire \rot_reg[0]_151 ;
  wire \rot_reg[0]_152 ;
  wire \rot_reg[0]_153 ;
  wire \rot_reg[0]_154 ;
  wire \rot_reg[0]_155 ;
  wire \rot_reg[0]_156 ;
  wire \rot_reg[0]_157 ;
  wire \rot_reg[0]_158 ;
  wire \rot_reg[0]_159 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_160 ;
  wire \rot_reg[0]_161 ;
  wire \rot_reg[0]_162 ;
  wire \rot_reg[0]_163 ;
  wire \rot_reg[0]_164 ;
  wire \rot_reg[0]_165 ;
  wire \rot_reg[0]_166 ;
  wire \rot_reg[0]_167 ;
  wire \rot_reg[0]_168 ;
  wire \rot_reg[0]_169 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_170 ;
  wire \rot_reg[0]_171 ;
  wire \rot_reg[0]_172 ;
  wire \rot_reg[0]_173 ;
  wire \rot_reg[0]_174 ;
  wire \rot_reg[0]_175 ;
  wire \rot_reg[0]_176 ;
  wire \rot_reg[0]_177 ;
  wire \rot_reg[0]_178 ;
  wire \rot_reg[0]_179 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_180 ;
  wire \rot_reg[0]_181 ;
  wire \rot_reg[0]_182 ;
  wire \rot_reg[0]_183 ;
  wire \rot_reg[0]_184 ;
  wire \rot_reg[0]_185 ;
  wire \rot_reg[0]_186 ;
  wire \rot_reg[0]_187 ;
  wire \rot_reg[0]_188 ;
  wire \rot_reg[0]_189 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire rx_clk;
  wire [1:0]rx_clk_0;
  wire rx_clk_1;
  wire [118:0]rx_clk_2;
  wire [111:0]rx_clk_3;
  wire rx_clk_4;
  wire rx_clk_5;
  wire rx_clk_6;
  wire rx_enaout0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__2_n_0 ;
  wire \wr_ptr[2]_i_3__1_n_0 ;
  wire [2:0]\wr_ptr_reg[0]_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[0]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[105]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [120]),
        .O(\rot_reg[0]_166 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[100]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[24]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [28]),
        .O(\rot_reg[0]_121 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[104]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[14]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [16]),
        .O(\rot_reg[0]_114 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[105]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [17]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [17]),
        .O(\rot_reg[0]_115 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[106]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[15]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [18]),
        .O(\rot_reg[0]_116 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[107]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[16]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [4]),
        .O(\rot_reg[0]_175 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[108]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[17]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [20]),
        .O(\rot_reg[0]_117 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[10]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[99]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [114]),
        .O(\rot_reg[0]_164 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[112]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[7]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [8]),
        .O(\rot_reg[0]_110 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[113]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [9]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [9]),
        .O(\rot_reg[0]_111 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[114]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[8]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [10]),
        .O(\rot_reg[0]_112 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[115]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[9]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [2]),
        .O(\rot_reg[0]_174 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[116]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[10]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [12]),
        .O(\rot_reg[0]_113 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[11]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[100]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [28]),
        .O(\rot_reg[0]_187 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[120]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[0]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [0]),
        .O(\rot_reg[0]_106 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[121]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [1]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [1]),
        .O(\rot_reg[0]_107 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[122]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[1]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [2]),
        .O(\rot_reg[0]_108 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[123]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[2]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [0]),
        .O(\rot_reg[0]_173 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[124]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[3]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [4]),
        .O(\rot_reg[0]_109 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[129]_i_1 
       (.I0(\dout[2]_2 [121]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [121]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[129] ),
        .O(rx_clk_3[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[12]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[101]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [116]),
        .O(\rot_reg[0]_165 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[132]_i_1 
       (.I0(rx_clk_2[108]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [31]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[132]_0 ),
        .O(rx_clk_3[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[134]_i_1 
       (.I0(rx_clk_2[110]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [126]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[134]_0 ),
        .O(rx_clk_3[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[137]_i_1 
       (.I0(\dout[2]_2 [113]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [113]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[137] ),
        .O(rx_clk_3[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[140]_i_1 
       (.I0(rx_clk_2[101]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [29]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[140] ),
        .O(rx_clk_3[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[142]_i_1 
       (.I0(rx_clk_2[103]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [118]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[142] ),
        .O(rx_clk_3[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[145]_i_1 
       (.I0(\dout[2]_2 [105]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [105]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[145] ),
        .O(rx_clk_3[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[148]_i_1 
       (.I0(rx_clk_2[94]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [27]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[148] ),
        .O(rx_clk_3[7]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[150]_i_1 
       (.I0(rx_clk_2[96]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [110]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[150] ),
        .O(rx_clk_3[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[153]_i_1 
       (.I0(\dout[2]_2 [97]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [97]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[153] ),
        .O(rx_clk_3[9]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[156]_i_1 
       (.I0(rx_clk_2[87]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [25]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[156] ),
        .O(rx_clk_3[10]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[158]_i_1 
       (.I0(rx_clk_2[89]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [102]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[158] ),
        .O(rx_clk_3[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[161]_i_1 
       (.I0(\dout[2]_2 [89]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [89]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[161] ),
        .O(rx_clk_3[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[164]_i_1 
       (.I0(rx_clk_2[80]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [23]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[164] ),
        .O(rx_clk_3[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[166]_i_1 
       (.I0(rx_clk_2[82]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [94]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[166] ),
        .O(rx_clk_3[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[169]_i_1 
       (.I0(\dout[2]_2 [81]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [81]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[169] ),
        .O(rx_clk_3[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[16]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[91]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [104]),
        .O(\rot_reg[0]_158 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[172]_i_1 
       (.I0(rx_clk_2[73]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [21]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[172] ),
        .O(rx_clk_3[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[174]_i_1 
       (.I0(rx_clk_2[75]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [86]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[174] ),
        .O(rx_clk_3[17]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[177]_i_1 
       (.I0(\dout[2]_2 [73]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [73]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[177] ),
        .O(rx_clk_3[18]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[17]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [105]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [105]),
        .O(\rot_reg[0]_159 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[180]_i_1 
       (.I0(rx_clk_2[66]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [19]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[180] ),
        .O(rx_clk_3[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[182]_i_1 
       (.I0(rx_clk_2[68]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [78]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[182] ),
        .O(rx_clk_3[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[185]_i_1 
       (.I0(\dout[2]_2 [65]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [65]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[185] ),
        .O(rx_clk_3[21]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[188]_i_1 
       (.I0(rx_clk_2[59]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [17]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[188] ),
        .O(rx_clk_3[22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[18]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[92]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [106]),
        .O(\rot_reg[0]_160 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[190]_i_1 
       (.I0(rx_clk_2[61]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [70]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[190] ),
        .O(rx_clk_3[23]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[193]_i_1 
       (.I0(\dout[2]_2 [57]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [57]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[193] ),
        .O(rx_clk_3[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[196]_i_1 
       (.I0(rx_clk_2[52]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [15]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[196] ),
        .O(rx_clk_3[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[198]_i_1 
       (.I0(rx_clk_2[54]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [62]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[198] ),
        .O(rx_clk_3[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[19]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[93]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [26]),
        .O(\rot_reg[0]_186 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[1]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [121]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [121]),
        .O(\rot_reg[0]_167 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[201]_i_1 
       (.I0(\dout[2]_2 [49]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [49]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[201] ),
        .O(rx_clk_3[27]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[204]_i_1 
       (.I0(rx_clk_2[45]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [13]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[204] ),
        .O(rx_clk_3[28]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[206]_i_1 
       (.I0(rx_clk_2[47]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [54]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[206] ),
        .O(rx_clk_3[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[209]_i_1 
       (.I0(\dout[2]_2 [41]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [41]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[209] ),
        .O(rx_clk_3[30]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[20]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[94]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [108]),
        .O(\rot_reg[0]_161 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[212]_i_1 
       (.I0(rx_clk_2[38]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [11]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[212] ),
        .O(rx_clk_3[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[214]_i_1 
       (.I0(rx_clk_2[40]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [46]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[214] ),
        .O(rx_clk_3[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[217]_i_1 
       (.I0(\dout[2]_2 [33]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [33]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[217] ),
        .O(rx_clk_3[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[220]_i_1 
       (.I0(rx_clk_2[31]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [9]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[220] ),
        .O(rx_clk_3[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[222]_i_1 
       (.I0(rx_clk_2[33]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [38]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[222] ),
        .O(rx_clk_3[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[225]_i_1 
       (.I0(\dout[2]_2 [25]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [25]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[225] ),
        .O(rx_clk_3[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[228]_i_1 
       (.I0(rx_clk_2[24]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [7]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[228] ),
        .O(rx_clk_3[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[230]_i_1 
       (.I0(rx_clk_2[26]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [30]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[230] ),
        .O(rx_clk_3[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[233]_i_1 
       (.I0(\dout[2]_2 [17]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [17]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[233] ),
        .O(rx_clk_3[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[236]_i_1 
       (.I0(rx_clk_2[17]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [5]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[236] ),
        .O(rx_clk_3[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[238]_i_1 
       (.I0(rx_clk_2[19]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [22]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[238] ),
        .O(rx_clk_3[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[241]_i_1 
       (.I0(\dout[2]_2 [9]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [9]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[241] ),
        .O(rx_clk_3[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[244]_i_1 
       (.I0(rx_clk_2[10]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [3]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[244] ),
        .O(rx_clk_3[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[246]_i_1 
       (.I0(rx_clk_2[12]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [14]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[246] ),
        .O(rx_clk_3[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[249]_i_1 
       (.I0(\dout[2]_2 [1]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [1]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[249]_0 ),
        .O(rx_clk_3[45]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[24]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[84]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [96]),
        .O(\rot_reg[0]_154 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[252]_i_1 
       (.I0(rx_clk_2[3]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [1]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[252] ),
        .O(rx_clk_3[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[254]_i_1 
       (.I0(rx_clk_2[5]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [6]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[254] ),
        .O(rx_clk_3[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[257]_i_1 
       (.I0(\dout[2]_2 [121]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [121]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[257] ),
        .O(rx_clk_3[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[259]_i_1 
       (.I0(rx_clk_2[107]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [123]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[259] ),
        .O(rx_clk_3[49]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[25]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [97]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [97]),
        .O(\rot_reg[0]_155 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[261]_i_1 
       (.I0(rx_clk_2[109]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [125]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[261] ),
        .O(rx_clk_3[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[263]_i_1 
       (.I0(rx_clk_2[111]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [127]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[263] ),
        .O(rx_clk_3[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[265]_i_1 
       (.I0(\dout[2]_2 [113]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [113]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[265] ),
        .O(rx_clk_3[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[267]_i_1 
       (.I0(rx_clk_2[100]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [115]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[267] ),
        .O(rx_clk_3[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[269]_i_1 
       (.I0(rx_clk_2[102]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [117]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[269] ),
        .O(rx_clk_3[54]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[26]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[85]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [98]),
        .O(\rot_reg[0]_156 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[271]_i_1 
       (.I0(rx_clk_2[104]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [119]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[271] ),
        .O(rx_clk_3[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[273]_i_1 
       (.I0(\dout[2]_2 [105]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [105]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[273] ),
        .O(rx_clk_3[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[275]_i_1 
       (.I0(rx_clk_2[93]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [107]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[275] ),
        .O(rx_clk_3[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[277]_i_1 
       (.I0(rx_clk_2[95]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [109]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[277] ),
        .O(rx_clk_3[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[279]_i_1 
       (.I0(rx_clk_2[97]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [111]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[279] ),
        .O(rx_clk_3[59]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[27]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[86]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [24]),
        .O(\rot_reg[0]_185 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[281]_i_1 
       (.I0(\dout[2]_2 [97]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [97]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[281] ),
        .O(rx_clk_3[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[283]_i_1 
       (.I0(rx_clk_2[86]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [99]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[283] ),
        .O(rx_clk_3[61]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[285]_i_1 
       (.I0(rx_clk_2[88]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [101]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[285] ),
        .O(rx_clk_3[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[287]_i_1 
       (.I0(rx_clk_2[90]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [103]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[287] ),
        .O(rx_clk_3[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[289]_i_1 
       (.I0(\dout[2]_2 [89]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [89]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[289] ),
        .O(rx_clk_3[64]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[28]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[87]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [100]),
        .O(\rot_reg[0]_157 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[291]_i_1 
       (.I0(rx_clk_2[79]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [91]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[291] ),
        .O(rx_clk_3[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[293]_i_1 
       (.I0(rx_clk_2[81]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [93]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[293] ),
        .O(rx_clk_3[66]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[295]_i_1 
       (.I0(rx_clk_2[83]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [95]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[295] ),
        .O(rx_clk_3[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[297]_i_1 
       (.I0(\dout[2]_2 [81]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [81]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[297] ),
        .O(rx_clk_3[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[299]_i_1 
       (.I0(rx_clk_2[72]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [83]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[299] ),
        .O(rx_clk_3[69]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[2]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[106]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [122]),
        .O(\rot_reg[0]_168 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[301]_i_1 
       (.I0(rx_clk_2[74]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [85]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[301] ),
        .O(rx_clk_3[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[303]_i_1 
       (.I0(rx_clk_2[76]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [87]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[303] ),
        .O(rx_clk_3[71]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[305]_i_1 
       (.I0(\dout[2]_2 [73]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [73]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[305] ),
        .O(rx_clk_3[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[307]_i_1 
       (.I0(rx_clk_2[65]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [75]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[307] ),
        .O(rx_clk_3[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[309]_i_1 
       (.I0(rx_clk_2[67]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [77]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[309] ),
        .O(rx_clk_3[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[311]_i_1 
       (.I0(rx_clk_2[69]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [79]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[311] ),
        .O(rx_clk_3[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[313]_i_1 
       (.I0(\dout[2]_2 [65]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [65]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[313] ),
        .O(rx_clk_3[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[315]_i_1 
       (.I0(rx_clk_2[58]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [67]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[315] ),
        .O(rx_clk_3[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[317]_i_1 
       (.I0(rx_clk_2[60]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [69]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[317] ),
        .O(rx_clk_3[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[319]_i_1 
       (.I0(rx_clk_2[62]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [71]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[319] ),
        .O(rx_clk_3[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[321]_i_1 
       (.I0(\dout[2]_2 [57]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [57]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[321] ),
        .O(rx_clk_3[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[323]_i_1 
       (.I0(rx_clk_2[51]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [59]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[323] ),
        .O(rx_clk_3[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[325]_i_1 
       (.I0(rx_clk_2[53]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [61]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[325] ),
        .O(rx_clk_3[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[327]_i_1 
       (.I0(rx_clk_2[55]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [63]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[327] ),
        .O(rx_clk_3[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[329]_i_1 
       (.I0(\dout[2]_2 [49]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [49]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[329] ),
        .O(rx_clk_3[84]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[32]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[77]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [88]),
        .O(\rot_reg[0]_150 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[331]_i_1 
       (.I0(rx_clk_2[44]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [51]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[331] ),
        .O(rx_clk_3[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[333]_i_1 
       (.I0(rx_clk_2[46]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [53]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[333] ),
        .O(rx_clk_3[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[335]_i_1 
       (.I0(rx_clk_2[48]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [55]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[335] ),
        .O(rx_clk_3[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[337]_i_1 
       (.I0(\dout[2]_2 [41]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [41]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[337] ),
        .O(rx_clk_3[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[339]_i_1 
       (.I0(rx_clk_2[37]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [43]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[339] ),
        .O(rx_clk_3[89]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[33]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [89]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [89]),
        .O(\rot_reg[0]_151 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[341]_i_1 
       (.I0(rx_clk_2[39]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [45]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[341] ),
        .O(rx_clk_3[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[343]_i_1 
       (.I0(rx_clk_2[41]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [47]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[343] ),
        .O(rx_clk_3[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[345]_i_1 
       (.I0(\dout[2]_2 [33]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [33]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[345] ),
        .O(rx_clk_3[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[347]_i_1 
       (.I0(rx_clk_2[30]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [35]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[347] ),
        .O(rx_clk_3[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[349]_i_1 
       (.I0(rx_clk_2[32]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [37]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[349] ),
        .O(rx_clk_3[94]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[34]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[78]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [90]),
        .O(\rot_reg[0]_152 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[351]_i_1 
       (.I0(rx_clk_2[34]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [39]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[351] ),
        .O(rx_clk_3[95]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[353]_i_1 
       (.I0(\dout[2]_2 [25]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [25]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[353] ),
        .O(rx_clk_3[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[355]_i_1 
       (.I0(rx_clk_2[23]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [27]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[355] ),
        .O(rx_clk_3[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[357]_i_1 
       (.I0(rx_clk_2[25]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [29]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[357] ),
        .O(rx_clk_3[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[359]_i_1 
       (.I0(rx_clk_2[27]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [31]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[359] ),
        .O(rx_clk_3[99]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[35]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[79]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [22]),
        .O(\rot_reg[0]_184 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[361]_i_1 
       (.I0(\dout[2]_2 [17]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [17]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[361] ),
        .O(rx_clk_3[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[363]_i_1 
       (.I0(rx_clk_2[16]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [19]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[363] ),
        .O(rx_clk_3[101]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[365]_i_1 
       (.I0(rx_clk_2[18]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [21]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[365] ),
        .O(rx_clk_3[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[367]_i_1 
       (.I0(rx_clk_2[20]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [23]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[367] ),
        .O(rx_clk_3[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[369]_i_1 
       (.I0(\dout[2]_2 [9]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [9]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[369] ),
        .O(rx_clk_3[104]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[36]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[80]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [92]),
        .O(\rot_reg[0]_153 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[371]_i_1 
       (.I0(rx_clk_2[9]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [11]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[371] ),
        .O(rx_clk_3[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[373]_i_1 
       (.I0(rx_clk_2[11]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [13]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[373] ),
        .O(rx_clk_3[106]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[375]_i_1 
       (.I0(rx_clk_2[13]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [15]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[375] ),
        .O(rx_clk_3[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[377]_i_1 
       (.I0(\dout[2]_2 [1]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [1]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[377]_1 ),
        .O(rx_clk_3[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[379]_i_1 
       (.I0(rx_clk_2[2]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [3]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[379] ),
        .O(rx_clk_3[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[381]_i_1 
       (.I0(rx_clk_2[4]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [5]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[381] ),
        .O(rx_clk_3[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[383]_i_1 
       (.I0(rx_clk_2[6]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [7]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[383] ),
        .O(rx_clk_3[111]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[384]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[105]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [120]),
        .O(\rot_reg[0]_95 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[385]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [121]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [121]),
        .O(\rot_reg[0]_96 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[386]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[106]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[45]),
        .O(\rot_reg[0]_97 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[387]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[107]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[46]),
        .O(\rot_reg[0]_98 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[390]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[110]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [126]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[391]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[111]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[47]),
        .O(\rot_reg[0]_100 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[392]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[98]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [112]),
        .O(\rot_reg[0]_89 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[393]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [113]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [113]),
        .O(\rot_reg[0]_90 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[394]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[99]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[42]),
        .O(\rot_reg[0]_91 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[395]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[100]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[43]),
        .O(\rot_reg[0]_92 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[398]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[103]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [118]),
        .O(\rot_reg[0]_93 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[399]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[104]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[44]),
        .O(\rot_reg[0]_94 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[3]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[107]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [30]),
        .O(\rot_reg[0]_188 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[400]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[91]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [104]),
        .O(\rot_reg[0]_83 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[401]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [105]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [105]),
        .O(\rot_reg[0]_84 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[402]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[92]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[39]),
        .O(\rot_reg[0]_85 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[403]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[93]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[40]),
        .O(\rot_reg[0]_86 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[406]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[96]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [110]),
        .O(\rot_reg[0]_87 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[407]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[97]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[41]),
        .O(\rot_reg[0]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[408]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[84]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [96]),
        .O(\rot_reg[0]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[409]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [97]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [97]),
        .O(\rot_reg[0]_78 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[40]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[70]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [80]),
        .O(\rot_reg[0]_146 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[410]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[85]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[36]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[411]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[86]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[37]),
        .O(\rot_reg[0]_80 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[414]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[89]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [102]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[415]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[90]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[38]),
        .O(\rot_reg[0]_82 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[416]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[77]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [88]),
        .O(\rot_reg[0]_71 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[417]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [89]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [89]),
        .O(\rot_reg[0]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[418]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[78]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[33]),
        .O(\rot_reg[0]_73 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[419]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[79]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[34]),
        .O(\rot_reg[0]_74 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[41]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [81]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [81]),
        .O(\rot_reg[0]_147 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[422]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[82]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [94]),
        .O(\rot_reg[0]_75 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[423]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[83]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[35]),
        .O(\rot_reg[0]_76 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[424]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[70]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [80]),
        .O(\rot_reg[0]_65 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[425]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [81]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [81]),
        .O(\rot_reg[0]_66 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[426]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[71]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[30]),
        .O(\rot_reg[0]_67 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[427]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[72]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[31]),
        .O(\rot_reg[0]_68 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[42]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[71]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [82]),
        .O(\rot_reg[0]_148 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[430]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[75]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [86]),
        .O(\rot_reg[0]_69 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[431]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[76]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[32]),
        .O(\rot_reg[0]_70 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[432]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[63]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [72]),
        .O(\rot_reg[0]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[433]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [73]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [73]),
        .O(\rot_reg[0]_60 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[434]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[64]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[27]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[435]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[65]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[28]),
        .O(\rot_reg[0]_62 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[438]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[68]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [78]),
        .O(\rot_reg[0]_63 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[439]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[69]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[29]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[43]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[72]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [20]),
        .O(\rot_reg[0]_183 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[440]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[56]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [64]),
        .O(\rot_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[441]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [65]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [65]),
        .O(\rot_reg[0]_54 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[442]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[57]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[24]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[443]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[58]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[25]),
        .O(\rot_reg[0]_56 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[446]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[61]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [70]),
        .O(\rot_reg[0]_57 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[447]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[62]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[26]),
        .O(\rot_reg[0]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[448]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[49]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [56]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[449]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [57]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [57]),
        .O(\rot_reg[0]_48 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[44]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[73]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [84]),
        .O(\rot_reg[0]_149 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[450]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[50]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[21]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[451]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[51]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[22]),
        .O(\rot_reg[0]_50 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[454]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[54]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [62]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[455]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[55]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[23]),
        .O(\rot_reg[0]_52 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[456]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[42]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [48]),
        .O(\rot_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[457]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [49]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [49]),
        .O(\rot_reg[0]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[458]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[43]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[18]),
        .O(\rot_reg[0]_43 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[459]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[44]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[19]),
        .O(\rot_reg[0]_44 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[462]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[47]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [54]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[463]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[48]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[20]),
        .O(\rot_reg[0]_46 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[464]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[35]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [40]),
        .O(\rot_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[465]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [41]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [41]),
        .O(\rot_reg[0]_36 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[466]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[36]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[15]),
        .O(\rot_reg[0]_37 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[467]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[37]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[16]),
        .O(\rot_reg[0]_38 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[470]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[40]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [46]),
        .O(\rot_reg[0]_39 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[471]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[41]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[17]),
        .O(\rot_reg[0]_40 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[472]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[28]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [32]),
        .O(\rot_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[473]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [33]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [33]),
        .O(\rot_reg[0]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[474]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[29]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[12]),
        .O(\rot_reg[0]_31 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[475]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[30]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[13]),
        .O(\rot_reg[0]_32 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[478]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[33]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [38]),
        .O(\rot_reg[0]_33 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[479]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[34]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[14]),
        .O(\rot_reg[0]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[480]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[21]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [24]),
        .O(\rot_reg[0]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[481]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [25]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [25]),
        .O(\rot_reg[0]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[482]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[22]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[9]),
        .O(\rot_reg[0]_25 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[483]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[23]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[10]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[486]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[26]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [30]),
        .O(\rot_reg[0]_27 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[487]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[27]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[11]),
        .O(\rot_reg[0]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[488]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[14]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [16]),
        .O(\rot_reg[0]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[489]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [17]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [17]),
        .O(\rot_reg[0]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[48]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[63]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [72]),
        .O(\rot_reg[0]_142 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[490]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[15]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[6]),
        .O(\rot_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[491]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[16]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[7]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[494]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[19]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [22]),
        .O(\rot_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[495]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[20]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[8]),
        .O(\rot_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[496]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[7]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [8]),
        .O(\rot_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[497]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [9]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [9]),
        .O(\rot_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[498]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[8]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[3]),
        .O(\rot_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[499]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[9]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[4]),
        .O(\rot_reg[0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[49]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [73]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [73]),
        .O(\rot_reg[0]_143 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[4]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[108]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [124]),
        .O(\rot_reg[0]_169 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[502]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[12]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [14]),
        .O(\rot_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[503]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[13]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[5]),
        .O(\rot_reg[0]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[504]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[0]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [0]),
        .O(\rot_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[505]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [1]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [1]),
        .O(\rot_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[506]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[1]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[0]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[507]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[2]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[1]),
        .O(\rot_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[50]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[64]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [74]),
        .O(\rot_reg[0]_144 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[510]_i_4 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[5]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [6]),
        .O(\rot_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[511]_i_4 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[6]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[2]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[51]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[65]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [18]),
        .O(\rot_reg[0]_182 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[52]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[66]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [76]),
        .O(\rot_reg[0]_145 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[56]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[56]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [64]),
        .O(\rot_reg[0]_138 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[57]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [65]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [65]),
        .O(\rot_reg[0]_139 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[58]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[57]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [66]),
        .O(\rot_reg[0]_140 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[59]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[58]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [16]),
        .O(\rot_reg[0]_181 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[60]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[59]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [68]),
        .O(\rot_reg[0]_141 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[64]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[49]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [56]),
        .O(\rot_reg[0]_134 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[65]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [57]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [57]),
        .O(\rot_reg[0]_135 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[66]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[50]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [58]),
        .O(\rot_reg[0]_136 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[67]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[51]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [14]),
        .O(\rot_reg[0]_180 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[68]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[52]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [60]),
        .O(\rot_reg[0]_137 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[72]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[42]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [48]),
        .O(\rot_reg[0]_130 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[73]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [49]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [49]),
        .O(\rot_reg[0]_131 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[74]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[43]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [50]),
        .O(\rot_reg[0]_132 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[75]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[44]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [12]),
        .O(\rot_reg[0]_179 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[76]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[45]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [52]),
        .O(\rot_reg[0]_133 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[80]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[35]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [40]),
        .O(\rot_reg[0]_126 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[81]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [41]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [41]),
        .O(\rot_reg[0]_127 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[82]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[36]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [42]),
        .O(\rot_reg[0]_128 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[83]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[37]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [10]),
        .O(\rot_reg[0]_178 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[84]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[38]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [44]),
        .O(\rot_reg[0]_129 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[88]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[28]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [32]),
        .O(\rot_reg[0]_122 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[89]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [33]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [33]),
        .O(\rot_reg[0]_123 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[8]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[98]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [112]),
        .O(\rot_reg[0]_162 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[90]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[29]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [34]),
        .O(\rot_reg[0]_124 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[91]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[30]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [8]),
        .O(\rot_reg[0]_177 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[92]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[31]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [36]),
        .O(\rot_reg[0]_125 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[96]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[21]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [24]),
        .O(\rot_reg[0]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[97]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [25]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [25]),
        .O(\rot_reg[0]_119 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[98]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[22]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [26]),
        .O(\rot_reg[0]_120 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[99]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[23]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [6]),
        .O(\rot_reg[0]_176 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[9]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [113]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [113]),
        .O(\rot_reg[0]_163 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_10 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[114]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31]_0 [32]),
        .O(\rot_reg[0]_189 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_11 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[113]),
        .I2(\rot_reg[1]_2 ),
        .I3(\axis_tkeep_reg[31] [130]),
        .O(\rot_reg[0]_172 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_12 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(\dout[2]_2 [129]),
        .I2(\rot_reg[1]_2 ),
        .I3(\axis_tkeep_reg[31] [129]),
        .O(\rot_reg[0]_171 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_13 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[112]),
        .I2(\rot_reg[1]_2 ),
        .I3(\axis_tkeep_reg[31] [128]),
        .O(\rot_reg[0]_170 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[15]_i_4 
       (.I0(rx_clk_2[118]),
        .I1(\axis_tkeep_reg[22] ),
        .I2(\axis_tkeep_reg[15] ),
        .I3(dout[52]),
        .I4(\axis_tkeep_reg[15]_0 ),
        .O(rx_clk_5));
  LUT6 #(
    .INIT(64'hFB73D951EA62C840)) 
    \axis_tkeep[31]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_clk_2[118]),
        .I3(\axis_tkeep_reg[31]_0 [34]),
        .I4(\axis_tkeep_reg[31] [135]),
        .I5(dout[52]),
        .O(\rot_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_7 
       (.I0(\dout[2]_2 [129]),
        .I1(\axis_tkeep_reg[15] ),
        .I2(\axis_tkeep_reg[31] [129]),
        .I3(\axis_tkeep_reg[22] ),
        .I4(\axis_tkeep_reg[22]_0 ),
        .O(rx_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[33]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[34]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[35]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(\axis_tkeep_reg[38] [0]),
        .I3(lbus_mty),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[37]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[38]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[39]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[41]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[42]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[43]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[45]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[46]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[47]_i_2 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_5 
       (.I0(rx_clk_2[114]),
        .I1(\rot_reg[1]_4 ),
        .I2(\axis_tkeep_reg[31] [131]),
        .I3(\axis_tkeep_reg[15] ),
        .I4(\axis_tkeep_reg[38]_0 ),
        .O(rx_clk_0[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_7 
       (.I0(\dout[2]_2 [129]),
        .I1(\rot_reg[1]_4 ),
        .I2(\axis_tkeep_reg[31] [129]),
        .I3(\axis_tkeep_reg[15] ),
        .I4(\axis_tkeep_reg[47] ),
        .O(lbus_mty));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_12 
       (.I0(\wr_ptr_reg[2]_0 ),
        .I1(data_valid[0]),
        .I2(Q[0]),
        .I3(data_valid[1]),
        .I4(Q[1]),
        .I5(data_valid[2]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_15 
       (.I0(\rot_reg[0] ),
        .I1(\axis_tkeep[63]_i_4 ),
        .I2(rx_clk_2[116]),
        .I3(\rot_reg[1]_2 ),
        .I4(\axis_tkeep_reg[22] ),
        .I5(dout[51]),
        .O(\rot_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_20 
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[114]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(dout[49]),
        .O(\rot_reg[0]_104 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_21 
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[113]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(dout[48]),
        .O(\rot_reg[0]_103 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_22 
       (.I0(\rot_reg[1]_2 ),
        .I1(\dout[2]_2 [129]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [129]),
        .O(\rot_reg[0]_102 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_23 
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[112]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [128]),
        .O(\rot_reg[0]_101 ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_28 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_clk_2[116]),
        .I3(\axis_tkeep_reg[31] [133]),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_32 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_clk_2[118]),
        .I3(dout[52]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_33 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_clk_2[116]),
        .I3(dout[51]),
        .O(\rot_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    axis_tlast_i_3
       (.I0(rx_clk_2[116]),
        .I1(\axis_tkeep_reg[22] ),
        .I2(\axis_tdata_reg[377]_0 ),
        .I3(dout[51]),
        .I4(axis_tlast_reg),
        .O(rx_clk_6));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_1
       (.I0(rx_clk_2[117]),
        .I1(\axis_tkeep_reg[15] ),
        .I2(\axis_tkeep_reg[31] [134]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_8
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[117]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31] [134]),
        .O(\rot_reg[0]_105 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [1:0]),
        .DIB(\axis_tdata_reg[263]_0 [3:2]),
        .DIC(\axis_tdata_reg[263]_0 [5:4]),
        .DID(\axis_tdata_reg[263]_0 [7:6]),
        .DIE(\axis_tdata_reg[263]_0 [9:8]),
        .DIF(\axis_tdata_reg[263]_0 [11:10]),
        .DIG(\axis_tdata_reg[263]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[2]_2 [1],rx_clk_2[0]}),
        .DOB(rx_clk_2[2:1]),
        .DOC(rx_clk_2[4:3]),
        .DOD(rx_clk_2[6:5]),
        .DOE({\dout[2]_2 [9],rx_clk_2[7]}),
        .DOF(rx_clk_2[9:8]),
        .DOG(rx_clk_2[11:10]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [113:112]),
        .DIB(\axis_tdata_reg[263]_0 [115:114]),
        .DIC(\axis_tdata_reg[263]_0 [117:116]),
        .DID(\axis_tdata_reg[263]_0 [119:118]),
        .DIE(\axis_tdata_reg[263]_0 [121:120]),
        .DIF(\axis_tdata_reg[263]_0 [123:122]),
        .DIG(\axis_tdata_reg[263]_0 [125:124]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[2]_2 [113],rx_clk_2[98]}),
        .DOB(rx_clk_2[100:99]),
        .DOC(rx_clk_2[102:101]),
        .DOD(rx_clk_2[104:103]),
        .DOE({\dout[2]_2 [121],rx_clk_2[105]}),
        .DOF(rx_clk_2[107:106]),
        .DOG(rx_clk_2[109:108]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [127:126]),
        .DIB(\axis_tdata_reg[263]_0 [129:128]),
        .DIC(\axis_tdata_reg[263]_0 [131:130]),
        .DID(\axis_tdata_reg[263]_0 [133:132]),
        .DIE(\axis_tdata_reg[263]_0 [135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[111:110]),
        .DOB({\dout[2]_2 [129],rx_clk_2[112]}),
        .DOC(rx_clk_2[114:113]),
        .DOD(rx_clk_2[116:115]),
        .DOE(rx_clk_2[118:117]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [15:14]),
        .DIB(\axis_tdata_reg[263]_0 [17:16]),
        .DIC(\axis_tdata_reg[263]_0 [19:18]),
        .DID(\axis_tdata_reg[263]_0 [21:20]),
        .DIE(\axis_tdata_reg[263]_0 [23:22]),
        .DIF(\axis_tdata_reg[263]_0 [25:24]),
        .DIG(\axis_tdata_reg[263]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[13:12]),
        .DOB({\dout[2]_2 [17],rx_clk_2[14]}),
        .DOC(rx_clk_2[16:15]),
        .DOD(rx_clk_2[18:17]),
        .DOE(rx_clk_2[20:19]),
        .DOF({\dout[2]_2 [25],rx_clk_2[21]}),
        .DOG(rx_clk_2[23:22]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [29:28]),
        .DIB(\axis_tdata_reg[263]_0 [31:30]),
        .DIC(\axis_tdata_reg[263]_0 [33:32]),
        .DID(\axis_tdata_reg[263]_0 [35:34]),
        .DIE(\axis_tdata_reg[263]_0 [37:36]),
        .DIF(\axis_tdata_reg[263]_0 [39:38]),
        .DIG(\axis_tdata_reg[263]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[25:24]),
        .DOB(rx_clk_2[27:26]),
        .DOC({\dout[2]_2 [33],rx_clk_2[28]}),
        .DOD(rx_clk_2[30:29]),
        .DOE(rx_clk_2[32:31]),
        .DOF(rx_clk_2[34:33]),
        .DOG({\dout[2]_2 [41],rx_clk_2[35]}),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [43:42]),
        .DIB(\axis_tdata_reg[263]_0 [45:44]),
        .DIC(\axis_tdata_reg[263]_0 [47:46]),
        .DID(\axis_tdata_reg[263]_0 [49:48]),
        .DIE(\axis_tdata_reg[263]_0 [51:50]),
        .DIF(\axis_tdata_reg[263]_0 [53:52]),
        .DIG(\axis_tdata_reg[263]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[37:36]),
        .DOB(rx_clk_2[39:38]),
        .DOC(rx_clk_2[41:40]),
        .DOD({\dout[2]_2 [49],rx_clk_2[42]}),
        .DOE(rx_clk_2[44:43]),
        .DOF(rx_clk_2[46:45]),
        .DOG(rx_clk_2[48:47]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [57:56]),
        .DIB(\axis_tdata_reg[263]_0 [59:58]),
        .DIC(\axis_tdata_reg[263]_0 [61:60]),
        .DID(\axis_tdata_reg[263]_0 [63:62]),
        .DIE(\axis_tdata_reg[263]_0 [65:64]),
        .DIF(\axis_tdata_reg[263]_0 [67:66]),
        .DIG(\axis_tdata_reg[263]_0 [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[2]_2 [57],rx_clk_2[49]}),
        .DOB(rx_clk_2[51:50]),
        .DOC(rx_clk_2[53:52]),
        .DOD(rx_clk_2[55:54]),
        .DOE({\dout[2]_2 [65],rx_clk_2[56]}),
        .DOF(rx_clk_2[58:57]),
        .DOG(rx_clk_2[60:59]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [71:70]),
        .DIB(\axis_tdata_reg[263]_0 [73:72]),
        .DIC(\axis_tdata_reg[263]_0 [75:74]),
        .DID(\axis_tdata_reg[263]_0 [77:76]),
        .DIE(\axis_tdata_reg[263]_0 [79:78]),
        .DIF(\axis_tdata_reg[263]_0 [81:80]),
        .DIG(\axis_tdata_reg[263]_0 [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[62:61]),
        .DOB({\dout[2]_2 [73],rx_clk_2[63]}),
        .DOC(rx_clk_2[65:64]),
        .DOD(rx_clk_2[67:66]),
        .DOE(rx_clk_2[69:68]),
        .DOF({\dout[2]_2 [81],rx_clk_2[70]}),
        .DOG(rx_clk_2[72:71]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [85:84]),
        .DIB(\axis_tdata_reg[263]_0 [87:86]),
        .DIC(\axis_tdata_reg[263]_0 [89:88]),
        .DID(\axis_tdata_reg[263]_0 [91:90]),
        .DIE(\axis_tdata_reg[263]_0 [93:92]),
        .DIF(\axis_tdata_reg[263]_0 [95:94]),
        .DIG(\axis_tdata_reg[263]_0 [97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[74:73]),
        .DOB(rx_clk_2[76:75]),
        .DOC({\dout[2]_2 [89],rx_clk_2[77]}),
        .DOD(rx_clk_2[79:78]),
        .DOE(rx_clk_2[81:80]),
        .DOF(rx_clk_2[83:82]),
        .DOG({\dout[2]_2 [97],rx_clk_2[84]}),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [99:98]),
        .DIB(\axis_tdata_reg[263]_0 [101:100]),
        .DIC(\axis_tdata_reg[263]_0 [103:102]),
        .DID(\axis_tdata_reg[263]_0 [105:104]),
        .DIE(\axis_tdata_reg[263]_0 [107:106]),
        .DIF(\axis_tdata_reg[263]_0 [109:108]),
        .DIG(\axis_tdata_reg[263]_0 [111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[86:85]),
        .DOB(rx_clk_2[88:87]),
        .DOC(rx_clk_2[90:89]),
        .DOD({\dout[2]_2 [105],rx_clk_2[91]}),
        .DOE(rx_clk_2[93:92]),
        .DOF(rx_clk_2[95:94]),
        .DOG(rx_clk_2[97:96]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_2
       (.I0(rx_clk_2[115]),
        .I1(\rot_reg[1]_4 ),
        .I2(\axis_tkeep_reg[15] ),
        .I3(\axis_tkeep_reg[31] [132]),
        .I4(ptp_rd_en_reg),
        .O(rx_clk_4));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_3__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(\wr_ptr_reg[2]_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[0]_i_1__1_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[1]_i_1__1_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[2]_i_2__1_n_0 ),
        .Q(rd_ptr[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \rot[1]_i_10 
       (.I0(\rot_reg[0]_1 ),
        .I1(\axis_tkeep_reg[31]_0 [33]),
        .I2(\axis_tkeep_reg[15] ),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep_reg[31] [132]),
        .I5(\rot_reg[0] ),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hC840)) 
    \rot[1]_i_16 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_clk_2[118]),
        .I3(\axis_tkeep_reg[31]_0 [34]),
        .O(\rot_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \rot[1]_i_17 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_clk_2[115]),
        .I3(dout[50]),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFF2F2200000000)) 
    \rot[1]_i_5 
       (.I0(dout[52]),
        .I1(\axis_tkeep_reg[22] ),
        .I2(\rot_reg[1]_2 ),
        .I3(rx_clk_2[118]),
        .I4(\rot_reg[1]_3 ),
        .I5(\rot_reg[0] ),
        .O(rx_clk_1));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__2 
       (.I0(rx_enaout0),
        .I1(full),
        .I2(\wr_ptr_reg[0]_0 [2]),
        .I3(\wr_ptr_reg[0]_0 [0]),
        .I4(\wr_ptr_reg[0]_0 [1]),
        .I5(\wr_ptr[2]_i_3__1_n_0 ),
        .O(\wr_ptr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_3__0 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(full));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3__1 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3__1_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__2_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__2_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__2_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_fifo" *) 
module cmac_usplus_1_cmac_usplus_1_fifo_25
   (D,
    lbus_mty,
    \wr_ptr_reg[2]_0 ,
    \rot_reg[0] ,
    dout,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    data_valid,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[1]_2 ,
    rx_clk_0,
    lbus_err,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    rx_clk_1,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \axis_tkeep_reg[54] ,
    rx_enaout0,
    full,
    Q,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[47]_0 ,
    \axis_tkeep_reg[47]_1 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \axis_tdata_reg[376] ,
    \rot_reg[1]_6 ,
    \axis_tkeep[63]_i_4 ,
    \axis_tkeep_reg[37] ,
    \rot[1]_i_7 ,
    \axis_tkeep[63]_i_5 ,
    \axis_tkeep[63]_i_5_0 ,
    \axis_tdata_reg[506] ,
    \axis_tdata_reg[506]_0 ,
    \axis_tdata_reg[506]_1 ,
    \axis_tdata_reg[507] ,
    \axis_tdata_reg[508] ,
    \axis_tdata_reg[511] ,
    \axis_tdata_reg[498] ,
    \axis_tdata_reg[499] ,
    \axis_tdata_reg[500] ,
    \axis_tdata_reg[503] ,
    \axis_tdata_reg[490] ,
    \axis_tdata_reg[491] ,
    \axis_tdata_reg[492] ,
    \axis_tdata_reg[495] ,
    \axis_tdata_reg[482] ,
    \axis_tdata_reg[483] ,
    \axis_tdata_reg[484] ,
    \axis_tdata_reg[487] ,
    \axis_tdata_reg[474] ,
    \axis_tdata_reg[475] ,
    \axis_tdata_reg[476] ,
    \axis_tdata_reg[479] ,
    \axis_tdata_reg[466] ,
    \axis_tdata_reg[467] ,
    \axis_tdata_reg[468] ,
    \axis_tdata_reg[471] ,
    \axis_tdata_reg[458] ,
    \axis_tdata_reg[459] ,
    \axis_tdata_reg[460] ,
    \axis_tdata_reg[463] ,
    \axis_tdata_reg[450] ,
    \axis_tdata_reg[451] ,
    \axis_tdata_reg[452] ,
    \axis_tdata_reg[455] ,
    \axis_tdata_reg[442] ,
    \axis_tdata_reg[443] ,
    \axis_tdata_reg[444] ,
    \axis_tdata_reg[447] ,
    \axis_tdata_reg[434] ,
    \axis_tdata_reg[435] ,
    \axis_tdata_reg[436] ,
    \axis_tdata_reg[439] ,
    \axis_tdata_reg[426] ,
    \axis_tdata_reg[427] ,
    \axis_tdata_reg[428] ,
    \axis_tdata_reg[431] ,
    \axis_tdata_reg[418] ,
    \axis_tdata_reg[419] ,
    \axis_tdata_reg[420] ,
    \axis_tdata_reg[423] ,
    \axis_tdata_reg[410] ,
    \axis_tdata_reg[411] ,
    \axis_tdata_reg[412] ,
    \axis_tdata_reg[415] ,
    \axis_tdata_reg[402] ,
    \axis_tdata_reg[403] ,
    \axis_tdata_reg[404] ,
    \axis_tdata_reg[407] ,
    \axis_tdata_reg[394] ,
    \axis_tdata_reg[395] ,
    \axis_tdata_reg[396] ,
    \axis_tdata_reg[399] ,
    \axis_tdata_reg[386] ,
    \axis_tdata_reg[387] ,
    \axis_tdata_reg[388] ,
    \axis_tdata_reg[391] ,
    \axis_tkeep_reg[54]_0 ,
    \axis_tkeep_reg[54]_1 ,
    \axis_tdata_reg[262] ,
    \axis_tdata_reg[376]_0 ,
    \axis_tdata_reg[276] ,
    \axis_tdata_reg[258] ,
    \axis_tdata_reg[378] ,
    \axis_tdata_reg[380] ,
    \axis_tdata_reg[382] ,
    \axis_tdata_reg[368] ,
    \axis_tdata_reg[370] ,
    \axis_tdata_reg[372] ,
    \axis_tdata_reg[374] ,
    \axis_tdata_reg[360] ,
    \axis_tdata_reg[362] ,
    \axis_tdata_reg[364] ,
    \axis_tdata_reg[366] ,
    \axis_tdata_reg[352] ,
    \axis_tdata_reg[354] ,
    \axis_tdata_reg[356] ,
    \axis_tdata_reg[358] ,
    \axis_tdata_reg[344] ,
    \axis_tdata_reg[346] ,
    \axis_tdata_reg[348] ,
    \axis_tdata_reg[350] ,
    \axis_tdata_reg[336] ,
    \axis_tdata_reg[338] ,
    \axis_tdata_reg[340] ,
    \axis_tdata_reg[342] ,
    \axis_tdata_reg[328] ,
    \axis_tdata_reg[330] ,
    \axis_tdata_reg[332] ,
    \axis_tdata_reg[334] ,
    \axis_tdata_reg[320] ,
    \axis_tdata_reg[322] ,
    \axis_tdata_reg[324] ,
    \axis_tdata_reg[326] ,
    \axis_tdata_reg[312] ,
    \axis_tdata_reg[314] ,
    \axis_tdata_reg[316] ,
    \axis_tdata_reg[318] ,
    \axis_tdata_reg[304] ,
    \axis_tdata_reg[306] ,
    \axis_tdata_reg[308] ,
    \axis_tdata_reg[310] ,
    \axis_tdata_reg[296] ,
    \axis_tdata_reg[298] ,
    \axis_tdata_reg[300] ,
    \axis_tdata_reg[302] ,
    \axis_tdata_reg[288] ,
    \axis_tdata_reg[290] ,
    \axis_tdata_reg[292] ,
    \axis_tdata_reg[294] ,
    \axis_tdata_reg[280] ,
    \axis_tdata_reg[282] ,
    \axis_tdata_reg[284] ,
    \axis_tdata_reg[286] ,
    \axis_tdata_reg[272] ,
    \axis_tdata_reg[274] ,
    \axis_tdata_reg[276]_0 ,
    \axis_tdata_reg[278] ,
    \axis_tdata_reg[264] ,
    \axis_tdata_reg[266] ,
    \axis_tdata_reg[268] ,
    \axis_tdata_reg[270] ,
    \axis_tdata_reg[256] ,
    \axis_tdata_reg[258]_0 ,
    \axis_tdata_reg[260] ,
    \axis_tdata_reg[262]_0 ,
    \axis_tkeep_reg[37]_0 ,
    \axis_tkeep_reg[36] ,
    \axis_tkeep_reg[36]_0 ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    \axis_tdata_reg[252] ,
    ptp_rd_en_i_3,
    SR,
    E,
    rx_clk,
    \axis_tdata_reg[391]_0 );
  output [11:0]D;
  output [3:0]lbus_mty;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output \rot_reg[0] ;
  output [135:0]dout;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output [0:0]data_valid;
  output [0:0]\rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[1]_2 ;
  output [127:0]rx_clk_0;
  output [0:0]lbus_err;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output rx_clk_1;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  input [1:0]\axis_tkeep_reg[54] ;
  input rx_enaout0;
  input [2:0]full;
  input [1:0]Q;
  input [34:0]\axis_tkeep_reg[47] ;
  input [102:0]\axis_tkeep_reg[47]_0 ;
  input [35:0]\axis_tkeep_reg[47]_1 ;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input \axis_tdata_reg[376] ;
  input \rot_reg[1]_6 ;
  input \axis_tkeep[63]_i_4 ;
  input \axis_tkeep_reg[37] ;
  input [2:0]\rot[1]_i_7 ;
  input \axis_tkeep[63]_i_5 ;
  input \axis_tkeep[63]_i_5_0 ;
  input \axis_tdata_reg[506] ;
  input \axis_tdata_reg[506]_0 ;
  input \axis_tdata_reg[506]_1 ;
  input \axis_tdata_reg[507] ;
  input \axis_tdata_reg[508] ;
  input \axis_tdata_reg[511] ;
  input \axis_tdata_reg[498] ;
  input \axis_tdata_reg[499] ;
  input \axis_tdata_reg[500] ;
  input \axis_tdata_reg[503] ;
  input \axis_tdata_reg[490] ;
  input \axis_tdata_reg[491] ;
  input \axis_tdata_reg[492] ;
  input \axis_tdata_reg[495] ;
  input \axis_tdata_reg[482] ;
  input \axis_tdata_reg[483] ;
  input \axis_tdata_reg[484] ;
  input \axis_tdata_reg[487] ;
  input \axis_tdata_reg[474] ;
  input \axis_tdata_reg[475] ;
  input \axis_tdata_reg[476] ;
  input \axis_tdata_reg[479] ;
  input \axis_tdata_reg[466] ;
  input \axis_tdata_reg[467] ;
  input \axis_tdata_reg[468] ;
  input \axis_tdata_reg[471] ;
  input \axis_tdata_reg[458] ;
  input \axis_tdata_reg[459] ;
  input \axis_tdata_reg[460] ;
  input \axis_tdata_reg[463] ;
  input \axis_tdata_reg[450] ;
  input \axis_tdata_reg[451] ;
  input \axis_tdata_reg[452] ;
  input \axis_tdata_reg[455] ;
  input \axis_tdata_reg[442] ;
  input \axis_tdata_reg[443] ;
  input \axis_tdata_reg[444] ;
  input \axis_tdata_reg[447] ;
  input \axis_tdata_reg[434] ;
  input \axis_tdata_reg[435] ;
  input \axis_tdata_reg[436] ;
  input \axis_tdata_reg[439] ;
  input \axis_tdata_reg[426] ;
  input \axis_tdata_reg[427] ;
  input \axis_tdata_reg[428] ;
  input \axis_tdata_reg[431] ;
  input \axis_tdata_reg[418] ;
  input \axis_tdata_reg[419] ;
  input \axis_tdata_reg[420] ;
  input \axis_tdata_reg[423] ;
  input \axis_tdata_reg[410] ;
  input \axis_tdata_reg[411] ;
  input \axis_tdata_reg[412] ;
  input \axis_tdata_reg[415] ;
  input \axis_tdata_reg[402] ;
  input \axis_tdata_reg[403] ;
  input \axis_tdata_reg[404] ;
  input \axis_tdata_reg[407] ;
  input \axis_tdata_reg[394] ;
  input \axis_tdata_reg[395] ;
  input \axis_tdata_reg[396] ;
  input \axis_tdata_reg[399] ;
  input \axis_tdata_reg[386] ;
  input \axis_tdata_reg[387] ;
  input \axis_tdata_reg[388] ;
  input \axis_tdata_reg[391] ;
  input \axis_tkeep_reg[54]_0 ;
  input \axis_tkeep_reg[54]_1 ;
  input \axis_tdata_reg[262] ;
  input \axis_tdata_reg[376]_0 ;
  input \axis_tdata_reg[276] ;
  input \axis_tdata_reg[258] ;
  input \axis_tdata_reg[378] ;
  input \axis_tdata_reg[380] ;
  input \axis_tdata_reg[382] ;
  input \axis_tdata_reg[368] ;
  input \axis_tdata_reg[370] ;
  input \axis_tdata_reg[372] ;
  input \axis_tdata_reg[374] ;
  input \axis_tdata_reg[360] ;
  input \axis_tdata_reg[362] ;
  input \axis_tdata_reg[364] ;
  input \axis_tdata_reg[366] ;
  input \axis_tdata_reg[352] ;
  input \axis_tdata_reg[354] ;
  input \axis_tdata_reg[356] ;
  input \axis_tdata_reg[358] ;
  input \axis_tdata_reg[344] ;
  input \axis_tdata_reg[346] ;
  input \axis_tdata_reg[348] ;
  input \axis_tdata_reg[350] ;
  input \axis_tdata_reg[336] ;
  input \axis_tdata_reg[338] ;
  input \axis_tdata_reg[340] ;
  input \axis_tdata_reg[342] ;
  input \axis_tdata_reg[328] ;
  input \axis_tdata_reg[330] ;
  input \axis_tdata_reg[332] ;
  input \axis_tdata_reg[334] ;
  input \axis_tdata_reg[320] ;
  input \axis_tdata_reg[322] ;
  input \axis_tdata_reg[324] ;
  input \axis_tdata_reg[326] ;
  input \axis_tdata_reg[312] ;
  input \axis_tdata_reg[314] ;
  input \axis_tdata_reg[316] ;
  input \axis_tdata_reg[318] ;
  input \axis_tdata_reg[304] ;
  input \axis_tdata_reg[306] ;
  input \axis_tdata_reg[308] ;
  input \axis_tdata_reg[310] ;
  input \axis_tdata_reg[296] ;
  input \axis_tdata_reg[298] ;
  input \axis_tdata_reg[300] ;
  input \axis_tdata_reg[302] ;
  input \axis_tdata_reg[288] ;
  input \axis_tdata_reg[290] ;
  input \axis_tdata_reg[292] ;
  input \axis_tdata_reg[294] ;
  input \axis_tdata_reg[280] ;
  input \axis_tdata_reg[282] ;
  input \axis_tdata_reg[284] ;
  input \axis_tdata_reg[286] ;
  input \axis_tdata_reg[272] ;
  input \axis_tdata_reg[274] ;
  input \axis_tdata_reg[276]_0 ;
  input \axis_tdata_reg[278] ;
  input \axis_tdata_reg[264] ;
  input \axis_tdata_reg[266] ;
  input \axis_tdata_reg[268] ;
  input \axis_tdata_reg[270] ;
  input \axis_tdata_reg[256] ;
  input \axis_tdata_reg[258]_0 ;
  input \axis_tdata_reg[260] ;
  input \axis_tdata_reg[262]_0 ;
  input \axis_tkeep_reg[37]_0 ;
  input \axis_tkeep_reg[36] ;
  input \axis_tkeep_reg[36]_0 ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input \axis_tdata_reg[252] ;
  input ptp_rd_en_i_3;
  input [0:0]SR;
  input [0:0]E;
  input rx_clk;
  input [135:0]\axis_tdata_reg[391]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tdata_reg[252] ;
  wire \axis_tdata_reg[256] ;
  wire \axis_tdata_reg[258] ;
  wire \axis_tdata_reg[258]_0 ;
  wire \axis_tdata_reg[260] ;
  wire \axis_tdata_reg[262] ;
  wire \axis_tdata_reg[262]_0 ;
  wire \axis_tdata_reg[264] ;
  wire \axis_tdata_reg[266] ;
  wire \axis_tdata_reg[268] ;
  wire \axis_tdata_reg[270] ;
  wire \axis_tdata_reg[272] ;
  wire \axis_tdata_reg[274] ;
  wire \axis_tdata_reg[276] ;
  wire \axis_tdata_reg[276]_0 ;
  wire \axis_tdata_reg[278] ;
  wire \axis_tdata_reg[280] ;
  wire \axis_tdata_reg[282] ;
  wire \axis_tdata_reg[284] ;
  wire \axis_tdata_reg[286] ;
  wire \axis_tdata_reg[288] ;
  wire \axis_tdata_reg[290] ;
  wire \axis_tdata_reg[292] ;
  wire \axis_tdata_reg[294] ;
  wire \axis_tdata_reg[296] ;
  wire \axis_tdata_reg[298] ;
  wire \axis_tdata_reg[300] ;
  wire \axis_tdata_reg[302] ;
  wire \axis_tdata_reg[304] ;
  wire \axis_tdata_reg[306] ;
  wire \axis_tdata_reg[308] ;
  wire \axis_tdata_reg[310] ;
  wire \axis_tdata_reg[312] ;
  wire \axis_tdata_reg[314] ;
  wire \axis_tdata_reg[316] ;
  wire \axis_tdata_reg[318] ;
  wire \axis_tdata_reg[320] ;
  wire \axis_tdata_reg[322] ;
  wire \axis_tdata_reg[324] ;
  wire \axis_tdata_reg[326] ;
  wire \axis_tdata_reg[328] ;
  wire \axis_tdata_reg[330] ;
  wire \axis_tdata_reg[332] ;
  wire \axis_tdata_reg[334] ;
  wire \axis_tdata_reg[336] ;
  wire \axis_tdata_reg[338] ;
  wire \axis_tdata_reg[340] ;
  wire \axis_tdata_reg[342] ;
  wire \axis_tdata_reg[344] ;
  wire \axis_tdata_reg[346] ;
  wire \axis_tdata_reg[348] ;
  wire \axis_tdata_reg[350] ;
  wire \axis_tdata_reg[352] ;
  wire \axis_tdata_reg[354] ;
  wire \axis_tdata_reg[356] ;
  wire \axis_tdata_reg[358] ;
  wire \axis_tdata_reg[360] ;
  wire \axis_tdata_reg[362] ;
  wire \axis_tdata_reg[364] ;
  wire \axis_tdata_reg[366] ;
  wire \axis_tdata_reg[368] ;
  wire \axis_tdata_reg[370] ;
  wire \axis_tdata_reg[372] ;
  wire \axis_tdata_reg[374] ;
  wire \axis_tdata_reg[376] ;
  wire \axis_tdata_reg[376]_0 ;
  wire \axis_tdata_reg[378] ;
  wire \axis_tdata_reg[380] ;
  wire \axis_tdata_reg[382] ;
  wire \axis_tdata_reg[386] ;
  wire \axis_tdata_reg[387] ;
  wire \axis_tdata_reg[388] ;
  wire \axis_tdata_reg[391] ;
  wire [135:0]\axis_tdata_reg[391]_0 ;
  wire \axis_tdata_reg[394] ;
  wire \axis_tdata_reg[395] ;
  wire \axis_tdata_reg[396] ;
  wire \axis_tdata_reg[399] ;
  wire \axis_tdata_reg[402] ;
  wire \axis_tdata_reg[403] ;
  wire \axis_tdata_reg[404] ;
  wire \axis_tdata_reg[407] ;
  wire \axis_tdata_reg[410] ;
  wire \axis_tdata_reg[411] ;
  wire \axis_tdata_reg[412] ;
  wire \axis_tdata_reg[415] ;
  wire \axis_tdata_reg[418] ;
  wire \axis_tdata_reg[419] ;
  wire \axis_tdata_reg[420] ;
  wire \axis_tdata_reg[423] ;
  wire \axis_tdata_reg[426] ;
  wire \axis_tdata_reg[427] ;
  wire \axis_tdata_reg[428] ;
  wire \axis_tdata_reg[431] ;
  wire \axis_tdata_reg[434] ;
  wire \axis_tdata_reg[435] ;
  wire \axis_tdata_reg[436] ;
  wire \axis_tdata_reg[439] ;
  wire \axis_tdata_reg[442] ;
  wire \axis_tdata_reg[443] ;
  wire \axis_tdata_reg[444] ;
  wire \axis_tdata_reg[447] ;
  wire \axis_tdata_reg[450] ;
  wire \axis_tdata_reg[451] ;
  wire \axis_tdata_reg[452] ;
  wire \axis_tdata_reg[455] ;
  wire \axis_tdata_reg[458] ;
  wire \axis_tdata_reg[459] ;
  wire \axis_tdata_reg[460] ;
  wire \axis_tdata_reg[463] ;
  wire \axis_tdata_reg[466] ;
  wire \axis_tdata_reg[467] ;
  wire \axis_tdata_reg[468] ;
  wire \axis_tdata_reg[471] ;
  wire \axis_tdata_reg[474] ;
  wire \axis_tdata_reg[475] ;
  wire \axis_tdata_reg[476] ;
  wire \axis_tdata_reg[479] ;
  wire \axis_tdata_reg[482] ;
  wire \axis_tdata_reg[483] ;
  wire \axis_tdata_reg[484] ;
  wire \axis_tdata_reg[487] ;
  wire \axis_tdata_reg[490] ;
  wire \axis_tdata_reg[491] ;
  wire \axis_tdata_reg[492] ;
  wire \axis_tdata_reg[495] ;
  wire \axis_tdata_reg[498] ;
  wire \axis_tdata_reg[499] ;
  wire \axis_tdata_reg[500] ;
  wire \axis_tdata_reg[503] ;
  wire \axis_tdata_reg[506] ;
  wire \axis_tdata_reg[506]_0 ;
  wire \axis_tdata_reg[506]_1 ;
  wire \axis_tdata_reg[507] ;
  wire \axis_tdata_reg[508] ;
  wire \axis_tdata_reg[511] ;
  wire \axis_tkeep[63]_i_25_n_0 ;
  wire \axis_tkeep[63]_i_4 ;
  wire \axis_tkeep[63]_i_5 ;
  wire \axis_tkeep[63]_i_5_0 ;
  wire \axis_tkeep_reg[36] ;
  wire \axis_tkeep_reg[36]_0 ;
  wire \axis_tkeep_reg[37] ;
  wire \axis_tkeep_reg[37]_0 ;
  wire [34:0]\axis_tkeep_reg[47] ;
  wire [102:0]\axis_tkeep_reg[47]_0 ;
  wire [35:0]\axis_tkeep_reg[47]_1 ;
  wire [1:0]\axis_tkeep_reg[54] ;
  wire \axis_tkeep_reg[54]_0 ;
  wire \axis_tkeep_reg[54]_1 ;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [0:0]data_valid;
  wire [135:0]dout;
  wire [2:0]full;
  wire [0:0]lbus_err;
  wire [3:0]lbus_mty;
  wire ptp_rd_en_i_3;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__2_n_0 ;
  wire \rd_ptr[1]_i_1__2_n_0 ;
  wire \rd_ptr[2]_i_2__2_n_0 ;
  wire [2:0]\rot[1]_i_7 ;
  wire \rot_reg[0] ;
  wire [0:0]\rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire \rot_reg[1]_6 ;
  wire rx_clk;
  wire [127:0]rx_clk_0;
  wire rx_clk_1;
  wire rx_enaout0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__3_n_0 ;
  wire \wr_ptr[2]_i_3__2_n_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[101]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[29]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [6]),
        .O(\rot_reg[0]_46 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[102]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[30]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [22]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[103]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[31]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [7]),
        .O(\rot_reg[0]_48 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[109]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[21]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [4]),
        .O(\rot_reg[0]_43 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[110]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[22]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [16]),
        .O(\rot_reg[0]_44 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[111]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[23]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [5]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[117]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[13]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [2]),
        .O(\rot_reg[0]_40 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[118]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[14]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [10]),
        .O(\rot_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[119]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[15]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [3]),
        .O(\rot_reg[0]_42 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[125]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[5]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [0]),
        .O(\rot_reg[0]_37 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[126]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[6]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [4]),
        .O(\rot_reg[0]_38 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[127]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[7]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [1]),
        .O(\rot_reg[0]_39 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[131]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[123]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [92]),
        .O(\rot_reg[0]_34 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[132]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[124]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [31]),
        .O(\rot_reg[0]_101 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[135]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[127]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [95]),
        .O(\rot_reg[0]_35 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[139]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[115]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [86]),
        .O(\rot_reg[0]_32 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[13]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[117]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [28]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[140]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[116]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [29]),
        .O(\rot_reg[0]_100 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[143]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[119]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [89]),
        .O(\rot_reg[0]_33 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[147]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[107]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [80]),
        .O(\rot_reg[0]_30 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[148]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[108]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [27]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[14]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[118]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [88]),
        .O(\rot_reg[0]_80 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[151]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[111]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [83]),
        .O(\rot_reg[0]_31 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[155]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [74]),
        .O(\rot_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[156]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[100]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [25]),
        .O(\rot_reg[0]_98 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[159]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[103]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [77]),
        .O(\rot_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[15]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[119]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [29]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[163]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[91]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [68]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[164]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [23]),
        .O(\rot_reg[0]_97 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[167]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[95]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [71]),
        .O(\rot_reg[0]_27 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[171]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[83]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [62]),
        .O(\rot_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[172]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [21]),
        .O(\rot_reg[0]_96 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[175]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[87]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [65]),
        .O(\rot_reg[0]_25 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[179]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[75]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [56]),
        .O(\rot_reg[0]_22 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[180]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [19]),
        .O(\rot_reg[0]_95 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[183]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[79]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [59]),
        .O(\rot_reg[0]_23 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[187]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[67]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [50]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[188]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [17]),
        .O(\rot_reg[0]_94 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[191]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [53]),
        .O(\rot_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[195]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[59]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [44]),
        .O(\rot_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[196]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [15]),
        .O(\rot_reg[0]_93 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[199]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[63]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [47]),
        .O(\rot_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[203]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[51]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [38]),
        .O(\rot_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[204]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[52]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [13]),
        .O(\rot_reg[0]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[207]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[55]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [41]),
        .O(\rot_reg[0]_17 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[211]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[43]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [32]),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[212]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[44]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [11]),
        .O(\rot_reg[0]_91 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[215]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[47]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [35]),
        .O(\rot_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[219]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[35]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [26]),
        .O(\rot_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[21]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[109]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [26]),
        .O(\rot_reg[0]_76 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[220]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[36]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [9]),
        .O(\rot_reg[0]_90 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[223]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[39]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [29]),
        .O(\rot_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[227]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[27]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [20]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[228]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[28]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [7]),
        .O(\rot_reg[0]_89 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[22]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[110]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [82]),
        .O(\rot_reg[0]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[231]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[31]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [23]),
        .O(\rot_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[235]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[19]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [14]),
        .O(\rot_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[236]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[20]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [5]),
        .O(\rot_reg[0]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[239]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[23]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [17]),
        .O(\rot_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[23]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[111]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [27]),
        .O(\rot_reg[0]_78 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[243]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[11]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [8]),
        .O(\rot_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[244]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[12]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [3]),
        .O(\rot_reg[0]_87 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[247]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[15]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [11]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[251]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[3]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [2]),
        .O(\rot_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[252]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[4]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [1]),
        .O(\rot_reg[0]_86 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[255]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[7]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [5]),
        .O(\rot_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[256]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [90]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[256] ),
        .O(rx_clk_0[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[258]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [30]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[258]_0 ),
        .O(rx_clk_0[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[260]_i_1 
       (.I0(dout[124]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [93]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[260] ),
        .O(rx_clk_0[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[262]_i_1 
       (.I0(dout[126]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [94]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[262]_0 ),
        .O(rx_clk_0[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[264]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [84]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[264] ),
        .O(rx_clk_0[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[266]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [28]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[266] ),
        .O(rx_clk_0[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[268]_i_1 
       (.I0(dout[116]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [87]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[268] ),
        .O(rx_clk_0[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[270]_i_1 
       (.I0(dout[118]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [88]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[270] ),
        .O(rx_clk_0[7]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[272]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [78]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[272] ),
        .O(rx_clk_0[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[274]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [26]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[274] ),
        .O(rx_clk_0[9]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[276]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [81]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[276]_0 ),
        .O(rx_clk_0[10]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[278]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [82]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[278] ),
        .O(rx_clk_0[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[280]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [72]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[280] ),
        .O(rx_clk_0[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[282]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [24]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[282] ),
        .O(rx_clk_0[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[284]_i_1 
       (.I0(dout[100]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [75]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[284] ),
        .O(rx_clk_0[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[286]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [76]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[286] ),
        .O(rx_clk_0[15]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[288]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [66]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[288] ),
        .O(rx_clk_0[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[290]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [22]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[290] ),
        .O(rx_clk_0[17]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[292]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [69]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[292] ),
        .O(rx_clk_0[18]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[294]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [70]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[294] ),
        .O(rx_clk_0[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[296]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [60]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[296] ),
        .O(rx_clk_0[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[298]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [20]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[298] ),
        .O(rx_clk_0[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[29]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[101]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [24]),
        .O(\rot_reg[0]_73 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[300]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [63]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[300] ),
        .O(rx_clk_0[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[302]_i_1 
       (.I0(dout[86]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [64]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[302] ),
        .O(rx_clk_0[23]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[304]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [54]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[304] ),
        .O(rx_clk_0[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[306]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [18]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[306] ),
        .O(rx_clk_0[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[308]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [57]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[308] ),
        .O(rx_clk_0[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[30]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[102]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [76]),
        .O(\rot_reg[0]_74 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[310]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [58]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[310] ),
        .O(rx_clk_0[27]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[312]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [48]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[312] ),
        .O(rx_clk_0[28]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[314]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [16]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[314] ),
        .O(rx_clk_0[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[316]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [51]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[316] ),
        .O(rx_clk_0[30]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[318]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [52]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[318] ),
        .O(rx_clk_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[31]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[103]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [25]),
        .O(\rot_reg[0]_75 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[320]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [42]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[320] ),
        .O(rx_clk_0[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[322]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [14]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[322] ),
        .O(rx_clk_0[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[324]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [45]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[324] ),
        .O(rx_clk_0[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[326]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [46]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[326] ),
        .O(rx_clk_0[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[328]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [36]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[328] ),
        .O(rx_clk_0[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[330]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [12]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[330] ),
        .O(rx_clk_0[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[332]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [39]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[332] ),
        .O(rx_clk_0[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[334]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [40]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[334] ),
        .O(rx_clk_0[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[336]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [30]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[336] ),
        .O(rx_clk_0[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[338]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [10]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[338] ),
        .O(rx_clk_0[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[340]_i_1 
       (.I0(dout[44]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [33]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[340] ),
        .O(rx_clk_0[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[342]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [34]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[342] ),
        .O(rx_clk_0[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[344]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [24]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[344] ),
        .O(rx_clk_0[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[346]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [8]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[346] ),
        .O(rx_clk_0[45]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[348]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [27]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[348] ),
        .O(rx_clk_0[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[350]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [28]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[350] ),
        .O(rx_clk_0[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[352]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [18]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[352] ),
        .O(rx_clk_0[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[354]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [6]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[354] ),
        .O(rx_clk_0[49]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[356]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [21]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[356] ),
        .O(rx_clk_0[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[358]_i_1 
       (.I0(dout[30]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [22]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[358] ),
        .O(rx_clk_0[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[360]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [12]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[360] ),
        .O(rx_clk_0[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[362]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [4]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[362] ),
        .O(rx_clk_0[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[364]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [15]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[364] ),
        .O(rx_clk_0[54]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[366]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [16]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[366] ),
        .O(rx_clk_0[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[368]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [6]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[368] ),
        .O(rx_clk_0[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[370]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [2]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[370] ),
        .O(rx_clk_0[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[372]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [9]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[372] ),
        .O(rx_clk_0[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[374]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [10]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[374] ),
        .O(rx_clk_0[59]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[376]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [0]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[376]_0 ),
        .O(rx_clk_0[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[378]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [0]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[378] ),
        .O(rx_clk_0[61]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[37]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[93]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [22]),
        .O(\rot_reg[0]_70 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[380]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [3]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[380] ),
        .O(rx_clk_0[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[382]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [4]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[382] ),
        .O(rx_clk_0[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[386]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [91]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[386] ),
        .O(rx_clk_0[64]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[387]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [92]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[387] ),
        .O(rx_clk_0[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[388]_i_1 
       (.I0(dout[124]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [93]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[388] ),
        .O(rx_clk_0[66]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[38]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[94]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [70]),
        .O(\rot_reg[0]_71 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[391]_i_1 
       (.I0(dout[127]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [95]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[391] ),
        .O(rx_clk_0[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[394]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [85]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[394] ),
        .O(rx_clk_0[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[395]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [86]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[395] ),
        .O(rx_clk_0[69]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[396]_i_1 
       (.I0(dout[116]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [87]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[396] ),
        .O(rx_clk_0[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[399]_i_1 
       (.I0(dout[119]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [89]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[399] ),
        .O(rx_clk_0[71]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[39]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[95]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [23]),
        .O(\rot_reg[0]_72 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[402]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [79]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[402] ),
        .O(rx_clk_0[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[403]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [80]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[403] ),
        .O(rx_clk_0[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[404]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [81]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[404] ),
        .O(rx_clk_0[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[407]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [83]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[407] ),
        .O(rx_clk_0[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[410]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [73]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[410] ),
        .O(rx_clk_0[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[411]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [74]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[411] ),
        .O(rx_clk_0[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[412]_i_1 
       (.I0(dout[100]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [75]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[412] ),
        .O(rx_clk_0[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[415]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [77]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[415] ),
        .O(rx_clk_0[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[418]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [67]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[418] ),
        .O(rx_clk_0[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[419]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [68]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[419] ),
        .O(rx_clk_0[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[420]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [69]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[420] ),
        .O(rx_clk_0[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[423]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [71]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[423] ),
        .O(rx_clk_0[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[426]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [61]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[426] ),
        .O(rx_clk_0[84]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[427]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [62]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[427] ),
        .O(rx_clk_0[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[428]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [63]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[428] ),
        .O(rx_clk_0[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[431]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [65]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[431] ),
        .O(rx_clk_0[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[434]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [55]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[434] ),
        .O(rx_clk_0[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[435]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [56]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[435] ),
        .O(rx_clk_0[89]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[436]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [57]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[436] ),
        .O(rx_clk_0[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[439]_i_1 
       (.I0(dout[79]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [59]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[439] ),
        .O(rx_clk_0[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[442]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [49]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[442] ),
        .O(rx_clk_0[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[443]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [50]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[443] ),
        .O(rx_clk_0[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[444]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [51]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[444] ),
        .O(rx_clk_0[94]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[447]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [53]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[447] ),
        .O(rx_clk_0[95]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[450]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [43]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[450] ),
        .O(rx_clk_0[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[451]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [44]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[451] ),
        .O(rx_clk_0[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[452]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [45]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[452] ),
        .O(rx_clk_0[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[455]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [47]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[455] ),
        .O(rx_clk_0[99]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[458]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [37]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[458] ),
        .O(rx_clk_0[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[459]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [38]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[459] ),
        .O(rx_clk_0[101]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[45]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [20]),
        .O(\rot_reg[0]_67 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[460]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [39]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[460] ),
        .O(rx_clk_0[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[463]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [41]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[463] ),
        .O(rx_clk_0[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[466]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [31]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[466] ),
        .O(rx_clk_0[104]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[467]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [32]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[467] ),
        .O(rx_clk_0[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[468]_i_1 
       (.I0(dout[44]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [33]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[468] ),
        .O(rx_clk_0[106]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[46]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[86]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [64]),
        .O(\rot_reg[0]_68 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[471]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [35]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[471] ),
        .O(rx_clk_0[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[474]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [25]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[474] ),
        .O(rx_clk_0[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[475]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [26]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[475] ),
        .O(rx_clk_0[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[476]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [27]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[476] ),
        .O(rx_clk_0[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[479]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [29]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[479] ),
        .O(rx_clk_0[111]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[47]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[87]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [21]),
        .O(\rot_reg[0]_69 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[482]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [19]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[482] ),
        .O(rx_clk_0[112]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[483]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [20]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[483] ),
        .O(rx_clk_0[113]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[484]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [21]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[484] ),
        .O(rx_clk_0[114]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[487]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [23]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[487] ),
        .O(rx_clk_0[115]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[490]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [13]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[490] ),
        .O(rx_clk_0[116]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[491]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [14]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[491] ),
        .O(rx_clk_0[117]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[492]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [15]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[492] ),
        .O(rx_clk_0[118]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[495]_i_1 
       (.I0(dout[23]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [17]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[495] ),
        .O(rx_clk_0[119]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[498]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [7]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[498] ),
        .O(rx_clk_0[120]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[499]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [8]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[499] ),
        .O(rx_clk_0[121]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[500]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [9]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[500] ),
        .O(rx_clk_0[122]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[503]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [11]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[503] ),
        .O(rx_clk_0[123]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[506]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [1]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[506]_1 ),
        .O(rx_clk_0[124]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[507]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [2]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[507] ),
        .O(rx_clk_0[125]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[508]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [3]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[508] ),
        .O(rx_clk_0[126]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[511]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [5]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[511] ),
        .O(rx_clk_0[127]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[53]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[77]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [18]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[54]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [58]),
        .O(\rot_reg[0]_65 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[55]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[79]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [19]),
        .O(\rot_reg[0]_66 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[5]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[125]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [30]),
        .O(\rot_reg[0]_82 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[61]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[69]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [16]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[62]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[70]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [52]),
        .O(\rot_reg[0]_62 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[63]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [17]),
        .O(\rot_reg[0]_63 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[69]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[61]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [14]),
        .O(\rot_reg[0]_58 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[6]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[126]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [94]),
        .O(\rot_reg[0]_83 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[70]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[62]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [46]),
        .O(\rot_reg[0]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[71]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[63]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [15]),
        .O(\rot_reg[0]_60 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[77]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[53]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [12]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[78]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[54]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [40]),
        .O(\rot_reg[0]_56 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[79]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[55]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [13]),
        .O(\rot_reg[0]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[7]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[127]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [31]),
        .O(\rot_reg[0]_84 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[85]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[45]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [10]),
        .O(\rot_reg[0]_52 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[86]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[46]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [34]),
        .O(\rot_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[87]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[47]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [11]),
        .O(\rot_reg[0]_54 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[93]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[37]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [8]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[94]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[38]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [28]),
        .O(\rot_reg[0]_50 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[95]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[39]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [9]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_9 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[131]),
        .I2(\axis_tkeep_reg[36] ),
        .I3(\axis_tkeep_reg[47]_0 [98]),
        .O(\rot_reg[0]_36 ));
  LUT6 #(
    .INIT(64'hFBEAD9C873625140)) 
    \axis_tkeep[47]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[135]),
        .I3(\axis_tkeep_reg[47] [34]),
        .I4(\axis_tkeep_reg[47]_0 [102]),
        .I5(\axis_tkeep_reg[47]_1 [35]),
        .O(\rot_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_6 
       (.I0(dout[130]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_1 [32]),
        .I3(\axis_tkeep_reg[36] ),
        .I4(\axis_tkeep_reg[36]_0 ),
        .O(lbus_mty[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_8 
       (.I0(dout[128]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [96]),
        .I3(\axis_tkeep_reg[37] ),
        .I4(\axis_tkeep_reg[37]_0 ),
        .O(lbus_mty[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[49]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[50]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[51]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [0]),
        .I3(\axis_tkeep_reg[54] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[53]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[54]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[55]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[57]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[58]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[59]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[61]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[62]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_14 
       (.I0(\rot_reg[0]_2 ),
        .I1(\axis_tkeep[63]_i_4 ),
        .I2(\axis_tkeep_reg[47]_1 [34]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\axis_tkeep_reg[37] ),
        .I5(\axis_tkeep_reg[47] [33]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \axis_tkeep[63]_i_16 
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep[63]_i_5 ),
        .I2(\axis_tkeep[63]_i_25_n_0 ),
        .I3(\axis_tkeep[63]_i_5_0 ),
        .O(\rot_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[63]_i_2 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[63]_i_25 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47] [33]),
        .O(\axis_tkeep[63]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_7 
       (.I0(dout[131]),
        .I1(\rot_reg[1]_6 ),
        .I2(\axis_tkeep_reg[47]_0 [98]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\axis_tkeep_reg[54]_1 ),
        .O(lbus_mty[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_8 
       (.I0(dout[130]),
        .I1(\rot_reg[1]_6 ),
        .I2(\axis_tkeep_reg[47]_0 [97]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\axis_tkeep_reg[54]_0 ),
        .O(lbus_mty[2]));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    axis_tlast_i_5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47] [33]),
        .I4(\axis_tkeep_reg[47]_0 [100]),
        .I5(\axis_tkeep_reg[47]_1 [34]),
        .O(\rot_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_4
       (.I0(dout[134]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [101]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_7
       (.I0(\axis_tkeep_reg[36] ),
        .I1(dout[134]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [101]),
        .O(\rot_reg[0]_85 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [1:0]),
        .DIB(\axis_tdata_reg[391]_0 [3:2]),
        .DIC(\axis_tdata_reg[391]_0 [5:4]),
        .DID(\axis_tdata_reg[391]_0 [7:6]),
        .DIE(\axis_tdata_reg[391]_0 [9:8]),
        .DIF(\axis_tdata_reg[391]_0 [11:10]),
        .DIG(\axis_tdata_reg[391]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [113:112]),
        .DIB(\axis_tdata_reg[391]_0 [115:114]),
        .DIC(\axis_tdata_reg[391]_0 [117:116]),
        .DID(\axis_tdata_reg[391]_0 [119:118]),
        .DIE(\axis_tdata_reg[391]_0 [121:120]),
        .DIF(\axis_tdata_reg[391]_0 [123:122]),
        .DIG(\axis_tdata_reg[391]_0 [125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[113:112]),
        .DOB(dout[115:114]),
        .DOC(dout[117:116]),
        .DOD(dout[119:118]),
        .DOE(dout[121:120]),
        .DOF(dout[123:122]),
        .DOG(dout[125:124]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [127:126]),
        .DIB(\axis_tdata_reg[391]_0 [129:128]),
        .DIC(\axis_tdata_reg[391]_0 [131:130]),
        .DID(\axis_tdata_reg[391]_0 [133:132]),
        .DIE(\axis_tdata_reg[391]_0 [135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[127:126]),
        .DOB(dout[129:128]),
        .DOC(dout[131:130]),
        .DOD(dout[133:132]),
        .DOE(dout[135:134]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [15:14]),
        .DIB(\axis_tdata_reg[391]_0 [17:16]),
        .DIC(\axis_tdata_reg[391]_0 [19:18]),
        .DID(\axis_tdata_reg[391]_0 [21:20]),
        .DIE(\axis_tdata_reg[391]_0 [23:22]),
        .DIF(\axis_tdata_reg[391]_0 [25:24]),
        .DIG(\axis_tdata_reg[391]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [29:28]),
        .DIB(\axis_tdata_reg[391]_0 [31:30]),
        .DIC(\axis_tdata_reg[391]_0 [33:32]),
        .DID(\axis_tdata_reg[391]_0 [35:34]),
        .DIE(\axis_tdata_reg[391]_0 [37:36]),
        .DIF(\axis_tdata_reg[391]_0 [39:38]),
        .DIG(\axis_tdata_reg[391]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [43:42]),
        .DIB(\axis_tdata_reg[391]_0 [45:44]),
        .DIC(\axis_tdata_reg[391]_0 [47:46]),
        .DID(\axis_tdata_reg[391]_0 [49:48]),
        .DIE(\axis_tdata_reg[391]_0 [51:50]),
        .DIF(\axis_tdata_reg[391]_0 [53:52]),
        .DIG(\axis_tdata_reg[391]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [57:56]),
        .DIB(\axis_tdata_reg[391]_0 [59:58]),
        .DIC(\axis_tdata_reg[391]_0 [61:60]),
        .DID(\axis_tdata_reg[391]_0 [63:62]),
        .DIE(\axis_tdata_reg[391]_0 [65:64]),
        .DIF(\axis_tdata_reg[391]_0 [67:66]),
        .DIG(\axis_tdata_reg[391]_0 [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[57:56]),
        .DOB(dout[59:58]),
        .DOC(dout[61:60]),
        .DOD(dout[63:62]),
        .DOE(dout[65:64]),
        .DOF(dout[67:66]),
        .DOG(dout[69:68]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [71:70]),
        .DIB(\axis_tdata_reg[391]_0 [73:72]),
        .DIC(\axis_tdata_reg[391]_0 [75:74]),
        .DID(\axis_tdata_reg[391]_0 [77:76]),
        .DIE(\axis_tdata_reg[391]_0 [79:78]),
        .DIF(\axis_tdata_reg[391]_0 [81:80]),
        .DIG(\axis_tdata_reg[391]_0 [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[71:70]),
        .DOB(dout[73:72]),
        .DOC(dout[75:74]),
        .DOD(dout[77:76]),
        .DOE(dout[79:78]),
        .DOF(dout[81:80]),
        .DOG(dout[83:82]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [85:84]),
        .DIB(\axis_tdata_reg[391]_0 [87:86]),
        .DIC(\axis_tdata_reg[391]_0 [89:88]),
        .DID(\axis_tdata_reg[391]_0 [91:90]),
        .DIE(\axis_tdata_reg[391]_0 [93:92]),
        .DIF(\axis_tdata_reg[391]_0 [95:94]),
        .DIG(\axis_tdata_reg[391]_0 [97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[85:84]),
        .DOB(dout[87:86]),
        .DOC(dout[89:88]),
        .DOD(dout[91:90]),
        .DOE(dout[93:92]),
        .DOF(dout[95:94]),
        .DOG(dout[97:96]),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [99:98]),
        .DIB(\axis_tdata_reg[391]_0 [101:100]),
        .DIC(\axis_tdata_reg[391]_0 [103:102]),
        .DID(\axis_tdata_reg[391]_0 [105:104]),
        .DIE(\axis_tdata_reg[391]_0 [107:106]),
        .DIF(\axis_tdata_reg[391]_0 [109:108]),
        .DIG(\axis_tdata_reg[391]_0 [111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[99:98]),
        .DOB(dout[101:100]),
        .DOC(dout[103:102]),
        .DOD(dout[105:104]),
        .DOE(dout[107:106]),
        .DOF(dout[109:108]),
        .DOG(dout[111:110]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_7
       (.I0(dout[132]),
        .I1(\rot_reg[1]_6 ),
        .I2(\axis_tdata_reg[376] ),
        .I3(\axis_tkeep_reg[47]_0 [99]),
        .I4(ptp_rd_en_i_3),
        .O(rx_clk_1));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__2 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__2 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_5__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(data_valid));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[0]_i_1__2_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[1]_i_1__2_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[2]_i_2__2_n_0 ),
        .Q(rd_ptr[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_11 
       (.I0(\rot_reg[0]_2 ),
        .I1(\rot_reg[0] ),
        .I2(\axis_tkeep_reg[47]_1 [33]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\rot_reg[1]_6 ),
        .I5(\axis_tkeep_reg[47]_0 [99]),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \rot[1]_i_14 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[135]),
        .I3(\axis_tkeep_reg[47] [34]),
        .O(\rot_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rot[1]_i_15 
       (.I0(data_valid),
        .I1(\rot[1]_i_7 [1]),
        .I2(Q[0]),
        .I3(\rot[1]_i_7 [2]),
        .I4(Q[1]),
        .I5(\rot[1]_i_7 [0]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \rot[1]_i_18 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47] [32]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'hFCDFFFFE03200001)) 
    \rot[1]_i_3 
       (.I0(Q[0]),
        .I1(\rot_reg[0]_1 ),
        .I2(\rot_reg[1]_3 ),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_5 ),
        .I5(Q[1]),
        .O(\rot_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__2 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__3 
       (.I0(rx_enaout0),
        .I1(full[2]),
        .I2(\wr_ptr_reg[2]_0 ),
        .I3(full[0]),
        .I4(full[1]),
        .I5(\wr_ptr[2]_i_3__2_n_0 ),
        .O(\wr_ptr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3__2 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_4 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr_reg[2]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__3_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__3_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__3_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_fifo" *) 
module cmac_usplus_1_cmac_usplus_1_fifo__parameterized0
   (dout,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[0]_1 ,
    SR,
    rx_clk,
    \rx_lane_aligner_fill_0[0] ,
    \wr_ptr_reg[0]_2 ,
    din,
    ptp_rd_en);
  output [91:0]dout;
  input [1:0]\wr_ptr_reg[0]_0 ;
  input [1:0]\wr_ptr_reg[0]_1 ;
  input [0:0]SR;
  input rx_clk;
  input [91:0]\rx_lane_aligner_fill_0[0] ;
  input [1:0]\wr_ptr_reg[0]_2 ;
  input [1:0]din;
  input ptp_rd_en;

  wire [0:0]SR;
  wire [1:0]din;
  wire [91:0]dout;
  wire ptp_rd_en;
  wire [2:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__3_n_0 ;
  wire \rd_ptr[1]_i_1__3_n_0 ;
  wire \rd_ptr[2]_i_2__3_n_0 ;
  wire \rd_ptr[2]_i_3__1_n_0 ;
  wire rx_clk;
  wire [91:0]\rx_lane_aligner_fill_0[0] ;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1_n_0 ;
  wire \wr_ptr[2]_i_3__3_n_0 ;
  wire \wr_ptr[2]_i_4__0_n_0 ;
  wire [1:0]\wr_ptr_reg[0]_0 ;
  wire [1:0]\wr_ptr_reg[0]_1 ;
  wire [1:0]\wr_ptr_reg[0]_2 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOE_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [1:0]),
        .DIB(\rx_lane_aligner_fill_0[0] [3:2]),
        .DIC(\rx_lane_aligner_fill_0[0] [5:4]),
        .DID(\rx_lane_aligner_fill_0[0] [7:6]),
        .DIE(\rx_lane_aligner_fill_0[0] [9:8]),
        .DIF(\rx_lane_aligner_fill_0[0] [11:10]),
        .DIG(\rx_lane_aligner_fill_0[0] [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [15:14]),
        .DIB(\rx_lane_aligner_fill_0[0] [17:16]),
        .DIC(\rx_lane_aligner_fill_0[0] [19:18]),
        .DID(\rx_lane_aligner_fill_0[0] [21:20]),
        .DIE(\rx_lane_aligner_fill_0[0] [23:22]),
        .DIF(\rx_lane_aligner_fill_0[0] [25:24]),
        .DIG(\rx_lane_aligner_fill_0[0] [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [29:28]),
        .DIB(\rx_lane_aligner_fill_0[0] [31:30]),
        .DIC(\rx_lane_aligner_fill_0[0] [33:32]),
        .DID(\rx_lane_aligner_fill_0[0] [35:34]),
        .DIE(\rx_lane_aligner_fill_0[0] [37:36]),
        .DIF(\rx_lane_aligner_fill_0[0] [39:38]),
        .DIG(\rx_lane_aligner_fill_0[0] [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [43:42]),
        .DIB(\rx_lane_aligner_fill_0[0] [45:44]),
        .DIC(\rx_lane_aligner_fill_0[0] [47:46]),
        .DID(\rx_lane_aligner_fill_0[0] [49:48]),
        .DIE(\rx_lane_aligner_fill_0[0] [51:50]),
        .DIF(\rx_lane_aligner_fill_0[0] [53:52]),
        .DIG(\rx_lane_aligner_fill_0[0] [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [57:56]),
        .DIB(\rx_lane_aligner_fill_0[0] [59:58]),
        .DIC(\rx_lane_aligner_fill_0[0] [61:60]),
        .DID(\rx_lane_aligner_fill_0[0] [63:62]),
        .DIE(\rx_lane_aligner_fill_0[0] [65:64]),
        .DIF(\rx_lane_aligner_fill_0[0] [67:66]),
        .DIG(\rx_lane_aligner_fill_0[0] [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[57:56]),
        .DOB(dout[59:58]),
        .DOC(dout[61:60]),
        .DOD(dout[63:62]),
        .DOE(dout[65:64]),
        .DOF(dout[67:66]),
        .DOG(dout[69:68]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [71:70]),
        .DIB(\rx_lane_aligner_fill_0[0] [73:72]),
        .DIC(\rx_lane_aligner_fill_0[0] [75:74]),
        .DID(\rx_lane_aligner_fill_0[0] [77:76]),
        .DIE(\rx_lane_aligner_fill_0[0] [79:78]),
        .DIF(\rx_lane_aligner_fill_0[0] [81:80]),
        .DIG(\rx_lane_aligner_fill_0[0] [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[71:70]),
        .DOB(dout[73:72]),
        .DOC(dout[75:74]),
        .DOD(dout[77:76]),
        .DOE(dout[79:78]),
        .DOF(dout[81:80]),
        .DOG(dout[83:82]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "91" *) 
  RAM32M16 buffer_reg_0_7_84_91
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [85:84]),
        .DIB(\rx_lane_aligner_fill_0[0] [87:86]),
        .DIC(\rx_lane_aligner_fill_0[0] [89:88]),
        .DID(\rx_lane_aligner_fill_0[0] [91:90]),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[85:84]),
        .DOB(dout[87:86]),
        .DOC(dout[89:88]),
        .DOD(dout[91:90]),
        .DOE(NLW_buffer_reg_0_7_84_91_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_buffer_reg_0_7_84_91_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_84_91_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_84_91_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__3 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__3 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hDE00)) 
    \rd_ptr[2]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(\rd_ptr[2]_i_3__1_n_0 ),
        .I2(wr_ptr[2]),
        .I3(ptp_rd_en),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__3 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7DBE)) 
    \rd_ptr[2]_i_3__1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[0]),
        .O(\rd_ptr[2]_i_3__1_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__3_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__3_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__3_n_0 ),
        .Q(rd_ptr[2]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__3 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__3 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \wr_ptr[2]_i_1 
       (.I0(\wr_ptr[2]_i_3__3_n_0 ),
        .I1(\wr_ptr[2]_i_4__0_n_0 ),
        .I2(\wr_ptr_reg[0]_2 [0]),
        .I3(\wr_ptr_reg[0]_2 [1]),
        .I4(din[0]),
        .I5(din[1]),
        .O(\wr_ptr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__3 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3__3 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[2]_i_4__0 
       (.I0(\wr_ptr_reg[0]_0 [0]),
        .I1(\wr_ptr_reg[0]_0 [1]),
        .I2(\wr_ptr_reg[0]_1 [0]),
        .I3(\wr_ptr_reg[0]_1 [1]),
        .O(\wr_ptr[2]_i_4__0_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "cmac_usplus_1_gt,cmac_usplus_1_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "cmac_usplus_1_gt" *) 
(* X_CORE_INFO = "cmac_usplus_1_gt_gtwizard_top,Vivado 2020.2" *) 
module cmac_usplus_1_cmac_usplus_1_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    rxcdrhold_in,
    rxdfelfhold_in,
    rxusrclk_in,
    rxusrclk2_in,
    txctrl0_in,
    txctrl1_in,
    txdata_in,
    txusrclk_in,
    txusrclk2_in,
    gtpowergood_out,
    gtytxn_out,
    gtytxp_out,
    rxctrl0_out,
    rxctrl1_out,
    rxdata_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [511:0]txdata_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]gtpowergood_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [511:0]rxdata_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;
  wire [3:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [35:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [3:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [3:0]NLW_inst_cplllock_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [63:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [63:0]NLW_inst_drpdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [3:0]NLW_inst_drprdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [319:0]NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [3:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [63:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [3:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [3:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [19:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [511:64]NLW_inst_rxdata_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [3:1]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [3:1]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "125.000000" *) 
  (* C_GT_REV = "67" *) 
  (* C_GT_TYPE = "3" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "0" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "2" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "0" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "80" *) 
  (* C_RX_LINE_RATE = "25.781250" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "136" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "0" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "161.132812" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "80" *) 
  (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_RX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "4" *) 
  (* C_TOTAL_NUM_COMMONS = "1" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "322.265625" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "0" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "80" *) 
  (* C_TX_LINE_RATE = "25.781250" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "136" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "161.132812" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "80" *) 
  (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_TX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  cmac_usplus_1_cmac_usplus_1_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[3:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[11:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[35:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[3:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[11:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[3:0]),
        .cpllfreqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllock_out(NLW_inst_cplllock_out_UNCONNECTED[3:0]),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllpd_in({1'b1,1'b1,1'b1,1'b1}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[3:0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .cpllreset_in({1'b1,1'b1,1'b1,1'b1}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[63:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[3:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpclk_common_in(1'b0),
        .drpclk_in({1'b0,1'b0,1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(NLW_inst_drpdo_out_UNCONNECTED[63:0]),
        .drpen_common_in(1'b0),
        .drpen_in({1'b0,1'b0,1'b0,1'b0}),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(NLW_inst_drprdy_out_UNCONNECTED[3:0]),
        .drprst_in({1'b0,1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in({1'b0,1'b0,1'b0,1'b0}),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(1'b0),
        .gthrxp_in(1'b0),
        .gthtxn_out(NLW_inst_gthtxn_out_UNCONNECTED[0]),
        .gthtxp_out(NLW_inst_gthtxp_out_UNCONNECTED[0]),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[3:0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED[319:0]),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .incpctrl_in({1'b0,1'b0,1'b0,1'b0}),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[3:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[3:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[7:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[7:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[3:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[3:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[3:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[3:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[63:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[3:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[3:0]),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[3:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out(NLW_inst_rxbufstatus_out_UNCONNECTED[11:0]),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[3:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[3:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[3:0]),
        .rxcdrovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[3:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[3:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[3:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[3:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[19:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[3:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[7:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[3:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[3:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[3:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[3:0]),
        .rxctrl0_out({NLW_inst_rxctrl0_out_UNCONNECTED[63:56],\^rxctrl0_out }),
        .rxctrl1_out({NLW_inst_rxctrl1_out_UNCONNECTED[63:56],\^rxctrl1_out }),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[31:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[31:0]),
        .rxdata_out({NLW_inst_rxdata_out_UNCONNECTED[511:448],\^rxdata_out }),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[31:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[7:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in(1'b0),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[3:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[3:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in({1'b0,1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[23:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[7:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[3:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[3:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[3:0]),
        .rxlpmen_in({1'b1,1'b1,1'b1,1'b1}),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[31:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[3:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[3:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[3:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[3:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_inst_rxoutclk_out_UNCONNECTED[3:1],\^rxoutclk_out }),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[3:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[3:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[3:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[3:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[3:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[3:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[3:0]),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[3:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[3:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[3:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[11:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[3:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[3:0]),
        .rxsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .rxtermination_in({1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({rxusrclk_in[3],1'b0,1'b0,1'b0}),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[3:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(NLW_inst_txbufstatus_out_UNCONNECTED[7:0]),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[3:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[3:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0}),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[3:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({1'b0,1'b0,1'b0,1'b0}),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_inst_txoutclk_out_UNCONNECTED[3:1],\^txoutclk_out }),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txoutclksel_in({1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[3:0]),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[3:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b1,1'b1,1'b1,1'b1}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[3:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[3:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[3:0]),
        .txsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .txuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({txusrclk_in[3],1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[15:0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[15:0]),
        .ubdo_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in({1'b0,1'b0}),
        .ubintr_in({1'b0,1'b0}),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in({1'b0,1'b0,1'b0,1'b0}),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_gt_gtwizard_gtye4" *) 
module cmac_usplus_1_cmac_usplus_1_gt_gtwizard_gtye4
   (gtytxn_out,
    gtytxp_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    gtpowergood_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    gtyrxn_in,
    gtyrxp_in,
    rxusrclk_in,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [0:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  output [3:0]gtpowergood_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]rxusrclk_in;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gtpowergood_int ;
  wire [3:0]\gen_gtwizard_gtye4.gttxreset_ch_int ;
  wire [3:0]\gen_gtwizard_gtye4.txpisopd_ch_int ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire rst_in0;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  cmac_usplus_1_cmac_usplus_1_gt_gtye4_channel_wrapper \gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXCDRLOCK({\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 }),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 }),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXOUTCLKPCS({\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 }),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int ),
        .GTYE4_CHANNEL_TXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ,\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 }),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .gtrxreset_out_reg(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .gtrxreset_out_reg_0(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .gtrxreset_out_reg_1(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .gtrxreset_out_reg_2(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
  cmac_usplus_1_cmac_usplus_1_gt_gtye4_common_wrapper \gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst 
       (.gtrefclk00_in(gtrefclk00_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rst_in0(rst_in0));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [0]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .out(gtpowergood_out[0]));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_26 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [1]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .out(gtpowergood_out[1]));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_27 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [2]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .out(gtpowergood_out[2]));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_28 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [3]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .out(gtpowergood_out[3]));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[0]),
        .I2(gtpowergood_out[3]),
        .I3(gtpowergood_out[2]),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtwiz_reset \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .in0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .pllreset_tx_out_reg_0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[34].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .rst_in0(rst_in0),
        .rxusrclk_in(rxusrclk_in),
        .txusrclk_in(txusrclk_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ),
        .I1(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ),
        .I2(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ),
        .I3(\gen_gtwizard_gtye4.gen_channel_container[34].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "125.000000" *) 
(* C_GT_REV = "67" *) (* C_GT_TYPE = "3" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "0" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "2" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "0" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "80" *) (* C_RX_LINE_RATE = "25.781250" *) 
(* C_RX_MASTER_CHANNEL_IDX = "136" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "0" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "161.132812" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "80" *) (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_RX_USRCLK_FREQUENCY = "322.265625" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "4" *) (* C_TOTAL_NUM_COMMONS = "1" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
(* C_TXPROGDIV_FREQ_VAL = "322.265625" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "0" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "80" *) (* C_TX_LINE_RATE = "25.781250" *) (* C_TX_MASTER_CHANNEL_IDX = "136" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) (* C_TX_OUTCLK_SOURCE = "4" *) 
(* C_TX_PLL_TYPE = "0" *) (* C_TX_REFCLK_FREQUENCY = "161.132812" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "80" *) (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_TX_USRCLK_FREQUENCY = "322.265625" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) (* ORIG_REF_NAME = "cmac_usplus_1_gt_gtwizard_top" *) 
module cmac_usplus_1_cmac_usplus_1_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [71:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [319:0]gtwiz_userdata_tx_in;
  output [319:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [15:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [1:0]ubgpi_in;
  input [1:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [3:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [15:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [15:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]cpllpd_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drprst_in;
  input [3:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [63:0]gtrsvd_in;
  input [3:0]gtrxreset_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxreset_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [63:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]qpll1refclk_in;
  input [3:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [3:0]rxchbonden_in;
  input [19:0]rxchbondi_in;
  input [11:0]rxchbondlevel_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [27:0]rxckcalstart_in;
  input [3:0]rxcommadeten_in;
  input [0:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [15:0]rxdfecfokfcnum_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [7:0]rxelecidlemode_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [7:0]rxmonitorsel_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [3:0]rxosovrden_in;
  input [11:0]rxoutclksel_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [7:0]rxpd_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [11:0]rxrate_in;
  input [3:0]rxratemode_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxtermination_in;
  input [3:0]rxuserrdy_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [79:0]tstin_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [511:0]txdata_in;
  input [31:0]txdataextendrsvd_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [3:0]txdetectrx_in;
  input [19:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [27:0]txmaincursor_in;
  input [11:0]txmargin_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [11:0]txoutclksel_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [19:0]txpippmstepsize_in;
  input [3:0]txpisopd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [3:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [11:0]txrate_in;
  input [3:0]txratemode_in;
  input [27:0]txsequence_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [7:0]txsysclksel_in;
  input [3:0]txuserrdy_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]bufgtce_out;
  output [11:0]bufgtcemask_out;
  output [35:0]bufgtdiv_out;
  output [3:0]bufgtreset_out;
  output [11:0]bufgtrstmask_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]dmonitorout_out;
  output [3:0]dmonitoroutclk_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [63:0]pcsrsvdout_out;
  output [3:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [19:0]rxchbondo_out;
  output [3:0]rxckcaldone_out;
  output [7:0]rxclkcorcnt_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [511:0]rxdata_out;
  output [31:0]rxdataextendrsvd_out;
  output [7:0]rxdatavalid_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [31:0]rxmonitorout_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [7:0]rxstartofseq_out;
  output [11:0]rxstatus_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [7:0]txbufstatus_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;

  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[3] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cplllock_out[3] = \<const0> ;
  assign cplllock_out[2] = \<const0> ;
  assign cplllock_out[1] = \<const0> ;
  assign cplllock_out[0] = \<const0> ;
  assign cpllrefclklost_out[3] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[3] = \<const0> ;
  assign dmonitoroutclk_out[2] = \<const0> ;
  assign dmonitoroutclk_out[1] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drpdo_out[63] = \<const0> ;
  assign drpdo_out[62] = \<const0> ;
  assign drpdo_out[61] = \<const0> ;
  assign drpdo_out[60] = \<const0> ;
  assign drpdo_out[59] = \<const0> ;
  assign drpdo_out[58] = \<const0> ;
  assign drpdo_out[57] = \<const0> ;
  assign drpdo_out[56] = \<const0> ;
  assign drpdo_out[55] = \<const0> ;
  assign drpdo_out[54] = \<const0> ;
  assign drpdo_out[53] = \<const0> ;
  assign drpdo_out[52] = \<const0> ;
  assign drpdo_out[51] = \<const0> ;
  assign drpdo_out[50] = \<const0> ;
  assign drpdo_out[49] = \<const0> ;
  assign drpdo_out[48] = \<const0> ;
  assign drpdo_out[47] = \<const0> ;
  assign drpdo_out[46] = \<const0> ;
  assign drpdo_out[45] = \<const0> ;
  assign drpdo_out[44] = \<const0> ;
  assign drpdo_out[43] = \<const0> ;
  assign drpdo_out[42] = \<const0> ;
  assign drpdo_out[41] = \<const0> ;
  assign drpdo_out[40] = \<const0> ;
  assign drpdo_out[39] = \<const0> ;
  assign drpdo_out[38] = \<const0> ;
  assign drpdo_out[37] = \<const0> ;
  assign drpdo_out[36] = \<const0> ;
  assign drpdo_out[35] = \<const0> ;
  assign drpdo_out[34] = \<const0> ;
  assign drpdo_out[33] = \<const0> ;
  assign drpdo_out[32] = \<const0> ;
  assign drpdo_out[31] = \<const0> ;
  assign drpdo_out[30] = \<const0> ;
  assign drpdo_out[29] = \<const0> ;
  assign drpdo_out[28] = \<const0> ;
  assign drpdo_out[27] = \<const0> ;
  assign drpdo_out[26] = \<const0> ;
  assign drpdo_out[25] = \<const0> ;
  assign drpdo_out[24] = \<const0> ;
  assign drpdo_out[23] = \<const0> ;
  assign drpdo_out[22] = \<const0> ;
  assign drpdo_out[21] = \<const0> ;
  assign drpdo_out[20] = \<const0> ;
  assign drpdo_out[19] = \<const0> ;
  assign drpdo_out[18] = \<const0> ;
  assign drpdo_out[17] = \<const0> ;
  assign drpdo_out[16] = \<const0> ;
  assign drpdo_out[15] = \<const0> ;
  assign drpdo_out[14] = \<const0> ;
  assign drpdo_out[13] = \<const0> ;
  assign drpdo_out[12] = \<const0> ;
  assign drpdo_out[11] = \<const0> ;
  assign drpdo_out[10] = \<const0> ;
  assign drpdo_out[9] = \<const0> ;
  assign drpdo_out[8] = \<const0> ;
  assign drpdo_out[7] = \<const0> ;
  assign drpdo_out[6] = \<const0> ;
  assign drpdo_out[5] = \<const0> ;
  assign drpdo_out[4] = \<const0> ;
  assign drpdo_out[3] = \<const0> ;
  assign drpdo_out[2] = \<const0> ;
  assign drpdo_out[1] = \<const0> ;
  assign drpdo_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign drprdy_out[3] = \<const0> ;
  assign drprdy_out[2] = \<const0> ;
  assign drprdy_out[1] = \<const0> ;
  assign drprdy_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gthtxn_out[0] = \<const0> ;
  assign gthtxp_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[3] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[319] = \<const0> ;
  assign gtwiz_userdata_rx_out[318] = \<const0> ;
  assign gtwiz_userdata_rx_out[317] = \<const0> ;
  assign gtwiz_userdata_rx_out[316] = \<const0> ;
  assign gtwiz_userdata_rx_out[315] = \<const0> ;
  assign gtwiz_userdata_rx_out[314] = \<const0> ;
  assign gtwiz_userdata_rx_out[313] = \<const0> ;
  assign gtwiz_userdata_rx_out[312] = \<const0> ;
  assign gtwiz_userdata_rx_out[311] = \<const0> ;
  assign gtwiz_userdata_rx_out[310] = \<const0> ;
  assign gtwiz_userdata_rx_out[309] = \<const0> ;
  assign gtwiz_userdata_rx_out[308] = \<const0> ;
  assign gtwiz_userdata_rx_out[307] = \<const0> ;
  assign gtwiz_userdata_rx_out[306] = \<const0> ;
  assign gtwiz_userdata_rx_out[305] = \<const0> ;
  assign gtwiz_userdata_rx_out[304] = \<const0> ;
  assign gtwiz_userdata_rx_out[303] = \<const0> ;
  assign gtwiz_userdata_rx_out[302] = \<const0> ;
  assign gtwiz_userdata_rx_out[301] = \<const0> ;
  assign gtwiz_userdata_rx_out[300] = \<const0> ;
  assign gtwiz_userdata_rx_out[299] = \<const0> ;
  assign gtwiz_userdata_rx_out[298] = \<const0> ;
  assign gtwiz_userdata_rx_out[297] = \<const0> ;
  assign gtwiz_userdata_rx_out[296] = \<const0> ;
  assign gtwiz_userdata_rx_out[295] = \<const0> ;
  assign gtwiz_userdata_rx_out[294] = \<const0> ;
  assign gtwiz_userdata_rx_out[293] = \<const0> ;
  assign gtwiz_userdata_rx_out[292] = \<const0> ;
  assign gtwiz_userdata_rx_out[291] = \<const0> ;
  assign gtwiz_userdata_rx_out[290] = \<const0> ;
  assign gtwiz_userdata_rx_out[289] = \<const0> ;
  assign gtwiz_userdata_rx_out[288] = \<const0> ;
  assign gtwiz_userdata_rx_out[287] = \<const0> ;
  assign gtwiz_userdata_rx_out[286] = \<const0> ;
  assign gtwiz_userdata_rx_out[285] = \<const0> ;
  assign gtwiz_userdata_rx_out[284] = \<const0> ;
  assign gtwiz_userdata_rx_out[283] = \<const0> ;
  assign gtwiz_userdata_rx_out[282] = \<const0> ;
  assign gtwiz_userdata_rx_out[281] = \<const0> ;
  assign gtwiz_userdata_rx_out[280] = \<const0> ;
  assign gtwiz_userdata_rx_out[279] = \<const0> ;
  assign gtwiz_userdata_rx_out[278] = \<const0> ;
  assign gtwiz_userdata_rx_out[277] = \<const0> ;
  assign gtwiz_userdata_rx_out[276] = \<const0> ;
  assign gtwiz_userdata_rx_out[275] = \<const0> ;
  assign gtwiz_userdata_rx_out[274] = \<const0> ;
  assign gtwiz_userdata_rx_out[273] = \<const0> ;
  assign gtwiz_userdata_rx_out[272] = \<const0> ;
  assign gtwiz_userdata_rx_out[271] = \<const0> ;
  assign gtwiz_userdata_rx_out[270] = \<const0> ;
  assign gtwiz_userdata_rx_out[269] = \<const0> ;
  assign gtwiz_userdata_rx_out[268] = \<const0> ;
  assign gtwiz_userdata_rx_out[267] = \<const0> ;
  assign gtwiz_userdata_rx_out[266] = \<const0> ;
  assign gtwiz_userdata_rx_out[265] = \<const0> ;
  assign gtwiz_userdata_rx_out[264] = \<const0> ;
  assign gtwiz_userdata_rx_out[263] = \<const0> ;
  assign gtwiz_userdata_rx_out[262] = \<const0> ;
  assign gtwiz_userdata_rx_out[261] = \<const0> ;
  assign gtwiz_userdata_rx_out[260] = \<const0> ;
  assign gtwiz_userdata_rx_out[259] = \<const0> ;
  assign gtwiz_userdata_rx_out[258] = \<const0> ;
  assign gtwiz_userdata_rx_out[257] = \<const0> ;
  assign gtwiz_userdata_rx_out[256] = \<const0> ;
  assign gtwiz_userdata_rx_out[255] = \<const0> ;
  assign gtwiz_userdata_rx_out[254] = \<const0> ;
  assign gtwiz_userdata_rx_out[253] = \<const0> ;
  assign gtwiz_userdata_rx_out[252] = \<const0> ;
  assign gtwiz_userdata_rx_out[251] = \<const0> ;
  assign gtwiz_userdata_rx_out[250] = \<const0> ;
  assign gtwiz_userdata_rx_out[249] = \<const0> ;
  assign gtwiz_userdata_rx_out[248] = \<const0> ;
  assign gtwiz_userdata_rx_out[247] = \<const0> ;
  assign gtwiz_userdata_rx_out[246] = \<const0> ;
  assign gtwiz_userdata_rx_out[245] = \<const0> ;
  assign gtwiz_userdata_rx_out[244] = \<const0> ;
  assign gtwiz_userdata_rx_out[243] = \<const0> ;
  assign gtwiz_userdata_rx_out[242] = \<const0> ;
  assign gtwiz_userdata_rx_out[241] = \<const0> ;
  assign gtwiz_userdata_rx_out[240] = \<const0> ;
  assign gtwiz_userdata_rx_out[239] = \<const0> ;
  assign gtwiz_userdata_rx_out[238] = \<const0> ;
  assign gtwiz_userdata_rx_out[237] = \<const0> ;
  assign gtwiz_userdata_rx_out[236] = \<const0> ;
  assign gtwiz_userdata_rx_out[235] = \<const0> ;
  assign gtwiz_userdata_rx_out[234] = \<const0> ;
  assign gtwiz_userdata_rx_out[233] = \<const0> ;
  assign gtwiz_userdata_rx_out[232] = \<const0> ;
  assign gtwiz_userdata_rx_out[231] = \<const0> ;
  assign gtwiz_userdata_rx_out[230] = \<const0> ;
  assign gtwiz_userdata_rx_out[229] = \<const0> ;
  assign gtwiz_userdata_rx_out[228] = \<const0> ;
  assign gtwiz_userdata_rx_out[227] = \<const0> ;
  assign gtwiz_userdata_rx_out[226] = \<const0> ;
  assign gtwiz_userdata_rx_out[225] = \<const0> ;
  assign gtwiz_userdata_rx_out[224] = \<const0> ;
  assign gtwiz_userdata_rx_out[223] = \<const0> ;
  assign gtwiz_userdata_rx_out[222] = \<const0> ;
  assign gtwiz_userdata_rx_out[221] = \<const0> ;
  assign gtwiz_userdata_rx_out[220] = \<const0> ;
  assign gtwiz_userdata_rx_out[219] = \<const0> ;
  assign gtwiz_userdata_rx_out[218] = \<const0> ;
  assign gtwiz_userdata_rx_out[217] = \<const0> ;
  assign gtwiz_userdata_rx_out[216] = \<const0> ;
  assign gtwiz_userdata_rx_out[215] = \<const0> ;
  assign gtwiz_userdata_rx_out[214] = \<const0> ;
  assign gtwiz_userdata_rx_out[213] = \<const0> ;
  assign gtwiz_userdata_rx_out[212] = \<const0> ;
  assign gtwiz_userdata_rx_out[211] = \<const0> ;
  assign gtwiz_userdata_rx_out[210] = \<const0> ;
  assign gtwiz_userdata_rx_out[209] = \<const0> ;
  assign gtwiz_userdata_rx_out[208] = \<const0> ;
  assign gtwiz_userdata_rx_out[207] = \<const0> ;
  assign gtwiz_userdata_rx_out[206] = \<const0> ;
  assign gtwiz_userdata_rx_out[205] = \<const0> ;
  assign gtwiz_userdata_rx_out[204] = \<const0> ;
  assign gtwiz_userdata_rx_out[203] = \<const0> ;
  assign gtwiz_userdata_rx_out[202] = \<const0> ;
  assign gtwiz_userdata_rx_out[201] = \<const0> ;
  assign gtwiz_userdata_rx_out[200] = \<const0> ;
  assign gtwiz_userdata_rx_out[199] = \<const0> ;
  assign gtwiz_userdata_rx_out[198] = \<const0> ;
  assign gtwiz_userdata_rx_out[197] = \<const0> ;
  assign gtwiz_userdata_rx_out[196] = \<const0> ;
  assign gtwiz_userdata_rx_out[195] = \<const0> ;
  assign gtwiz_userdata_rx_out[194] = \<const0> ;
  assign gtwiz_userdata_rx_out[193] = \<const0> ;
  assign gtwiz_userdata_rx_out[192] = \<const0> ;
  assign gtwiz_userdata_rx_out[191] = \<const0> ;
  assign gtwiz_userdata_rx_out[190] = \<const0> ;
  assign gtwiz_userdata_rx_out[189] = \<const0> ;
  assign gtwiz_userdata_rx_out[188] = \<const0> ;
  assign gtwiz_userdata_rx_out[187] = \<const0> ;
  assign gtwiz_userdata_rx_out[186] = \<const0> ;
  assign gtwiz_userdata_rx_out[185] = \<const0> ;
  assign gtwiz_userdata_rx_out[184] = \<const0> ;
  assign gtwiz_userdata_rx_out[183] = \<const0> ;
  assign gtwiz_userdata_rx_out[182] = \<const0> ;
  assign gtwiz_userdata_rx_out[181] = \<const0> ;
  assign gtwiz_userdata_rx_out[180] = \<const0> ;
  assign gtwiz_userdata_rx_out[179] = \<const0> ;
  assign gtwiz_userdata_rx_out[178] = \<const0> ;
  assign gtwiz_userdata_rx_out[177] = \<const0> ;
  assign gtwiz_userdata_rx_out[176] = \<const0> ;
  assign gtwiz_userdata_rx_out[175] = \<const0> ;
  assign gtwiz_userdata_rx_out[174] = \<const0> ;
  assign gtwiz_userdata_rx_out[173] = \<const0> ;
  assign gtwiz_userdata_rx_out[172] = \<const0> ;
  assign gtwiz_userdata_rx_out[171] = \<const0> ;
  assign gtwiz_userdata_rx_out[170] = \<const0> ;
  assign gtwiz_userdata_rx_out[169] = \<const0> ;
  assign gtwiz_userdata_rx_out[168] = \<const0> ;
  assign gtwiz_userdata_rx_out[167] = \<const0> ;
  assign gtwiz_userdata_rx_out[166] = \<const0> ;
  assign gtwiz_userdata_rx_out[165] = \<const0> ;
  assign gtwiz_userdata_rx_out[164] = \<const0> ;
  assign gtwiz_userdata_rx_out[163] = \<const0> ;
  assign gtwiz_userdata_rx_out[162] = \<const0> ;
  assign gtwiz_userdata_rx_out[161] = \<const0> ;
  assign gtwiz_userdata_rx_out[160] = \<const0> ;
  assign gtwiz_userdata_rx_out[159] = \<const0> ;
  assign gtwiz_userdata_rx_out[158] = \<const0> ;
  assign gtwiz_userdata_rx_out[157] = \<const0> ;
  assign gtwiz_userdata_rx_out[156] = \<const0> ;
  assign gtwiz_userdata_rx_out[155] = \<const0> ;
  assign gtwiz_userdata_rx_out[154] = \<const0> ;
  assign gtwiz_userdata_rx_out[153] = \<const0> ;
  assign gtwiz_userdata_rx_out[152] = \<const0> ;
  assign gtwiz_userdata_rx_out[151] = \<const0> ;
  assign gtwiz_userdata_rx_out[150] = \<const0> ;
  assign gtwiz_userdata_rx_out[149] = \<const0> ;
  assign gtwiz_userdata_rx_out[148] = \<const0> ;
  assign gtwiz_userdata_rx_out[147] = \<const0> ;
  assign gtwiz_userdata_rx_out[146] = \<const0> ;
  assign gtwiz_userdata_rx_out[145] = \<const0> ;
  assign gtwiz_userdata_rx_out[144] = \<const0> ;
  assign gtwiz_userdata_rx_out[143] = \<const0> ;
  assign gtwiz_userdata_rx_out[142] = \<const0> ;
  assign gtwiz_userdata_rx_out[141] = \<const0> ;
  assign gtwiz_userdata_rx_out[140] = \<const0> ;
  assign gtwiz_userdata_rx_out[139] = \<const0> ;
  assign gtwiz_userdata_rx_out[138] = \<const0> ;
  assign gtwiz_userdata_rx_out[137] = \<const0> ;
  assign gtwiz_userdata_rx_out[136] = \<const0> ;
  assign gtwiz_userdata_rx_out[135] = \<const0> ;
  assign gtwiz_userdata_rx_out[134] = \<const0> ;
  assign gtwiz_userdata_rx_out[133] = \<const0> ;
  assign gtwiz_userdata_rx_out[132] = \<const0> ;
  assign gtwiz_userdata_rx_out[131] = \<const0> ;
  assign gtwiz_userdata_rx_out[130] = \<const0> ;
  assign gtwiz_userdata_rx_out[129] = \<const0> ;
  assign gtwiz_userdata_rx_out[128] = \<const0> ;
  assign gtwiz_userdata_rx_out[127] = \<const0> ;
  assign gtwiz_userdata_rx_out[126] = \<const0> ;
  assign gtwiz_userdata_rx_out[125] = \<const0> ;
  assign gtwiz_userdata_rx_out[124] = \<const0> ;
  assign gtwiz_userdata_rx_out[123] = \<const0> ;
  assign gtwiz_userdata_rx_out[122] = \<const0> ;
  assign gtwiz_userdata_rx_out[121] = \<const0> ;
  assign gtwiz_userdata_rx_out[120] = \<const0> ;
  assign gtwiz_userdata_rx_out[119] = \<const0> ;
  assign gtwiz_userdata_rx_out[118] = \<const0> ;
  assign gtwiz_userdata_rx_out[117] = \<const0> ;
  assign gtwiz_userdata_rx_out[116] = \<const0> ;
  assign gtwiz_userdata_rx_out[115] = \<const0> ;
  assign gtwiz_userdata_rx_out[114] = \<const0> ;
  assign gtwiz_userdata_rx_out[113] = \<const0> ;
  assign gtwiz_userdata_rx_out[112] = \<const0> ;
  assign gtwiz_userdata_rx_out[111] = \<const0> ;
  assign gtwiz_userdata_rx_out[110] = \<const0> ;
  assign gtwiz_userdata_rx_out[109] = \<const0> ;
  assign gtwiz_userdata_rx_out[108] = \<const0> ;
  assign gtwiz_userdata_rx_out[107] = \<const0> ;
  assign gtwiz_userdata_rx_out[106] = \<const0> ;
  assign gtwiz_userdata_rx_out[105] = \<const0> ;
  assign gtwiz_userdata_rx_out[104] = \<const0> ;
  assign gtwiz_userdata_rx_out[103] = \<const0> ;
  assign gtwiz_userdata_rx_out[102] = \<const0> ;
  assign gtwiz_userdata_rx_out[101] = \<const0> ;
  assign gtwiz_userdata_rx_out[100] = \<const0> ;
  assign gtwiz_userdata_rx_out[99] = \<const0> ;
  assign gtwiz_userdata_rx_out[98] = \<const0> ;
  assign gtwiz_userdata_rx_out[97] = \<const0> ;
  assign gtwiz_userdata_rx_out[96] = \<const0> ;
  assign gtwiz_userdata_rx_out[95] = \<const0> ;
  assign gtwiz_userdata_rx_out[94] = \<const0> ;
  assign gtwiz_userdata_rx_out[93] = \<const0> ;
  assign gtwiz_userdata_rx_out[92] = \<const0> ;
  assign gtwiz_userdata_rx_out[91] = \<const0> ;
  assign gtwiz_userdata_rx_out[90] = \<const0> ;
  assign gtwiz_userdata_rx_out[89] = \<const0> ;
  assign gtwiz_userdata_rx_out[88] = \<const0> ;
  assign gtwiz_userdata_rx_out[87] = \<const0> ;
  assign gtwiz_userdata_rx_out[86] = \<const0> ;
  assign gtwiz_userdata_rx_out[85] = \<const0> ;
  assign gtwiz_userdata_rx_out[84] = \<const0> ;
  assign gtwiz_userdata_rx_out[83] = \<const0> ;
  assign gtwiz_userdata_rx_out[82] = \<const0> ;
  assign gtwiz_userdata_rx_out[81] = \<const0> ;
  assign gtwiz_userdata_rx_out[80] = \<const0> ;
  assign gtwiz_userdata_rx_out[79] = \<const0> ;
  assign gtwiz_userdata_rx_out[78] = \<const0> ;
  assign gtwiz_userdata_rx_out[77] = \<const0> ;
  assign gtwiz_userdata_rx_out[76] = \<const0> ;
  assign gtwiz_userdata_rx_out[75] = \<const0> ;
  assign gtwiz_userdata_rx_out[74] = \<const0> ;
  assign gtwiz_userdata_rx_out[73] = \<const0> ;
  assign gtwiz_userdata_rx_out[72] = \<const0> ;
  assign gtwiz_userdata_rx_out[71] = \<const0> ;
  assign gtwiz_userdata_rx_out[70] = \<const0> ;
  assign gtwiz_userdata_rx_out[69] = \<const0> ;
  assign gtwiz_userdata_rx_out[68] = \<const0> ;
  assign gtwiz_userdata_rx_out[67] = \<const0> ;
  assign gtwiz_userdata_rx_out[66] = \<const0> ;
  assign gtwiz_userdata_rx_out[65] = \<const0> ;
  assign gtwiz_userdata_rx_out[64] = \<const0> ;
  assign gtwiz_userdata_rx_out[63] = \<const0> ;
  assign gtwiz_userdata_rx_out[62] = \<const0> ;
  assign gtwiz_userdata_rx_out[61] = \<const0> ;
  assign gtwiz_userdata_rx_out[60] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = \<const0> ;
  assign gtwiz_userdata_rx_out[58] = \<const0> ;
  assign gtwiz_userdata_rx_out[57] = \<const0> ;
  assign gtwiz_userdata_rx_out[56] = \<const0> ;
  assign gtwiz_userdata_rx_out[55] = \<const0> ;
  assign gtwiz_userdata_rx_out[54] = \<const0> ;
  assign gtwiz_userdata_rx_out[53] = \<const0> ;
  assign gtwiz_userdata_rx_out[52] = \<const0> ;
  assign gtwiz_userdata_rx_out[51] = \<const0> ;
  assign gtwiz_userdata_rx_out[50] = \<const0> ;
  assign gtwiz_userdata_rx_out[49] = \<const0> ;
  assign gtwiz_userdata_rx_out[48] = \<const0> ;
  assign gtwiz_userdata_rx_out[47] = \<const0> ;
  assign gtwiz_userdata_rx_out[46] = \<const0> ;
  assign gtwiz_userdata_rx_out[45] = \<const0> ;
  assign gtwiz_userdata_rx_out[44] = \<const0> ;
  assign gtwiz_userdata_rx_out[43] = \<const0> ;
  assign gtwiz_userdata_rx_out[42] = \<const0> ;
  assign gtwiz_userdata_rx_out[41] = \<const0> ;
  assign gtwiz_userdata_rx_out[40] = \<const0> ;
  assign gtwiz_userdata_rx_out[39] = \<const0> ;
  assign gtwiz_userdata_rx_out[38] = \<const0> ;
  assign gtwiz_userdata_rx_out[37] = \<const0> ;
  assign gtwiz_userdata_rx_out[36] = \<const0> ;
  assign gtwiz_userdata_rx_out[35] = \<const0> ;
  assign gtwiz_userdata_rx_out[34] = \<const0> ;
  assign gtwiz_userdata_rx_out[33] = \<const0> ;
  assign gtwiz_userdata_rx_out[32] = \<const0> ;
  assign gtwiz_userdata_rx_out[31] = \<const0> ;
  assign gtwiz_userdata_rx_out[30] = \<const0> ;
  assign gtwiz_userdata_rx_out[29] = \<const0> ;
  assign gtwiz_userdata_rx_out[28] = \<const0> ;
  assign gtwiz_userdata_rx_out[27] = \<const0> ;
  assign gtwiz_userdata_rx_out[26] = \<const0> ;
  assign gtwiz_userdata_rx_out[25] = \<const0> ;
  assign gtwiz_userdata_rx_out[24] = \<const0> ;
  assign gtwiz_userdata_rx_out[23] = \<const0> ;
  assign gtwiz_userdata_rx_out[22] = \<const0> ;
  assign gtwiz_userdata_rx_out[21] = \<const0> ;
  assign gtwiz_userdata_rx_out[20] = \<const0> ;
  assign gtwiz_userdata_rx_out[19] = \<const0> ;
  assign gtwiz_userdata_rx_out[18] = \<const0> ;
  assign gtwiz_userdata_rx_out[17] = \<const0> ;
  assign gtwiz_userdata_rx_out[16] = \<const0> ;
  assign gtwiz_userdata_rx_out[15] = \<const0> ;
  assign gtwiz_userdata_rx_out[14] = \<const0> ;
  assign gtwiz_userdata_rx_out[13] = \<const0> ;
  assign gtwiz_userdata_rx_out[12] = \<const0> ;
  assign gtwiz_userdata_rx_out[11] = \<const0> ;
  assign gtwiz_userdata_rx_out[10] = \<const0> ;
  assign gtwiz_userdata_rx_out[9] = \<const0> ;
  assign gtwiz_userdata_rx_out[8] = \<const0> ;
  assign gtwiz_userdata_rx_out[7] = \<const0> ;
  assign gtwiz_userdata_rx_out[6] = \<const0> ;
  assign gtwiz_userdata_rx_out[5] = \<const0> ;
  assign gtwiz_userdata_rx_out[4] = \<const0> ;
  assign gtwiz_userdata_rx_out[3] = \<const0> ;
  assign gtwiz_userdata_rx_out[2] = \<const0> ;
  assign gtwiz_userdata_rx_out[1] = \<const0> ;
  assign gtwiz_userdata_rx_out[0] = \<const0> ;
  assign pcierategen3_out[3] = \<const0> ;
  assign pcierategen3_out[2] = \<const0> ;
  assign pcierategen3_out[1] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[3] = \<const0> ;
  assign pciesynctxsyncdone_out[2] = \<const0> ;
  assign pciesynctxsyncdone_out[1] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[3] = \<const0> ;
  assign phystatus_out[2] = \<const0> ;
  assign phystatus_out[1] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[63] = \<const0> ;
  assign pinrsrvdas_out[62] = \<const0> ;
  assign pinrsrvdas_out[61] = \<const0> ;
  assign pinrsrvdas_out[60] = \<const0> ;
  assign pinrsrvdas_out[59] = \<const0> ;
  assign pinrsrvdas_out[58] = \<const0> ;
  assign pinrsrvdas_out[57] = \<const0> ;
  assign pinrsrvdas_out[56] = \<const0> ;
  assign pinrsrvdas_out[55] = \<const0> ;
  assign pinrsrvdas_out[54] = \<const0> ;
  assign pinrsrvdas_out[53] = \<const0> ;
  assign pinrsrvdas_out[52] = \<const0> ;
  assign pinrsrvdas_out[51] = \<const0> ;
  assign pinrsrvdas_out[50] = \<const0> ;
  assign pinrsrvdas_out[49] = \<const0> ;
  assign pinrsrvdas_out[48] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[3] = \<const0> ;
  assign powerpresent_out[2] = \<const0> ;
  assign powerpresent_out[1] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[3] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \<const0> ;
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \<const0> ;
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \<const0> ;
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \<const0> ;
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[3] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[3] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[3] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[3] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[19] = \<const0> ;
  assign rxchbondo_out[18] = \<const0> ;
  assign rxchbondo_out[17] = \<const0> ;
  assign rxchbondo_out[16] = \<const0> ;
  assign rxchbondo_out[15] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[3] = \<const0> ;
  assign rxckcaldone_out[2] = \<const0> ;
  assign rxckcaldone_out[1] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[3] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[3] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[3] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxdataextendrsvd_out[31] = \<const0> ;
  assign rxdataextendrsvd_out[30] = \<const0> ;
  assign rxdataextendrsvd_out[29] = \<const0> ;
  assign rxdataextendrsvd_out[28] = \<const0> ;
  assign rxdataextendrsvd_out[27] = \<const0> ;
  assign rxdataextendrsvd_out[26] = \<const0> ;
  assign rxdataextendrsvd_out[25] = \<const0> ;
  assign rxdataextendrsvd_out[24] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \<const0> ;
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \<const0> ;
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \<const0> ;
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \<const0> ;
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[3] = \<const0> ;
  assign rxelecidle_out[2] = \<const0> ;
  assign rxelecidle_out[1] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19] = \<const0> ;
  assign rxheader_out[18] = \<const0> ;
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13] = \<const0> ;
  assign rxheader_out[12] = \<const0> ;
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7] = \<const0> ;
  assign rxheader_out[6] = \<const0> ;
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1] = \<const0> ;
  assign rxheader_out[0] = \<const0> ;
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \<const0> ;
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \<const0> ;
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \<const0> ;
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \<const0> ;
  assign rxlfpstresetdet_out[3] = \<const0> ;
  assign rxlfpstresetdet_out[2] = \<const0> ;
  assign rxlfpstresetdet_out[1] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[3] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[2] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[1] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[3] = \<const0> ;
  assign rxlfpsu3wakedet_out[2] = \<const0> ;
  assign rxlfpsu3wakedet_out[1] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[31] = \<const0> ;
  assign rxmonitorout_out[30] = \<const0> ;
  assign rxmonitorout_out[29] = \<const0> ;
  assign rxmonitorout_out[28] = \<const0> ;
  assign rxmonitorout_out[27] = \<const0> ;
  assign rxmonitorout_out[26] = \<const0> ;
  assign rxmonitorout_out[25] = \<const0> ;
  assign rxmonitorout_out[24] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[3] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[3] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[3] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[3] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign rxoutclkfabric_out[3] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[3] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[3] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[3] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[3] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[3] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[3] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[11] = \<const0> ;
  assign rxstatus_out[10] = \<const0> ;
  assign rxstatus_out[9] = \<const0> ;
  assign rxstatus_out[8] = \<const0> ;
  assign rxstatus_out[7] = \<const0> ;
  assign rxstatus_out[6] = \<const0> ;
  assign rxstatus_out[5] = \<const0> ;
  assign rxstatus_out[4] = \<const0> ;
  assign rxstatus_out[3] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[3] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[3] = \<const0> ;
  assign rxvalid_out[2] = \<const0> ;
  assign rxvalid_out[1] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[3] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[3] = \<const0> ;
  assign txdccdone_out[2] = \<const0> ;
  assign txdccdone_out[1] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[3] = \<const0> ;
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[3] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[15] = \<const0> ;
  assign ubdaddr_out[14] = \<const0> ;
  assign ubdaddr_out[13] = \<const0> ;
  assign ubdaddr_out[12] = \<const0> ;
  assign ubdaddr_out[11] = \<const0> ;
  assign ubdaddr_out[10] = \<const0> ;
  assign ubdaddr_out[9] = \<const0> ;
  assign ubdaddr_out[8] = \<const0> ;
  assign ubdaddr_out[7] = \<const0> ;
  assign ubdaddr_out[6] = \<const0> ;
  assign ubdaddr_out[5] = \<const0> ;
  assign ubdaddr_out[4] = \<const0> ;
  assign ubdaddr_out[3] = \<const0> ;
  assign ubdaddr_out[2] = \<const0> ;
  assign ubdaddr_out[1] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[15] = \<const0> ;
  assign ubdi_out[14] = \<const0> ;
  assign ubdi_out[13] = \<const0> ;
  assign ubdi_out[12] = \<const0> ;
  assign ubdi_out[11] = \<const0> ;
  assign ubdi_out[10] = \<const0> ;
  assign ubdi_out[9] = \<const0> ;
  assign ubdi_out[8] = \<const0> ;
  assign ubdi_out[7] = \<const0> ;
  assign ubdi_out[6] = \<const0> ;
  assign ubdi_out[5] = \<const0> ;
  assign ubdi_out[4] = \<const0> ;
  assign ubdi_out[3] = \<const0> ;
  assign ubdi_out[2] = \<const0> ;
  assign ubdi_out[1] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  cmac_usplus_1_cmac_usplus_1_gt_gtwizard_gtye4 \gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst 
       (.gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .rxctrl0_out({\^rxctrl0_out [55:48],\^rxctrl0_out [39:32],\^rxctrl0_out [23:16],\^rxctrl0_out [7:0]}),
        .rxctrl1_out({\^rxctrl1_out [55:48],\^rxctrl1_out [39:32],\^rxctrl1_out [23:16],\^rxctrl1_out [7:0]}),
        .rxdata_out({\^rxdata_out [447:384],\^rxdata_out [319:256],\^rxdata_out [191:128],\^rxdata_out [63:0]}),
        .rxoutclk_out(\^rxoutclk_out ),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in[3]),
        .txctrl0_in({txctrl0_in[55:48],txctrl0_in[39:32],txctrl0_in[23:16],txctrl0_in[7:0]}),
        .txctrl1_in({txctrl1_in[55:48],txctrl1_in[39:32],txctrl1_in[23:16],txctrl1_in[7:0]}),
        .txdata_in({txdata_in[447:384],txdata_in[319:256],txdata_in[191:128],txdata_in[63:0]}),
        .txoutclk_out(\^txoutclk_out ),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in[3]));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_gt_gtye4_channel_wrapper" *) 
module cmac_usplus_1_cmac_usplus_1_gt_gtye4_channel_wrapper
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtye4_channel channel_inst
       (.GTYE4_CHANNEL_GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTYE4_CHANNEL_GTTXRESET(GTYE4_CHANNEL_GTTXRESET),
        .GTYE4_CHANNEL_RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .GTYE4_CHANNEL_RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .GTYE4_CHANNEL_TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS),
        .GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .GTYE4_CHANNEL_TXRATE(GTYE4_CHANNEL_TXRATE),
        .GTYE4_CHANNEL_TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .gtrxreset_out_reg(gtrxreset_out_reg),
        .gtrxreset_out_reg_0(gtrxreset_out_reg_0),
        .gtrxreset_out_reg_1(gtrxreset_out_reg_1),
        .gtrxreset_out_reg_2(gtrxreset_out_reg_2),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_gt_gtye4_common_wrapper" *) 
module cmac_usplus_1_cmac_usplus_1_gt_gtye4_common_wrapper
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    i_in_meta_reg);
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk00_in;
  wire i_in_meta_reg;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtye4_common common_inst
       (.gtrefclk00_in(gtrefclk00_in),
        .i_in_meta_reg(i_in_meta_reg),
        .qpll0lock_out(qpll0lock_out),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rst_in0(rst_in0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_lbus2axis_segmented_corelogic" *) 
module cmac_usplus_1_cmac_usplus_1_lbus2axis_segmented_corelogic
   (rx_preambleout,
    rx_axis_tvalid,
    rx_axis_tlast,
    rx_axis_tuser,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[1] ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    rx_axis_tdata,
    rx_axis_tkeep,
    rx_preout,
    rx_clk,
    p_0_in,
    axis_tlast_reg_0,
    lbus_err,
    Q,
    D,
    \axis_tkeep_reg[63]_0 ,
    lbus_mty,
    SR);
  output [55:0]rx_preambleout;
  output rx_axis_tvalid;
  output rx_axis_tlast;
  output rx_axis_tuser;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[1] ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output [511:0]rx_axis_tdata;
  output [63:0]rx_axis_tkeep;
  input [55:0]rx_preout;
  input rx_clk;
  input p_0_in;
  input axis_tlast_reg_0;
  input [3:0]lbus_err;
  input [1:0]Q;
  input [511:0]D;
  input [47:0]\axis_tkeep_reg[63]_0 ;
  input [7:0]lbus_mty;
  input [3:0]SR;

  wire [511:0]D;
  wire [1:0]Q;
  wire [3:0]SR;
  wire [47:0]\axis_tkeep_reg[63]_0 ;
  wire axis_tlast_reg_0;
  wire axis_tuser0_n_0;
  wire [3:0]lbus_err;
  wire [7:0]lbus_mty;
  wire [12:4]mty_to_tkeep0_return;
  wire [12:4]mty_to_tkeep1_return;
  wire [12:4]mty_to_tkeep2_return;
  wire [12:4]mty_to_tkeep_return;
  wire p_0_in;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [55:0]rx_preambleout;
  wire \rx_preambleout_2d_reg[0]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[10]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[11]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[12]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[13]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[14]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[15]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[16]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[17]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[18]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[19]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[1]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[20]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[21]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[22]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[23]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[24]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[25]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[26]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[27]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[28]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[29]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[2]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[30]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[31]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[32]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[33]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[34]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[35]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[36]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[37]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[38]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[39]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[3]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[40]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[41]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[42]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[43]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[44]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[45]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[46]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[47]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[48]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[49]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[4]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[50]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[51]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[52]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[53]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[54]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[55]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[5]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[6]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[7]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[8]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[9]_srl2_n_0 ;
  wire [55:0]rx_preout;

  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[326]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_4 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[509]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tdata[509]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[509]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[510]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[510]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[510]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[511]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[511]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1] ));
  FDRE \axis_tdata_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rx_axis_tdata[0]),
        .R(1'b0));
  FDRE \axis_tdata_reg[100] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[100]),
        .Q(rx_axis_tdata[100]),
        .R(1'b0));
  FDRE \axis_tdata_reg[101] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[101]),
        .Q(rx_axis_tdata[101]),
        .R(1'b0));
  FDRE \axis_tdata_reg[102] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[102]),
        .Q(rx_axis_tdata[102]),
        .R(1'b0));
  FDRE \axis_tdata_reg[103] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[103]),
        .Q(rx_axis_tdata[103]),
        .R(1'b0));
  FDRE \axis_tdata_reg[104] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[104]),
        .Q(rx_axis_tdata[104]),
        .R(1'b0));
  FDRE \axis_tdata_reg[105] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[105]),
        .Q(rx_axis_tdata[105]),
        .R(1'b0));
  FDRE \axis_tdata_reg[106] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[106]),
        .Q(rx_axis_tdata[106]),
        .R(1'b0));
  FDRE \axis_tdata_reg[107] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[107]),
        .Q(rx_axis_tdata[107]),
        .R(1'b0));
  FDRE \axis_tdata_reg[108] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[108]),
        .Q(rx_axis_tdata[108]),
        .R(1'b0));
  FDRE \axis_tdata_reg[109] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[109]),
        .Q(rx_axis_tdata[109]),
        .R(1'b0));
  FDRE \axis_tdata_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rx_axis_tdata[10]),
        .R(1'b0));
  FDRE \axis_tdata_reg[110] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[110]),
        .Q(rx_axis_tdata[110]),
        .R(1'b0));
  FDRE \axis_tdata_reg[111] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[111]),
        .Q(rx_axis_tdata[111]),
        .R(1'b0));
  FDRE \axis_tdata_reg[112] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[112]),
        .Q(rx_axis_tdata[112]),
        .R(1'b0));
  FDRE \axis_tdata_reg[113] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[113]),
        .Q(rx_axis_tdata[113]),
        .R(1'b0));
  FDRE \axis_tdata_reg[114] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[114]),
        .Q(rx_axis_tdata[114]),
        .R(1'b0));
  FDRE \axis_tdata_reg[115] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[115]),
        .Q(rx_axis_tdata[115]),
        .R(1'b0));
  FDRE \axis_tdata_reg[116] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[116]),
        .Q(rx_axis_tdata[116]),
        .R(1'b0));
  FDRE \axis_tdata_reg[117] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[117]),
        .Q(rx_axis_tdata[117]),
        .R(1'b0));
  FDRE \axis_tdata_reg[118] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[118]),
        .Q(rx_axis_tdata[118]),
        .R(1'b0));
  FDRE \axis_tdata_reg[119] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[119]),
        .Q(rx_axis_tdata[119]),
        .R(1'b0));
  FDRE \axis_tdata_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rx_axis_tdata[11]),
        .R(1'b0));
  FDRE \axis_tdata_reg[120] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[120]),
        .Q(rx_axis_tdata[120]),
        .R(1'b0));
  FDRE \axis_tdata_reg[121] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[121]),
        .Q(rx_axis_tdata[121]),
        .R(1'b0));
  FDRE \axis_tdata_reg[122] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[122]),
        .Q(rx_axis_tdata[122]),
        .R(1'b0));
  FDRE \axis_tdata_reg[123] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[123]),
        .Q(rx_axis_tdata[123]),
        .R(1'b0));
  FDRE \axis_tdata_reg[124] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[124]),
        .Q(rx_axis_tdata[124]),
        .R(1'b0));
  FDRE \axis_tdata_reg[125] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[125]),
        .Q(rx_axis_tdata[125]),
        .R(1'b0));
  FDRE \axis_tdata_reg[126] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[126]),
        .Q(rx_axis_tdata[126]),
        .R(1'b0));
  FDRE \axis_tdata_reg[127] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[127]),
        .Q(rx_axis_tdata[127]),
        .R(1'b0));
  FDRE \axis_tdata_reg[128] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[128]),
        .Q(rx_axis_tdata[128]),
        .R(1'b0));
  FDRE \axis_tdata_reg[129] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[129]),
        .Q(rx_axis_tdata[129]),
        .R(1'b0));
  FDRE \axis_tdata_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rx_axis_tdata[12]),
        .R(1'b0));
  FDRE \axis_tdata_reg[130] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[130]),
        .Q(rx_axis_tdata[130]),
        .R(1'b0));
  FDRE \axis_tdata_reg[131] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[131]),
        .Q(rx_axis_tdata[131]),
        .R(1'b0));
  FDRE \axis_tdata_reg[132] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[132]),
        .Q(rx_axis_tdata[132]),
        .R(1'b0));
  FDRE \axis_tdata_reg[133] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[133]),
        .Q(rx_axis_tdata[133]),
        .R(1'b0));
  FDRE \axis_tdata_reg[134] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[134]),
        .Q(rx_axis_tdata[134]),
        .R(1'b0));
  FDRE \axis_tdata_reg[135] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[135]),
        .Q(rx_axis_tdata[135]),
        .R(1'b0));
  FDRE \axis_tdata_reg[136] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[136]),
        .Q(rx_axis_tdata[136]),
        .R(1'b0));
  FDRE \axis_tdata_reg[137] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[137]),
        .Q(rx_axis_tdata[137]),
        .R(1'b0));
  FDRE \axis_tdata_reg[138] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[138]),
        .Q(rx_axis_tdata[138]),
        .R(1'b0));
  FDRE \axis_tdata_reg[139] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[139]),
        .Q(rx_axis_tdata[139]),
        .R(1'b0));
  FDRE \axis_tdata_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(rx_axis_tdata[13]),
        .R(1'b0));
  FDRE \axis_tdata_reg[140] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[140]),
        .Q(rx_axis_tdata[140]),
        .R(1'b0));
  FDRE \axis_tdata_reg[141] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[141]),
        .Q(rx_axis_tdata[141]),
        .R(1'b0));
  FDRE \axis_tdata_reg[142] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[142]),
        .Q(rx_axis_tdata[142]),
        .R(1'b0));
  FDRE \axis_tdata_reg[143] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[143]),
        .Q(rx_axis_tdata[143]),
        .R(1'b0));
  FDRE \axis_tdata_reg[144] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[144]),
        .Q(rx_axis_tdata[144]),
        .R(1'b0));
  FDRE \axis_tdata_reg[145] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[145]),
        .Q(rx_axis_tdata[145]),
        .R(1'b0));
  FDRE \axis_tdata_reg[146] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[146]),
        .Q(rx_axis_tdata[146]),
        .R(1'b0));
  FDRE \axis_tdata_reg[147] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[147]),
        .Q(rx_axis_tdata[147]),
        .R(1'b0));
  FDRE \axis_tdata_reg[148] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[148]),
        .Q(rx_axis_tdata[148]),
        .R(1'b0));
  FDRE \axis_tdata_reg[149] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[149]),
        .Q(rx_axis_tdata[149]),
        .R(1'b0));
  FDRE \axis_tdata_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(rx_axis_tdata[14]),
        .R(1'b0));
  FDRE \axis_tdata_reg[150] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[150]),
        .Q(rx_axis_tdata[150]),
        .R(1'b0));
  FDRE \axis_tdata_reg[151] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[151]),
        .Q(rx_axis_tdata[151]),
        .R(1'b0));
  FDRE \axis_tdata_reg[152] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[152]),
        .Q(rx_axis_tdata[152]),
        .R(1'b0));
  FDRE \axis_tdata_reg[153] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[153]),
        .Q(rx_axis_tdata[153]),
        .R(1'b0));
  FDRE \axis_tdata_reg[154] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[154]),
        .Q(rx_axis_tdata[154]),
        .R(1'b0));
  FDRE \axis_tdata_reg[155] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[155]),
        .Q(rx_axis_tdata[155]),
        .R(1'b0));
  FDRE \axis_tdata_reg[156] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[156]),
        .Q(rx_axis_tdata[156]),
        .R(1'b0));
  FDRE \axis_tdata_reg[157] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[157]),
        .Q(rx_axis_tdata[157]),
        .R(1'b0));
  FDRE \axis_tdata_reg[158] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[158]),
        .Q(rx_axis_tdata[158]),
        .R(1'b0));
  FDRE \axis_tdata_reg[159] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[159]),
        .Q(rx_axis_tdata[159]),
        .R(1'b0));
  FDRE \axis_tdata_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(rx_axis_tdata[15]),
        .R(1'b0));
  FDRE \axis_tdata_reg[160] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[160]),
        .Q(rx_axis_tdata[160]),
        .R(1'b0));
  FDRE \axis_tdata_reg[161] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[161]),
        .Q(rx_axis_tdata[161]),
        .R(1'b0));
  FDRE \axis_tdata_reg[162] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[162]),
        .Q(rx_axis_tdata[162]),
        .R(1'b0));
  FDRE \axis_tdata_reg[163] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[163]),
        .Q(rx_axis_tdata[163]),
        .R(1'b0));
  FDRE \axis_tdata_reg[164] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[164]),
        .Q(rx_axis_tdata[164]),
        .R(1'b0));
  FDRE \axis_tdata_reg[165] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[165]),
        .Q(rx_axis_tdata[165]),
        .R(1'b0));
  FDRE \axis_tdata_reg[166] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[166]),
        .Q(rx_axis_tdata[166]),
        .R(1'b0));
  FDRE \axis_tdata_reg[167] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[167]),
        .Q(rx_axis_tdata[167]),
        .R(1'b0));
  FDRE \axis_tdata_reg[168] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[168]),
        .Q(rx_axis_tdata[168]),
        .R(1'b0));
  FDRE \axis_tdata_reg[169] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[169]),
        .Q(rx_axis_tdata[169]),
        .R(1'b0));
  FDRE \axis_tdata_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(rx_axis_tdata[16]),
        .R(1'b0));
  FDRE \axis_tdata_reg[170] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[170]),
        .Q(rx_axis_tdata[170]),
        .R(1'b0));
  FDRE \axis_tdata_reg[171] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[171]),
        .Q(rx_axis_tdata[171]),
        .R(1'b0));
  FDRE \axis_tdata_reg[172] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[172]),
        .Q(rx_axis_tdata[172]),
        .R(1'b0));
  FDRE \axis_tdata_reg[173] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[173]),
        .Q(rx_axis_tdata[173]),
        .R(1'b0));
  FDRE \axis_tdata_reg[174] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[174]),
        .Q(rx_axis_tdata[174]),
        .R(1'b0));
  FDRE \axis_tdata_reg[175] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[175]),
        .Q(rx_axis_tdata[175]),
        .R(1'b0));
  FDRE \axis_tdata_reg[176] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[176]),
        .Q(rx_axis_tdata[176]),
        .R(1'b0));
  FDRE \axis_tdata_reg[177] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[177]),
        .Q(rx_axis_tdata[177]),
        .R(1'b0));
  FDRE \axis_tdata_reg[178] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[178]),
        .Q(rx_axis_tdata[178]),
        .R(1'b0));
  FDRE \axis_tdata_reg[179] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[179]),
        .Q(rx_axis_tdata[179]),
        .R(1'b0));
  FDRE \axis_tdata_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(rx_axis_tdata[17]),
        .R(1'b0));
  FDRE \axis_tdata_reg[180] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[180]),
        .Q(rx_axis_tdata[180]),
        .R(1'b0));
  FDRE \axis_tdata_reg[181] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[181]),
        .Q(rx_axis_tdata[181]),
        .R(1'b0));
  FDRE \axis_tdata_reg[182] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[182]),
        .Q(rx_axis_tdata[182]),
        .R(1'b0));
  FDRE \axis_tdata_reg[183] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[183]),
        .Q(rx_axis_tdata[183]),
        .R(1'b0));
  FDRE \axis_tdata_reg[184] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[184]),
        .Q(rx_axis_tdata[184]),
        .R(1'b0));
  FDRE \axis_tdata_reg[185] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[185]),
        .Q(rx_axis_tdata[185]),
        .R(1'b0));
  FDRE \axis_tdata_reg[186] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[186]),
        .Q(rx_axis_tdata[186]),
        .R(1'b0));
  FDRE \axis_tdata_reg[187] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[187]),
        .Q(rx_axis_tdata[187]),
        .R(1'b0));
  FDRE \axis_tdata_reg[188] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[188]),
        .Q(rx_axis_tdata[188]),
        .R(1'b0));
  FDRE \axis_tdata_reg[189] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[189]),
        .Q(rx_axis_tdata[189]),
        .R(1'b0));
  FDRE \axis_tdata_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(rx_axis_tdata[18]),
        .R(1'b0));
  FDRE \axis_tdata_reg[190] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[190]),
        .Q(rx_axis_tdata[190]),
        .R(1'b0));
  FDRE \axis_tdata_reg[191] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[191]),
        .Q(rx_axis_tdata[191]),
        .R(1'b0));
  FDRE \axis_tdata_reg[192] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[192]),
        .Q(rx_axis_tdata[192]),
        .R(1'b0));
  FDRE \axis_tdata_reg[193] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[193]),
        .Q(rx_axis_tdata[193]),
        .R(1'b0));
  FDRE \axis_tdata_reg[194] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[194]),
        .Q(rx_axis_tdata[194]),
        .R(1'b0));
  FDRE \axis_tdata_reg[195] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[195]),
        .Q(rx_axis_tdata[195]),
        .R(1'b0));
  FDRE \axis_tdata_reg[196] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[196]),
        .Q(rx_axis_tdata[196]),
        .R(1'b0));
  FDRE \axis_tdata_reg[197] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[197]),
        .Q(rx_axis_tdata[197]),
        .R(1'b0));
  FDRE \axis_tdata_reg[198] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[198]),
        .Q(rx_axis_tdata[198]),
        .R(1'b0));
  FDRE \axis_tdata_reg[199] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[199]),
        .Q(rx_axis_tdata[199]),
        .R(1'b0));
  FDRE \axis_tdata_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(rx_axis_tdata[19]),
        .R(1'b0));
  FDRE \axis_tdata_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rx_axis_tdata[1]),
        .R(1'b0));
  FDRE \axis_tdata_reg[200] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[200]),
        .Q(rx_axis_tdata[200]),
        .R(1'b0));
  FDRE \axis_tdata_reg[201] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[201]),
        .Q(rx_axis_tdata[201]),
        .R(1'b0));
  FDRE \axis_tdata_reg[202] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[202]),
        .Q(rx_axis_tdata[202]),
        .R(1'b0));
  FDRE \axis_tdata_reg[203] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[203]),
        .Q(rx_axis_tdata[203]),
        .R(1'b0));
  FDRE \axis_tdata_reg[204] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[204]),
        .Q(rx_axis_tdata[204]),
        .R(1'b0));
  FDRE \axis_tdata_reg[205] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[205]),
        .Q(rx_axis_tdata[205]),
        .R(1'b0));
  FDRE \axis_tdata_reg[206] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[206]),
        .Q(rx_axis_tdata[206]),
        .R(1'b0));
  FDRE \axis_tdata_reg[207] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[207]),
        .Q(rx_axis_tdata[207]),
        .R(1'b0));
  FDRE \axis_tdata_reg[208] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[208]),
        .Q(rx_axis_tdata[208]),
        .R(1'b0));
  FDRE \axis_tdata_reg[209] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[209]),
        .Q(rx_axis_tdata[209]),
        .R(1'b0));
  FDRE \axis_tdata_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(rx_axis_tdata[20]),
        .R(1'b0));
  FDRE \axis_tdata_reg[210] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[210]),
        .Q(rx_axis_tdata[210]),
        .R(1'b0));
  FDRE \axis_tdata_reg[211] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[211]),
        .Q(rx_axis_tdata[211]),
        .R(1'b0));
  FDRE \axis_tdata_reg[212] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[212]),
        .Q(rx_axis_tdata[212]),
        .R(1'b0));
  FDRE \axis_tdata_reg[213] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[213]),
        .Q(rx_axis_tdata[213]),
        .R(1'b0));
  FDRE \axis_tdata_reg[214] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[214]),
        .Q(rx_axis_tdata[214]),
        .R(1'b0));
  FDRE \axis_tdata_reg[215] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[215]),
        .Q(rx_axis_tdata[215]),
        .R(1'b0));
  FDRE \axis_tdata_reg[216] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[216]),
        .Q(rx_axis_tdata[216]),
        .R(1'b0));
  FDRE \axis_tdata_reg[217] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[217]),
        .Q(rx_axis_tdata[217]),
        .R(1'b0));
  FDRE \axis_tdata_reg[218] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[218]),
        .Q(rx_axis_tdata[218]),
        .R(1'b0));
  FDRE \axis_tdata_reg[219] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[219]),
        .Q(rx_axis_tdata[219]),
        .R(1'b0));
  FDRE \axis_tdata_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(rx_axis_tdata[21]),
        .R(1'b0));
  FDRE \axis_tdata_reg[220] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[220]),
        .Q(rx_axis_tdata[220]),
        .R(1'b0));
  FDRE \axis_tdata_reg[221] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[221]),
        .Q(rx_axis_tdata[221]),
        .R(1'b0));
  FDRE \axis_tdata_reg[222] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[222]),
        .Q(rx_axis_tdata[222]),
        .R(1'b0));
  FDRE \axis_tdata_reg[223] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[223]),
        .Q(rx_axis_tdata[223]),
        .R(1'b0));
  FDRE \axis_tdata_reg[224] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[224]),
        .Q(rx_axis_tdata[224]),
        .R(1'b0));
  FDRE \axis_tdata_reg[225] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[225]),
        .Q(rx_axis_tdata[225]),
        .R(1'b0));
  FDRE \axis_tdata_reg[226] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[226]),
        .Q(rx_axis_tdata[226]),
        .R(1'b0));
  FDRE \axis_tdata_reg[227] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[227]),
        .Q(rx_axis_tdata[227]),
        .R(1'b0));
  FDRE \axis_tdata_reg[228] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[228]),
        .Q(rx_axis_tdata[228]),
        .R(1'b0));
  FDRE \axis_tdata_reg[229] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[229]),
        .Q(rx_axis_tdata[229]),
        .R(1'b0));
  FDRE \axis_tdata_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(rx_axis_tdata[22]),
        .R(1'b0));
  FDRE \axis_tdata_reg[230] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[230]),
        .Q(rx_axis_tdata[230]),
        .R(1'b0));
  FDRE \axis_tdata_reg[231] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[231]),
        .Q(rx_axis_tdata[231]),
        .R(1'b0));
  FDRE \axis_tdata_reg[232] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[232]),
        .Q(rx_axis_tdata[232]),
        .R(1'b0));
  FDRE \axis_tdata_reg[233] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[233]),
        .Q(rx_axis_tdata[233]),
        .R(1'b0));
  FDRE \axis_tdata_reg[234] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[234]),
        .Q(rx_axis_tdata[234]),
        .R(1'b0));
  FDRE \axis_tdata_reg[235] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[235]),
        .Q(rx_axis_tdata[235]),
        .R(1'b0));
  FDRE \axis_tdata_reg[236] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[236]),
        .Q(rx_axis_tdata[236]),
        .R(1'b0));
  FDRE \axis_tdata_reg[237] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[237]),
        .Q(rx_axis_tdata[237]),
        .R(1'b0));
  FDRE \axis_tdata_reg[238] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[238]),
        .Q(rx_axis_tdata[238]),
        .R(1'b0));
  FDRE \axis_tdata_reg[239] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[239]),
        .Q(rx_axis_tdata[239]),
        .R(1'b0));
  FDRE \axis_tdata_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(rx_axis_tdata[23]),
        .R(1'b0));
  FDRE \axis_tdata_reg[240] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[240]),
        .Q(rx_axis_tdata[240]),
        .R(1'b0));
  FDRE \axis_tdata_reg[241] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[241]),
        .Q(rx_axis_tdata[241]),
        .R(1'b0));
  FDRE \axis_tdata_reg[242] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[242]),
        .Q(rx_axis_tdata[242]),
        .R(1'b0));
  FDRE \axis_tdata_reg[243] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[243]),
        .Q(rx_axis_tdata[243]),
        .R(1'b0));
  FDRE \axis_tdata_reg[244] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[244]),
        .Q(rx_axis_tdata[244]),
        .R(1'b0));
  FDRE \axis_tdata_reg[245] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[245]),
        .Q(rx_axis_tdata[245]),
        .R(1'b0));
  FDRE \axis_tdata_reg[246] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[246]),
        .Q(rx_axis_tdata[246]),
        .R(1'b0));
  FDRE \axis_tdata_reg[247] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[247]),
        .Q(rx_axis_tdata[247]),
        .R(1'b0));
  FDRE \axis_tdata_reg[248] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[248]),
        .Q(rx_axis_tdata[248]),
        .R(1'b0));
  FDRE \axis_tdata_reg[249] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[249]),
        .Q(rx_axis_tdata[249]),
        .R(1'b0));
  FDRE \axis_tdata_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(rx_axis_tdata[24]),
        .R(1'b0));
  FDRE \axis_tdata_reg[250] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[250]),
        .Q(rx_axis_tdata[250]),
        .R(1'b0));
  FDRE \axis_tdata_reg[251] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[251]),
        .Q(rx_axis_tdata[251]),
        .R(1'b0));
  FDRE \axis_tdata_reg[252] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[252]),
        .Q(rx_axis_tdata[252]),
        .R(1'b0));
  FDRE \axis_tdata_reg[253] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[253]),
        .Q(rx_axis_tdata[253]),
        .R(1'b0));
  FDRE \axis_tdata_reg[254] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[254]),
        .Q(rx_axis_tdata[254]),
        .R(1'b0));
  FDRE \axis_tdata_reg[255] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[255]),
        .Q(rx_axis_tdata[255]),
        .R(1'b0));
  FDRE \axis_tdata_reg[256] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[256]),
        .Q(rx_axis_tdata[256]),
        .R(1'b0));
  FDRE \axis_tdata_reg[257] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[257]),
        .Q(rx_axis_tdata[257]),
        .R(1'b0));
  FDRE \axis_tdata_reg[258] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[258]),
        .Q(rx_axis_tdata[258]),
        .R(1'b0));
  FDRE \axis_tdata_reg[259] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[259]),
        .Q(rx_axis_tdata[259]),
        .R(1'b0));
  FDRE \axis_tdata_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(rx_axis_tdata[25]),
        .R(1'b0));
  FDRE \axis_tdata_reg[260] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[260]),
        .Q(rx_axis_tdata[260]),
        .R(1'b0));
  FDRE \axis_tdata_reg[261] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[261]),
        .Q(rx_axis_tdata[261]),
        .R(1'b0));
  FDRE \axis_tdata_reg[262] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[262]),
        .Q(rx_axis_tdata[262]),
        .R(1'b0));
  FDRE \axis_tdata_reg[263] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[263]),
        .Q(rx_axis_tdata[263]),
        .R(1'b0));
  FDRE \axis_tdata_reg[264] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[264]),
        .Q(rx_axis_tdata[264]),
        .R(1'b0));
  FDRE \axis_tdata_reg[265] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[265]),
        .Q(rx_axis_tdata[265]),
        .R(1'b0));
  FDRE \axis_tdata_reg[266] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[266]),
        .Q(rx_axis_tdata[266]),
        .R(1'b0));
  FDRE \axis_tdata_reg[267] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[267]),
        .Q(rx_axis_tdata[267]),
        .R(1'b0));
  FDRE \axis_tdata_reg[268] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[268]),
        .Q(rx_axis_tdata[268]),
        .R(1'b0));
  FDRE \axis_tdata_reg[269] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[269]),
        .Q(rx_axis_tdata[269]),
        .R(1'b0));
  FDRE \axis_tdata_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(rx_axis_tdata[26]),
        .R(1'b0));
  FDRE \axis_tdata_reg[270] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[270]),
        .Q(rx_axis_tdata[270]),
        .R(1'b0));
  FDRE \axis_tdata_reg[271] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[271]),
        .Q(rx_axis_tdata[271]),
        .R(1'b0));
  FDRE \axis_tdata_reg[272] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[272]),
        .Q(rx_axis_tdata[272]),
        .R(1'b0));
  FDRE \axis_tdata_reg[273] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[273]),
        .Q(rx_axis_tdata[273]),
        .R(1'b0));
  FDRE \axis_tdata_reg[274] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[274]),
        .Q(rx_axis_tdata[274]),
        .R(1'b0));
  FDRE \axis_tdata_reg[275] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[275]),
        .Q(rx_axis_tdata[275]),
        .R(1'b0));
  FDRE \axis_tdata_reg[276] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[276]),
        .Q(rx_axis_tdata[276]),
        .R(1'b0));
  FDRE \axis_tdata_reg[277] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[277]),
        .Q(rx_axis_tdata[277]),
        .R(1'b0));
  FDRE \axis_tdata_reg[278] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[278]),
        .Q(rx_axis_tdata[278]),
        .R(1'b0));
  FDRE \axis_tdata_reg[279] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[279]),
        .Q(rx_axis_tdata[279]),
        .R(1'b0));
  FDRE \axis_tdata_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(rx_axis_tdata[27]),
        .R(1'b0));
  FDRE \axis_tdata_reg[280] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[280]),
        .Q(rx_axis_tdata[280]),
        .R(1'b0));
  FDRE \axis_tdata_reg[281] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[281]),
        .Q(rx_axis_tdata[281]),
        .R(1'b0));
  FDRE \axis_tdata_reg[282] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[282]),
        .Q(rx_axis_tdata[282]),
        .R(1'b0));
  FDRE \axis_tdata_reg[283] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[283]),
        .Q(rx_axis_tdata[283]),
        .R(1'b0));
  FDRE \axis_tdata_reg[284] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[284]),
        .Q(rx_axis_tdata[284]),
        .R(1'b0));
  FDRE \axis_tdata_reg[285] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[285]),
        .Q(rx_axis_tdata[285]),
        .R(1'b0));
  FDRE \axis_tdata_reg[286] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[286]),
        .Q(rx_axis_tdata[286]),
        .R(1'b0));
  FDRE \axis_tdata_reg[287] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[287]),
        .Q(rx_axis_tdata[287]),
        .R(1'b0));
  FDRE \axis_tdata_reg[288] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[288]),
        .Q(rx_axis_tdata[288]),
        .R(1'b0));
  FDRE \axis_tdata_reg[289] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[289]),
        .Q(rx_axis_tdata[289]),
        .R(1'b0));
  FDRE \axis_tdata_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(rx_axis_tdata[28]),
        .R(1'b0));
  FDRE \axis_tdata_reg[290] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[290]),
        .Q(rx_axis_tdata[290]),
        .R(1'b0));
  FDRE \axis_tdata_reg[291] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[291]),
        .Q(rx_axis_tdata[291]),
        .R(1'b0));
  FDRE \axis_tdata_reg[292] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[292]),
        .Q(rx_axis_tdata[292]),
        .R(1'b0));
  FDRE \axis_tdata_reg[293] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[293]),
        .Q(rx_axis_tdata[293]),
        .R(1'b0));
  FDRE \axis_tdata_reg[294] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[294]),
        .Q(rx_axis_tdata[294]),
        .R(1'b0));
  FDRE \axis_tdata_reg[295] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[295]),
        .Q(rx_axis_tdata[295]),
        .R(1'b0));
  FDRE \axis_tdata_reg[296] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[296]),
        .Q(rx_axis_tdata[296]),
        .R(1'b0));
  FDRE \axis_tdata_reg[297] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[297]),
        .Q(rx_axis_tdata[297]),
        .R(1'b0));
  FDRE \axis_tdata_reg[298] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[298]),
        .Q(rx_axis_tdata[298]),
        .R(1'b0));
  FDRE \axis_tdata_reg[299] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[299]),
        .Q(rx_axis_tdata[299]),
        .R(1'b0));
  FDRE \axis_tdata_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(rx_axis_tdata[29]),
        .R(1'b0));
  FDRE \axis_tdata_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rx_axis_tdata[2]),
        .R(1'b0));
  FDRE \axis_tdata_reg[300] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[300]),
        .Q(rx_axis_tdata[300]),
        .R(1'b0));
  FDRE \axis_tdata_reg[301] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[301]),
        .Q(rx_axis_tdata[301]),
        .R(1'b0));
  FDRE \axis_tdata_reg[302] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[302]),
        .Q(rx_axis_tdata[302]),
        .R(1'b0));
  FDRE \axis_tdata_reg[303] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[303]),
        .Q(rx_axis_tdata[303]),
        .R(1'b0));
  FDRE \axis_tdata_reg[304] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[304]),
        .Q(rx_axis_tdata[304]),
        .R(1'b0));
  FDRE \axis_tdata_reg[305] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[305]),
        .Q(rx_axis_tdata[305]),
        .R(1'b0));
  FDRE \axis_tdata_reg[306] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[306]),
        .Q(rx_axis_tdata[306]),
        .R(1'b0));
  FDRE \axis_tdata_reg[307] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[307]),
        .Q(rx_axis_tdata[307]),
        .R(1'b0));
  FDRE \axis_tdata_reg[308] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[308]),
        .Q(rx_axis_tdata[308]),
        .R(1'b0));
  FDRE \axis_tdata_reg[309] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[309]),
        .Q(rx_axis_tdata[309]),
        .R(1'b0));
  FDRE \axis_tdata_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(rx_axis_tdata[30]),
        .R(1'b0));
  FDRE \axis_tdata_reg[310] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[310]),
        .Q(rx_axis_tdata[310]),
        .R(1'b0));
  FDRE \axis_tdata_reg[311] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[311]),
        .Q(rx_axis_tdata[311]),
        .R(1'b0));
  FDRE \axis_tdata_reg[312] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[312]),
        .Q(rx_axis_tdata[312]),
        .R(1'b0));
  FDRE \axis_tdata_reg[313] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[313]),
        .Q(rx_axis_tdata[313]),
        .R(1'b0));
  FDRE \axis_tdata_reg[314] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[314]),
        .Q(rx_axis_tdata[314]),
        .R(1'b0));
  FDRE \axis_tdata_reg[315] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[315]),
        .Q(rx_axis_tdata[315]),
        .R(1'b0));
  FDRE \axis_tdata_reg[316] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[316]),
        .Q(rx_axis_tdata[316]),
        .R(1'b0));
  FDRE \axis_tdata_reg[317] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[317]),
        .Q(rx_axis_tdata[317]),
        .R(1'b0));
  FDRE \axis_tdata_reg[318] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[318]),
        .Q(rx_axis_tdata[318]),
        .R(1'b0));
  FDRE \axis_tdata_reg[319] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[319]),
        .Q(rx_axis_tdata[319]),
        .R(1'b0));
  FDRE \axis_tdata_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(rx_axis_tdata[31]),
        .R(1'b0));
  FDRE \axis_tdata_reg[320] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[320]),
        .Q(rx_axis_tdata[320]),
        .R(1'b0));
  FDRE \axis_tdata_reg[321] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[321]),
        .Q(rx_axis_tdata[321]),
        .R(1'b0));
  FDRE \axis_tdata_reg[322] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[322]),
        .Q(rx_axis_tdata[322]),
        .R(1'b0));
  FDRE \axis_tdata_reg[323] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[323]),
        .Q(rx_axis_tdata[323]),
        .R(1'b0));
  FDRE \axis_tdata_reg[324] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[324]),
        .Q(rx_axis_tdata[324]),
        .R(1'b0));
  FDRE \axis_tdata_reg[325] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[325]),
        .Q(rx_axis_tdata[325]),
        .R(1'b0));
  FDRE \axis_tdata_reg[326] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[326]),
        .Q(rx_axis_tdata[326]),
        .R(1'b0));
  FDRE \axis_tdata_reg[327] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[327]),
        .Q(rx_axis_tdata[327]),
        .R(1'b0));
  FDRE \axis_tdata_reg[328] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[328]),
        .Q(rx_axis_tdata[328]),
        .R(1'b0));
  FDRE \axis_tdata_reg[329] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[329]),
        .Q(rx_axis_tdata[329]),
        .R(1'b0));
  FDRE \axis_tdata_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(rx_axis_tdata[32]),
        .R(1'b0));
  FDRE \axis_tdata_reg[330] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[330]),
        .Q(rx_axis_tdata[330]),
        .R(1'b0));
  FDRE \axis_tdata_reg[331] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[331]),
        .Q(rx_axis_tdata[331]),
        .R(1'b0));
  FDRE \axis_tdata_reg[332] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[332]),
        .Q(rx_axis_tdata[332]),
        .R(1'b0));
  FDRE \axis_tdata_reg[333] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[333]),
        .Q(rx_axis_tdata[333]),
        .R(1'b0));
  FDRE \axis_tdata_reg[334] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[334]),
        .Q(rx_axis_tdata[334]),
        .R(1'b0));
  FDRE \axis_tdata_reg[335] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[335]),
        .Q(rx_axis_tdata[335]),
        .R(1'b0));
  FDRE \axis_tdata_reg[336] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[336]),
        .Q(rx_axis_tdata[336]),
        .R(1'b0));
  FDRE \axis_tdata_reg[337] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[337]),
        .Q(rx_axis_tdata[337]),
        .R(1'b0));
  FDRE \axis_tdata_reg[338] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[338]),
        .Q(rx_axis_tdata[338]),
        .R(1'b0));
  FDRE \axis_tdata_reg[339] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[339]),
        .Q(rx_axis_tdata[339]),
        .R(1'b0));
  FDRE \axis_tdata_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(rx_axis_tdata[33]),
        .R(1'b0));
  FDRE \axis_tdata_reg[340] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[340]),
        .Q(rx_axis_tdata[340]),
        .R(1'b0));
  FDRE \axis_tdata_reg[341] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[341]),
        .Q(rx_axis_tdata[341]),
        .R(1'b0));
  FDRE \axis_tdata_reg[342] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[342]),
        .Q(rx_axis_tdata[342]),
        .R(1'b0));
  FDRE \axis_tdata_reg[343] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[343]),
        .Q(rx_axis_tdata[343]),
        .R(1'b0));
  FDRE \axis_tdata_reg[344] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[344]),
        .Q(rx_axis_tdata[344]),
        .R(1'b0));
  FDRE \axis_tdata_reg[345] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[345]),
        .Q(rx_axis_tdata[345]),
        .R(1'b0));
  FDRE \axis_tdata_reg[346] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[346]),
        .Q(rx_axis_tdata[346]),
        .R(1'b0));
  FDRE \axis_tdata_reg[347] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[347]),
        .Q(rx_axis_tdata[347]),
        .R(1'b0));
  FDRE \axis_tdata_reg[348] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[348]),
        .Q(rx_axis_tdata[348]),
        .R(1'b0));
  FDRE \axis_tdata_reg[349] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[349]),
        .Q(rx_axis_tdata[349]),
        .R(1'b0));
  FDRE \axis_tdata_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(rx_axis_tdata[34]),
        .R(1'b0));
  FDRE \axis_tdata_reg[350] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[350]),
        .Q(rx_axis_tdata[350]),
        .R(1'b0));
  FDRE \axis_tdata_reg[351] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[351]),
        .Q(rx_axis_tdata[351]),
        .R(1'b0));
  FDRE \axis_tdata_reg[352] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[352]),
        .Q(rx_axis_tdata[352]),
        .R(1'b0));
  FDRE \axis_tdata_reg[353] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[353]),
        .Q(rx_axis_tdata[353]),
        .R(1'b0));
  FDRE \axis_tdata_reg[354] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[354]),
        .Q(rx_axis_tdata[354]),
        .R(1'b0));
  FDRE \axis_tdata_reg[355] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[355]),
        .Q(rx_axis_tdata[355]),
        .R(1'b0));
  FDRE \axis_tdata_reg[356] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[356]),
        .Q(rx_axis_tdata[356]),
        .R(1'b0));
  FDRE \axis_tdata_reg[357] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[357]),
        .Q(rx_axis_tdata[357]),
        .R(1'b0));
  FDRE \axis_tdata_reg[358] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[358]),
        .Q(rx_axis_tdata[358]),
        .R(1'b0));
  FDRE \axis_tdata_reg[359] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[359]),
        .Q(rx_axis_tdata[359]),
        .R(1'b0));
  FDRE \axis_tdata_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(rx_axis_tdata[35]),
        .R(1'b0));
  FDRE \axis_tdata_reg[360] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[360]),
        .Q(rx_axis_tdata[360]),
        .R(1'b0));
  FDRE \axis_tdata_reg[361] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[361]),
        .Q(rx_axis_tdata[361]),
        .R(1'b0));
  FDRE \axis_tdata_reg[362] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[362]),
        .Q(rx_axis_tdata[362]),
        .R(1'b0));
  FDRE \axis_tdata_reg[363] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[363]),
        .Q(rx_axis_tdata[363]),
        .R(1'b0));
  FDRE \axis_tdata_reg[364] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[364]),
        .Q(rx_axis_tdata[364]),
        .R(1'b0));
  FDRE \axis_tdata_reg[365] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[365]),
        .Q(rx_axis_tdata[365]),
        .R(1'b0));
  FDRE \axis_tdata_reg[366] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[366]),
        .Q(rx_axis_tdata[366]),
        .R(1'b0));
  FDRE \axis_tdata_reg[367] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[367]),
        .Q(rx_axis_tdata[367]),
        .R(1'b0));
  FDRE \axis_tdata_reg[368] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[368]),
        .Q(rx_axis_tdata[368]),
        .R(1'b0));
  FDRE \axis_tdata_reg[369] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[369]),
        .Q(rx_axis_tdata[369]),
        .R(1'b0));
  FDRE \axis_tdata_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(rx_axis_tdata[36]),
        .R(1'b0));
  FDRE \axis_tdata_reg[370] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[370]),
        .Q(rx_axis_tdata[370]),
        .R(1'b0));
  FDRE \axis_tdata_reg[371] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[371]),
        .Q(rx_axis_tdata[371]),
        .R(1'b0));
  FDRE \axis_tdata_reg[372] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[372]),
        .Q(rx_axis_tdata[372]),
        .R(1'b0));
  FDRE \axis_tdata_reg[373] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[373]),
        .Q(rx_axis_tdata[373]),
        .R(1'b0));
  FDRE \axis_tdata_reg[374] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[374]),
        .Q(rx_axis_tdata[374]),
        .R(1'b0));
  FDRE \axis_tdata_reg[375] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[375]),
        .Q(rx_axis_tdata[375]),
        .R(1'b0));
  FDRE \axis_tdata_reg[376] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[376]),
        .Q(rx_axis_tdata[376]),
        .R(1'b0));
  FDRE \axis_tdata_reg[377] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[377]),
        .Q(rx_axis_tdata[377]),
        .R(1'b0));
  FDRE \axis_tdata_reg[378] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[378]),
        .Q(rx_axis_tdata[378]),
        .R(1'b0));
  FDRE \axis_tdata_reg[379] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[379]),
        .Q(rx_axis_tdata[379]),
        .R(1'b0));
  FDRE \axis_tdata_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(rx_axis_tdata[37]),
        .R(1'b0));
  FDRE \axis_tdata_reg[380] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[380]),
        .Q(rx_axis_tdata[380]),
        .R(1'b0));
  FDRE \axis_tdata_reg[381] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[381]),
        .Q(rx_axis_tdata[381]),
        .R(1'b0));
  FDRE \axis_tdata_reg[382] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[382]),
        .Q(rx_axis_tdata[382]),
        .R(1'b0));
  FDRE \axis_tdata_reg[383] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[383]),
        .Q(rx_axis_tdata[383]),
        .R(1'b0));
  FDRE \axis_tdata_reg[384] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[384]),
        .Q(rx_axis_tdata[384]),
        .R(1'b0));
  FDRE \axis_tdata_reg[385] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[385]),
        .Q(rx_axis_tdata[385]),
        .R(1'b0));
  FDRE \axis_tdata_reg[386] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[386]),
        .Q(rx_axis_tdata[386]),
        .R(1'b0));
  FDRE \axis_tdata_reg[387] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[387]),
        .Q(rx_axis_tdata[387]),
        .R(1'b0));
  FDRE \axis_tdata_reg[388] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[388]),
        .Q(rx_axis_tdata[388]),
        .R(1'b0));
  FDRE \axis_tdata_reg[389] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[389]),
        .Q(rx_axis_tdata[389]),
        .R(1'b0));
  FDRE \axis_tdata_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(rx_axis_tdata[38]),
        .R(1'b0));
  FDRE \axis_tdata_reg[390] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[390]),
        .Q(rx_axis_tdata[390]),
        .R(1'b0));
  FDRE \axis_tdata_reg[391] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[391]),
        .Q(rx_axis_tdata[391]),
        .R(1'b0));
  FDRE \axis_tdata_reg[392] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[392]),
        .Q(rx_axis_tdata[392]),
        .R(1'b0));
  FDRE \axis_tdata_reg[393] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[393]),
        .Q(rx_axis_tdata[393]),
        .R(1'b0));
  FDRE \axis_tdata_reg[394] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[394]),
        .Q(rx_axis_tdata[394]),
        .R(1'b0));
  FDRE \axis_tdata_reg[395] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[395]),
        .Q(rx_axis_tdata[395]),
        .R(1'b0));
  FDRE \axis_tdata_reg[396] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[396]),
        .Q(rx_axis_tdata[396]),
        .R(1'b0));
  FDRE \axis_tdata_reg[397] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[397]),
        .Q(rx_axis_tdata[397]),
        .R(1'b0));
  FDRE \axis_tdata_reg[398] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[398]),
        .Q(rx_axis_tdata[398]),
        .R(1'b0));
  FDRE \axis_tdata_reg[399] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[399]),
        .Q(rx_axis_tdata[399]),
        .R(1'b0));
  FDRE \axis_tdata_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(rx_axis_tdata[39]),
        .R(1'b0));
  FDRE \axis_tdata_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rx_axis_tdata[3]),
        .R(1'b0));
  FDRE \axis_tdata_reg[400] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[400]),
        .Q(rx_axis_tdata[400]),
        .R(1'b0));
  FDRE \axis_tdata_reg[401] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[401]),
        .Q(rx_axis_tdata[401]),
        .R(1'b0));
  FDRE \axis_tdata_reg[402] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[402]),
        .Q(rx_axis_tdata[402]),
        .R(1'b0));
  FDRE \axis_tdata_reg[403] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[403]),
        .Q(rx_axis_tdata[403]),
        .R(1'b0));
  FDRE \axis_tdata_reg[404] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[404]),
        .Q(rx_axis_tdata[404]),
        .R(1'b0));
  FDRE \axis_tdata_reg[405] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[405]),
        .Q(rx_axis_tdata[405]),
        .R(1'b0));
  FDRE \axis_tdata_reg[406] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[406]),
        .Q(rx_axis_tdata[406]),
        .R(1'b0));
  FDRE \axis_tdata_reg[407] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[407]),
        .Q(rx_axis_tdata[407]),
        .R(1'b0));
  FDRE \axis_tdata_reg[408] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[408]),
        .Q(rx_axis_tdata[408]),
        .R(1'b0));
  FDRE \axis_tdata_reg[409] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[409]),
        .Q(rx_axis_tdata[409]),
        .R(1'b0));
  FDRE \axis_tdata_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(rx_axis_tdata[40]),
        .R(1'b0));
  FDRE \axis_tdata_reg[410] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[410]),
        .Q(rx_axis_tdata[410]),
        .R(1'b0));
  FDRE \axis_tdata_reg[411] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[411]),
        .Q(rx_axis_tdata[411]),
        .R(1'b0));
  FDRE \axis_tdata_reg[412] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[412]),
        .Q(rx_axis_tdata[412]),
        .R(1'b0));
  FDRE \axis_tdata_reg[413] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[413]),
        .Q(rx_axis_tdata[413]),
        .R(1'b0));
  FDRE \axis_tdata_reg[414] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[414]),
        .Q(rx_axis_tdata[414]),
        .R(1'b0));
  FDRE \axis_tdata_reg[415] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[415]),
        .Q(rx_axis_tdata[415]),
        .R(1'b0));
  FDRE \axis_tdata_reg[416] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[416]),
        .Q(rx_axis_tdata[416]),
        .R(1'b0));
  FDRE \axis_tdata_reg[417] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[417]),
        .Q(rx_axis_tdata[417]),
        .R(1'b0));
  FDRE \axis_tdata_reg[418] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[418]),
        .Q(rx_axis_tdata[418]),
        .R(1'b0));
  FDRE \axis_tdata_reg[419] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[419]),
        .Q(rx_axis_tdata[419]),
        .R(1'b0));
  FDRE \axis_tdata_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(rx_axis_tdata[41]),
        .R(1'b0));
  FDRE \axis_tdata_reg[420] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[420]),
        .Q(rx_axis_tdata[420]),
        .R(1'b0));
  FDRE \axis_tdata_reg[421] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[421]),
        .Q(rx_axis_tdata[421]),
        .R(1'b0));
  FDRE \axis_tdata_reg[422] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[422]),
        .Q(rx_axis_tdata[422]),
        .R(1'b0));
  FDRE \axis_tdata_reg[423] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[423]),
        .Q(rx_axis_tdata[423]),
        .R(1'b0));
  FDRE \axis_tdata_reg[424] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[424]),
        .Q(rx_axis_tdata[424]),
        .R(1'b0));
  FDRE \axis_tdata_reg[425] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[425]),
        .Q(rx_axis_tdata[425]),
        .R(1'b0));
  FDRE \axis_tdata_reg[426] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[426]),
        .Q(rx_axis_tdata[426]),
        .R(1'b0));
  FDRE \axis_tdata_reg[427] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[427]),
        .Q(rx_axis_tdata[427]),
        .R(1'b0));
  FDRE \axis_tdata_reg[428] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[428]),
        .Q(rx_axis_tdata[428]),
        .R(1'b0));
  FDRE \axis_tdata_reg[429] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[429]),
        .Q(rx_axis_tdata[429]),
        .R(1'b0));
  FDRE \axis_tdata_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(rx_axis_tdata[42]),
        .R(1'b0));
  FDRE \axis_tdata_reg[430] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[430]),
        .Q(rx_axis_tdata[430]),
        .R(1'b0));
  FDRE \axis_tdata_reg[431] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[431]),
        .Q(rx_axis_tdata[431]),
        .R(1'b0));
  FDRE \axis_tdata_reg[432] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[432]),
        .Q(rx_axis_tdata[432]),
        .R(1'b0));
  FDRE \axis_tdata_reg[433] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[433]),
        .Q(rx_axis_tdata[433]),
        .R(1'b0));
  FDRE \axis_tdata_reg[434] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[434]),
        .Q(rx_axis_tdata[434]),
        .R(1'b0));
  FDRE \axis_tdata_reg[435] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[435]),
        .Q(rx_axis_tdata[435]),
        .R(1'b0));
  FDRE \axis_tdata_reg[436] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[436]),
        .Q(rx_axis_tdata[436]),
        .R(1'b0));
  FDRE \axis_tdata_reg[437] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[437]),
        .Q(rx_axis_tdata[437]),
        .R(1'b0));
  FDRE \axis_tdata_reg[438] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[438]),
        .Q(rx_axis_tdata[438]),
        .R(1'b0));
  FDRE \axis_tdata_reg[439] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[439]),
        .Q(rx_axis_tdata[439]),
        .R(1'b0));
  FDRE \axis_tdata_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(rx_axis_tdata[43]),
        .R(1'b0));
  FDRE \axis_tdata_reg[440] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[440]),
        .Q(rx_axis_tdata[440]),
        .R(1'b0));
  FDRE \axis_tdata_reg[441] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[441]),
        .Q(rx_axis_tdata[441]),
        .R(1'b0));
  FDRE \axis_tdata_reg[442] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[442]),
        .Q(rx_axis_tdata[442]),
        .R(1'b0));
  FDRE \axis_tdata_reg[443] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[443]),
        .Q(rx_axis_tdata[443]),
        .R(1'b0));
  FDRE \axis_tdata_reg[444] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[444]),
        .Q(rx_axis_tdata[444]),
        .R(1'b0));
  FDRE \axis_tdata_reg[445] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[445]),
        .Q(rx_axis_tdata[445]),
        .R(1'b0));
  FDRE \axis_tdata_reg[446] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[446]),
        .Q(rx_axis_tdata[446]),
        .R(1'b0));
  FDRE \axis_tdata_reg[447] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[447]),
        .Q(rx_axis_tdata[447]),
        .R(1'b0));
  FDRE \axis_tdata_reg[448] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[448]),
        .Q(rx_axis_tdata[448]),
        .R(1'b0));
  FDRE \axis_tdata_reg[449] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[449]),
        .Q(rx_axis_tdata[449]),
        .R(1'b0));
  FDRE \axis_tdata_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(rx_axis_tdata[44]),
        .R(1'b0));
  FDRE \axis_tdata_reg[450] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[450]),
        .Q(rx_axis_tdata[450]),
        .R(1'b0));
  FDRE \axis_tdata_reg[451] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[451]),
        .Q(rx_axis_tdata[451]),
        .R(1'b0));
  FDRE \axis_tdata_reg[452] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[452]),
        .Q(rx_axis_tdata[452]),
        .R(1'b0));
  FDRE \axis_tdata_reg[453] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[453]),
        .Q(rx_axis_tdata[453]),
        .R(1'b0));
  FDRE \axis_tdata_reg[454] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[454]),
        .Q(rx_axis_tdata[454]),
        .R(1'b0));
  FDRE \axis_tdata_reg[455] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[455]),
        .Q(rx_axis_tdata[455]),
        .R(1'b0));
  FDRE \axis_tdata_reg[456] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[456]),
        .Q(rx_axis_tdata[456]),
        .R(1'b0));
  FDRE \axis_tdata_reg[457] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[457]),
        .Q(rx_axis_tdata[457]),
        .R(1'b0));
  FDRE \axis_tdata_reg[458] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[458]),
        .Q(rx_axis_tdata[458]),
        .R(1'b0));
  FDRE \axis_tdata_reg[459] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[459]),
        .Q(rx_axis_tdata[459]),
        .R(1'b0));
  FDRE \axis_tdata_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(rx_axis_tdata[45]),
        .R(1'b0));
  FDRE \axis_tdata_reg[460] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[460]),
        .Q(rx_axis_tdata[460]),
        .R(1'b0));
  FDRE \axis_tdata_reg[461] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[461]),
        .Q(rx_axis_tdata[461]),
        .R(1'b0));
  FDRE \axis_tdata_reg[462] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[462]),
        .Q(rx_axis_tdata[462]),
        .R(1'b0));
  FDRE \axis_tdata_reg[463] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[463]),
        .Q(rx_axis_tdata[463]),
        .R(1'b0));
  FDRE \axis_tdata_reg[464] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[464]),
        .Q(rx_axis_tdata[464]),
        .R(1'b0));
  FDRE \axis_tdata_reg[465] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[465]),
        .Q(rx_axis_tdata[465]),
        .R(1'b0));
  FDRE \axis_tdata_reg[466] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[466]),
        .Q(rx_axis_tdata[466]),
        .R(1'b0));
  FDRE \axis_tdata_reg[467] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[467]),
        .Q(rx_axis_tdata[467]),
        .R(1'b0));
  FDRE \axis_tdata_reg[468] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[468]),
        .Q(rx_axis_tdata[468]),
        .R(1'b0));
  FDRE \axis_tdata_reg[469] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[469]),
        .Q(rx_axis_tdata[469]),
        .R(1'b0));
  FDRE \axis_tdata_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(rx_axis_tdata[46]),
        .R(1'b0));
  FDRE \axis_tdata_reg[470] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[470]),
        .Q(rx_axis_tdata[470]),
        .R(1'b0));
  FDRE \axis_tdata_reg[471] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[471]),
        .Q(rx_axis_tdata[471]),
        .R(1'b0));
  FDRE \axis_tdata_reg[472] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[472]),
        .Q(rx_axis_tdata[472]),
        .R(1'b0));
  FDRE \axis_tdata_reg[473] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[473]),
        .Q(rx_axis_tdata[473]),
        .R(1'b0));
  FDRE \axis_tdata_reg[474] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[474]),
        .Q(rx_axis_tdata[474]),
        .R(1'b0));
  FDRE \axis_tdata_reg[475] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[475]),
        .Q(rx_axis_tdata[475]),
        .R(1'b0));
  FDRE \axis_tdata_reg[476] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[476]),
        .Q(rx_axis_tdata[476]),
        .R(1'b0));
  FDRE \axis_tdata_reg[477] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[477]),
        .Q(rx_axis_tdata[477]),
        .R(1'b0));
  FDRE \axis_tdata_reg[478] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[478]),
        .Q(rx_axis_tdata[478]),
        .R(1'b0));
  FDRE \axis_tdata_reg[479] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[479]),
        .Q(rx_axis_tdata[479]),
        .R(1'b0));
  FDRE \axis_tdata_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(rx_axis_tdata[47]),
        .R(1'b0));
  FDRE \axis_tdata_reg[480] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[480]),
        .Q(rx_axis_tdata[480]),
        .R(1'b0));
  FDRE \axis_tdata_reg[481] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[481]),
        .Q(rx_axis_tdata[481]),
        .R(1'b0));
  FDRE \axis_tdata_reg[482] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[482]),
        .Q(rx_axis_tdata[482]),
        .R(1'b0));
  FDRE \axis_tdata_reg[483] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[483]),
        .Q(rx_axis_tdata[483]),
        .R(1'b0));
  FDRE \axis_tdata_reg[484] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[484]),
        .Q(rx_axis_tdata[484]),
        .R(1'b0));
  FDRE \axis_tdata_reg[485] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[485]),
        .Q(rx_axis_tdata[485]),
        .R(1'b0));
  FDRE \axis_tdata_reg[486] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[486]),
        .Q(rx_axis_tdata[486]),
        .R(1'b0));
  FDRE \axis_tdata_reg[487] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[487]),
        .Q(rx_axis_tdata[487]),
        .R(1'b0));
  FDRE \axis_tdata_reg[488] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[488]),
        .Q(rx_axis_tdata[488]),
        .R(1'b0));
  FDRE \axis_tdata_reg[489] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[489]),
        .Q(rx_axis_tdata[489]),
        .R(1'b0));
  FDRE \axis_tdata_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(rx_axis_tdata[48]),
        .R(1'b0));
  FDRE \axis_tdata_reg[490] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[490]),
        .Q(rx_axis_tdata[490]),
        .R(1'b0));
  FDRE \axis_tdata_reg[491] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[491]),
        .Q(rx_axis_tdata[491]),
        .R(1'b0));
  FDRE \axis_tdata_reg[492] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[492]),
        .Q(rx_axis_tdata[492]),
        .R(1'b0));
  FDRE \axis_tdata_reg[493] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[493]),
        .Q(rx_axis_tdata[493]),
        .R(1'b0));
  FDRE \axis_tdata_reg[494] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[494]),
        .Q(rx_axis_tdata[494]),
        .R(1'b0));
  FDRE \axis_tdata_reg[495] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[495]),
        .Q(rx_axis_tdata[495]),
        .R(1'b0));
  FDRE \axis_tdata_reg[496] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[496]),
        .Q(rx_axis_tdata[496]),
        .R(1'b0));
  FDRE \axis_tdata_reg[497] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[497]),
        .Q(rx_axis_tdata[497]),
        .R(1'b0));
  FDRE \axis_tdata_reg[498] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[498]),
        .Q(rx_axis_tdata[498]),
        .R(1'b0));
  FDRE \axis_tdata_reg[499] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[499]),
        .Q(rx_axis_tdata[499]),
        .R(1'b0));
  FDRE \axis_tdata_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(rx_axis_tdata[49]),
        .R(1'b0));
  FDRE \axis_tdata_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rx_axis_tdata[4]),
        .R(1'b0));
  FDRE \axis_tdata_reg[500] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[500]),
        .Q(rx_axis_tdata[500]),
        .R(1'b0));
  FDRE \axis_tdata_reg[501] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[501]),
        .Q(rx_axis_tdata[501]),
        .R(1'b0));
  FDRE \axis_tdata_reg[502] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[502]),
        .Q(rx_axis_tdata[502]),
        .R(1'b0));
  FDRE \axis_tdata_reg[503] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[503]),
        .Q(rx_axis_tdata[503]),
        .R(1'b0));
  FDRE \axis_tdata_reg[504] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[504]),
        .Q(rx_axis_tdata[504]),
        .R(1'b0));
  FDRE \axis_tdata_reg[505] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[505]),
        .Q(rx_axis_tdata[505]),
        .R(1'b0));
  FDRE \axis_tdata_reg[506] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[506]),
        .Q(rx_axis_tdata[506]),
        .R(1'b0));
  FDRE \axis_tdata_reg[507] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[507]),
        .Q(rx_axis_tdata[507]),
        .R(1'b0));
  FDRE \axis_tdata_reg[508] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[508]),
        .Q(rx_axis_tdata[508]),
        .R(1'b0));
  FDRE \axis_tdata_reg[509] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[509]),
        .Q(rx_axis_tdata[509]),
        .R(1'b0));
  FDRE \axis_tdata_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(rx_axis_tdata[50]),
        .R(1'b0));
  FDRE \axis_tdata_reg[510] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[510]),
        .Q(rx_axis_tdata[510]),
        .R(1'b0));
  FDRE \axis_tdata_reg[511] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[511]),
        .Q(rx_axis_tdata[511]),
        .R(1'b0));
  FDRE \axis_tdata_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(rx_axis_tdata[51]),
        .R(1'b0));
  FDRE \axis_tdata_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(rx_axis_tdata[52]),
        .R(1'b0));
  FDRE \axis_tdata_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[53]),
        .Q(rx_axis_tdata[53]),
        .R(1'b0));
  FDRE \axis_tdata_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[54]),
        .Q(rx_axis_tdata[54]),
        .R(1'b0));
  FDRE \axis_tdata_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[55]),
        .Q(rx_axis_tdata[55]),
        .R(1'b0));
  FDRE \axis_tdata_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[56]),
        .Q(rx_axis_tdata[56]),
        .R(1'b0));
  FDRE \axis_tdata_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[57]),
        .Q(rx_axis_tdata[57]),
        .R(1'b0));
  FDRE \axis_tdata_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[58]),
        .Q(rx_axis_tdata[58]),
        .R(1'b0));
  FDRE \axis_tdata_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[59]),
        .Q(rx_axis_tdata[59]),
        .R(1'b0));
  FDRE \axis_tdata_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rx_axis_tdata[5]),
        .R(1'b0));
  FDRE \axis_tdata_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[60]),
        .Q(rx_axis_tdata[60]),
        .R(1'b0));
  FDRE \axis_tdata_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[61]),
        .Q(rx_axis_tdata[61]),
        .R(1'b0));
  FDRE \axis_tdata_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[62]),
        .Q(rx_axis_tdata[62]),
        .R(1'b0));
  FDRE \axis_tdata_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[63]),
        .Q(rx_axis_tdata[63]),
        .R(1'b0));
  FDRE \axis_tdata_reg[64] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[64]),
        .Q(rx_axis_tdata[64]),
        .R(1'b0));
  FDRE \axis_tdata_reg[65] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[65]),
        .Q(rx_axis_tdata[65]),
        .R(1'b0));
  FDRE \axis_tdata_reg[66] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[66]),
        .Q(rx_axis_tdata[66]),
        .R(1'b0));
  FDRE \axis_tdata_reg[67] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[67]),
        .Q(rx_axis_tdata[67]),
        .R(1'b0));
  FDRE \axis_tdata_reg[68] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[68]),
        .Q(rx_axis_tdata[68]),
        .R(1'b0));
  FDRE \axis_tdata_reg[69] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[69]),
        .Q(rx_axis_tdata[69]),
        .R(1'b0));
  FDRE \axis_tdata_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rx_axis_tdata[6]),
        .R(1'b0));
  FDRE \axis_tdata_reg[70] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[70]),
        .Q(rx_axis_tdata[70]),
        .R(1'b0));
  FDRE \axis_tdata_reg[71] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[71]),
        .Q(rx_axis_tdata[71]),
        .R(1'b0));
  FDRE \axis_tdata_reg[72] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[72]),
        .Q(rx_axis_tdata[72]),
        .R(1'b0));
  FDRE \axis_tdata_reg[73] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[73]),
        .Q(rx_axis_tdata[73]),
        .R(1'b0));
  FDRE \axis_tdata_reg[74] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[74]),
        .Q(rx_axis_tdata[74]),
        .R(1'b0));
  FDRE \axis_tdata_reg[75] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[75]),
        .Q(rx_axis_tdata[75]),
        .R(1'b0));
  FDRE \axis_tdata_reg[76] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[76]),
        .Q(rx_axis_tdata[76]),
        .R(1'b0));
  FDRE \axis_tdata_reg[77] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[77]),
        .Q(rx_axis_tdata[77]),
        .R(1'b0));
  FDRE \axis_tdata_reg[78] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[78]),
        .Q(rx_axis_tdata[78]),
        .R(1'b0));
  FDRE \axis_tdata_reg[79] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[79]),
        .Q(rx_axis_tdata[79]),
        .R(1'b0));
  FDRE \axis_tdata_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rx_axis_tdata[7]),
        .R(1'b0));
  FDRE \axis_tdata_reg[80] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[80]),
        .Q(rx_axis_tdata[80]),
        .R(1'b0));
  FDRE \axis_tdata_reg[81] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[81]),
        .Q(rx_axis_tdata[81]),
        .R(1'b0));
  FDRE \axis_tdata_reg[82] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[82]),
        .Q(rx_axis_tdata[82]),
        .R(1'b0));
  FDRE \axis_tdata_reg[83] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[83]),
        .Q(rx_axis_tdata[83]),
        .R(1'b0));
  FDRE \axis_tdata_reg[84] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[84]),
        .Q(rx_axis_tdata[84]),
        .R(1'b0));
  FDRE \axis_tdata_reg[85] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[85]),
        .Q(rx_axis_tdata[85]),
        .R(1'b0));
  FDRE \axis_tdata_reg[86] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[86]),
        .Q(rx_axis_tdata[86]),
        .R(1'b0));
  FDRE \axis_tdata_reg[87] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[87]),
        .Q(rx_axis_tdata[87]),
        .R(1'b0));
  FDRE \axis_tdata_reg[88] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[88]),
        .Q(rx_axis_tdata[88]),
        .R(1'b0));
  FDRE \axis_tdata_reg[89] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[89]),
        .Q(rx_axis_tdata[89]),
        .R(1'b0));
  FDRE \axis_tdata_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rx_axis_tdata[8]),
        .R(1'b0));
  FDRE \axis_tdata_reg[90] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[90]),
        .Q(rx_axis_tdata[90]),
        .R(1'b0));
  FDRE \axis_tdata_reg[91] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[91]),
        .Q(rx_axis_tdata[91]),
        .R(1'b0));
  FDRE \axis_tdata_reg[92] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[92]),
        .Q(rx_axis_tdata[92]),
        .R(1'b0));
  FDRE \axis_tdata_reg[93] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[93]),
        .Q(rx_axis_tdata[93]),
        .R(1'b0));
  FDRE \axis_tdata_reg[94] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[94]),
        .Q(rx_axis_tdata[94]),
        .R(1'b0));
  FDRE \axis_tdata_reg[95] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[95]),
        .Q(rx_axis_tdata[95]),
        .R(1'b0));
  FDRE \axis_tdata_reg[96] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[96]),
        .Q(rx_axis_tdata[96]),
        .R(1'b0));
  FDRE \axis_tdata_reg[97] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[97]),
        .Q(rx_axis_tdata[97]),
        .R(1'b0));
  FDRE \axis_tdata_reg[98] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[98]),
        .Q(rx_axis_tdata[98]),
        .R(1'b0));
  FDRE \axis_tdata_reg[99] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[99]),
        .Q(rx_axis_tdata[99]),
        .R(1'b0));
  FDRE \axis_tdata_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rx_axis_tdata[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[12]_i_1 
       (.I0(lbus_mty[1]),
        .I1(lbus_mty[0]),
        .O(mty_to_tkeep_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[20]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .O(mty_to_tkeep0_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[24]_i_1 
       (.I0(lbus_mty[3]),
        .O(mty_to_tkeep0_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[28]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .O(mty_to_tkeep0_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[36]_i_1 
       (.I0(lbus_mty[5]),
        .I1(lbus_mty[4]),
        .O(mty_to_tkeep1_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[40]_i_1 
       (.I0(lbus_mty[5]),
        .O(mty_to_tkeep1_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[44]_i_1 
       (.I0(lbus_mty[5]),
        .I1(lbus_mty[4]),
        .O(mty_to_tkeep1_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[4]_i_1 
       (.I0(lbus_mty[1]),
        .I1(lbus_mty[0]),
        .O(mty_to_tkeep_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[52]_i_1 
       (.I0(lbus_mty[7]),
        .I1(lbus_mty[6]),
        .O(mty_to_tkeep2_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[56]_i_1 
       (.I0(lbus_mty[7]),
        .O(mty_to_tkeep2_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[60]_i_1 
       (.I0(lbus_mty[7]),
        .I1(lbus_mty[6]),
        .O(mty_to_tkeep2_return[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[8]_i_1 
       (.I0(lbus_mty[1]),
        .O(mty_to_tkeep_return[8]));
  FDRE \axis_tkeep_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[0]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [7]),
        .Q(rx_axis_tkeep[10]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [8]),
        .Q(rx_axis_tkeep[11]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[12]),
        .Q(rx_axis_tkeep[12]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [9]),
        .Q(rx_axis_tkeep[13]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [10]),
        .Q(rx_axis_tkeep[14]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [11]),
        .Q(rx_axis_tkeep[15]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[16]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [12]),
        .Q(rx_axis_tkeep[17]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [13]),
        .Q(rx_axis_tkeep[18]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [14]),
        .Q(rx_axis_tkeep[19]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [0]),
        .Q(rx_axis_tkeep[1]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[4]),
        .Q(rx_axis_tkeep[20]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [15]),
        .Q(rx_axis_tkeep[21]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [16]),
        .Q(rx_axis_tkeep[22]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [17]),
        .Q(rx_axis_tkeep[23]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[8]),
        .Q(rx_axis_tkeep[24]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [18]),
        .Q(rx_axis_tkeep[25]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [19]),
        .Q(rx_axis_tkeep[26]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [20]),
        .Q(rx_axis_tkeep[27]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[12]),
        .Q(rx_axis_tkeep[28]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [21]),
        .Q(rx_axis_tkeep[29]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [1]),
        .Q(rx_axis_tkeep[2]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [22]),
        .Q(rx_axis_tkeep[30]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [23]),
        .Q(rx_axis_tkeep[31]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[32]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [24]),
        .Q(rx_axis_tkeep[33]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [25]),
        .Q(rx_axis_tkeep[34]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [26]),
        .Q(rx_axis_tkeep[35]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[4]),
        .Q(rx_axis_tkeep[36]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [27]),
        .Q(rx_axis_tkeep[37]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [28]),
        .Q(rx_axis_tkeep[38]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [29]),
        .Q(rx_axis_tkeep[39]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [2]),
        .Q(rx_axis_tkeep[3]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[8]),
        .Q(rx_axis_tkeep[40]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [30]),
        .Q(rx_axis_tkeep[41]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [31]),
        .Q(rx_axis_tkeep[42]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [32]),
        .Q(rx_axis_tkeep[43]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[12]),
        .Q(rx_axis_tkeep[44]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [33]),
        .Q(rx_axis_tkeep[45]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [34]),
        .Q(rx_axis_tkeep[46]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [35]),
        .Q(rx_axis_tkeep[47]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[48]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [36]),
        .Q(rx_axis_tkeep[49]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[4]),
        .Q(rx_axis_tkeep[4]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [37]),
        .Q(rx_axis_tkeep[50]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [38]),
        .Q(rx_axis_tkeep[51]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[4]),
        .Q(rx_axis_tkeep[52]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [39]),
        .Q(rx_axis_tkeep[53]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [40]),
        .Q(rx_axis_tkeep[54]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [41]),
        .Q(rx_axis_tkeep[55]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[8]),
        .Q(rx_axis_tkeep[56]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [42]),
        .Q(rx_axis_tkeep[57]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [43]),
        .Q(rx_axis_tkeep[58]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [44]),
        .Q(rx_axis_tkeep[59]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [3]),
        .Q(rx_axis_tkeep[5]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[12]),
        .Q(rx_axis_tkeep[60]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [45]),
        .Q(rx_axis_tkeep[61]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [46]),
        .Q(rx_axis_tkeep[62]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [47]),
        .Q(rx_axis_tkeep[63]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [4]),
        .Q(rx_axis_tkeep[6]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [5]),
        .Q(rx_axis_tkeep[7]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[8]),
        .Q(rx_axis_tkeep[8]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [6]),
        .Q(rx_axis_tkeep[9]),
        .R(SR[0]));
  LUT2 #(
    .INIT(4'h7)) 
    axis_tlast_i_7
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0] ));
  FDRE axis_tlast_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tlast_reg_0),
        .Q(rx_axis_tlast),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tuser0
       (.I0(lbus_err[1]),
        .I1(lbus_err[0]),
        .I2(lbus_err[3]),
        .I3(lbus_err[2]),
        .O(axis_tuser0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    axis_tuser0_i_5
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_6 ));
  FDRE axis_tuser_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tuser0_n_0),
        .Q(rx_axis_tuser),
        .R(1'b0));
  FDRE axis_tvalid_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rx_axis_tvalid),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[0]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[0]),
        .Q(\rx_preambleout_2d_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[10]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[10]),
        .Q(\rx_preambleout_2d_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[11]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[11]),
        .Q(\rx_preambleout_2d_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[12]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[12]),
        .Q(\rx_preambleout_2d_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[13]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[13]),
        .Q(\rx_preambleout_2d_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[14]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[14]),
        .Q(\rx_preambleout_2d_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[15]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[15]),
        .Q(\rx_preambleout_2d_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[16]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[16]),
        .Q(\rx_preambleout_2d_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[17]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[17]),
        .Q(\rx_preambleout_2d_reg[17]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[18]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[18]),
        .Q(\rx_preambleout_2d_reg[18]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[19]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[19]),
        .Q(\rx_preambleout_2d_reg[19]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[1]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[1]),
        .Q(\rx_preambleout_2d_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[20]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[20]),
        .Q(\rx_preambleout_2d_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[21]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[21]),
        .Q(\rx_preambleout_2d_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[22]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[22]),
        .Q(\rx_preambleout_2d_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[23]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[23]),
        .Q(\rx_preambleout_2d_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[24]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[24]),
        .Q(\rx_preambleout_2d_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[25]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[25]),
        .Q(\rx_preambleout_2d_reg[25]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[26]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[26]),
        .Q(\rx_preambleout_2d_reg[26]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[27]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[27]),
        .Q(\rx_preambleout_2d_reg[27]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[28]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[28]),
        .Q(\rx_preambleout_2d_reg[28]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[29]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[29]),
        .Q(\rx_preambleout_2d_reg[29]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[2]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[2]),
        .Q(\rx_preambleout_2d_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[30]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[30]),
        .Q(\rx_preambleout_2d_reg[30]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[31]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[31]),
        .Q(\rx_preambleout_2d_reg[31]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[32]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[32]),
        .Q(\rx_preambleout_2d_reg[32]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[33]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[33]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[33]),
        .Q(\rx_preambleout_2d_reg[33]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[34]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[34]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[34]),
        .Q(\rx_preambleout_2d_reg[34]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[35]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[35]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[35]),
        .Q(\rx_preambleout_2d_reg[35]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[36]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[36]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[36]),
        .Q(\rx_preambleout_2d_reg[36]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[37]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[37]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[37]),
        .Q(\rx_preambleout_2d_reg[37]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[38]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[38]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[38]),
        .Q(\rx_preambleout_2d_reg[38]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[39]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[39]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[39]),
        .Q(\rx_preambleout_2d_reg[39]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[3]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[3]),
        .Q(\rx_preambleout_2d_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[40]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[40]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[40]),
        .Q(\rx_preambleout_2d_reg[40]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[41]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[41]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[41]),
        .Q(\rx_preambleout_2d_reg[41]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[42]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[42]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[42]),
        .Q(\rx_preambleout_2d_reg[42]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[43]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[43]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[43]),
        .Q(\rx_preambleout_2d_reg[43]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[44]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[44]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[44]),
        .Q(\rx_preambleout_2d_reg[44]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[45]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[45]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[45]),
        .Q(\rx_preambleout_2d_reg[45]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[46]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[46]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[46]),
        .Q(\rx_preambleout_2d_reg[46]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[47]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[47]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[47]),
        .Q(\rx_preambleout_2d_reg[47]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[48]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[48]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[48]),
        .Q(\rx_preambleout_2d_reg[48]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[49]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[49]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[49]),
        .Q(\rx_preambleout_2d_reg[49]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[4]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[4]),
        .Q(\rx_preambleout_2d_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[50]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[50]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[50]),
        .Q(\rx_preambleout_2d_reg[50]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[51]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[51]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[51]),
        .Q(\rx_preambleout_2d_reg[51]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[52]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[52]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[52]),
        .Q(\rx_preambleout_2d_reg[52]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[53]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[53]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[53]),
        .Q(\rx_preambleout_2d_reg[53]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[54]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[54]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[54]),
        .Q(\rx_preambleout_2d_reg[54]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[55]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[55]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[55]),
        .Q(\rx_preambleout_2d_reg[55]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[5]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[5]),
        .Q(\rx_preambleout_2d_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[6]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[6]),
        .Q(\rx_preambleout_2d_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[7]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[7]),
        .Q(\rx_preambleout_2d_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[8]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[8]),
        .Q(\rx_preambleout_2d_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[9]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[9]),
        .Q(\rx_preambleout_2d_reg[9]_srl2_n_0 ));
  FDRE \rx_preambleout_o_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[0]_srl2_n_0 ),
        .Q(rx_preambleout[0]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[10]_srl2_n_0 ),
        .Q(rx_preambleout[10]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[11]_srl2_n_0 ),
        .Q(rx_preambleout[11]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[12]_srl2_n_0 ),
        .Q(rx_preambleout[12]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[13]_srl2_n_0 ),
        .Q(rx_preambleout[13]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[14]_srl2_n_0 ),
        .Q(rx_preambleout[14]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[15]_srl2_n_0 ),
        .Q(rx_preambleout[15]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[16]_srl2_n_0 ),
        .Q(rx_preambleout[16]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[17]_srl2_n_0 ),
        .Q(rx_preambleout[17]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[18]_srl2_n_0 ),
        .Q(rx_preambleout[18]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[19]_srl2_n_0 ),
        .Q(rx_preambleout[19]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[1]_srl2_n_0 ),
        .Q(rx_preambleout[1]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[20]_srl2_n_0 ),
        .Q(rx_preambleout[20]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[21]_srl2_n_0 ),
        .Q(rx_preambleout[21]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[22]_srl2_n_0 ),
        .Q(rx_preambleout[22]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[23]_srl2_n_0 ),
        .Q(rx_preambleout[23]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[24]_srl2_n_0 ),
        .Q(rx_preambleout[24]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[25]_srl2_n_0 ),
        .Q(rx_preambleout[25]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[26]_srl2_n_0 ),
        .Q(rx_preambleout[26]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[27]_srl2_n_0 ),
        .Q(rx_preambleout[27]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[28]_srl2_n_0 ),
        .Q(rx_preambleout[28]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[29]_srl2_n_0 ),
        .Q(rx_preambleout[29]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[2]_srl2_n_0 ),
        .Q(rx_preambleout[2]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[30]_srl2_n_0 ),
        .Q(rx_preambleout[30]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[31]_srl2_n_0 ),
        .Q(rx_preambleout[31]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[32]_srl2_n_0 ),
        .Q(rx_preambleout[32]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[33]_srl2_n_0 ),
        .Q(rx_preambleout[33]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[34]_srl2_n_0 ),
        .Q(rx_preambleout[34]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[35]_srl2_n_0 ),
        .Q(rx_preambleout[35]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[36]_srl2_n_0 ),
        .Q(rx_preambleout[36]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[37]_srl2_n_0 ),
        .Q(rx_preambleout[37]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[38]_srl2_n_0 ),
        .Q(rx_preambleout[38]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[39]_srl2_n_0 ),
        .Q(rx_preambleout[39]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[3]_srl2_n_0 ),
        .Q(rx_preambleout[3]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[40]_srl2_n_0 ),
        .Q(rx_preambleout[40]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[41]_srl2_n_0 ),
        .Q(rx_preambleout[41]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[42]_srl2_n_0 ),
        .Q(rx_preambleout[42]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[43]_srl2_n_0 ),
        .Q(rx_preambleout[43]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[44]_srl2_n_0 ),
        .Q(rx_preambleout[44]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[45]_srl2_n_0 ),
        .Q(rx_preambleout[45]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[46]_srl2_n_0 ),
        .Q(rx_preambleout[46]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[47]_srl2_n_0 ),
        .Q(rx_preambleout[47]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[48]_srl2_n_0 ),
        .Q(rx_preambleout[48]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[49]_srl2_n_0 ),
        .Q(rx_preambleout[49]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[4]_srl2_n_0 ),
        .Q(rx_preambleout[4]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[50]_srl2_n_0 ),
        .Q(rx_preambleout[50]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[51]_srl2_n_0 ),
        .Q(rx_preambleout[51]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[52]_srl2_n_0 ),
        .Q(rx_preambleout[52]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[53]_srl2_n_0 ),
        .Q(rx_preambleout[53]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[54]_srl2_n_0 ),
        .Q(rx_preambleout[54]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[55]_srl2_n_0 ),
        .Q(rx_preambleout[55]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[5]_srl2_n_0 ),
        .Q(rx_preambleout[5]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[6]_srl2_n_0 ),
        .Q(rx_preambleout[6]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[7]_srl2_n_0 ),
        .Q(rx_preambleout[7]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[8]_srl2_n_0 ),
        .Q(rx_preambleout[8]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[9]_srl2_n_0 ),
        .Q(rx_preambleout[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_lbus2axis_segmented_top" *) 
module cmac_usplus_1_cmac_usplus_1_lbus2axis_segmented_top
   (rx_preambleout,
    dout,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    rx_preout,
    rx_clk,
    rx_enaout0,
    SR,
    din,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[0]_1 ,
    \rx_lane_aligner_fill_0[0] );
  output [55:0]rx_preambleout;
  output [91:0]dout;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  input [55:0]rx_preout;
  input rx_clk;
  input rx_enaout0;
  input [0:0]SR;
  input [134:0]din;
  input [135:0]\wr_ptr_reg[0] ;
  input [135:0]\wr_ptr_reg[0]_0 ;
  input [135:0]\wr_ptr_reg[0]_1 ;
  input [91:0]\rx_lane_aligner_fill_0[0] ;

  wire \SEG_LOOP3[0].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_143 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_144 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_145 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_146 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_147 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_150 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_151 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_152 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_153 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_155 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_156 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_16 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_18 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_19 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_20 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_22 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_23 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_318 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_319 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_320 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_321 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_322 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_323 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_324 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_325 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_326 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_327 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_328 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_329 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_330 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_331 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_332 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_333 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_334 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_335 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_336 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_337 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_338 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_339 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_340 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_341 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_342 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_343 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_344 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_345 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_346 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_347 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_348 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_349 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_350 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_351 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_352 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_353 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_354 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_355 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_356 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_357 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_358 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_359 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_360 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_361 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_362 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_363 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_364 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_365 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_366 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_367 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_368 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_369 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_370 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_371 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_372 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_373 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_374 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_375 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_376 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_377 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_390 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_391 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_392 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_393 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_394 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_395 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_396 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_397 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_398 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_399 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_400 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_401 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_402 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_403 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_404 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_405 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_406 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_407 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_408 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_409 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_410 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_411 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_412 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_413 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_414 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_415 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_416 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_417 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_418 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_419 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_420 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_421 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_422 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_423 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_424 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_425 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_426 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_427 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_428 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_429 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_430 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_431 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_432 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_433 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_434 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_435 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_436 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_437 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_438 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_439 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_440 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_441 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_442 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_443 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_444 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_445 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_446 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_447 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_448 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_449 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_450 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_451 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_158 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_159 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_160 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_161 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_162 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_163 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_164 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_165 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_166 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_167 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_168 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_169 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_17 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_170 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_171 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_172 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_173 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_174 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_175 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_176 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_177 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_178 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_179 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_18 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_180 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_181 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_182 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_183 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_184 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_185 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_186 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_187 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_188 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_189 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_19 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_190 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_191 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_192 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_193 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_194 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_195 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_196 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_197 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_198 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_199 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_200 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_201 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_202 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_203 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_204 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_205 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_206 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_207 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_208 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_209 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_210 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_211 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_212 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_213 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_214 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_215 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_216 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_217 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_218 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_219 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_220 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_221 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_222 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_223 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_224 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_225 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_226 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_227 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_228 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_229 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_230 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_231 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_232 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_233 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_234 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_235 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_236 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_237 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_238 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_239 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_240 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_241 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_242 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_243 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_244 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_245 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_246 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_247 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_248 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_249 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_250 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_251 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_252 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_253 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_254 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_255 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_256 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_257 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_258 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_259 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_260 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_261 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_262 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_263 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_264 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_390 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_391 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_392 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_393 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_394 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_395 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_135 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_136 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_137 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_138 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_139 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_140 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_141 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_142 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_143 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_145 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_146 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_147 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_148 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_149 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_15 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_150 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_151 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_152 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_153 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_154 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_155 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_156 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_157 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_158 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_159 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_160 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_161 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_162 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_163 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_164 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_165 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_166 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_167 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_168 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_169 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_170 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_171 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_172 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_173 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_174 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_175 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_176 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_177 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_178 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_179 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_180 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_181 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_182 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_183 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_184 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_185 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_186 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_187 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_188 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_189 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_190 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_191 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_192 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_193 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_194 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_195 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_196 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_197 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_198 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_199 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_200 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_201 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_202 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_203 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_204 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_205 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_206 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_207 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_208 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_209 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_210 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_211 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_212 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_213 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_214 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_215 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_216 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_217 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_218 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_219 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_220 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_221 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_222 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_223 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_224 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_225 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_226 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_227 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_228 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_229 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_230 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_231 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_232 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_233 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_234 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_235 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_236 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_237 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_238 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_239 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_240 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_241 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_242 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_243 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_244 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_245 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_359 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_360 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_361 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_362 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_363 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_364 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_365 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_366 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_367 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_368 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_369 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_370 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_371 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_372 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_373 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_374 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_375 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_376 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_377 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_390 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_391 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_392 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_393 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_394 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_395 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_396 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_397 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_398 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_399 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_400 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_401 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_402 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_403 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_404 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_405 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_406 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_407 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_408 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_409 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_410 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_411 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_412 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_413 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_414 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_415 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_416 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_417 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_418 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_419 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_420 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_421 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_422 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_423 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_424 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_425 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_426 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_427 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_428 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_429 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_430 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_431 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_432 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_433 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_434 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_435 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_436 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_437 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_438 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_439 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_440 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_441 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_442 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_443 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_444 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_445 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_154 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_155 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_156 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_159 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_160 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_161 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_162 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_17 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_292 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_293 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_294 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_295 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_296 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_297 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_298 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_299 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_300 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_301 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_302 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_303 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_304 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_305 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_306 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_307 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_308 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_309 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_310 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_311 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_312 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_313 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_314 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_315 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_316 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_317 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_318 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_319 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_320 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_321 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_322 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_323 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_324 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_325 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_326 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_327 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_328 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_329 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_330 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_331 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_332 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_333 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_334 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_335 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_336 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_337 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_338 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_339 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_340 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_341 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_342 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_343 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_344 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_345 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_346 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_347 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_348 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_349 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_350 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_351 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_352 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_353 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_354 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_355 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_356 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_357 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_358 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_359 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_360 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_361 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_362 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_363 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_364 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_365 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_366 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_367 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_368 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_369 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_370 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_371 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_372 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_373 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_374 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_375 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_376 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_377 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_390 ;
  wire [0:0]SR;
  wire axis_tkeep_w0;
  wire [3:0]data_valid;
  wire [134:0]din;
  wire [91:0]dout;
  wire [135:0]\dout[0]_0 ;
  wire [135:0]\dout[1]_1 ;
  wire [135:0]\dout[2]_2 ;
  wire [135:0]\dout[3]_3 ;
  wire [3:0]full;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_59;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_60;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_61;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_62;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_63;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_64;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_65;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_66;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_67;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_68;
  wire i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_69;
  wire [511:0]lbus_data;
  wire [3:0]lbus_err;
  wire [15:2]lbus_mty;
  wire [13:3]mty_to_tkeep0_return;
  wire [13:3]mty_to_tkeep1_return;
  wire [13:3]mty_to_tkeep2_return;
  wire [13:3]mty_to_tkeep_return;
  wire [1:0]p_0_in;
  wire p_0_in_0;
  wire ptp_rd_en;
  wire rd_ptr0;
  wire rd_ptr0_1;
  wire [1:0]rot_reg;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire rx_enaout0;
  wire [91:0]\rx_lane_aligner_fill_0[0] ;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preout;
  wire sel;
  wire [135:0]\wr_ptr_reg[0] ;
  wire [135:0]\wr_ptr_reg[0]_0 ;
  wire [135:0]\wr_ptr_reg[0]_1 ;

  cmac_usplus_1_cmac_usplus_1_fifo \SEG_LOOP3[0].fifo_sync_inst 
       (.D({\SEG_LOOP3[0].fifo_sync_inst_n_0 ,\SEG_LOOP3[0].fifo_sync_inst_n_1 ,mty_to_tkeep_return[13],mty_to_tkeep_return[11:9],mty_to_tkeep_return[7:5],mty_to_tkeep_return[3],\SEG_LOOP3[0].fifo_sync_inst_n_10 ,\SEG_LOOP3[0].fifo_sync_inst_n_11 }),
        .E(rd_ptr0),
        .Q(rot_reg),
        .SR({\SEG_LOOP3[0].fifo_sync_inst_n_18 ,\SEG_LOOP3[0].fifo_sync_inst_n_19 ,\SEG_LOOP3[0].fifo_sync_inst_n_20 ,axis_tkeep_w0}),
        .\axis_tdata_reg[0] (\SEG_LOOP3[2].fifo_sync_inst_n_419 ),
        .\axis_tdata_reg[100] (\SEG_LOOP3[2].fifo_sync_inst_n_374 ),
        .\axis_tdata_reg[101] (\SEG_LOOP3[3].fifo_sync_inst_n_334 ),
        .\axis_tdata_reg[103] (\SEG_LOOP3[3].fifo_sync_inst_n_336 ),
        .\axis_tdata_reg[104] (\SEG_LOOP3[2].fifo_sync_inst_n_367 ),
        .\axis_tdata_reg[105] (\SEG_LOOP3[2].fifo_sync_inst_n_368 ),
        .\axis_tdata_reg[106] (\SEG_LOOP3[2].fifo_sync_inst_n_369 ),
        .\axis_tdata_reg[108] (\SEG_LOOP3[2].fifo_sync_inst_n_370 ),
        .\axis_tdata_reg[109] (\SEG_LOOP3[3].fifo_sync_inst_n_331 ),
        .\axis_tdata_reg[10] (\SEG_LOOP3[2].fifo_sync_inst_n_417 ),
        .\axis_tdata_reg[111] (\SEG_LOOP3[3].fifo_sync_inst_n_333 ),
        .\axis_tdata_reg[112] (\SEG_LOOP3[2].fifo_sync_inst_n_363 ),
        .\axis_tdata_reg[113] (\SEG_LOOP3[2].fifo_sync_inst_n_364 ),
        .\axis_tdata_reg[114] (\SEG_LOOP3[2].fifo_sync_inst_n_365 ),
        .\axis_tdata_reg[116] (\SEG_LOOP3[2].fifo_sync_inst_n_366 ),
        .\axis_tdata_reg[117] (\SEG_LOOP3[3].fifo_sync_inst_n_328 ),
        .\axis_tdata_reg[119] (\SEG_LOOP3[3].fifo_sync_inst_n_330 ),
        .\axis_tdata_reg[120] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[120]_0 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[120]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_359 ),
        .\axis_tdata_reg[121] (\SEG_LOOP3[2].fifo_sync_inst_n_360 ),
        .\axis_tdata_reg[122] (\SEG_LOOP3[2].fifo_sync_inst_n_361 ),
        .\axis_tdata_reg[124] (\SEG_LOOP3[2].fifo_sync_inst_n_362 ),
        .\axis_tdata_reg[125] (\SEG_LOOP3[3].fifo_sync_inst_n_325 ),
        .\axis_tdata_reg[127] (\SEG_LOOP3[3].fifo_sync_inst_n_327 ),
        .\axis_tdata_reg[12] (\SEG_LOOP3[2].fifo_sync_inst_n_418 ),
        .\axis_tdata_reg[13] (\SEG_LOOP3[3].fifo_sync_inst_n_367 ),
        .\axis_tdata_reg[15] (\SEG_LOOP3[3].fifo_sync_inst_n_369 ),
        .\axis_tdata_reg[16] (\SEG_LOOP3[2].fifo_sync_inst_n_411 ),
        .\axis_tdata_reg[17] (\SEG_LOOP3[2].fifo_sync_inst_n_412 ),
        .\axis_tdata_reg[18] (\SEG_LOOP3[2].fifo_sync_inst_n_413 ),
        .\axis_tdata_reg[1] (\SEG_LOOP3[2].fifo_sync_inst_n_420 ),
        .\axis_tdata_reg[20] (\SEG_LOOP3[2].fifo_sync_inst_n_414 ),
        .\axis_tdata_reg[21] (\SEG_LOOP3[3].fifo_sync_inst_n_364 ),
        .\axis_tdata_reg[23] (\SEG_LOOP3[3].fifo_sync_inst_n_366 ),
        .\axis_tdata_reg[24] (\SEG_LOOP3[2].fifo_sync_inst_n_407 ),
        .\axis_tdata_reg[25] (\SEG_LOOP3[2].fifo_sync_inst_n_408 ),
        .\axis_tdata_reg[26] (\SEG_LOOP3[2].fifo_sync_inst_n_409 ),
        .\axis_tdata_reg[28] (\SEG_LOOP3[2].fifo_sync_inst_n_410 ),
        .\axis_tdata_reg[29] (\SEG_LOOP3[3].fifo_sync_inst_n_361 ),
        .\axis_tdata_reg[2] (\SEG_LOOP3[2].fifo_sync_inst_n_421 ),
        .\axis_tdata_reg[31] (\SEG_LOOP3[3].fifo_sync_inst_n_363 ),
        .\axis_tdata_reg[322] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[32] (\SEG_LOOP3[2].fifo_sync_inst_n_403 ),
        .\axis_tdata_reg[33] (\SEG_LOOP3[2].fifo_sync_inst_n_404 ),
        .\axis_tdata_reg[34] (\SEG_LOOP3[2].fifo_sync_inst_n_405 ),
        .\axis_tdata_reg[36] (\SEG_LOOP3[2].fifo_sync_inst_n_406 ),
        .\axis_tdata_reg[37] (\SEG_LOOP3[3].fifo_sync_inst_n_358 ),
        .\axis_tdata_reg[384] (\SEG_LOOP3[2].fifo_sync_inst_n_235 ),
        .\axis_tdata_reg[385] (\SEG_LOOP3[2].fifo_sync_inst_n_236 ),
        .\axis_tdata_reg[389] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[389]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_395 ),
        .\axis_tdata_reg[390] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[390]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_239 ),
        .\axis_tdata_reg[392] (\SEG_LOOP3[2].fifo_sync_inst_n_229 ),
        .\axis_tdata_reg[393] (\SEG_LOOP3[2].fifo_sync_inst_n_230 ),
        .\axis_tdata_reg[397] (\SEG_LOOP3[1].fifo_sync_inst_n_394 ),
        .\axis_tdata_reg[398] (\SEG_LOOP3[2].fifo_sync_inst_n_233 ),
        .\axis_tdata_reg[39] (\SEG_LOOP3[3].fifo_sync_inst_n_360 ),
        .\axis_tdata_reg[400] (\SEG_LOOP3[2].fifo_sync_inst_n_223 ),
        .\axis_tdata_reg[401] (\SEG_LOOP3[2].fifo_sync_inst_n_224 ),
        .\axis_tdata_reg[405] (\SEG_LOOP3[1].fifo_sync_inst_n_393 ),
        .\axis_tdata_reg[406] (\SEG_LOOP3[2].fifo_sync_inst_n_227 ),
        .\axis_tdata_reg[408] (\SEG_LOOP3[2].fifo_sync_inst_n_217 ),
        .\axis_tdata_reg[409] (\SEG_LOOP3[2].fifo_sync_inst_n_218 ),
        .\axis_tdata_reg[40] (\SEG_LOOP3[2].fifo_sync_inst_n_399 ),
        .\axis_tdata_reg[413] (\SEG_LOOP3[1].fifo_sync_inst_n_392 ),
        .\axis_tdata_reg[414] (\SEG_LOOP3[2].fifo_sync_inst_n_221 ),
        .\axis_tdata_reg[416] (\SEG_LOOP3[2].fifo_sync_inst_n_211 ),
        .\axis_tdata_reg[417] (\SEG_LOOP3[2].fifo_sync_inst_n_212 ),
        .\axis_tdata_reg[41] (\SEG_LOOP3[2].fifo_sync_inst_n_400 ),
        .\axis_tdata_reg[421] (\SEG_LOOP3[1].fifo_sync_inst_n_391 ),
        .\axis_tdata_reg[422] (\SEG_LOOP3[2].fifo_sync_inst_n_215 ),
        .\axis_tdata_reg[424] (\SEG_LOOP3[2].fifo_sync_inst_n_205 ),
        .\axis_tdata_reg[425] (\SEG_LOOP3[2].fifo_sync_inst_n_206 ),
        .\axis_tdata_reg[429] (\SEG_LOOP3[1].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[42] (\SEG_LOOP3[2].fifo_sync_inst_n_401 ),
        .\axis_tdata_reg[430] (\SEG_LOOP3[2].fifo_sync_inst_n_209 ),
        .\axis_tdata_reg[432] (\SEG_LOOP3[2].fifo_sync_inst_n_199 ),
        .\axis_tdata_reg[433] (\SEG_LOOP3[2].fifo_sync_inst_n_200 ),
        .\axis_tdata_reg[437] (\SEG_LOOP3[1].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[438] (\SEG_LOOP3[2].fifo_sync_inst_n_203 ),
        .\axis_tdata_reg[440] (\SEG_LOOP3[2].fifo_sync_inst_n_193 ),
        .\axis_tdata_reg[441] (\SEG_LOOP3[2].fifo_sync_inst_n_194 ),
        .\axis_tdata_reg[445] (\SEG_LOOP3[1].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[446] (\SEG_LOOP3[2].fifo_sync_inst_n_197 ),
        .\axis_tdata_reg[448] (\SEG_LOOP3[2].fifo_sync_inst_n_187 ),
        .\axis_tdata_reg[449] (\SEG_LOOP3[2].fifo_sync_inst_n_188 ),
        .\axis_tdata_reg[44] (\SEG_LOOP3[2].fifo_sync_inst_n_402 ),
        .\axis_tdata_reg[453] (\SEG_LOOP3[1].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[454] (\SEG_LOOP3[2].fifo_sync_inst_n_191 ),
        .\axis_tdata_reg[456] (\SEG_LOOP3[2].fifo_sync_inst_n_181 ),
        .\axis_tdata_reg[457] (\SEG_LOOP3[2].fifo_sync_inst_n_182 ),
        .\axis_tdata_reg[45] (\SEG_LOOP3[3].fifo_sync_inst_n_355 ),
        .\axis_tdata_reg[461] (\SEG_LOOP3[1].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[462] (\SEG_LOOP3[2].fifo_sync_inst_n_185 ),
        .\axis_tdata_reg[464] (\SEG_LOOP3[2].fifo_sync_inst_n_175 ),
        .\axis_tdata_reg[465] (\SEG_LOOP3[2].fifo_sync_inst_n_176 ),
        .\axis_tdata_reg[469] (\SEG_LOOP3[1].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[470] (\SEG_LOOP3[2].fifo_sync_inst_n_179 ),
        .\axis_tdata_reg[472] (\SEG_LOOP3[2].fifo_sync_inst_n_169 ),
        .\axis_tdata_reg[473] (\SEG_LOOP3[2].fifo_sync_inst_n_170 ),
        .\axis_tdata_reg[477] (\SEG_LOOP3[1].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[478] (\SEG_LOOP3[2].fifo_sync_inst_n_173 ),
        .\axis_tdata_reg[47] (\SEG_LOOP3[3].fifo_sync_inst_n_357 ),
        .\axis_tdata_reg[480] (\SEG_LOOP3[2].fifo_sync_inst_n_163 ),
        .\axis_tdata_reg[481] (\SEG_LOOP3[2].fifo_sync_inst_n_164 ),
        .\axis_tdata_reg[485] (\SEG_LOOP3[1].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[486] (\SEG_LOOP3[2].fifo_sync_inst_n_167 ),
        .\axis_tdata_reg[488] (\SEG_LOOP3[2].fifo_sync_inst_n_157 ),
        .\axis_tdata_reg[489] (\SEG_LOOP3[2].fifo_sync_inst_n_158 ),
        .\axis_tdata_reg[48] (\SEG_LOOP3[2].fifo_sync_inst_n_395 ),
        .\axis_tdata_reg[493] (\SEG_LOOP3[1].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[494] (\SEG_LOOP3[2].fifo_sync_inst_n_161 ),
        .\axis_tdata_reg[496] (\SEG_LOOP3[2].fifo_sync_inst_n_151 ),
        .\axis_tdata_reg[497] (\SEG_LOOP3[2].fifo_sync_inst_n_152 ),
        .\axis_tdata_reg[49] (\SEG_LOOP3[2].fifo_sync_inst_n_396 ),
        .\axis_tdata_reg[4] (\SEG_LOOP3[2].fifo_sync_inst_n_422 ),
        .\axis_tdata_reg[501] (\SEG_LOOP3[1].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[502] (\SEG_LOOP3[2].fifo_sync_inst_n_155 ),
        .\axis_tdata_reg[504] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_68),
        .\axis_tdata_reg[504]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_145 ),
        .\axis_tdata_reg[505] (\SEG_LOOP3[2].fifo_sync_inst_n_146 ),
        .\axis_tdata_reg[509] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[509]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[50] (\SEG_LOOP3[2].fifo_sync_inst_n_397 ),
        .\axis_tdata_reg[510] (\SEG_LOOP3[2].fifo_sync_inst_n_149 ),
        .\axis_tdata_reg[52] (\SEG_LOOP3[2].fifo_sync_inst_n_398 ),
        .\axis_tdata_reg[53] (\SEG_LOOP3[3].fifo_sync_inst_n_352 ),
        .\axis_tdata_reg[55] (\SEG_LOOP3[3].fifo_sync_inst_n_354 ),
        .\axis_tdata_reg[56] (\SEG_LOOP3[2].fifo_sync_inst_n_391 ),
        .\axis_tdata_reg[57] (\SEG_LOOP3[2].fifo_sync_inst_n_392 ),
        .\axis_tdata_reg[58] (\SEG_LOOP3[2].fifo_sync_inst_n_393 ),
        .\axis_tdata_reg[5] (\SEG_LOOP3[3].fifo_sync_inst_n_370 ),
        .\axis_tdata_reg[60] (\SEG_LOOP3[2].fifo_sync_inst_n_394 ),
        .\axis_tdata_reg[61] (\SEG_LOOP3[3].fifo_sync_inst_n_349 ),
        .\axis_tdata_reg[63] (\SEG_LOOP3[3].fifo_sync_inst_n_351 ),
        .\axis_tdata_reg[64] (\SEG_LOOP3[2].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[65] (\SEG_LOOP3[2].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[66] (\SEG_LOOP3[2].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[68] (\SEG_LOOP3[2].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[69] (\SEG_LOOP3[3].fifo_sync_inst_n_346 ),
        .\axis_tdata_reg[71] (\SEG_LOOP3[3].fifo_sync_inst_n_348 ),
        .\axis_tdata_reg[72] (\SEG_LOOP3[2].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[73] (\SEG_LOOP3[2].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[74] (\SEG_LOOP3[2].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[76] (\SEG_LOOP3[2].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[77] (\SEG_LOOP3[3].fifo_sync_inst_n_343 ),
        .\axis_tdata_reg[79] (\SEG_LOOP3[3].fifo_sync_inst_n_345 ),
        .\axis_tdata_reg[7] (\SEG_LOOP3[3].fifo_sync_inst_n_372 ),
        .\axis_tdata_reg[80] (\SEG_LOOP3[2].fifo_sync_inst_n_379 ),
        .\axis_tdata_reg[81] (\SEG_LOOP3[2].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[82] (\SEG_LOOP3[2].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[84] (\SEG_LOOP3[2].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[85] (\SEG_LOOP3[3].fifo_sync_inst_n_340 ),
        .\axis_tdata_reg[87] (\SEG_LOOP3[3].fifo_sync_inst_n_342 ),
        .\axis_tdata_reg[88] (\SEG_LOOP3[2].fifo_sync_inst_n_375 ),
        .\axis_tdata_reg[89] (\SEG_LOOP3[2].fifo_sync_inst_n_376 ),
        .\axis_tdata_reg[8] (\SEG_LOOP3[2].fifo_sync_inst_n_415 ),
        .\axis_tdata_reg[90] (\SEG_LOOP3[2].fifo_sync_inst_n_377 ),
        .\axis_tdata_reg[92] (\SEG_LOOP3[2].fifo_sync_inst_n_378 ),
        .\axis_tdata_reg[93] (\SEG_LOOP3[3].fifo_sync_inst_n_337 ),
        .\axis_tdata_reg[95] (\SEG_LOOP3[3].fifo_sync_inst_n_339 ),
        .\axis_tdata_reg[96] (\SEG_LOOP3[2].fifo_sync_inst_n_371 ),
        .\axis_tdata_reg[97] (\SEG_LOOP3[2].fifo_sync_inst_n_372 ),
        .\axis_tdata_reg[98] (\SEG_LOOP3[2].fifo_sync_inst_n_373 ),
        .\axis_tdata_reg[9] (\SEG_LOOP3[2].fifo_sync_inst_n_416 ),
        .\axis_tkeep_reg[15] (\SEG_LOOP3[2].fifo_sync_inst_n_427 ),
        .\axis_tkeep_reg[15]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_423 ),
        .\axis_tkeep_reg[15]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_424 ),
        .\axis_tkeep_reg[31] (\SEG_LOOP3[2].fifo_sync_inst_n_141 ),
        .\axis_tkeep_reg[31]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_18 ),
        .\axis_tkeep_reg[31]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_158 ),
        .\axis_tkeep_reg[31]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_135 ),
        .\axis_tkeep_reg[47] (\SEG_LOOP3[3].fifo_sync_inst_n_155 ),
        .\axis_tkeep_reg[53] (\SEG_LOOP3[2].fifo_sync_inst_n_241 ),
        .\axis_tkeep_reg[54] (\SEG_LOOP3[2].fifo_sync_inst_n_242 ),
        .\axis_tkeep_reg[6] (lbus_mty[3]),
        .\axis_tkeep_reg[6]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_425 ),
        .axis_tuser_reg(i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[2].fifo_sync_inst_n_245 ),
        .data_valid(data_valid[3:1]),
        .din({rx_enaout0,din}),
        .dout({\dout[0]_0 [135:130],\dout[0]_0 [128:122],\dout[0]_0 [120:114],\dout[0]_0 [112:106],\dout[0]_0 [104:98],\dout[0]_0 [96:90],\dout[0]_0 [88:82],\dout[0]_0 [80:74],\dout[0]_0 [72:66],\dout[0]_0 [64:58],\dout[0]_0 [56:50],\dout[0]_0 [48:42],\dout[0]_0 [40:34],\dout[0]_0 [32:26],\dout[0]_0 [24:18],\dout[0]_0 [16:10],\dout[0]_0 [8:2],\dout[0]_0 [0]}),
        .full(full[3:1]),
        .lbus_err(lbus_err[3]),
        .p_0_in(p_0_in_0),
        .ptp_rd_en_i_5_0(\SEG_LOOP3[0].fifo_sync_inst_n_150 ),
        .ptp_rd_en_i_5_1(\SEG_LOOP3[3].fifo_sync_inst_n_17 ),
        .ptp_rd_en_reg(\SEG_LOOP3[2].fifo_sync_inst_n_426 ),
        .ptp_rd_en_reg_0(\SEG_LOOP3[1].fifo_sync_inst_n_378 ),
        .ptp_rd_en_reg_1(\SEG_LOOP3[3].fifo_sync_inst_n_374 ),
        .\rd_ptr[2]_i_4__0_0 (\SEG_LOOP3[2].fifo_sync_inst_n_138 ),
        .\rd_ptr[2]_i_4__0_1 (\SEG_LOOP3[2].fifo_sync_inst_n_136 ),
        .\rd_ptr[2]_i_4__0_2 (\SEG_LOOP3[1].fifo_sync_inst_n_161 ),
        .\rd_ptr[2]_i_4__0_3 (\SEG_LOOP3[1].fifo_sync_inst_n_162 ),
        .\rd_ptr_reg[0]_0 ({\dout[3]_3 [135],\dout[3]_3 [133:132],\dout[3]_3 [130],\dout[3]_3 [128],\dout[3]_3 [125],\dout[3]_3 [122],\dout[3]_3 [120],\dout[3]_3 [117],\dout[3]_3 [114],\dout[3]_3 [112],\dout[3]_3 [109],\dout[3]_3 [106],\dout[3]_3 [104],\dout[3]_3 [101],\dout[3]_3 [98],\dout[3]_3 [96],\dout[3]_3 [93],\dout[3]_3 [90],\dout[3]_3 [88],\dout[3]_3 [85],\dout[3]_3 [82],\dout[3]_3 [80],\dout[3]_3 [77],\dout[3]_3 [74],\dout[3]_3 [72],\dout[3]_3 [69],\dout[3]_3 [66],\dout[3]_3 [64],\dout[3]_3 [61],\dout[3]_3 [58],\dout[3]_3 [56],\dout[3]_3 [53],\dout[3]_3 [50],\dout[3]_3 [48],\dout[3]_3 [45],\dout[3]_3 [42],\dout[3]_3 [40],\dout[3]_3 [37],\dout[3]_3 [34],\dout[3]_3 [32],\dout[3]_3 [29],\dout[3]_3 [26],\dout[3]_3 [24],\dout[3]_3 [21],\dout[3]_3 [18],\dout[3]_3 [16],\dout[3]_3 [13],\dout[3]_3 [10],\dout[3]_3 [8],\dout[3]_3 [5],\dout[3]_3 [2],\dout[3]_3 [0]}),
        .\rd_ptr_reg[0]_1 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_59),
        .\rd_ptr_reg[0]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_19 ),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_379 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_162 ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_165 ),
        .\rd_ptr_reg[2]_3 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_61),
        .\rot_reg[0] (p_0_in[0]),
        .\rot_reg[0]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_16 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_23 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[0].fifo_sync_inst_n_318 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[0].fifo_sync_inst_n_408 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[0].fifo_sync_inst_n_409 ),
        .\rot_reg[0]_102 (\SEG_LOOP3[0].fifo_sync_inst_n_410 ),
        .\rot_reg[0]_103 (\SEG_LOOP3[0].fifo_sync_inst_n_411 ),
        .\rot_reg[0]_104 (\SEG_LOOP3[0].fifo_sync_inst_n_412 ),
        .\rot_reg[0]_105 (\SEG_LOOP3[0].fifo_sync_inst_n_413 ),
        .\rot_reg[0]_106 (\SEG_LOOP3[0].fifo_sync_inst_n_414 ),
        .\rot_reg[0]_107 (\SEG_LOOP3[0].fifo_sync_inst_n_415 ),
        .\rot_reg[0]_108 (\SEG_LOOP3[0].fifo_sync_inst_n_416 ),
        .\rot_reg[0]_109 (\SEG_LOOP3[0].fifo_sync_inst_n_417 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[0].fifo_sync_inst_n_319 ),
        .\rot_reg[0]_110 (\SEG_LOOP3[0].fifo_sync_inst_n_418 ),
        .\rot_reg[0]_111 (\SEG_LOOP3[0].fifo_sync_inst_n_419 ),
        .\rot_reg[0]_112 (\SEG_LOOP3[0].fifo_sync_inst_n_420 ),
        .\rot_reg[0]_113 (\SEG_LOOP3[0].fifo_sync_inst_n_421 ),
        .\rot_reg[0]_114 (\SEG_LOOP3[0].fifo_sync_inst_n_422 ),
        .\rot_reg[0]_115 (\SEG_LOOP3[0].fifo_sync_inst_n_423 ),
        .\rot_reg[0]_116 (\SEG_LOOP3[0].fifo_sync_inst_n_424 ),
        .\rot_reg[0]_117 (\SEG_LOOP3[0].fifo_sync_inst_n_425 ),
        .\rot_reg[0]_118 (\SEG_LOOP3[0].fifo_sync_inst_n_426 ),
        .\rot_reg[0]_119 (\SEG_LOOP3[0].fifo_sync_inst_n_427 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[0].fifo_sync_inst_n_320 ),
        .\rot_reg[0]_120 (\SEG_LOOP3[0].fifo_sync_inst_n_428 ),
        .\rot_reg[0]_121 (\SEG_LOOP3[0].fifo_sync_inst_n_429 ),
        .\rot_reg[0]_122 (\SEG_LOOP3[0].fifo_sync_inst_n_430 ),
        .\rot_reg[0]_123 (\SEG_LOOP3[0].fifo_sync_inst_n_431 ),
        .\rot_reg[0]_124 (\SEG_LOOP3[0].fifo_sync_inst_n_432 ),
        .\rot_reg[0]_125 (\SEG_LOOP3[0].fifo_sync_inst_n_433 ),
        .\rot_reg[0]_126 (\SEG_LOOP3[0].fifo_sync_inst_n_434 ),
        .\rot_reg[0]_127 (\SEG_LOOP3[0].fifo_sync_inst_n_435 ),
        .\rot_reg[0]_128 (\SEG_LOOP3[0].fifo_sync_inst_n_436 ),
        .\rot_reg[0]_129 (\SEG_LOOP3[0].fifo_sync_inst_n_437 ),
        .\rot_reg[0]_13 (\SEG_LOOP3[0].fifo_sync_inst_n_321 ),
        .\rot_reg[0]_130 (\SEG_LOOP3[0].fifo_sync_inst_n_438 ),
        .\rot_reg[0]_131 (\SEG_LOOP3[0].fifo_sync_inst_n_439 ),
        .\rot_reg[0]_132 (\SEG_LOOP3[0].fifo_sync_inst_n_440 ),
        .\rot_reg[0]_133 (\SEG_LOOP3[0].fifo_sync_inst_n_441 ),
        .\rot_reg[0]_134 (\SEG_LOOP3[0].fifo_sync_inst_n_442 ),
        .\rot_reg[0]_135 (\SEG_LOOP3[0].fifo_sync_inst_n_443 ),
        .\rot_reg[0]_136 (\SEG_LOOP3[0].fifo_sync_inst_n_444 ),
        .\rot_reg[0]_137 (\SEG_LOOP3[0].fifo_sync_inst_n_445 ),
        .\rot_reg[0]_138 (\SEG_LOOP3[0].fifo_sync_inst_n_446 ),
        .\rot_reg[0]_139 (\SEG_LOOP3[0].fifo_sync_inst_n_447 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[0].fifo_sync_inst_n_322 ),
        .\rot_reg[0]_140 (\SEG_LOOP3[0].fifo_sync_inst_n_448 ),
        .\rot_reg[0]_141 (\SEG_LOOP3[0].fifo_sync_inst_n_449 ),
        .\rot_reg[0]_142 (\SEG_LOOP3[0].fifo_sync_inst_n_450 ),
        .\rot_reg[0]_143 (\SEG_LOOP3[0].fifo_sync_inst_n_451 ),
        .\rot_reg[0]_144 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[0]_145 (\SEG_LOOP3[3].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_146 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rot_reg[0]_147 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[0]_15 (\SEG_LOOP3[0].fifo_sync_inst_n_323 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[0].fifo_sync_inst_n_324 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[0].fifo_sync_inst_n_325 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[0].fifo_sync_inst_n_326 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[0].fifo_sync_inst_n_327 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_143 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[0].fifo_sync_inst_n_328 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[0].fifo_sync_inst_n_329 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[0].fifo_sync_inst_n_330 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[0].fifo_sync_inst_n_331 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[0].fifo_sync_inst_n_332 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[0].fifo_sync_inst_n_333 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[0].fifo_sync_inst_n_334 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[0].fifo_sync_inst_n_335 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[0].fifo_sync_inst_n_336 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[0].fifo_sync_inst_n_337 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_144 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[0].fifo_sync_inst_n_338 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[0].fifo_sync_inst_n_339 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[0].fifo_sync_inst_n_340 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[0].fifo_sync_inst_n_341 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[0].fifo_sync_inst_n_342 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[0].fifo_sync_inst_n_343 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[0].fifo_sync_inst_n_344 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[0].fifo_sync_inst_n_345 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[0].fifo_sync_inst_n_346 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[0].fifo_sync_inst_n_347 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[0].fifo_sync_inst_n_145 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[0].fifo_sync_inst_n_348 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[0].fifo_sync_inst_n_349 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[0].fifo_sync_inst_n_350 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[0].fifo_sync_inst_n_351 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[0].fifo_sync_inst_n_352 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[0].fifo_sync_inst_n_353 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[0].fifo_sync_inst_n_354 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[0].fifo_sync_inst_n_355 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[0].fifo_sync_inst_n_356 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[0].fifo_sync_inst_n_357 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[0].fifo_sync_inst_n_151 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[0].fifo_sync_inst_n_358 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[0].fifo_sync_inst_n_359 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[0].fifo_sync_inst_n_360 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[0].fifo_sync_inst_n_361 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[0].fifo_sync_inst_n_362 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[0].fifo_sync_inst_n_363 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[0].fifo_sync_inst_n_364 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[0].fifo_sync_inst_n_365 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[0].fifo_sync_inst_n_366 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[0].fifo_sync_inst_n_367 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[0].fifo_sync_inst_n_152 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[0].fifo_sync_inst_n_368 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[0].fifo_sync_inst_n_369 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[0].fifo_sync_inst_n_370 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[0].fifo_sync_inst_n_371 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[0].fifo_sync_inst_n_372 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[0].fifo_sync_inst_n_373 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[0].fifo_sync_inst_n_374 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[0].fifo_sync_inst_n_375 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[0].fifo_sync_inst_n_376 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[0].fifo_sync_inst_n_377 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[0].fifo_sync_inst_n_153 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[0].fifo_sync_inst_n_378 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[0].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[0].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[0].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[0].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[0].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[0].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[0].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[0].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[0].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[0].fifo_sync_inst_n_155 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[0].fifo_sync_inst_n_388 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[0].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[0].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[0].fifo_sync_inst_n_391 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[0].fifo_sync_inst_n_392 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[0].fifo_sync_inst_n_393 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[0].fifo_sync_inst_n_394 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[0].fifo_sync_inst_n_395 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[0].fifo_sync_inst_n_396 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[0].fifo_sync_inst_n_397 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[0].fifo_sync_inst_n_156 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[0].fifo_sync_inst_n_398 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[0].fifo_sync_inst_n_399 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[0].fifo_sync_inst_n_400 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[0].fifo_sync_inst_n_401 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[0].fifo_sync_inst_n_402 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[0].fifo_sync_inst_n_403 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[0].fifo_sync_inst_n_404 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[0].fifo_sync_inst_n_405 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[0].fifo_sync_inst_n_406 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[0].fifo_sync_inst_n_407 ),
        .\rot_reg[1] (\SEG_LOOP3[0].fifo_sync_inst_n_22 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_146 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_147 ),
        .\rot_reg[1]_2 ({\dout[1]_1 [135:134],\dout[1]_1 [132],\dout[1]_1 [130:124],\dout[1]_1 [122:116],\dout[1]_1 [114:108],\dout[1]_1 [106:100],\dout[1]_1 [98:92],\dout[1]_1 [90:84],\dout[1]_1 [82:76],\dout[1]_1 [74:68],\dout[1]_1 [66:60],\dout[1]_1 [58:52],\dout[1]_1 [50:44],\dout[1]_1 [42:36],\dout[1]_1 [34:28],\dout[1]_1 [26:20],\dout[1]_1 [18:12],\dout[1]_1 [10:4],\dout[1]_1 [2:0]}),
        .\rot_reg[1]_3 ({\dout[2]_2 [135],\dout[2]_2 [132],\dout[2]_2 [130],\dout[2]_2 [125],\dout[2]_2 [122],\dout[2]_2 [117],\dout[2]_2 [114],\dout[2]_2 [109],\dout[2]_2 [106],\dout[2]_2 [101],\dout[2]_2 [98],\dout[2]_2 [93],\dout[2]_2 [90],\dout[2]_2 [85],\dout[2]_2 [82],\dout[2]_2 [77],\dout[2]_2 [74],\dout[2]_2 [69],\dout[2]_2 [66],\dout[2]_2 [61],\dout[2]_2 [58],\dout[2]_2 [53],\dout[2]_2 [50],\dout[2]_2 [45],\dout[2]_2 [42],\dout[2]_2 [37],\dout[2]_2 [34],\dout[2]_2 [29],\dout[2]_2 [26],\dout[2]_2 [21],\dout[2]_2 [18],\dout[2]_2 [13],\dout[2]_2 [10],\dout[2]_2 [5],\dout[2]_2 [2]}),
        .\rot_reg[1]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_160 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[2].fifo_sync_inst_n_140 ),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_mty[13:12],lbus_mty[2]}),
        .rx_clk_1({lbus_data[390:389],lbus_data[385:384],lbus_data[398:397],lbus_data[393:392],lbus_data[406:405],lbus_data[401:400],lbus_data[414:413],lbus_data[409:408],lbus_data[422:421],lbus_data[417:416],lbus_data[430:429],lbus_data[425:424],lbus_data[438:437],lbus_data[433:432],lbus_data[446:445],lbus_data[441:440],lbus_data[454:453],lbus_data[449:448],lbus_data[462:461],lbus_data[457:456],lbus_data[470:469],lbus_data[465:464],lbus_data[478:477],lbus_data[473:472],lbus_data[486:485],lbus_data[481:480],lbus_data[494:493],lbus_data[489:488],lbus_data[502:501],lbus_data[497:496],lbus_data[510:509],lbus_data[505:504],lbus_data[7],lbus_data[5:4],lbus_data[2:0],lbus_data[15],lbus_data[13:12],lbus_data[10:8],lbus_data[23],lbus_data[21:20],lbus_data[18:16],lbus_data[31],lbus_data[29:28],lbus_data[26:24],lbus_data[39],lbus_data[37:36],lbus_data[34:32],lbus_data[47],lbus_data[45:44],lbus_data[42:40],lbus_data[55],lbus_data[53:52],lbus_data[50:48],lbus_data[63],lbus_data[61:60],lbus_data[58:56],lbus_data[71],lbus_data[69:68],lbus_data[66:64],lbus_data[79],lbus_data[77:76],lbus_data[74:72],lbus_data[87],lbus_data[85:84],lbus_data[82:80],lbus_data[95],lbus_data[93:92],lbus_data[90:88],lbus_data[103],lbus_data[101:100],lbus_data[98:96],lbus_data[111],lbus_data[109:108],lbus_data[106:104],lbus_data[119],lbus_data[117:116],lbus_data[114:112],lbus_data[127],lbus_data[125:124],lbus_data[122:120]}),
        .\wr_ptr_reg[0]_0 (SR),
        .\wr_ptr_reg[2]_0 (full[0]),
        .\wr_ptr_reg[2]_1 (data_valid[0]));
  cmac_usplus_1_cmac_usplus_1_fifo_23 \SEG_LOOP3[1].fifo_sync_inst 
       (.D({\SEG_LOOP3[1].fifo_sync_inst_n_0 ,\SEG_LOOP3[1].fifo_sync_inst_n_1 ,mty_to_tkeep0_return[13],mty_to_tkeep0_return[11:9],mty_to_tkeep0_return[7:5],mty_to_tkeep0_return[3],\SEG_LOOP3[1].fifo_sync_inst_n_10 ,\SEG_LOOP3[1].fifo_sync_inst_n_11 }),
        .E(sel),
        .Q(rot_reg),
        .SR(\SEG_LOOP3[1].fifo_sync_inst_n_164 ),
        .\axis_tdata_reg[102] (\SEG_LOOP3[3].fifo_sync_inst_n_335 ),
        .\axis_tdata_reg[107] (\SEG_LOOP3[2].fifo_sync_inst_n_431 ),
        .\axis_tdata_reg[110] (\SEG_LOOP3[3].fifo_sync_inst_n_332 ),
        .\axis_tdata_reg[115] (\SEG_LOOP3[2].fifo_sync_inst_n_430 ),
        .\axis_tdata_reg[118] (\SEG_LOOP3[3].fifo_sync_inst_n_329 ),
        .\axis_tdata_reg[11] (\SEG_LOOP3[2].fifo_sync_inst_n_443 ),
        .\axis_tdata_reg[123] (\SEG_LOOP3[2].fifo_sync_inst_n_429 ),
        .\axis_tdata_reg[126] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[126]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_326 ),
        .\axis_tdata_reg[128] (\SEG_LOOP3[0].fifo_sync_inst_n_426 ),
        .\axis_tdata_reg[130] (\SEG_LOOP3[0].fifo_sync_inst_n_428 ),
        .\axis_tdata_reg[131] (\SEG_LOOP3[3].fifo_sync_inst_n_322 ),
        .\axis_tdata_reg[133] (\SEG_LOOP3[0].fifo_sync_inst_n_429 ),
        .\axis_tdata_reg[135] (\SEG_LOOP3[3].fifo_sync_inst_n_323 ),
        .\axis_tdata_reg[135]_0 (\wr_ptr_reg[0] ),
        .\axis_tdata_reg[136] (\SEG_LOOP3[0].fifo_sync_inst_n_421 ),
        .\axis_tdata_reg[138] (\SEG_LOOP3[0].fifo_sync_inst_n_423 ),
        .\axis_tdata_reg[139] (\SEG_LOOP3[3].fifo_sync_inst_n_320 ),
        .\axis_tdata_reg[141] (\SEG_LOOP3[0].fifo_sync_inst_n_424 ),
        .\axis_tdata_reg[143] (\SEG_LOOP3[3].fifo_sync_inst_n_321 ),
        .\axis_tdata_reg[144] (\SEG_LOOP3[0].fifo_sync_inst_n_416 ),
        .\axis_tdata_reg[146] (\SEG_LOOP3[0].fifo_sync_inst_n_418 ),
        .\axis_tdata_reg[147] (\SEG_LOOP3[3].fifo_sync_inst_n_318 ),
        .\axis_tdata_reg[149] (\SEG_LOOP3[0].fifo_sync_inst_n_419 ),
        .\axis_tdata_reg[14] (\SEG_LOOP3[3].fifo_sync_inst_n_368 ),
        .\axis_tdata_reg[151] (\SEG_LOOP3[3].fifo_sync_inst_n_319 ),
        .\axis_tdata_reg[152] (\SEG_LOOP3[0].fifo_sync_inst_n_411 ),
        .\axis_tdata_reg[154] (\SEG_LOOP3[0].fifo_sync_inst_n_413 ),
        .\axis_tdata_reg[155] (\SEG_LOOP3[3].fifo_sync_inst_n_316 ),
        .\axis_tdata_reg[157] (\SEG_LOOP3[0].fifo_sync_inst_n_414 ),
        .\axis_tdata_reg[159] (\SEG_LOOP3[3].fifo_sync_inst_n_317 ),
        .\axis_tdata_reg[160] (\SEG_LOOP3[0].fifo_sync_inst_n_406 ),
        .\axis_tdata_reg[162] (\SEG_LOOP3[0].fifo_sync_inst_n_408 ),
        .\axis_tdata_reg[163] (\SEG_LOOP3[3].fifo_sync_inst_n_314 ),
        .\axis_tdata_reg[165] (\SEG_LOOP3[0].fifo_sync_inst_n_409 ),
        .\axis_tdata_reg[167] (\SEG_LOOP3[3].fifo_sync_inst_n_315 ),
        .\axis_tdata_reg[168] (\SEG_LOOP3[0].fifo_sync_inst_n_401 ),
        .\axis_tdata_reg[170] (\SEG_LOOP3[0].fifo_sync_inst_n_403 ),
        .\axis_tdata_reg[171] (\SEG_LOOP3[3].fifo_sync_inst_n_312 ),
        .\axis_tdata_reg[173] (\SEG_LOOP3[0].fifo_sync_inst_n_404 ),
        .\axis_tdata_reg[175] (\SEG_LOOP3[3].fifo_sync_inst_n_313 ),
        .\axis_tdata_reg[176] (\SEG_LOOP3[0].fifo_sync_inst_n_396 ),
        .\axis_tdata_reg[178] (\SEG_LOOP3[0].fifo_sync_inst_n_398 ),
        .\axis_tdata_reg[179] (\SEG_LOOP3[3].fifo_sync_inst_n_310 ),
        .\axis_tdata_reg[181] (\SEG_LOOP3[0].fifo_sync_inst_n_399 ),
        .\axis_tdata_reg[183] (\SEG_LOOP3[3].fifo_sync_inst_n_311 ),
        .\axis_tdata_reg[184] (\SEG_LOOP3[0].fifo_sync_inst_n_391 ),
        .\axis_tdata_reg[186] (\SEG_LOOP3[0].fifo_sync_inst_n_393 ),
        .\axis_tdata_reg[187] (\SEG_LOOP3[3].fifo_sync_inst_n_308 ),
        .\axis_tdata_reg[189] (\SEG_LOOP3[0].fifo_sync_inst_n_394 ),
        .\axis_tdata_reg[191] (\SEG_LOOP3[3].fifo_sync_inst_n_309 ),
        .\axis_tdata_reg[192] (\SEG_LOOP3[0].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[194] (\SEG_LOOP3[0].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[195] (\SEG_LOOP3[3].fifo_sync_inst_n_306 ),
        .\axis_tdata_reg[197] (\SEG_LOOP3[0].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[199] (\SEG_LOOP3[3].fifo_sync_inst_n_307 ),
        .\axis_tdata_reg[19] (\SEG_LOOP3[2].fifo_sync_inst_n_442 ),
        .\axis_tdata_reg[200] (\SEG_LOOP3[0].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[202] (\SEG_LOOP3[0].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[203] (\SEG_LOOP3[3].fifo_sync_inst_n_304 ),
        .\axis_tdata_reg[205] (\SEG_LOOP3[0].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[207] (\SEG_LOOP3[3].fifo_sync_inst_n_305 ),
        .\axis_tdata_reg[208] (\SEG_LOOP3[0].fifo_sync_inst_n_376 ),
        .\axis_tdata_reg[210] (\SEG_LOOP3[0].fifo_sync_inst_n_378 ),
        .\axis_tdata_reg[211] (\SEG_LOOP3[3].fifo_sync_inst_n_302 ),
        .\axis_tdata_reg[213] (\SEG_LOOP3[0].fifo_sync_inst_n_379 ),
        .\axis_tdata_reg[215] (\SEG_LOOP3[3].fifo_sync_inst_n_303 ),
        .\axis_tdata_reg[216] (\SEG_LOOP3[0].fifo_sync_inst_n_371 ),
        .\axis_tdata_reg[218] (\SEG_LOOP3[0].fifo_sync_inst_n_373 ),
        .\axis_tdata_reg[219] (\SEG_LOOP3[3].fifo_sync_inst_n_300 ),
        .\axis_tdata_reg[221] (\SEG_LOOP3[0].fifo_sync_inst_n_374 ),
        .\axis_tdata_reg[223] (\SEG_LOOP3[3].fifo_sync_inst_n_301 ),
        .\axis_tdata_reg[224] (\SEG_LOOP3[0].fifo_sync_inst_n_366 ),
        .\axis_tdata_reg[226] (\SEG_LOOP3[0].fifo_sync_inst_n_368 ),
        .\axis_tdata_reg[227] (\SEG_LOOP3[3].fifo_sync_inst_n_298 ),
        .\axis_tdata_reg[229] (\SEG_LOOP3[0].fifo_sync_inst_n_369 ),
        .\axis_tdata_reg[22] (\SEG_LOOP3[3].fifo_sync_inst_n_365 ),
        .\axis_tdata_reg[231] (\SEG_LOOP3[3].fifo_sync_inst_n_299 ),
        .\axis_tdata_reg[232] (\SEG_LOOP3[0].fifo_sync_inst_n_361 ),
        .\axis_tdata_reg[234] (\SEG_LOOP3[0].fifo_sync_inst_n_363 ),
        .\axis_tdata_reg[235] (\SEG_LOOP3[3].fifo_sync_inst_n_296 ),
        .\axis_tdata_reg[237] (\SEG_LOOP3[0].fifo_sync_inst_n_364 ),
        .\axis_tdata_reg[239] (\SEG_LOOP3[3].fifo_sync_inst_n_297 ),
        .\axis_tdata_reg[240] (\SEG_LOOP3[0].fifo_sync_inst_n_356 ),
        .\axis_tdata_reg[242] (\SEG_LOOP3[0].fifo_sync_inst_n_358 ),
        .\axis_tdata_reg[243] (\SEG_LOOP3[3].fifo_sync_inst_n_294 ),
        .\axis_tdata_reg[245] (\SEG_LOOP3[0].fifo_sync_inst_n_359 ),
        .\axis_tdata_reg[247] (\SEG_LOOP3[3].fifo_sync_inst_n_295 ),
        .\axis_tdata_reg[248] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[248]_0 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[248]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_351 ),
        .\axis_tdata_reg[250] (\SEG_LOOP3[0].fifo_sync_inst_n_353 ),
        .\axis_tdata_reg[251] (\SEG_LOOP3[3].fifo_sync_inst_n_292 ),
        .\axis_tdata_reg[253] (\SEG_LOOP3[0].fifo_sync_inst_n_354 ),
        .\axis_tdata_reg[255] (\SEG_LOOP3[3].fifo_sync_inst_n_293 ),
        .\axis_tdata_reg[27] (\SEG_LOOP3[2].fifo_sync_inst_n_441 ),
        .\axis_tdata_reg[30] (\SEG_LOOP3[3].fifo_sync_inst_n_362 ),
        .\axis_tdata_reg[324] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[35] (\SEG_LOOP3[2].fifo_sync_inst_n_440 ),
        .\axis_tdata_reg[38] (\SEG_LOOP3[3].fifo_sync_inst_n_359 ),
        .\axis_tdata_reg[3] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[3]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_444 ),
        .\axis_tdata_reg[43] (\SEG_LOOP3[2].fifo_sync_inst_n_439 ),
        .\axis_tdata_reg[46] (\SEG_LOOP3[3].fifo_sync_inst_n_356 ),
        .\axis_tdata_reg[51] (\SEG_LOOP3[2].fifo_sync_inst_n_438 ),
        .\axis_tdata_reg[54] (\SEG_LOOP3[3].fifo_sync_inst_n_353 ),
        .\axis_tdata_reg[59] (\SEG_LOOP3[2].fifo_sync_inst_n_437 ),
        .\axis_tdata_reg[62] (\SEG_LOOP3[3].fifo_sync_inst_n_350 ),
        .\axis_tdata_reg[67] (\SEG_LOOP3[2].fifo_sync_inst_n_436 ),
        .\axis_tdata_reg[6] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[6]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_371 ),
        .\axis_tdata_reg[70] (\SEG_LOOP3[3].fifo_sync_inst_n_347 ),
        .\axis_tdata_reg[75] (\SEG_LOOP3[2].fifo_sync_inst_n_435 ),
        .\axis_tdata_reg[78] (\SEG_LOOP3[3].fifo_sync_inst_n_344 ),
        .\axis_tdata_reg[83] (\SEG_LOOP3[2].fifo_sync_inst_n_434 ),
        .\axis_tdata_reg[86] (\SEG_LOOP3[3].fifo_sync_inst_n_341 ),
        .\axis_tdata_reg[91] (\SEG_LOOP3[2].fifo_sync_inst_n_433 ),
        .\axis_tdata_reg[94] (\SEG_LOOP3[3].fifo_sync_inst_n_338 ),
        .\axis_tdata_reg[99] (\SEG_LOOP3[2].fifo_sync_inst_n_432 ),
        .\axis_tkeep[63]_i_17_0 ({\dout[3]_3 [135],\dout[3]_3 [133:131],\dout[3]_3 [125],\dout[3]_3 [123],\dout[3]_3 [117],\dout[3]_3 [115],\dout[3]_3 [109],\dout[3]_3 [107],\dout[3]_3 [101],\dout[3]_3 [99],\dout[3]_3 [93],\dout[3]_3 [91],\dout[3]_3 [85],\dout[3]_3 [83],\dout[3]_3 [77],\dout[3]_3 [75],\dout[3]_3 [69],\dout[3]_3 [67],\dout[3]_3 [61],\dout[3]_3 [59],\dout[3]_3 [53],\dout[3]_3 [51],\dout[3]_3 [45],\dout[3]_3 [43],\dout[3]_3 [37],\dout[3]_3 [35],\dout[3]_3 [29],\dout[3]_3 [27],\dout[3]_3 [21],\dout[3]_3 [19],\dout[3]_3 [13],\dout[3]_3 [11],\dout[3]_3 [5],\dout[3]_3 [3]}),
        .\axis_tkeep[63]_i_3 (\SEG_LOOP3[1].fifo_sync_inst_n_165 ),
        .\axis_tkeep[63]_i_3_0 ({data_valid[3:2],data_valid[0]}),
        .\axis_tkeep[63]_i_5 (\SEG_LOOP3[2].fifo_sync_inst_n_139 ),
        .\axis_tkeep[63]_i_5_0 (\SEG_LOOP3[2].fifo_sync_inst_n_140 ),
        .\axis_tkeep_reg[22] (lbus_mty[5]),
        .\axis_tkeep_reg[22]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_433 ),
        .\axis_tkeep_reg[22]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_324 ),
        .\axis_tkeep_reg[31] (\SEG_LOOP3[0].fifo_sync_inst_n_431 ),
        .\axis_tkeep_reg[8] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_68),
        .\axis_tkeep_reg[8]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_445 ),
        .axis_tlast_reg(i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_61),
        .axis_tlast_reg_0(i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_59),
        .axis_tlast_reg_1(\SEG_LOOP3[2].fifo_sync_inst_n_428 ),
        .axis_tlast_reg_2(\SEG_LOOP3[3].fifo_sync_inst_n_156 ),
        .axis_tlast_reg_3(\SEG_LOOP3[0].fifo_sync_inst_n_147 ),
        .axis_tuser_reg(i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[3].fifo_sync_inst_n_373 ),
        .data_valid(data_valid[1]),
        .dout(\dout[1]_1 ),
        .full({full[3:2],full[0]}),
        .lbus_err(lbus_err[0]),
        .ptp_rd_en_reg(\SEG_LOOP3[0].fifo_sync_inst_n_145 ),
        .\rd_ptr_reg[0]_0 ({\dout[2]_2 [135:130],\dout[2]_2 [128:122],\dout[2]_2 [120:114],\dout[2]_2 [112:106],\dout[2]_2 [104:98],\dout[2]_2 [96:90],\dout[2]_2 [88:82],\dout[2]_2 [80:74],\dout[2]_2 [72:66],\dout[2]_2 [64:58],\dout[2]_2 [56:50],\dout[2]_2 [48:42],\dout[2]_2 [40:34],\dout[2]_2 [32:26],\dout[2]_2 [24:18],\dout[2]_2 [16:10],\dout[2]_2 [8:2],\dout[2]_2 [0]}),
        .\rd_ptr_reg[0]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_156 ),
        .\rd_ptr_reg[0]_2 (SR),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_22 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_155 ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_153 ),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_161 ),
        .\rd_ptr_reg[2]_4 (\SEG_LOOP3[2].fifo_sync_inst_n_143 ),
        .\rot[1]_i_12 (\SEG_LOOP3[1].fifo_sync_inst_n_19 ),
        .\rot_reg[0] (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_18 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_158 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[1].fifo_sync_inst_n_171 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[1].fifo_sync_inst_n_261 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[1].fifo_sync_inst_n_262 ),
        .\rot_reg[0]_102 (\SEG_LOOP3[1].fifo_sync_inst_n_263 ),
        .\rot_reg[0]_103 (\SEG_LOOP3[1].fifo_sync_inst_n_264 ),
        .\rot_reg[0]_104 (\SEG_LOOP3[1].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_105 (\SEG_LOOP3[1].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_106 (\SEG_LOOP3[1].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_107 (\SEG_LOOP3[1].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_108 (\SEG_LOOP3[1].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_109 (\SEG_LOOP3[1].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[1].fifo_sync_inst_n_172 ),
        .\rot_reg[0]_110 (\SEG_LOOP3[1].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_111 (\SEG_LOOP3[1].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_112 (\SEG_LOOP3[1].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_113 (\SEG_LOOP3[1].fifo_sync_inst_n_388 ),
        .\rot_reg[0]_114 (\SEG_LOOP3[1].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_115 (\SEG_LOOP3[1].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_116 (\SEG_LOOP3[1].fifo_sync_inst_n_391 ),
        .\rot_reg[0]_117 (\SEG_LOOP3[1].fifo_sync_inst_n_392 ),
        .\rot_reg[0]_118 (\SEG_LOOP3[1].fifo_sync_inst_n_393 ),
        .\rot_reg[0]_119 (\SEG_LOOP3[1].fifo_sync_inst_n_394 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[1].fifo_sync_inst_n_173 ),
        .\rot_reg[0]_120 (\SEG_LOOP3[1].fifo_sync_inst_n_395 ),
        .\rot_reg[0]_121 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[0]_122 (\SEG_LOOP3[3].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_123 (\SEG_LOOP3[0].fifo_sync_inst_n_16 ),
        .\rot_reg[0]_124 (\SEG_LOOP3[0].fifo_sync_inst_n_144 ),
        .\rot_reg[0]_125 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[0]_13 (\SEG_LOOP3[1].fifo_sync_inst_n_174 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[1].fifo_sync_inst_n_175 ),
        .\rot_reg[0]_15 (\SEG_LOOP3[1].fifo_sync_inst_n_176 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[1].fifo_sync_inst_n_177 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[1].fifo_sync_inst_n_178 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[1].fifo_sync_inst_n_179 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[1].fifo_sync_inst_n_180 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[1].fifo_sync_inst_n_181 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[1].fifo_sync_inst_n_182 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[1].fifo_sync_inst_n_183 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[1].fifo_sync_inst_n_184 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[1].fifo_sync_inst_n_185 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[1].fifo_sync_inst_n_186 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[1].fifo_sync_inst_n_187 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[1].fifo_sync_inst_n_188 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[1].fifo_sync_inst_n_189 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[1].fifo_sync_inst_n_190 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[1].fifo_sync_inst_n_160 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[1].fifo_sync_inst_n_191 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[1].fifo_sync_inst_n_192 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[1].fifo_sync_inst_n_193 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[1].fifo_sync_inst_n_194 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[1].fifo_sync_inst_n_195 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[1].fifo_sync_inst_n_196 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[1].fifo_sync_inst_n_197 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[1].fifo_sync_inst_n_198 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[1].fifo_sync_inst_n_199 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[1].fifo_sync_inst_n_200 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_163 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[1].fifo_sync_inst_n_201 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[1].fifo_sync_inst_n_202 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[1].fifo_sync_inst_n_203 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[1].fifo_sync_inst_n_204 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[1].fifo_sync_inst_n_205 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[1].fifo_sync_inst_n_206 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[1].fifo_sync_inst_n_207 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[1].fifo_sync_inst_n_208 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[1].fifo_sync_inst_n_209 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[1].fifo_sync_inst_n_210 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[1].fifo_sync_inst_n_166 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[1].fifo_sync_inst_n_211 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[1].fifo_sync_inst_n_212 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[1].fifo_sync_inst_n_213 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[1].fifo_sync_inst_n_214 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[1].fifo_sync_inst_n_215 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[1].fifo_sync_inst_n_216 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[1].fifo_sync_inst_n_217 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[1].fifo_sync_inst_n_218 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[1].fifo_sync_inst_n_219 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[1].fifo_sync_inst_n_220 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[1].fifo_sync_inst_n_167 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[1].fifo_sync_inst_n_221 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[1].fifo_sync_inst_n_222 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[1].fifo_sync_inst_n_223 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[1].fifo_sync_inst_n_224 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[1].fifo_sync_inst_n_225 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[1].fifo_sync_inst_n_226 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[1].fifo_sync_inst_n_227 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[1].fifo_sync_inst_n_228 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[1].fifo_sync_inst_n_229 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[1].fifo_sync_inst_n_230 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[1].fifo_sync_inst_n_168 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[1].fifo_sync_inst_n_231 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[1].fifo_sync_inst_n_232 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[1].fifo_sync_inst_n_233 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[1].fifo_sync_inst_n_234 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[1].fifo_sync_inst_n_235 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[1].fifo_sync_inst_n_236 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[1].fifo_sync_inst_n_237 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[1].fifo_sync_inst_n_238 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[1].fifo_sync_inst_n_239 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[1].fifo_sync_inst_n_240 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[1].fifo_sync_inst_n_169 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[1].fifo_sync_inst_n_241 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[1].fifo_sync_inst_n_242 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[1].fifo_sync_inst_n_243 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[1].fifo_sync_inst_n_244 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[1].fifo_sync_inst_n_245 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[1].fifo_sync_inst_n_246 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[1].fifo_sync_inst_n_247 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[1].fifo_sync_inst_n_248 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[1].fifo_sync_inst_n_249 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[1].fifo_sync_inst_n_250 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[1].fifo_sync_inst_n_170 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[1].fifo_sync_inst_n_251 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[1].fifo_sync_inst_n_252 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[1].fifo_sync_inst_n_253 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[1].fifo_sync_inst_n_254 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[1].fifo_sync_inst_n_255 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[1].fifo_sync_inst_n_256 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[1].fifo_sync_inst_n_257 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[1].fifo_sync_inst_n_258 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[1].fifo_sync_inst_n_259 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[1].fifo_sync_inst_n_260 ),
        .\rot_reg[1] (\SEG_LOOP3[1].fifo_sync_inst_n_161 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_162 ),
        .\rot_reg[1]_1 ({\dout[0]_0 [135],\dout[0]_0 [133],\dout[0]_0 [131],\dout[0]_0 [125],\dout[0]_0 [123],\dout[0]_0 [117],\dout[0]_0 [115],\dout[0]_0 [109],\dout[0]_0 [107],\dout[0]_0 [101],\dout[0]_0 [99],\dout[0]_0 [93],\dout[0]_0 [91],\dout[0]_0 [85],\dout[0]_0 [83],\dout[0]_0 [77],\dout[0]_0 [75],\dout[0]_0 [69],\dout[0]_0 [67],\dout[0]_0 [61],\dout[0]_0 [59],\dout[0]_0 [53],\dout[0]_0 [51],\dout[0]_0 [45],\dout[0]_0 [43],\dout[0]_0 [37],\dout[0]_0 [35],\dout[0]_0 [29],\dout[0]_0 [27],\dout[0]_0 [21],\dout[0]_0 [19],\dout[0]_0 [13],\dout[0]_0 [11],\dout[0]_0 [5],\dout[0]_0 [3]}),
        .\rot_reg[1]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_154 ),
        .\rot_reg[1]_3 (\SEG_LOOP3[2].fifo_sync_inst_n_15 ),
        .\rot_reg[1]_4 (\SEG_LOOP3[0].fifo_sync_inst_n_152 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[0].fifo_sync_inst_n_151 ),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_mty[7:6],lbus_mty[3]}),
        .rx_clk_1({lbus_data[135],lbus_data[133],lbus_data[131:130],lbus_data[128],lbus_data[143],lbus_data[141],lbus_data[139:138],lbus_data[136],lbus_data[151],lbus_data[149],lbus_data[147:146],lbus_data[144],lbus_data[159],lbus_data[157],lbus_data[155:154],lbus_data[152],lbus_data[167],lbus_data[165],lbus_data[163:162],lbus_data[160],lbus_data[175],lbus_data[173],lbus_data[171:170],lbus_data[168],lbus_data[183],lbus_data[181],lbus_data[179:178],lbus_data[176],lbus_data[191],lbus_data[189],lbus_data[187:186],lbus_data[184],lbus_data[199],lbus_data[197],lbus_data[195:194],lbus_data[192],lbus_data[207],lbus_data[205],lbus_data[203:202],lbus_data[200],lbus_data[215],lbus_data[213],lbus_data[211:210],lbus_data[208],lbus_data[223],lbus_data[221],lbus_data[219:218],lbus_data[216],lbus_data[231],lbus_data[229],lbus_data[227:226],lbus_data[224],lbus_data[239],lbus_data[237],lbus_data[235:234],lbus_data[232],lbus_data[247],lbus_data[245],lbus_data[243:242],lbus_data[240],lbus_data[255],lbus_data[253],lbus_data[251:250],lbus_data[248],lbus_data[6],lbus_data[3],lbus_data[14],lbus_data[11],lbus_data[22],lbus_data[19],lbus_data[30],lbus_data[27],lbus_data[38],lbus_data[35],lbus_data[46],lbus_data[43],lbus_data[54],lbus_data[51],lbus_data[62],lbus_data[59],lbus_data[70],lbus_data[67],lbus_data[78],lbus_data[75],lbus_data[86],lbus_data[83],lbus_data[94],lbus_data[91],lbus_data[102],lbus_data[99],lbus_data[110],lbus_data[107],lbus_data[118],lbus_data[115],lbus_data[126],lbus_data[123]}),
        .rx_clk_2(\SEG_LOOP3[1].fifo_sync_inst_n_378 ),
        .rx_enaout0(rx_enaout0),
        .\wr_ptr_reg[2]_0 (full[1]),
        .\wr_ptr_reg[2]_1 (rd_ptr0_1));
  cmac_usplus_1_cmac_usplus_1_fifo_24 \SEG_LOOP3[2].fifo_sync_inst 
       (.D({\SEG_LOOP3[2].fifo_sync_inst_n_0 ,\SEG_LOOP3[2].fifo_sync_inst_n_1 ,mty_to_tkeep1_return[13],mty_to_tkeep1_return[11:9],mty_to_tkeep1_return[7:5],mty_to_tkeep1_return[3],\SEG_LOOP3[2].fifo_sync_inst_n_10 ,\SEG_LOOP3[2].fifo_sync_inst_n_11 }),
        .E(rd_ptr0_1),
        .Q(rot_reg),
        .SR(SR),
        .\axis_tdata_reg[123] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[129] (\SEG_LOOP3[0].fifo_sync_inst_n_427 ),
        .\axis_tdata_reg[132] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[132]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[134] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[134]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_430 ),
        .\axis_tdata_reg[137] (\SEG_LOOP3[0].fifo_sync_inst_n_422 ),
        .\axis_tdata_reg[140] (\SEG_LOOP3[3].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[142] (\SEG_LOOP3[0].fifo_sync_inst_n_425 ),
        .\axis_tdata_reg[145] (\SEG_LOOP3[0].fifo_sync_inst_n_417 ),
        .\axis_tdata_reg[148] (\SEG_LOOP3[3].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[150] (\SEG_LOOP3[0].fifo_sync_inst_n_420 ),
        .\axis_tdata_reg[153] (\SEG_LOOP3[0].fifo_sync_inst_n_412 ),
        .\axis_tdata_reg[156] (\SEG_LOOP3[3].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[158] (\SEG_LOOP3[0].fifo_sync_inst_n_415 ),
        .\axis_tdata_reg[161] (\SEG_LOOP3[0].fifo_sync_inst_n_407 ),
        .\axis_tdata_reg[164] (\SEG_LOOP3[3].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[166] (\SEG_LOOP3[0].fifo_sync_inst_n_410 ),
        .\axis_tdata_reg[169] (\SEG_LOOP3[0].fifo_sync_inst_n_402 ),
        .\axis_tdata_reg[172] (\SEG_LOOP3[3].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[174] (\SEG_LOOP3[0].fifo_sync_inst_n_405 ),
        .\axis_tdata_reg[177] (\SEG_LOOP3[0].fifo_sync_inst_n_397 ),
        .\axis_tdata_reg[180] (\SEG_LOOP3[3].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[182] (\SEG_LOOP3[0].fifo_sync_inst_n_400 ),
        .\axis_tdata_reg[185] (\SEG_LOOP3[0].fifo_sync_inst_n_392 ),
        .\axis_tdata_reg[188] (\SEG_LOOP3[3].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[190] (\SEG_LOOP3[0].fifo_sync_inst_n_395 ),
        .\axis_tdata_reg[193] (\SEG_LOOP3[0].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[196] (\SEG_LOOP3[3].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[198] (\SEG_LOOP3[0].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[201] (\SEG_LOOP3[0].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[204] (\SEG_LOOP3[3].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[206] (\SEG_LOOP3[0].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[209] (\SEG_LOOP3[0].fifo_sync_inst_n_377 ),
        .\axis_tdata_reg[212] (\SEG_LOOP3[3].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[214] (\SEG_LOOP3[0].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[217] (\SEG_LOOP3[0].fifo_sync_inst_n_372 ),
        .\axis_tdata_reg[220] (\SEG_LOOP3[3].fifo_sync_inst_n_379 ),
        .\axis_tdata_reg[222] (\SEG_LOOP3[0].fifo_sync_inst_n_375 ),
        .\axis_tdata_reg[225] (\SEG_LOOP3[0].fifo_sync_inst_n_367 ),
        .\axis_tdata_reg[228] (\SEG_LOOP3[3].fifo_sync_inst_n_378 ),
        .\axis_tdata_reg[230] (\SEG_LOOP3[0].fifo_sync_inst_n_370 ),
        .\axis_tdata_reg[233] (\SEG_LOOP3[0].fifo_sync_inst_n_362 ),
        .\axis_tdata_reg[236] (\SEG_LOOP3[3].fifo_sync_inst_n_377 ),
        .\axis_tdata_reg[238] (\SEG_LOOP3[0].fifo_sync_inst_n_365 ),
        .\axis_tdata_reg[241] (\SEG_LOOP3[0].fifo_sync_inst_n_357 ),
        .\axis_tdata_reg[244] (\SEG_LOOP3[3].fifo_sync_inst_n_376 ),
        .\axis_tdata_reg[246] (\SEG_LOOP3[0].fifo_sync_inst_n_360 ),
        .\axis_tdata_reg[249] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[249]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_352 ),
        .\axis_tdata_reg[252] (\SEG_LOOP3[3].fifo_sync_inst_n_375 ),
        .\axis_tdata_reg[254] (\SEG_LOOP3[0].fifo_sync_inst_n_355 ),
        .\axis_tdata_reg[257] (\SEG_LOOP3[0].fifo_sync_inst_n_348 ),
        .\axis_tdata_reg[259] (\SEG_LOOP3[1].fifo_sync_inst_n_258 ),
        .\axis_tdata_reg[261] (\SEG_LOOP3[1].fifo_sync_inst_n_260 ),
        .\axis_tdata_reg[263] (\SEG_LOOP3[0].fifo_sync_inst_n_349 ),
        .\axis_tdata_reg[263]_0 (\wr_ptr_reg[0]_0 ),
        .\axis_tdata_reg[265] (\SEG_LOOP3[0].fifo_sync_inst_n_346 ),
        .\axis_tdata_reg[267] (\SEG_LOOP3[1].fifo_sync_inst_n_253 ),
        .\axis_tdata_reg[269] (\SEG_LOOP3[1].fifo_sync_inst_n_255 ),
        .\axis_tdata_reg[271] (\SEG_LOOP3[0].fifo_sync_inst_n_347 ),
        .\axis_tdata_reg[273] (\SEG_LOOP3[0].fifo_sync_inst_n_344 ),
        .\axis_tdata_reg[275] (\SEG_LOOP3[1].fifo_sync_inst_n_248 ),
        .\axis_tdata_reg[277] (\SEG_LOOP3[1].fifo_sync_inst_n_250 ),
        .\axis_tdata_reg[279] (\SEG_LOOP3[0].fifo_sync_inst_n_345 ),
        .\axis_tdata_reg[281] (\SEG_LOOP3[0].fifo_sync_inst_n_342 ),
        .\axis_tdata_reg[283] (\SEG_LOOP3[1].fifo_sync_inst_n_243 ),
        .\axis_tdata_reg[285] (\SEG_LOOP3[1].fifo_sync_inst_n_245 ),
        .\axis_tdata_reg[287] (\SEG_LOOP3[0].fifo_sync_inst_n_343 ),
        .\axis_tdata_reg[289] (\SEG_LOOP3[0].fifo_sync_inst_n_340 ),
        .\axis_tdata_reg[291] (\SEG_LOOP3[1].fifo_sync_inst_n_238 ),
        .\axis_tdata_reg[293] (\SEG_LOOP3[1].fifo_sync_inst_n_240 ),
        .\axis_tdata_reg[295] (\SEG_LOOP3[0].fifo_sync_inst_n_341 ),
        .\axis_tdata_reg[297] (\SEG_LOOP3[0].fifo_sync_inst_n_338 ),
        .\axis_tdata_reg[299] (\SEG_LOOP3[1].fifo_sync_inst_n_233 ),
        .\axis_tdata_reg[301] (\SEG_LOOP3[1].fifo_sync_inst_n_235 ),
        .\axis_tdata_reg[303] (\SEG_LOOP3[0].fifo_sync_inst_n_339 ),
        .\axis_tdata_reg[305] (\SEG_LOOP3[0].fifo_sync_inst_n_336 ),
        .\axis_tdata_reg[307] (\SEG_LOOP3[1].fifo_sync_inst_n_228 ),
        .\axis_tdata_reg[309] (\SEG_LOOP3[1].fifo_sync_inst_n_230 ),
        .\axis_tdata_reg[311] (\SEG_LOOP3[0].fifo_sync_inst_n_337 ),
        .\axis_tdata_reg[313] (\SEG_LOOP3[0].fifo_sync_inst_n_334 ),
        .\axis_tdata_reg[315] (\SEG_LOOP3[1].fifo_sync_inst_n_223 ),
        .\axis_tdata_reg[317] (\SEG_LOOP3[1].fifo_sync_inst_n_225 ),
        .\axis_tdata_reg[319] (\SEG_LOOP3[0].fifo_sync_inst_n_335 ),
        .\axis_tdata_reg[321] (\SEG_LOOP3[0].fifo_sync_inst_n_332 ),
        .\axis_tdata_reg[323] (\SEG_LOOP3[1].fifo_sync_inst_n_218 ),
        .\axis_tdata_reg[325] (\SEG_LOOP3[1].fifo_sync_inst_n_220 ),
        .\axis_tdata_reg[327] (\SEG_LOOP3[0].fifo_sync_inst_n_333 ),
        .\axis_tdata_reg[329] (\SEG_LOOP3[0].fifo_sync_inst_n_330 ),
        .\axis_tdata_reg[331] (\SEG_LOOP3[1].fifo_sync_inst_n_213 ),
        .\axis_tdata_reg[333] (\SEG_LOOP3[1].fifo_sync_inst_n_215 ),
        .\axis_tdata_reg[335] (\SEG_LOOP3[0].fifo_sync_inst_n_331 ),
        .\axis_tdata_reg[337] (\SEG_LOOP3[0].fifo_sync_inst_n_328 ),
        .\axis_tdata_reg[339] (\SEG_LOOP3[1].fifo_sync_inst_n_208 ),
        .\axis_tdata_reg[341] (\SEG_LOOP3[1].fifo_sync_inst_n_210 ),
        .\axis_tdata_reg[343] (\SEG_LOOP3[0].fifo_sync_inst_n_329 ),
        .\axis_tdata_reg[345] (\SEG_LOOP3[0].fifo_sync_inst_n_326 ),
        .\axis_tdata_reg[347] (\SEG_LOOP3[1].fifo_sync_inst_n_203 ),
        .\axis_tdata_reg[349] (\SEG_LOOP3[1].fifo_sync_inst_n_205 ),
        .\axis_tdata_reg[351] (\SEG_LOOP3[0].fifo_sync_inst_n_327 ),
        .\axis_tdata_reg[353] (\SEG_LOOP3[0].fifo_sync_inst_n_324 ),
        .\axis_tdata_reg[355] (\SEG_LOOP3[1].fifo_sync_inst_n_198 ),
        .\axis_tdata_reg[357] (\SEG_LOOP3[1].fifo_sync_inst_n_200 ),
        .\axis_tdata_reg[359] (\SEG_LOOP3[0].fifo_sync_inst_n_325 ),
        .\axis_tdata_reg[361] (\SEG_LOOP3[0].fifo_sync_inst_n_322 ),
        .\axis_tdata_reg[363] (\SEG_LOOP3[1].fifo_sync_inst_n_193 ),
        .\axis_tdata_reg[365] (\SEG_LOOP3[1].fifo_sync_inst_n_195 ),
        .\axis_tdata_reg[367] (\SEG_LOOP3[0].fifo_sync_inst_n_323 ),
        .\axis_tdata_reg[369] (\SEG_LOOP3[0].fifo_sync_inst_n_320 ),
        .\axis_tdata_reg[371] (\SEG_LOOP3[1].fifo_sync_inst_n_188 ),
        .\axis_tdata_reg[373] (\SEG_LOOP3[1].fifo_sync_inst_n_190 ),
        .\axis_tdata_reg[375] (\SEG_LOOP3[0].fifo_sync_inst_n_321 ),
        .\axis_tdata_reg[377] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[377]_0 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[377]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_318 ),
        .\axis_tdata_reg[379] (\SEG_LOOP3[1].fifo_sync_inst_n_183 ),
        .\axis_tdata_reg[381] (\SEG_LOOP3[1].fifo_sync_inst_n_185 ),
        .\axis_tdata_reg[383] (\SEG_LOOP3[0].fifo_sync_inst_n_319 ),
        .\axis_tkeep[63]_i_4 (\SEG_LOOP3[0].fifo_sync_inst_n_147 ),
        .\axis_tkeep_reg[15] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_68),
        .\axis_tkeep_reg[15]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_23 ),
        .\axis_tkeep_reg[22] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_61),
        .\axis_tkeep_reg[22]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_432 ),
        .\axis_tkeep_reg[31] (\dout[3]_3 ),
        .\axis_tkeep_reg[31]_0 ({\dout[0]_0 [135],\dout[0]_0 [132:131],\dout[0]_0 [124:123],\dout[0]_0 [116:115],\dout[0]_0 [108:107],\dout[0]_0 [100:99],\dout[0]_0 [92:91],\dout[0]_0 [84:83],\dout[0]_0 [76:75],\dout[0]_0 [68:67],\dout[0]_0 [60:59],\dout[0]_0 [52:51],\dout[0]_0 [44:43],\dout[0]_0 [36:35],\dout[0]_0 [28:27],\dout[0]_0 [20:19],\dout[0]_0 [12:11],\dout[0]_0 [4:3]}),
        .\axis_tkeep_reg[38] ({lbus_mty[10],lbus_mty[8]}),
        .\axis_tkeep_reg[38]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_263 ),
        .\axis_tkeep_reg[47] (\SEG_LOOP3[0].fifo_sync_inst_n_350 ),
        .axis_tlast_reg(\SEG_LOOP3[0].fifo_sync_inst_n_143 ),
        .axis_tuser_reg(i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[0].fifo_sync_inst_n_434 ),
        .data_valid({data_valid[3],data_valid[1:0]}),
        .dout({\dout[1]_1 [135],\dout[1]_1 [133:130],\dout[1]_1 [127],\dout[1]_1 [123:122],\dout[1]_1 [119],\dout[1]_1 [115:114],\dout[1]_1 [111],\dout[1]_1 [107:106],\dout[1]_1 [103],\dout[1]_1 [99:98],\dout[1]_1 [95],\dout[1]_1 [91:90],\dout[1]_1 [87],\dout[1]_1 [83:82],\dout[1]_1 [79],\dout[1]_1 [75:74],\dout[1]_1 [71],\dout[1]_1 [67:66],\dout[1]_1 [63],\dout[1]_1 [59:58],\dout[1]_1 [55],\dout[1]_1 [51:50],\dout[1]_1 [47],\dout[1]_1 [43:42],\dout[1]_1 [39],\dout[1]_1 [35:34],\dout[1]_1 [31],\dout[1]_1 [27:26],\dout[1]_1 [23],\dout[1]_1 [19:18],\dout[1]_1 [15],\dout[1]_1 [11:10],\dout[1]_1 [7],\dout[1]_1 [3:2]}),
        .full(full[2]),
        .lbus_err(lbus_err[1]),
        .ptp_rd_en_reg(\SEG_LOOP3[0].fifo_sync_inst_n_144 ),
        .\rot_reg[0] (\SEG_LOOP3[2].fifo_sync_inst_n_135 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_136 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_137 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[2].fifo_sync_inst_n_150 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[2].fifo_sync_inst_n_240 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[2].fifo_sync_inst_n_241 ),
        .\rot_reg[0]_102 (\SEG_LOOP3[2].fifo_sync_inst_n_242 ),
        .\rot_reg[0]_103 (\SEG_LOOP3[2].fifo_sync_inst_n_243 ),
        .\rot_reg[0]_104 (\SEG_LOOP3[2].fifo_sync_inst_n_244 ),
        .\rot_reg[0]_105 (\SEG_LOOP3[2].fifo_sync_inst_n_245 ),
        .\rot_reg[0]_106 (\SEG_LOOP3[2].fifo_sync_inst_n_359 ),
        .\rot_reg[0]_107 (\SEG_LOOP3[2].fifo_sync_inst_n_360 ),
        .\rot_reg[0]_108 (\SEG_LOOP3[2].fifo_sync_inst_n_361 ),
        .\rot_reg[0]_109 (\SEG_LOOP3[2].fifo_sync_inst_n_362 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[2].fifo_sync_inst_n_151 ),
        .\rot_reg[0]_110 (\SEG_LOOP3[2].fifo_sync_inst_n_363 ),
        .\rot_reg[0]_111 (\SEG_LOOP3[2].fifo_sync_inst_n_364 ),
        .\rot_reg[0]_112 (\SEG_LOOP3[2].fifo_sync_inst_n_365 ),
        .\rot_reg[0]_113 (\SEG_LOOP3[2].fifo_sync_inst_n_366 ),
        .\rot_reg[0]_114 (\SEG_LOOP3[2].fifo_sync_inst_n_367 ),
        .\rot_reg[0]_115 (\SEG_LOOP3[2].fifo_sync_inst_n_368 ),
        .\rot_reg[0]_116 (\SEG_LOOP3[2].fifo_sync_inst_n_369 ),
        .\rot_reg[0]_117 (\SEG_LOOP3[2].fifo_sync_inst_n_370 ),
        .\rot_reg[0]_118 (\SEG_LOOP3[2].fifo_sync_inst_n_371 ),
        .\rot_reg[0]_119 (\SEG_LOOP3[2].fifo_sync_inst_n_372 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[2].fifo_sync_inst_n_152 ),
        .\rot_reg[0]_120 (\SEG_LOOP3[2].fifo_sync_inst_n_373 ),
        .\rot_reg[0]_121 (\SEG_LOOP3[2].fifo_sync_inst_n_374 ),
        .\rot_reg[0]_122 (\SEG_LOOP3[2].fifo_sync_inst_n_375 ),
        .\rot_reg[0]_123 (\SEG_LOOP3[2].fifo_sync_inst_n_376 ),
        .\rot_reg[0]_124 (\SEG_LOOP3[2].fifo_sync_inst_n_377 ),
        .\rot_reg[0]_125 (\SEG_LOOP3[2].fifo_sync_inst_n_378 ),
        .\rot_reg[0]_126 (\SEG_LOOP3[2].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_127 (\SEG_LOOP3[2].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_128 (\SEG_LOOP3[2].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_129 (\SEG_LOOP3[2].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_13 (\SEG_LOOP3[2].fifo_sync_inst_n_153 ),
        .\rot_reg[0]_130 (\SEG_LOOP3[2].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_131 (\SEG_LOOP3[2].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_132 (\SEG_LOOP3[2].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_133 (\SEG_LOOP3[2].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_134 (\SEG_LOOP3[2].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_135 (\SEG_LOOP3[2].fifo_sync_inst_n_388 ),
        .\rot_reg[0]_136 (\SEG_LOOP3[2].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_137 (\SEG_LOOP3[2].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_138 (\SEG_LOOP3[2].fifo_sync_inst_n_391 ),
        .\rot_reg[0]_139 (\SEG_LOOP3[2].fifo_sync_inst_n_392 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[2].fifo_sync_inst_n_154 ),
        .\rot_reg[0]_140 (\SEG_LOOP3[2].fifo_sync_inst_n_393 ),
        .\rot_reg[0]_141 (\SEG_LOOP3[2].fifo_sync_inst_n_394 ),
        .\rot_reg[0]_142 (\SEG_LOOP3[2].fifo_sync_inst_n_395 ),
        .\rot_reg[0]_143 (\SEG_LOOP3[2].fifo_sync_inst_n_396 ),
        .\rot_reg[0]_144 (\SEG_LOOP3[2].fifo_sync_inst_n_397 ),
        .\rot_reg[0]_145 (\SEG_LOOP3[2].fifo_sync_inst_n_398 ),
        .\rot_reg[0]_146 (\SEG_LOOP3[2].fifo_sync_inst_n_399 ),
        .\rot_reg[0]_147 (\SEG_LOOP3[2].fifo_sync_inst_n_400 ),
        .\rot_reg[0]_148 (\SEG_LOOP3[2].fifo_sync_inst_n_401 ),
        .\rot_reg[0]_149 (\SEG_LOOP3[2].fifo_sync_inst_n_402 ),
        .\rot_reg[0]_15 (\SEG_LOOP3[2].fifo_sync_inst_n_155 ),
        .\rot_reg[0]_150 (\SEG_LOOP3[2].fifo_sync_inst_n_403 ),
        .\rot_reg[0]_151 (\SEG_LOOP3[2].fifo_sync_inst_n_404 ),
        .\rot_reg[0]_152 (\SEG_LOOP3[2].fifo_sync_inst_n_405 ),
        .\rot_reg[0]_153 (\SEG_LOOP3[2].fifo_sync_inst_n_406 ),
        .\rot_reg[0]_154 (\SEG_LOOP3[2].fifo_sync_inst_n_407 ),
        .\rot_reg[0]_155 (\SEG_LOOP3[2].fifo_sync_inst_n_408 ),
        .\rot_reg[0]_156 (\SEG_LOOP3[2].fifo_sync_inst_n_409 ),
        .\rot_reg[0]_157 (\SEG_LOOP3[2].fifo_sync_inst_n_410 ),
        .\rot_reg[0]_158 (\SEG_LOOP3[2].fifo_sync_inst_n_411 ),
        .\rot_reg[0]_159 (\SEG_LOOP3[2].fifo_sync_inst_n_412 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[2].fifo_sync_inst_n_156 ),
        .\rot_reg[0]_160 (\SEG_LOOP3[2].fifo_sync_inst_n_413 ),
        .\rot_reg[0]_161 (\SEG_LOOP3[2].fifo_sync_inst_n_414 ),
        .\rot_reg[0]_162 (\SEG_LOOP3[2].fifo_sync_inst_n_415 ),
        .\rot_reg[0]_163 (\SEG_LOOP3[2].fifo_sync_inst_n_416 ),
        .\rot_reg[0]_164 (\SEG_LOOP3[2].fifo_sync_inst_n_417 ),
        .\rot_reg[0]_165 (\SEG_LOOP3[2].fifo_sync_inst_n_418 ),
        .\rot_reg[0]_166 (\SEG_LOOP3[2].fifo_sync_inst_n_419 ),
        .\rot_reg[0]_167 (\SEG_LOOP3[2].fifo_sync_inst_n_420 ),
        .\rot_reg[0]_168 (\SEG_LOOP3[2].fifo_sync_inst_n_421 ),
        .\rot_reg[0]_169 (\SEG_LOOP3[2].fifo_sync_inst_n_422 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[2].fifo_sync_inst_n_157 ),
        .\rot_reg[0]_170 (\SEG_LOOP3[2].fifo_sync_inst_n_423 ),
        .\rot_reg[0]_171 (\SEG_LOOP3[2].fifo_sync_inst_n_424 ),
        .\rot_reg[0]_172 (\SEG_LOOP3[2].fifo_sync_inst_n_425 ),
        .\rot_reg[0]_173 (\SEG_LOOP3[2].fifo_sync_inst_n_429 ),
        .\rot_reg[0]_174 (\SEG_LOOP3[2].fifo_sync_inst_n_430 ),
        .\rot_reg[0]_175 (\SEG_LOOP3[2].fifo_sync_inst_n_431 ),
        .\rot_reg[0]_176 (\SEG_LOOP3[2].fifo_sync_inst_n_432 ),
        .\rot_reg[0]_177 (\SEG_LOOP3[2].fifo_sync_inst_n_433 ),
        .\rot_reg[0]_178 (\SEG_LOOP3[2].fifo_sync_inst_n_434 ),
        .\rot_reg[0]_179 (\SEG_LOOP3[2].fifo_sync_inst_n_435 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[2].fifo_sync_inst_n_158 ),
        .\rot_reg[0]_180 (\SEG_LOOP3[2].fifo_sync_inst_n_436 ),
        .\rot_reg[0]_181 (\SEG_LOOP3[2].fifo_sync_inst_n_437 ),
        .\rot_reg[0]_182 (\SEG_LOOP3[2].fifo_sync_inst_n_438 ),
        .\rot_reg[0]_183 (\SEG_LOOP3[2].fifo_sync_inst_n_439 ),
        .\rot_reg[0]_184 (\SEG_LOOP3[2].fifo_sync_inst_n_440 ),
        .\rot_reg[0]_185 (\SEG_LOOP3[2].fifo_sync_inst_n_441 ),
        .\rot_reg[0]_186 (\SEG_LOOP3[2].fifo_sync_inst_n_442 ),
        .\rot_reg[0]_187 (\SEG_LOOP3[2].fifo_sync_inst_n_443 ),
        .\rot_reg[0]_188 (\SEG_LOOP3[2].fifo_sync_inst_n_444 ),
        .\rot_reg[0]_189 (\SEG_LOOP3[2].fifo_sync_inst_n_445 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[2].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_138 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[2].fifo_sync_inst_n_160 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[2].fifo_sync_inst_n_161 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[2].fifo_sync_inst_n_162 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[2].fifo_sync_inst_n_163 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[2].fifo_sync_inst_n_164 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[2].fifo_sync_inst_n_165 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[2].fifo_sync_inst_n_166 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[2].fifo_sync_inst_n_167 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[2].fifo_sync_inst_n_168 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[2].fifo_sync_inst_n_169 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[2].fifo_sync_inst_n_170 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[2].fifo_sync_inst_n_171 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[2].fifo_sync_inst_n_172 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[2].fifo_sync_inst_n_173 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[2].fifo_sync_inst_n_174 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[2].fifo_sync_inst_n_175 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[2].fifo_sync_inst_n_176 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[2].fifo_sync_inst_n_177 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[2].fifo_sync_inst_n_178 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[2].fifo_sync_inst_n_179 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[2].fifo_sync_inst_n_143 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[2].fifo_sync_inst_n_180 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[2].fifo_sync_inst_n_181 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[2].fifo_sync_inst_n_182 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[2].fifo_sync_inst_n_183 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[2].fifo_sync_inst_n_184 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[2].fifo_sync_inst_n_185 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[2].fifo_sync_inst_n_186 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[2].fifo_sync_inst_n_187 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[2].fifo_sync_inst_n_188 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[2].fifo_sync_inst_n_189 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[2].fifo_sync_inst_n_145 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[2].fifo_sync_inst_n_190 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[2].fifo_sync_inst_n_191 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[2].fifo_sync_inst_n_192 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[2].fifo_sync_inst_n_193 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[2].fifo_sync_inst_n_194 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[2].fifo_sync_inst_n_195 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[2].fifo_sync_inst_n_196 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[2].fifo_sync_inst_n_197 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[2].fifo_sync_inst_n_198 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[2].fifo_sync_inst_n_199 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[2].fifo_sync_inst_n_146 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[2].fifo_sync_inst_n_200 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[2].fifo_sync_inst_n_201 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[2].fifo_sync_inst_n_202 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[2].fifo_sync_inst_n_203 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[2].fifo_sync_inst_n_204 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[2].fifo_sync_inst_n_205 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[2].fifo_sync_inst_n_206 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[2].fifo_sync_inst_n_207 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[2].fifo_sync_inst_n_208 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[2].fifo_sync_inst_n_209 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[2].fifo_sync_inst_n_147 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[2].fifo_sync_inst_n_210 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[2].fifo_sync_inst_n_211 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[2].fifo_sync_inst_n_212 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[2].fifo_sync_inst_n_213 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[2].fifo_sync_inst_n_214 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[2].fifo_sync_inst_n_215 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[2].fifo_sync_inst_n_216 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[2].fifo_sync_inst_n_217 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[2].fifo_sync_inst_n_218 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[2].fifo_sync_inst_n_219 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[2].fifo_sync_inst_n_148 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[2].fifo_sync_inst_n_220 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[2].fifo_sync_inst_n_221 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[2].fifo_sync_inst_n_222 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[2].fifo_sync_inst_n_223 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[2].fifo_sync_inst_n_224 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[2].fifo_sync_inst_n_225 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[2].fifo_sync_inst_n_226 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[2].fifo_sync_inst_n_227 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[2].fifo_sync_inst_n_228 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[2].fifo_sync_inst_n_229 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[2].fifo_sync_inst_n_149 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[2].fifo_sync_inst_n_230 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[2].fifo_sync_inst_n_231 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[2].fifo_sync_inst_n_232 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[2].fifo_sync_inst_n_233 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[2].fifo_sync_inst_n_234 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[2].fifo_sync_inst_n_235 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[2].fifo_sync_inst_n_236 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[2].fifo_sync_inst_n_237 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[2].fifo_sync_inst_n_238 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[2].fifo_sync_inst_n_239 ),
        .\rot_reg[1] (\SEG_LOOP3[2].fifo_sync_inst_n_139 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_140 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_141 ),
        .\rot_reg[1]_2 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_59),
        .\rot_reg[1]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_146 ),
        .\rot_reg[1]_4 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_64),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_mty[11],lbus_mty[5]}),
        .rx_clk_1(\SEG_LOOP3[2].fifo_sync_inst_n_15 ),
        .rx_clk_2({\dout[2]_2 [135:130],\dout[2]_2 [128:122],\dout[2]_2 [120:114],\dout[2]_2 [112:106],\dout[2]_2 [104:98],\dout[2]_2 [96:90],\dout[2]_2 [88:82],\dout[2]_2 [80:74],\dout[2]_2 [72:66],\dout[2]_2 [64:58],\dout[2]_2 [56:50],\dout[2]_2 [48:42],\dout[2]_2 [40:34],\dout[2]_2 [32:26],\dout[2]_2 [24:18],\dout[2]_2 [16:10],\dout[2]_2 [8:2],\dout[2]_2 [0]}),
        .rx_clk_3({lbus_data[263],lbus_data[261],lbus_data[259],lbus_data[257],lbus_data[271],lbus_data[269],lbus_data[267],lbus_data[265],lbus_data[279],lbus_data[277],lbus_data[275],lbus_data[273],lbus_data[287],lbus_data[285],lbus_data[283],lbus_data[281],lbus_data[295],lbus_data[293],lbus_data[291],lbus_data[289],lbus_data[303],lbus_data[301],lbus_data[299],lbus_data[297],lbus_data[311],lbus_data[309],lbus_data[307],lbus_data[305],lbus_data[319],lbus_data[317],lbus_data[315],lbus_data[313],lbus_data[327],lbus_data[325],lbus_data[323],lbus_data[321],lbus_data[335],lbus_data[333],lbus_data[331],lbus_data[329],lbus_data[343],lbus_data[341],lbus_data[339],lbus_data[337],lbus_data[351],lbus_data[349],lbus_data[347],lbus_data[345],lbus_data[359],lbus_data[357],lbus_data[355],lbus_data[353],lbus_data[367],lbus_data[365],lbus_data[363],lbus_data[361],lbus_data[375],lbus_data[373],lbus_data[371],lbus_data[369],lbus_data[383],lbus_data[381],lbus_data[379],lbus_data[377],lbus_data[134],lbus_data[132],lbus_data[129],lbus_data[142],lbus_data[140],lbus_data[137],lbus_data[150],lbus_data[148],lbus_data[145],lbus_data[158],lbus_data[156],lbus_data[153],lbus_data[166],lbus_data[164],lbus_data[161],lbus_data[174],lbus_data[172],lbus_data[169],lbus_data[182],lbus_data[180],lbus_data[177],lbus_data[190],lbus_data[188],lbus_data[185],lbus_data[198],lbus_data[196],lbus_data[193],lbus_data[206],lbus_data[204],lbus_data[201],lbus_data[214],lbus_data[212],lbus_data[209],lbus_data[222],lbus_data[220],lbus_data[217],lbus_data[230],lbus_data[228],lbus_data[225],lbus_data[238],lbus_data[236],lbus_data[233],lbus_data[246],lbus_data[244],lbus_data[241],lbus_data[254],lbus_data[252],lbus_data[249]}),
        .rx_clk_4(\SEG_LOOP3[2].fifo_sync_inst_n_426 ),
        .rx_clk_5(\SEG_LOOP3[2].fifo_sync_inst_n_427 ),
        .rx_clk_6(\SEG_LOOP3[2].fifo_sync_inst_n_428 ),
        .rx_enaout0(rx_enaout0),
        .\wr_ptr_reg[0]_0 ({full[3],full[1:0]}),
        .\wr_ptr_reg[2]_0 (data_valid[2]));
  cmac_usplus_1_cmac_usplus_1_fifo_25 \SEG_LOOP3[3].fifo_sync_inst 
       (.D({\SEG_LOOP3[3].fifo_sync_inst_n_0 ,\SEG_LOOP3[3].fifo_sync_inst_n_1 ,mty_to_tkeep2_return[13],mty_to_tkeep2_return[11:9],mty_to_tkeep2_return[7:5],mty_to_tkeep2_return[3],\SEG_LOOP3[3].fifo_sync_inst_n_10 ,\SEG_LOOP3[3].fifo_sync_inst_n_11 }),
        .E(rd_ptr0),
        .Q(rot_reg),
        .SR(SR),
        .\axis_tdata_reg[252] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[256] (\SEG_LOOP3[1].fifo_sync_inst_n_257 ),
        .\axis_tdata_reg[258] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[258]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_450 ),
        .\axis_tdata_reg[260] (\SEG_LOOP3[1].fifo_sync_inst_n_259 ),
        .\axis_tdata_reg[262] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[262]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_261 ),
        .\axis_tdata_reg[264] (\SEG_LOOP3[1].fifo_sync_inst_n_252 ),
        .\axis_tdata_reg[266] (\SEG_LOOP3[0].fifo_sync_inst_n_449 ),
        .\axis_tdata_reg[268] (\SEG_LOOP3[1].fifo_sync_inst_n_254 ),
        .\axis_tdata_reg[270] (\SEG_LOOP3[1].fifo_sync_inst_n_256 ),
        .\axis_tdata_reg[272] (\SEG_LOOP3[1].fifo_sync_inst_n_247 ),
        .\axis_tdata_reg[274] (\SEG_LOOP3[0].fifo_sync_inst_n_448 ),
        .\axis_tdata_reg[276] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[276]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_249 ),
        .\axis_tdata_reg[278] (\SEG_LOOP3[1].fifo_sync_inst_n_251 ),
        .\axis_tdata_reg[280] (\SEG_LOOP3[1].fifo_sync_inst_n_242 ),
        .\axis_tdata_reg[282] (\SEG_LOOP3[0].fifo_sync_inst_n_447 ),
        .\axis_tdata_reg[284] (\SEG_LOOP3[1].fifo_sync_inst_n_244 ),
        .\axis_tdata_reg[286] (\SEG_LOOP3[1].fifo_sync_inst_n_246 ),
        .\axis_tdata_reg[288] (\SEG_LOOP3[1].fifo_sync_inst_n_237 ),
        .\axis_tdata_reg[290] (\SEG_LOOP3[0].fifo_sync_inst_n_446 ),
        .\axis_tdata_reg[292] (\SEG_LOOP3[1].fifo_sync_inst_n_239 ),
        .\axis_tdata_reg[294] (\SEG_LOOP3[1].fifo_sync_inst_n_241 ),
        .\axis_tdata_reg[296] (\SEG_LOOP3[1].fifo_sync_inst_n_232 ),
        .\axis_tdata_reg[298] (\SEG_LOOP3[0].fifo_sync_inst_n_445 ),
        .\axis_tdata_reg[300] (\SEG_LOOP3[1].fifo_sync_inst_n_234 ),
        .\axis_tdata_reg[302] (\SEG_LOOP3[1].fifo_sync_inst_n_236 ),
        .\axis_tdata_reg[304] (\SEG_LOOP3[1].fifo_sync_inst_n_227 ),
        .\axis_tdata_reg[306] (\SEG_LOOP3[0].fifo_sync_inst_n_444 ),
        .\axis_tdata_reg[308] (\SEG_LOOP3[1].fifo_sync_inst_n_229 ),
        .\axis_tdata_reg[310] (\SEG_LOOP3[1].fifo_sync_inst_n_231 ),
        .\axis_tdata_reg[312] (\SEG_LOOP3[1].fifo_sync_inst_n_222 ),
        .\axis_tdata_reg[314] (\SEG_LOOP3[0].fifo_sync_inst_n_443 ),
        .\axis_tdata_reg[316] (\SEG_LOOP3[1].fifo_sync_inst_n_224 ),
        .\axis_tdata_reg[318] (\SEG_LOOP3[1].fifo_sync_inst_n_226 ),
        .\axis_tdata_reg[320] (\SEG_LOOP3[1].fifo_sync_inst_n_217 ),
        .\axis_tdata_reg[322] (\SEG_LOOP3[0].fifo_sync_inst_n_442 ),
        .\axis_tdata_reg[324] (\SEG_LOOP3[1].fifo_sync_inst_n_219 ),
        .\axis_tdata_reg[326] (\SEG_LOOP3[1].fifo_sync_inst_n_221 ),
        .\axis_tdata_reg[328] (\SEG_LOOP3[1].fifo_sync_inst_n_212 ),
        .\axis_tdata_reg[330] (\SEG_LOOP3[0].fifo_sync_inst_n_441 ),
        .\axis_tdata_reg[332] (\SEG_LOOP3[1].fifo_sync_inst_n_214 ),
        .\axis_tdata_reg[334] (\SEG_LOOP3[1].fifo_sync_inst_n_216 ),
        .\axis_tdata_reg[336] (\SEG_LOOP3[1].fifo_sync_inst_n_207 ),
        .\axis_tdata_reg[338] (\SEG_LOOP3[0].fifo_sync_inst_n_440 ),
        .\axis_tdata_reg[340] (\SEG_LOOP3[1].fifo_sync_inst_n_209 ),
        .\axis_tdata_reg[342] (\SEG_LOOP3[1].fifo_sync_inst_n_211 ),
        .\axis_tdata_reg[344] (\SEG_LOOP3[1].fifo_sync_inst_n_202 ),
        .\axis_tdata_reg[346] (\SEG_LOOP3[0].fifo_sync_inst_n_439 ),
        .\axis_tdata_reg[348] (\SEG_LOOP3[1].fifo_sync_inst_n_204 ),
        .\axis_tdata_reg[350] (\SEG_LOOP3[1].fifo_sync_inst_n_206 ),
        .\axis_tdata_reg[352] (\SEG_LOOP3[1].fifo_sync_inst_n_197 ),
        .\axis_tdata_reg[354] (\SEG_LOOP3[0].fifo_sync_inst_n_438 ),
        .\axis_tdata_reg[356] (\SEG_LOOP3[1].fifo_sync_inst_n_199 ),
        .\axis_tdata_reg[358] (\SEG_LOOP3[1].fifo_sync_inst_n_201 ),
        .\axis_tdata_reg[360] (\SEG_LOOP3[1].fifo_sync_inst_n_192 ),
        .\axis_tdata_reg[362] (\SEG_LOOP3[0].fifo_sync_inst_n_437 ),
        .\axis_tdata_reg[364] (\SEG_LOOP3[1].fifo_sync_inst_n_194 ),
        .\axis_tdata_reg[366] (\SEG_LOOP3[1].fifo_sync_inst_n_196 ),
        .\axis_tdata_reg[368] (\SEG_LOOP3[1].fifo_sync_inst_n_187 ),
        .\axis_tdata_reg[370] (\SEG_LOOP3[0].fifo_sync_inst_n_436 ),
        .\axis_tdata_reg[372] (\SEG_LOOP3[1].fifo_sync_inst_n_189 ),
        .\axis_tdata_reg[374] (\SEG_LOOP3[1].fifo_sync_inst_n_191 ),
        .\axis_tdata_reg[376] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_68),
        .\axis_tdata_reg[376]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_182 ),
        .\axis_tdata_reg[378] (\SEG_LOOP3[0].fifo_sync_inst_n_435 ),
        .\axis_tdata_reg[380] (\SEG_LOOP3[1].fifo_sync_inst_n_184 ),
        .\axis_tdata_reg[382] (\SEG_LOOP3[1].fifo_sync_inst_n_186 ),
        .\axis_tdata_reg[386] (\SEG_LOOP3[2].fifo_sync_inst_n_237 ),
        .\axis_tdata_reg[387] (\SEG_LOOP3[2].fifo_sync_inst_n_238 ),
        .\axis_tdata_reg[388] (\SEG_LOOP3[1].fifo_sync_inst_n_181 ),
        .\axis_tdata_reg[391] (\SEG_LOOP3[2].fifo_sync_inst_n_240 ),
        .\axis_tdata_reg[391]_0 (\wr_ptr_reg[0]_1 ),
        .\axis_tdata_reg[394] (\SEG_LOOP3[2].fifo_sync_inst_n_231 ),
        .\axis_tdata_reg[395] (\SEG_LOOP3[2].fifo_sync_inst_n_232 ),
        .\axis_tdata_reg[396] (\SEG_LOOP3[1].fifo_sync_inst_n_180 ),
        .\axis_tdata_reg[399] (\SEG_LOOP3[2].fifo_sync_inst_n_234 ),
        .\axis_tdata_reg[402] (\SEG_LOOP3[2].fifo_sync_inst_n_225 ),
        .\axis_tdata_reg[403] (\SEG_LOOP3[2].fifo_sync_inst_n_226 ),
        .\axis_tdata_reg[404] (\SEG_LOOP3[1].fifo_sync_inst_n_179 ),
        .\axis_tdata_reg[407] (\SEG_LOOP3[2].fifo_sync_inst_n_228 ),
        .\axis_tdata_reg[410] (\SEG_LOOP3[2].fifo_sync_inst_n_219 ),
        .\axis_tdata_reg[411] (\SEG_LOOP3[2].fifo_sync_inst_n_220 ),
        .\axis_tdata_reg[412] (\SEG_LOOP3[1].fifo_sync_inst_n_178 ),
        .\axis_tdata_reg[415] (\SEG_LOOP3[2].fifo_sync_inst_n_222 ),
        .\axis_tdata_reg[418] (\SEG_LOOP3[2].fifo_sync_inst_n_213 ),
        .\axis_tdata_reg[419] (\SEG_LOOP3[2].fifo_sync_inst_n_214 ),
        .\axis_tdata_reg[420] (\SEG_LOOP3[1].fifo_sync_inst_n_177 ),
        .\axis_tdata_reg[423] (\SEG_LOOP3[2].fifo_sync_inst_n_216 ),
        .\axis_tdata_reg[426] (\SEG_LOOP3[2].fifo_sync_inst_n_207 ),
        .\axis_tdata_reg[427] (\SEG_LOOP3[2].fifo_sync_inst_n_208 ),
        .\axis_tdata_reg[428] (\SEG_LOOP3[1].fifo_sync_inst_n_176 ),
        .\axis_tdata_reg[431] (\SEG_LOOP3[2].fifo_sync_inst_n_210 ),
        .\axis_tdata_reg[434] (\SEG_LOOP3[2].fifo_sync_inst_n_201 ),
        .\axis_tdata_reg[435] (\SEG_LOOP3[2].fifo_sync_inst_n_202 ),
        .\axis_tdata_reg[436] (\SEG_LOOP3[1].fifo_sync_inst_n_175 ),
        .\axis_tdata_reg[439] (\SEG_LOOP3[2].fifo_sync_inst_n_204 ),
        .\axis_tdata_reg[442] (\SEG_LOOP3[2].fifo_sync_inst_n_195 ),
        .\axis_tdata_reg[443] (\SEG_LOOP3[2].fifo_sync_inst_n_196 ),
        .\axis_tdata_reg[444] (\SEG_LOOP3[1].fifo_sync_inst_n_174 ),
        .\axis_tdata_reg[447] (\SEG_LOOP3[2].fifo_sync_inst_n_198 ),
        .\axis_tdata_reg[450] (\SEG_LOOP3[2].fifo_sync_inst_n_189 ),
        .\axis_tdata_reg[451] (\SEG_LOOP3[2].fifo_sync_inst_n_190 ),
        .\axis_tdata_reg[452] (\SEG_LOOP3[1].fifo_sync_inst_n_173 ),
        .\axis_tdata_reg[455] (\SEG_LOOP3[2].fifo_sync_inst_n_192 ),
        .\axis_tdata_reg[458] (\SEG_LOOP3[2].fifo_sync_inst_n_183 ),
        .\axis_tdata_reg[459] (\SEG_LOOP3[2].fifo_sync_inst_n_184 ),
        .\axis_tdata_reg[460] (\SEG_LOOP3[1].fifo_sync_inst_n_172 ),
        .\axis_tdata_reg[463] (\SEG_LOOP3[2].fifo_sync_inst_n_186 ),
        .\axis_tdata_reg[466] (\SEG_LOOP3[2].fifo_sync_inst_n_177 ),
        .\axis_tdata_reg[467] (\SEG_LOOP3[2].fifo_sync_inst_n_178 ),
        .\axis_tdata_reg[468] (\SEG_LOOP3[1].fifo_sync_inst_n_171 ),
        .\axis_tdata_reg[471] (\SEG_LOOP3[2].fifo_sync_inst_n_180 ),
        .\axis_tdata_reg[474] (\SEG_LOOP3[2].fifo_sync_inst_n_171 ),
        .\axis_tdata_reg[475] (\SEG_LOOP3[2].fifo_sync_inst_n_172 ),
        .\axis_tdata_reg[476] (\SEG_LOOP3[1].fifo_sync_inst_n_170 ),
        .\axis_tdata_reg[479] (\SEG_LOOP3[2].fifo_sync_inst_n_174 ),
        .\axis_tdata_reg[482] (\SEG_LOOP3[2].fifo_sync_inst_n_165 ),
        .\axis_tdata_reg[483] (\SEG_LOOP3[2].fifo_sync_inst_n_166 ),
        .\axis_tdata_reg[484] (\SEG_LOOP3[1].fifo_sync_inst_n_169 ),
        .\axis_tdata_reg[487] (\SEG_LOOP3[2].fifo_sync_inst_n_168 ),
        .\axis_tdata_reg[490] (\SEG_LOOP3[2].fifo_sync_inst_n_159 ),
        .\axis_tdata_reg[491] (\SEG_LOOP3[2].fifo_sync_inst_n_160 ),
        .\axis_tdata_reg[492] (\SEG_LOOP3[1].fifo_sync_inst_n_168 ),
        .\axis_tdata_reg[495] (\SEG_LOOP3[2].fifo_sync_inst_n_162 ),
        .\axis_tdata_reg[498] (\SEG_LOOP3[2].fifo_sync_inst_n_153 ),
        .\axis_tdata_reg[499] (\SEG_LOOP3[2].fifo_sync_inst_n_154 ),
        .\axis_tdata_reg[500] (\SEG_LOOP3[1].fifo_sync_inst_n_167 ),
        .\axis_tdata_reg[503] (\SEG_LOOP3[2].fifo_sync_inst_n_156 ),
        .\axis_tdata_reg[506] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[506]_0 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[506]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_147 ),
        .\axis_tdata_reg[507] (\SEG_LOOP3[2].fifo_sync_inst_n_148 ),
        .\axis_tdata_reg[508] (\SEG_LOOP3[1].fifo_sync_inst_n_166 ),
        .\axis_tdata_reg[511] (\SEG_LOOP3[2].fifo_sync_inst_n_150 ),
        .\axis_tkeep[63]_i_4 (\SEG_LOOP3[0].fifo_sync_inst_n_143 ),
        .\axis_tkeep[63]_i_5 (\SEG_LOOP3[1].fifo_sync_inst_n_160 ),
        .\axis_tkeep[63]_i_5_0 (\SEG_LOOP3[1].fifo_sync_inst_n_159 ),
        .\axis_tkeep_reg[36] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_59),
        .\axis_tkeep_reg[36]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_451 ),
        .\axis_tkeep_reg[37] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_61),
        .\axis_tkeep_reg[37]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_262 ),
        .\axis_tkeep_reg[47] ({\dout[2]_2 [135],\dout[2]_2 [133:132],\dout[2]_2 [127],\dout[2]_2 [125],\dout[2]_2 [119],\dout[2]_2 [117],\dout[2]_2 [111],\dout[2]_2 [109],\dout[2]_2 [103],\dout[2]_2 [101],\dout[2]_2 [95],\dout[2]_2 [93],\dout[2]_2 [87],\dout[2]_2 [85],\dout[2]_2 [79],\dout[2]_2 [77],\dout[2]_2 [71],\dout[2]_2 [69],\dout[2]_2 [63],\dout[2]_2 [61],\dout[2]_2 [55],\dout[2]_2 [53],\dout[2]_2 [47],\dout[2]_2 [45],\dout[2]_2 [39],\dout[2]_2 [37],\dout[2]_2 [31],\dout[2]_2 [29],\dout[2]_2 [23],\dout[2]_2 [21],\dout[2]_2 [15],\dout[2]_2 [13],\dout[2]_2 [7],\dout[2]_2 [5]}),
        .\axis_tkeep_reg[47]_0 ({\dout[0]_0 [135:130],\dout[0]_0 [128:126],\dout[0]_0 [124:122],\dout[0]_0 [120:118],\dout[0]_0 [116:114],\dout[0]_0 [112:110],\dout[0]_0 [108:106],\dout[0]_0 [104:102],\dout[0]_0 [100:98],\dout[0]_0 [96:94],\dout[0]_0 [92:90],\dout[0]_0 [88:86],\dout[0]_0 [84:82],\dout[0]_0 [80:78],\dout[0]_0 [76:74],\dout[0]_0 [72:70],\dout[0]_0 [68:66],\dout[0]_0 [64:62],\dout[0]_0 [60:58],\dout[0]_0 [56:54],\dout[0]_0 [52:50],\dout[0]_0 [48:46],\dout[0]_0 [44:42],\dout[0]_0 [40:38],\dout[0]_0 [36:34],\dout[0]_0 [32:30],\dout[0]_0 [28:26],\dout[0]_0 [24:22],\dout[0]_0 [20:18],\dout[0]_0 [16:14],\dout[0]_0 [12:10],\dout[0]_0 [8:6],\dout[0]_0 [4:2],\dout[0]_0 [0]}),
        .\axis_tkeep_reg[47]_1 ({\dout[1]_1 [135],\dout[1]_1 [133:132],\dout[1]_1 [130],\dout[1]_1 [124],\dout[1]_1 [122],\dout[1]_1 [116],\dout[1]_1 [114],\dout[1]_1 [108],\dout[1]_1 [106],\dout[1]_1 [100],\dout[1]_1 [98],\dout[1]_1 [92],\dout[1]_1 [90],\dout[1]_1 [84],\dout[1]_1 [82],\dout[1]_1 [76],\dout[1]_1 [74],\dout[1]_1 [68],\dout[1]_1 [66],\dout[1]_1 [60],\dout[1]_1 [58],\dout[1]_1 [52],\dout[1]_1 [50],\dout[1]_1 [44],\dout[1]_1 [42],\dout[1]_1 [36],\dout[1]_1 [34],\dout[1]_1 [28],\dout[1]_1 [26],\dout[1]_1 [20],\dout[1]_1 [18],\dout[1]_1 [12],\dout[1]_1 [10],\dout[1]_1 [4],\dout[1]_1 [2]}),
        .\axis_tkeep_reg[54] (lbus_mty[13:12]),
        .\axis_tkeep_reg[54]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_243 ),
        .\axis_tkeep_reg[54]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_244 ),
        .axis_tuser_reg(i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[1].fifo_sync_inst_n_264 ),
        .data_valid(data_valid[3]),
        .dout(\dout[3]_3 ),
        .full(full[2:0]),
        .lbus_err(lbus_err[2]),
        .lbus_mty({lbus_mty[15:14],lbus_mty[10],lbus_mty[8]}),
        .ptp_rd_en_i_3(\SEG_LOOP3[2].fifo_sync_inst_n_137 ),
        .\rot[1]_i_7 (data_valid[2:0]),
        .\rot_reg[0] (\SEG_LOOP3[3].fifo_sync_inst_n_17 ),
        .\rot_reg[0]_0 (p_0_in[1]),
        .\rot_reg[0]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[3].fifo_sync_inst_n_298 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[3].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[3].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[3].fifo_sync_inst_n_299 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[3].fifo_sync_inst_n_300 ),
        .\rot_reg[0]_13 (\SEG_LOOP3[3].fifo_sync_inst_n_301 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[3].fifo_sync_inst_n_302 ),
        .\rot_reg[0]_15 (\SEG_LOOP3[3].fifo_sync_inst_n_303 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[3].fifo_sync_inst_n_304 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[3].fifo_sync_inst_n_305 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[3].fifo_sync_inst_n_306 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[3].fifo_sync_inst_n_307 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_160 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[3].fifo_sync_inst_n_308 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[3].fifo_sync_inst_n_309 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[3].fifo_sync_inst_n_310 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[3].fifo_sync_inst_n_311 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[3].fifo_sync_inst_n_312 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[3].fifo_sync_inst_n_313 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[3].fifo_sync_inst_n_314 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[3].fifo_sync_inst_n_315 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[3].fifo_sync_inst_n_316 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[3].fifo_sync_inst_n_317 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_161 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[3].fifo_sync_inst_n_318 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[3].fifo_sync_inst_n_319 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[3].fifo_sync_inst_n_320 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[3].fifo_sync_inst_n_321 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[3].fifo_sync_inst_n_322 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[3].fifo_sync_inst_n_323 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[3].fifo_sync_inst_n_324 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[3].fifo_sync_inst_n_325 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[3].fifo_sync_inst_n_326 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[3].fifo_sync_inst_n_327 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_292 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[3].fifo_sync_inst_n_328 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[3].fifo_sync_inst_n_329 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[3].fifo_sync_inst_n_330 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[3].fifo_sync_inst_n_331 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[3].fifo_sync_inst_n_332 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[3].fifo_sync_inst_n_333 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[3].fifo_sync_inst_n_334 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[3].fifo_sync_inst_n_335 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[3].fifo_sync_inst_n_336 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[3].fifo_sync_inst_n_337 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_293 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[3].fifo_sync_inst_n_338 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[3].fifo_sync_inst_n_339 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[3].fifo_sync_inst_n_340 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[3].fifo_sync_inst_n_341 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[3].fifo_sync_inst_n_342 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[3].fifo_sync_inst_n_343 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[3].fifo_sync_inst_n_344 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[3].fifo_sync_inst_n_345 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[3].fifo_sync_inst_n_346 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[3].fifo_sync_inst_n_347 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[3].fifo_sync_inst_n_294 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[3].fifo_sync_inst_n_348 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[3].fifo_sync_inst_n_349 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[3].fifo_sync_inst_n_350 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[3].fifo_sync_inst_n_351 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[3].fifo_sync_inst_n_352 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[3].fifo_sync_inst_n_353 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[3].fifo_sync_inst_n_354 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[3].fifo_sync_inst_n_355 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[3].fifo_sync_inst_n_356 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[3].fifo_sync_inst_n_357 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[3].fifo_sync_inst_n_295 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[3].fifo_sync_inst_n_358 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[3].fifo_sync_inst_n_359 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[3].fifo_sync_inst_n_360 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[3].fifo_sync_inst_n_361 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[3].fifo_sync_inst_n_362 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[3].fifo_sync_inst_n_363 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[3].fifo_sync_inst_n_364 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[3].fifo_sync_inst_n_365 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[3].fifo_sync_inst_n_366 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[3].fifo_sync_inst_n_367 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[3].fifo_sync_inst_n_296 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[3].fifo_sync_inst_n_368 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[3].fifo_sync_inst_n_369 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[3].fifo_sync_inst_n_370 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[3].fifo_sync_inst_n_371 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[3].fifo_sync_inst_n_372 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[3].fifo_sync_inst_n_373 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[3].fifo_sync_inst_n_375 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[3].fifo_sync_inst_n_376 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[3].fifo_sync_inst_n_377 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[3].fifo_sync_inst_n_378 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[3].fifo_sync_inst_n_297 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[3].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[3].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[3].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[3].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[3].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[3].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[3].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[3].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[3].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[3].fifo_sync_inst_n_388 ),
        .\rot_reg[1] (\SEG_LOOP3[3].fifo_sync_inst_n_154 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_155 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_156 ),
        .\rot_reg[1]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_162 ),
        .\rot_reg[1]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_16 ),
        .\rot_reg[1]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[1]_6 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_64),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_data[391],lbus_data[388:386],lbus_data[399],lbus_data[396:394],lbus_data[407],lbus_data[404:402],lbus_data[415],lbus_data[412:410],lbus_data[423],lbus_data[420:418],lbus_data[431],lbus_data[428:426],lbus_data[439],lbus_data[436:434],lbus_data[447],lbus_data[444:442],lbus_data[455],lbus_data[452:450],lbus_data[463],lbus_data[460:458],lbus_data[471],lbus_data[468:466],lbus_data[479],lbus_data[476:474],lbus_data[487],lbus_data[484:482],lbus_data[495],lbus_data[492:490],lbus_data[503],lbus_data[500:498],lbus_data[511],lbus_data[508:506],lbus_data[262],lbus_data[260],lbus_data[258],lbus_data[256],lbus_data[270],lbus_data[268],lbus_data[266],lbus_data[264],lbus_data[278],lbus_data[276],lbus_data[274],lbus_data[272],lbus_data[286],lbus_data[284],lbus_data[282],lbus_data[280],lbus_data[294],lbus_data[292],lbus_data[290],lbus_data[288],lbus_data[302],lbus_data[300],lbus_data[298],lbus_data[296],lbus_data[310],lbus_data[308],lbus_data[306],lbus_data[304],lbus_data[318],lbus_data[316],lbus_data[314],lbus_data[312],lbus_data[326],lbus_data[324],lbus_data[322],lbus_data[320],lbus_data[334],lbus_data[332],lbus_data[330],lbus_data[328],lbus_data[342],lbus_data[340],lbus_data[338],lbus_data[336],lbus_data[350],lbus_data[348],lbus_data[346],lbus_data[344],lbus_data[358],lbus_data[356],lbus_data[354],lbus_data[352],lbus_data[366],lbus_data[364],lbus_data[362],lbus_data[360],lbus_data[374],lbus_data[372],lbus_data[370],lbus_data[368],lbus_data[382],lbus_data[380],lbus_data[378],lbus_data[376]}),
        .rx_clk_1(\SEG_LOOP3[3].fifo_sync_inst_n_374 ),
        .rx_enaout0(rx_enaout0),
        .\wr_ptr_reg[2]_0 (full[3]));
  cmac_usplus_1_cmac_usplus_1_fifo__parameterized0 fifo_sync_inst_ptp
       (.SR(SR),
        .din({rx_enaout0,din[132]}),
        .dout(dout),
        .ptp_rd_en(ptp_rd_en),
        .rx_clk(rx_clk),
        .\rx_lane_aligner_fill_0[0] (\rx_lane_aligner_fill_0[0] ),
        .\wr_ptr_reg[0]_0 ({\wr_ptr_reg[0] [135],\wr_ptr_reg[0] [132]}),
        .\wr_ptr_reg[0]_1 ({\wr_ptr_reg[0]_0 [135],\wr_ptr_reg[0]_0 [132]}),
        .\wr_ptr_reg[0]_2 ({\wr_ptr_reg[0]_1 [135],\wr_ptr_reg[0]_1 [132]}));
  cmac_usplus_1_cmac_usplus_1_lbus2axis_segmented_corelogic i_cmac_usplus_1_lbus2axis_segmented_corelogic
       (.D({lbus_data[391:384],lbus_data[399:392],lbus_data[407:400],lbus_data[415:408],lbus_data[423:416],lbus_data[431:424],lbus_data[439:432],lbus_data[447:440],lbus_data[455:448],lbus_data[463:456],lbus_data[471:464],lbus_data[479:472],lbus_data[487:480],lbus_data[495:488],lbus_data[503:496],lbus_data[511:504],lbus_data[263:256],lbus_data[271:264],lbus_data[279:272],lbus_data[287:280],lbus_data[295:288],lbus_data[303:296],lbus_data[311:304],lbus_data[319:312],lbus_data[327:320],lbus_data[335:328],lbus_data[343:336],lbus_data[351:344],lbus_data[359:352],lbus_data[367:360],lbus_data[375:368],lbus_data[383:376],lbus_data[135:128],lbus_data[143:136],lbus_data[151:144],lbus_data[159:152],lbus_data[167:160],lbus_data[175:168],lbus_data[183:176],lbus_data[191:184],lbus_data[199:192],lbus_data[207:200],lbus_data[215:208],lbus_data[223:216],lbus_data[231:224],lbus_data[239:232],lbus_data[247:240],lbus_data[255:248],lbus_data[7:0],lbus_data[15:8],lbus_data[23:16],lbus_data[31:24],lbus_data[39:32],lbus_data[47:40],lbus_data[55:48],lbus_data[63:56],lbus_data[71:64],lbus_data[79:72],lbus_data[87:80],lbus_data[95:88],lbus_data[103:96],lbus_data[111:104],lbus_data[119:112],lbus_data[127:120]}),
        .Q(rot_reg),
        .SR({\SEG_LOOP3[0].fifo_sync_inst_n_18 ,\SEG_LOOP3[0].fifo_sync_inst_n_19 ,\SEG_LOOP3[0].fifo_sync_inst_n_20 ,axis_tkeep_w0}),
        .\axis_tkeep_reg[63]_0 ({\SEG_LOOP3[3].fifo_sync_inst_n_0 ,\SEG_LOOP3[3].fifo_sync_inst_n_1 ,mty_to_tkeep2_return[13],mty_to_tkeep2_return[11:9],mty_to_tkeep2_return[7:5],mty_to_tkeep2_return[3],\SEG_LOOP3[3].fifo_sync_inst_n_10 ,\SEG_LOOP3[3].fifo_sync_inst_n_11 ,\SEG_LOOP3[2].fifo_sync_inst_n_0 ,\SEG_LOOP3[2].fifo_sync_inst_n_1 ,mty_to_tkeep1_return[13],mty_to_tkeep1_return[11:9],mty_to_tkeep1_return[7:5],mty_to_tkeep1_return[3],\SEG_LOOP3[2].fifo_sync_inst_n_10 ,\SEG_LOOP3[2].fifo_sync_inst_n_11 ,\SEG_LOOP3[1].fifo_sync_inst_n_0 ,\SEG_LOOP3[1].fifo_sync_inst_n_1 ,mty_to_tkeep0_return[13],mty_to_tkeep0_return[11:9],mty_to_tkeep0_return[7:5],mty_to_tkeep0_return[3],\SEG_LOOP3[1].fifo_sync_inst_n_10 ,\SEG_LOOP3[1].fifo_sync_inst_n_11 ,\SEG_LOOP3[0].fifo_sync_inst_n_0 ,\SEG_LOOP3[0].fifo_sync_inst_n_1 ,mty_to_tkeep_return[13],mty_to_tkeep_return[11:9],mty_to_tkeep_return[7:5],mty_to_tkeep_return[3],\SEG_LOOP3[0].fifo_sync_inst_n_10 ,\SEG_LOOP3[0].fifo_sync_inst_n_11 }),
        .axis_tlast_reg_0(\SEG_LOOP3[1].fifo_sync_inst_n_163 ),
        .lbus_err(lbus_err),
        .lbus_mty({lbus_mty[15:14],lbus_mty[11:10],lbus_mty[7:6],lbus_mty[3:2]}),
        .p_0_in(p_0_in_0),
        .\rot_reg[0] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_59),
        .\rot_reg[0]_0 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_60),
        .\rot_reg[0]_1 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_61),
        .\rot_reg[0]_2 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_63),
        .\rot_reg[0]_3 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[0]_4 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_65),
        .\rot_reg[0]_5 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_66),
        .\rot_reg[0]_6 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_67),
        .\rot_reg[1] (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_62),
        .\rot_reg[1]_0 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_68),
        .\rot_reg[1]_1 (i_cmac_usplus_1_lbus2axis_segmented_corelogic_n_69),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preout));
  FDRE ptp_rd_en_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(\SEG_LOOP3[0].fifo_sync_inst_n_150 ),
        .Q(ptp_rd_en),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[0] 
       (.C(rx_clk),
        .CE(sel),
        .D(p_0_in[0]),
        .Q(rot_reg[0]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_164 ));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[1] 
       (.C(rx_clk),
        .CE(sel),
        .D(p_0_in[1]),
        .Q(rot_reg[1]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_164 ));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_pipeline_sync_512bit" *) 
module cmac_usplus_1_cmac_usplus_1_pipeline_sync_512bit
   (Q,
    \data_out_reg[447]_0 ,
    \data_out_reg[447]_1 );
  output [255:0]Q;
  input [255:0]\data_out_reg[447]_0 ;
  input \data_out_reg[447]_1 ;

  wire [255:0]Q;
  wire [255:0]\data_out_reg[447]_0 ;
  wire \data_out_reg[447]_1 ;

  FDRE \data_out_reg[0] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[128] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [64]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_out_reg[129] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [65]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[130] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [66]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_out_reg[131] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [67]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_out_reg[132] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [68]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_out_reg[133] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [69]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_out_reg[134] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [70]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_out_reg[135] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [71]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_out_reg[136] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [72]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_out_reg[137] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [73]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_out_reg[138] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [74]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_out_reg[139] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [75]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[140] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [76]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_out_reg[141] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [77]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_out_reg[142] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [78]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_out_reg[143] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [79]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_out_reg[144] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [80]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_out_reg[145] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [81]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_out_reg[146] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [82]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_out_reg[147] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [83]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_out_reg[148] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [84]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_out_reg[149] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [85]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[150] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [86]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_out_reg[151] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [87]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_out_reg[152] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [88]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_out_reg[153] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [89]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_out_reg[154] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [90]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_out_reg[155] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [91]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_out_reg[156] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [92]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_out_reg[157] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [93]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_out_reg[158] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [94]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_out_reg[159] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [95]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[160] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [96]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \data_out_reg[161] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [97]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \data_out_reg[162] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [98]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \data_out_reg[163] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [99]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \data_out_reg[164] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [100]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \data_out_reg[165] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [101]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \data_out_reg[166] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [102]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \data_out_reg[167] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [103]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \data_out_reg[168] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [104]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \data_out_reg[169] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [105]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[170] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [106]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \data_out_reg[171] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [107]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \data_out_reg[172] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [108]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \data_out_reg[173] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [109]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \data_out_reg[174] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [110]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \data_out_reg[175] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [111]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \data_out_reg[176] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [112]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \data_out_reg[177] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [113]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \data_out_reg[178] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [114]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \data_out_reg[179] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [115]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[180] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [116]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \data_out_reg[181] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [117]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \data_out_reg[182] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [118]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \data_out_reg[183] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [119]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \data_out_reg[184] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [120]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \data_out_reg[185] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [121]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \data_out_reg[186] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [122]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \data_out_reg[187] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [123]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \data_out_reg[188] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [124]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \data_out_reg[189] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [125]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[190] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [126]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \data_out_reg[191] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [127]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[256] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [128]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \data_out_reg[257] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [129]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \data_out_reg[258] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [130]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \data_out_reg[259] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [131]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[260] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [132]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \data_out_reg[261] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [133]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \data_out_reg[262] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [134]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \data_out_reg[263] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [135]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \data_out_reg[264] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [136]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \data_out_reg[265] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [137]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \data_out_reg[266] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [138]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \data_out_reg[267] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [139]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \data_out_reg[268] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [140]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \data_out_reg[269] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [141]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[270] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [142]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \data_out_reg[271] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [143]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \data_out_reg[272] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [144]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \data_out_reg[273] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [145]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \data_out_reg[274] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [146]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \data_out_reg[275] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [147]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \data_out_reg[276] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [148]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \data_out_reg[277] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [149]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \data_out_reg[278] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [150]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \data_out_reg[279] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [151]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[280] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [152]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \data_out_reg[281] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [153]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \data_out_reg[282] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [154]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \data_out_reg[283] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [155]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \data_out_reg[284] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [156]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \data_out_reg[285] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [157]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \data_out_reg[286] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [158]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \data_out_reg[287] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [159]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \data_out_reg[288] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [160]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \data_out_reg[289] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [161]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[290] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [162]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \data_out_reg[291] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [163]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \data_out_reg[292] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [164]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \data_out_reg[293] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [165]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \data_out_reg[294] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [166]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \data_out_reg[295] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [167]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \data_out_reg[296] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [168]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \data_out_reg[297] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [169]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \data_out_reg[298] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [170]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \data_out_reg[299] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [171]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[300] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [172]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \data_out_reg[301] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [173]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \data_out_reg[302] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [174]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \data_out_reg[303] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [175]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \data_out_reg[304] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [176]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \data_out_reg[305] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [177]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \data_out_reg[306] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [178]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \data_out_reg[307] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [179]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \data_out_reg[308] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [180]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \data_out_reg[309] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [181]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[310] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [182]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \data_out_reg[311] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [183]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \data_out_reg[312] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [184]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \data_out_reg[313] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [185]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \data_out_reg[314] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [186]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \data_out_reg[315] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [187]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \data_out_reg[316] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [188]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \data_out_reg[317] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [189]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \data_out_reg[318] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [190]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \data_out_reg[319] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [191]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[384] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [192]),
        .Q(Q[192]),
        .R(1'b0));
  FDRE \data_out_reg[385] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [193]),
        .Q(Q[193]),
        .R(1'b0));
  FDRE \data_out_reg[386] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [194]),
        .Q(Q[194]),
        .R(1'b0));
  FDRE \data_out_reg[387] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [195]),
        .Q(Q[195]),
        .R(1'b0));
  FDRE \data_out_reg[388] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [196]),
        .Q(Q[196]),
        .R(1'b0));
  FDRE \data_out_reg[389] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [197]),
        .Q(Q[197]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[390] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [198]),
        .Q(Q[198]),
        .R(1'b0));
  FDRE \data_out_reg[391] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [199]),
        .Q(Q[199]),
        .R(1'b0));
  FDRE \data_out_reg[392] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [200]),
        .Q(Q[200]),
        .R(1'b0));
  FDRE \data_out_reg[393] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [201]),
        .Q(Q[201]),
        .R(1'b0));
  FDRE \data_out_reg[394] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [202]),
        .Q(Q[202]),
        .R(1'b0));
  FDRE \data_out_reg[395] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [203]),
        .Q(Q[203]),
        .R(1'b0));
  FDRE \data_out_reg[396] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [204]),
        .Q(Q[204]),
        .R(1'b0));
  FDRE \data_out_reg[397] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [205]),
        .Q(Q[205]),
        .R(1'b0));
  FDRE \data_out_reg[398] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [206]),
        .Q(Q[206]),
        .R(1'b0));
  FDRE \data_out_reg[399] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [207]),
        .Q(Q[207]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[400] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [208]),
        .Q(Q[208]),
        .R(1'b0));
  FDRE \data_out_reg[401] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [209]),
        .Q(Q[209]),
        .R(1'b0));
  FDRE \data_out_reg[402] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [210]),
        .Q(Q[210]),
        .R(1'b0));
  FDRE \data_out_reg[403] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [211]),
        .Q(Q[211]),
        .R(1'b0));
  FDRE \data_out_reg[404] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [212]),
        .Q(Q[212]),
        .R(1'b0));
  FDRE \data_out_reg[405] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [213]),
        .Q(Q[213]),
        .R(1'b0));
  FDRE \data_out_reg[406] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [214]),
        .Q(Q[214]),
        .R(1'b0));
  FDRE \data_out_reg[407] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [215]),
        .Q(Q[215]),
        .R(1'b0));
  FDRE \data_out_reg[408] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [216]),
        .Q(Q[216]),
        .R(1'b0));
  FDRE \data_out_reg[409] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [217]),
        .Q(Q[217]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[410] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [218]),
        .Q(Q[218]),
        .R(1'b0));
  FDRE \data_out_reg[411] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [219]),
        .Q(Q[219]),
        .R(1'b0));
  FDRE \data_out_reg[412] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [220]),
        .Q(Q[220]),
        .R(1'b0));
  FDRE \data_out_reg[413] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [221]),
        .Q(Q[221]),
        .R(1'b0));
  FDRE \data_out_reg[414] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [222]),
        .Q(Q[222]),
        .R(1'b0));
  FDRE \data_out_reg[415] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [223]),
        .Q(Q[223]),
        .R(1'b0));
  FDRE \data_out_reg[416] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [224]),
        .Q(Q[224]),
        .R(1'b0));
  FDRE \data_out_reg[417] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [225]),
        .Q(Q[225]),
        .R(1'b0));
  FDRE \data_out_reg[418] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [226]),
        .Q(Q[226]),
        .R(1'b0));
  FDRE \data_out_reg[419] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [227]),
        .Q(Q[227]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[420] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [228]),
        .Q(Q[228]),
        .R(1'b0));
  FDRE \data_out_reg[421] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [229]),
        .Q(Q[229]),
        .R(1'b0));
  FDRE \data_out_reg[422] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [230]),
        .Q(Q[230]),
        .R(1'b0));
  FDRE \data_out_reg[423] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [231]),
        .Q(Q[231]),
        .R(1'b0));
  FDRE \data_out_reg[424] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [232]),
        .Q(Q[232]),
        .R(1'b0));
  FDRE \data_out_reg[425] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [233]),
        .Q(Q[233]),
        .R(1'b0));
  FDRE \data_out_reg[426] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [234]),
        .Q(Q[234]),
        .R(1'b0));
  FDRE \data_out_reg[427] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [235]),
        .Q(Q[235]),
        .R(1'b0));
  FDRE \data_out_reg[428] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [236]),
        .Q(Q[236]),
        .R(1'b0));
  FDRE \data_out_reg[429] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [237]),
        .Q(Q[237]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[430] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [238]),
        .Q(Q[238]),
        .R(1'b0));
  FDRE \data_out_reg[431] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [239]),
        .Q(Q[239]),
        .R(1'b0));
  FDRE \data_out_reg[432] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [240]),
        .Q(Q[240]),
        .R(1'b0));
  FDRE \data_out_reg[433] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [241]),
        .Q(Q[241]),
        .R(1'b0));
  FDRE \data_out_reg[434] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [242]),
        .Q(Q[242]),
        .R(1'b0));
  FDRE \data_out_reg[435] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [243]),
        .Q(Q[243]),
        .R(1'b0));
  FDRE \data_out_reg[436] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [244]),
        .Q(Q[244]),
        .R(1'b0));
  FDRE \data_out_reg[437] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [245]),
        .Q(Q[245]),
        .R(1'b0));
  FDRE \data_out_reg[438] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [246]),
        .Q(Q[246]),
        .R(1'b0));
  FDRE \data_out_reg[439] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [247]),
        .Q(Q[247]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[440] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [248]),
        .Q(Q[248]),
        .R(1'b0));
  FDRE \data_out_reg[441] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [249]),
        .Q(Q[249]),
        .R(1'b0));
  FDRE \data_out_reg[442] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [250]),
        .Q(Q[250]),
        .R(1'b0));
  FDRE \data_out_reg[443] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [251]),
        .Q(Q[251]),
        .R(1'b0));
  FDRE \data_out_reg[444] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [252]),
        .Q(Q[252]),
        .R(1'b0));
  FDRE \data_out_reg[445] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [253]),
        .Q(Q[253]),
        .R(1'b0));
  FDRE \data_out_reg[446] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [254]),
        .Q(Q[254]),
        .R(1'b0));
  FDRE \data_out_reg[447] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [255]),
        .Q(Q[255]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_pipeline_sync_64bit" *) 
module cmac_usplus_1_cmac_usplus_1_pipeline_sync_64bit
   (Q,
    \data_out_reg[55]_0 ,
    \data_out_reg[0]_0 );
  output [31:0]Q;
  input [31:0]\data_out_reg[55]_0 ;
  input \data_out_reg[0]_0 ;

  wire [31:0]Q;
  wire \data_out_reg[0]_0 ;
  wire [31:0]\data_out_reg[55]_0 ;

  FDRE \data_out_reg[0] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_pipeline_sync_64bit" *) 
module cmac_usplus_1_cmac_usplus_1_pipeline_sync_64bit_10
   (Q,
    \data_out_reg[55]_0 ,
    \data_out_reg[55]_1 );
  output [31:0]Q;
  input [31:0]\data_out_reg[55]_0 ;
  input \data_out_reg[55]_1 ;

  wire [31:0]Q;
  wire [31:0]\data_out_reg[55]_0 ;
  wire \data_out_reg[55]_1 ;

  FDRE \data_out_reg[0] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_pipeline_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_16bit_pipeline_sync
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_pipeline_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_16bit_pipeline_sync_11
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_pipeline_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_16bit_pipeline_sync_12
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_pipeline_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_16bit_pipeline_sync_13
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_16bit_sync
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_16bit_sync_14
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_16bit_sync_15
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_16bit_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_16bit_sync_16
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_pipeline_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_64bit_pipeline_sync
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_pipeline_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_64bit_pipeline_sync_17
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_pipeline_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_64bit_pipeline_sync_18
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_pipeline_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_64bit_pipeline_sync_19
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_64bit_sync
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire [63:0]data_in_d2;
  wire [63:0]data_in_d3;
  wire [63:0]data_in_d4;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(data_in_d2[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(data_in_d2[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(data_in_d2[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(data_in_d2[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(data_in_d2[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(data_in_d2[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(data_in_d2[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(data_in_d2[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(data_in_d2[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(data_in_d2[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(data_in_d2[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(data_in_d2[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(data_in_d2[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(data_in_d2[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(data_in_d2[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(data_in_d2[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(data_in_d2[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(data_in_d2[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(data_in_d2[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(data_in_d2[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(data_in_d2[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(data_in_d2[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(data_in_d2[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(data_in_d2[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(data_in_d2[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(data_in_d2[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(data_in_d2[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(data_in_d2[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(data_in_d2[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(data_in_d2[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(data_in_d2[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(data_in_d2[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(data_in_d2[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(data_in_d2[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(data_in_d2[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(data_in_d2[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(data_in_d2[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(data_in_d2[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(data_in_d2[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(data_in_d2[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(data_in_d2[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(data_in_d2[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(data_in_d2[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(data_in_d2[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(data_in_d2[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(data_in_d2[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(data_in_d2[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(data_in_d2[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(data_in_d2[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(data_in_d2[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(data_in_d2[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(data_in_d2[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(data_in_d2[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(data_in_d2[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(data_in_d2[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(data_in_d2[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(data_in_d2[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(data_in_d2[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(data_in_d2[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(data_in_d2[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(data_in_d2[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(data_in_d2[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(data_in_d2[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(data_in_d2[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[0]),
        .Q(data_in_d3[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[10]),
        .Q(data_in_d3[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[11]),
        .Q(data_in_d3[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[12]),
        .Q(data_in_d3[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[13]),
        .Q(data_in_d3[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[14]),
        .Q(data_in_d3[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[15]),
        .Q(data_in_d3[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[16]),
        .Q(data_in_d3[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[17]),
        .Q(data_in_d3[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[18]),
        .Q(data_in_d3[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[19]),
        .Q(data_in_d3[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[1]),
        .Q(data_in_d3[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[20]),
        .Q(data_in_d3[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[21]),
        .Q(data_in_d3[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[22]),
        .Q(data_in_d3[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[23]),
        .Q(data_in_d3[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[24]),
        .Q(data_in_d3[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[25]),
        .Q(data_in_d3[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[26]),
        .Q(data_in_d3[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[27]),
        .Q(data_in_d3[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[28]),
        .Q(data_in_d3[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[29]),
        .Q(data_in_d3[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[2]),
        .Q(data_in_d3[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[30]),
        .Q(data_in_d3[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[31]),
        .Q(data_in_d3[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[32]),
        .Q(data_in_d3[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[33]),
        .Q(data_in_d3[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[34]),
        .Q(data_in_d3[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[35]),
        .Q(data_in_d3[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[36]),
        .Q(data_in_d3[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[37]),
        .Q(data_in_d3[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[38]),
        .Q(data_in_d3[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[39]),
        .Q(data_in_d3[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[3]),
        .Q(data_in_d3[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[40]),
        .Q(data_in_d3[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[41]),
        .Q(data_in_d3[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[42]),
        .Q(data_in_d3[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[43]),
        .Q(data_in_d3[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[44]),
        .Q(data_in_d3[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[45]),
        .Q(data_in_d3[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[46]),
        .Q(data_in_d3[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[47]),
        .Q(data_in_d3[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[48]),
        .Q(data_in_d3[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[49]),
        .Q(data_in_d3[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[4]),
        .Q(data_in_d3[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[50]),
        .Q(data_in_d3[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[51]),
        .Q(data_in_d3[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[52]),
        .Q(data_in_d3[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[53]),
        .Q(data_in_d3[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[54]),
        .Q(data_in_d3[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[55]),
        .Q(data_in_d3[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[56]),
        .Q(data_in_d3[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[57]),
        .Q(data_in_d3[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[58]),
        .Q(data_in_d3[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[59]),
        .Q(data_in_d3[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[5]),
        .Q(data_in_d3[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[60]),
        .Q(data_in_d3[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[61]),
        .Q(data_in_d3[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[62]),
        .Q(data_in_d3[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[63]),
        .Q(data_in_d3[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[6]),
        .Q(data_in_d3[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[7]),
        .Q(data_in_d3[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[8]),
        .Q(data_in_d3[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[9]),
        .Q(data_in_d3[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[0]),
        .Q(data_in_d4[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[10]),
        .Q(data_in_d4[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[11]),
        .Q(data_in_d4[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[12]),
        .Q(data_in_d4[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[13]),
        .Q(data_in_d4[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[14]),
        .Q(data_in_d4[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[15]),
        .Q(data_in_d4[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[16]),
        .Q(data_in_d4[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[17]),
        .Q(data_in_d4[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[18]),
        .Q(data_in_d4[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[19]),
        .Q(data_in_d4[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[1]),
        .Q(data_in_d4[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[20]),
        .Q(data_in_d4[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[21]),
        .Q(data_in_d4[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[22]),
        .Q(data_in_d4[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[23]),
        .Q(data_in_d4[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[24]),
        .Q(data_in_d4[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[25]),
        .Q(data_in_d4[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[26]),
        .Q(data_in_d4[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[27]),
        .Q(data_in_d4[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[28]),
        .Q(data_in_d4[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[29]),
        .Q(data_in_d4[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[2]),
        .Q(data_in_d4[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[30]),
        .Q(data_in_d4[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[31]),
        .Q(data_in_d4[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[32]),
        .Q(data_in_d4[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[33]),
        .Q(data_in_d4[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[34]),
        .Q(data_in_d4[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[35]),
        .Q(data_in_d4[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[36]),
        .Q(data_in_d4[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[37]),
        .Q(data_in_d4[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[38]),
        .Q(data_in_d4[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[39]),
        .Q(data_in_d4[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[3]),
        .Q(data_in_d4[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[40]),
        .Q(data_in_d4[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[41]),
        .Q(data_in_d4[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[42]),
        .Q(data_in_d4[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[43]),
        .Q(data_in_d4[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[44]),
        .Q(data_in_d4[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[45]),
        .Q(data_in_d4[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[46]),
        .Q(data_in_d4[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[47]),
        .Q(data_in_d4[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[48]),
        .Q(data_in_d4[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[49]),
        .Q(data_in_d4[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[4]),
        .Q(data_in_d4[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[50]),
        .Q(data_in_d4[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[51]),
        .Q(data_in_d4[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[52]),
        .Q(data_in_d4[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[53]),
        .Q(data_in_d4[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[54]),
        .Q(data_in_d4[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[55]),
        .Q(data_in_d4[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[56]),
        .Q(data_in_d4[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[57]),
        .Q(data_in_d4[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[58]),
        .Q(data_in_d4[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[59]),
        .Q(data_in_d4[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[5]),
        .Q(data_in_d4[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[60]),
        .Q(data_in_d4[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[61]),
        .Q(data_in_d4[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[62]),
        .Q(data_in_d4[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[63]),
        .Q(data_in_d4[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[6]),
        .Q(data_in_d4[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[7]),
        .Q(data_in_d4[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[8]),
        .Q(data_in_d4[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[9]),
        .Q(data_in_d4[9]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_64bit_sync_20
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[16] ;
  wire \data_in_d2_reg_n_0_[17] ;
  wire \data_in_d2_reg_n_0_[18] ;
  wire \data_in_d2_reg_n_0_[19] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[20] ;
  wire \data_in_d2_reg_n_0_[21] ;
  wire \data_in_d2_reg_n_0_[22] ;
  wire \data_in_d2_reg_n_0_[23] ;
  wire \data_in_d2_reg_n_0_[24] ;
  wire \data_in_d2_reg_n_0_[25] ;
  wire \data_in_d2_reg_n_0_[26] ;
  wire \data_in_d2_reg_n_0_[27] ;
  wire \data_in_d2_reg_n_0_[28] ;
  wire \data_in_d2_reg_n_0_[29] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[30] ;
  wire \data_in_d2_reg_n_0_[31] ;
  wire \data_in_d2_reg_n_0_[32] ;
  wire \data_in_d2_reg_n_0_[33] ;
  wire \data_in_d2_reg_n_0_[34] ;
  wire \data_in_d2_reg_n_0_[35] ;
  wire \data_in_d2_reg_n_0_[36] ;
  wire \data_in_d2_reg_n_0_[37] ;
  wire \data_in_d2_reg_n_0_[38] ;
  wire \data_in_d2_reg_n_0_[39] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[40] ;
  wire \data_in_d2_reg_n_0_[41] ;
  wire \data_in_d2_reg_n_0_[42] ;
  wire \data_in_d2_reg_n_0_[43] ;
  wire \data_in_d2_reg_n_0_[44] ;
  wire \data_in_d2_reg_n_0_[45] ;
  wire \data_in_d2_reg_n_0_[46] ;
  wire \data_in_d2_reg_n_0_[47] ;
  wire \data_in_d2_reg_n_0_[48] ;
  wire \data_in_d2_reg_n_0_[49] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[50] ;
  wire \data_in_d2_reg_n_0_[51] ;
  wire \data_in_d2_reg_n_0_[52] ;
  wire \data_in_d2_reg_n_0_[53] ;
  wire \data_in_d2_reg_n_0_[54] ;
  wire \data_in_d2_reg_n_0_[55] ;
  wire \data_in_d2_reg_n_0_[56] ;
  wire \data_in_d2_reg_n_0_[57] ;
  wire \data_in_d2_reg_n_0_[58] ;
  wire \data_in_d2_reg_n_0_[59] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[60] ;
  wire \data_in_d2_reg_n_0_[61] ;
  wire \data_in_d2_reg_n_0_[62] ;
  wire \data_in_d2_reg_n_0_[63] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[16] ;
  wire \data_in_d3_reg_n_0_[17] ;
  wire \data_in_d3_reg_n_0_[18] ;
  wire \data_in_d3_reg_n_0_[19] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[20] ;
  wire \data_in_d3_reg_n_0_[21] ;
  wire \data_in_d3_reg_n_0_[22] ;
  wire \data_in_d3_reg_n_0_[23] ;
  wire \data_in_d3_reg_n_0_[24] ;
  wire \data_in_d3_reg_n_0_[25] ;
  wire \data_in_d3_reg_n_0_[26] ;
  wire \data_in_d3_reg_n_0_[27] ;
  wire \data_in_d3_reg_n_0_[28] ;
  wire \data_in_d3_reg_n_0_[29] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[30] ;
  wire \data_in_d3_reg_n_0_[31] ;
  wire \data_in_d3_reg_n_0_[32] ;
  wire \data_in_d3_reg_n_0_[33] ;
  wire \data_in_d3_reg_n_0_[34] ;
  wire \data_in_d3_reg_n_0_[35] ;
  wire \data_in_d3_reg_n_0_[36] ;
  wire \data_in_d3_reg_n_0_[37] ;
  wire \data_in_d3_reg_n_0_[38] ;
  wire \data_in_d3_reg_n_0_[39] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[40] ;
  wire \data_in_d3_reg_n_0_[41] ;
  wire \data_in_d3_reg_n_0_[42] ;
  wire \data_in_d3_reg_n_0_[43] ;
  wire \data_in_d3_reg_n_0_[44] ;
  wire \data_in_d3_reg_n_0_[45] ;
  wire \data_in_d3_reg_n_0_[46] ;
  wire \data_in_d3_reg_n_0_[47] ;
  wire \data_in_d3_reg_n_0_[48] ;
  wire \data_in_d3_reg_n_0_[49] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[50] ;
  wire \data_in_d3_reg_n_0_[51] ;
  wire \data_in_d3_reg_n_0_[52] ;
  wire \data_in_d3_reg_n_0_[53] ;
  wire \data_in_d3_reg_n_0_[54] ;
  wire \data_in_d3_reg_n_0_[55] ;
  wire \data_in_d3_reg_n_0_[56] ;
  wire \data_in_d3_reg_n_0_[57] ;
  wire \data_in_d3_reg_n_0_[58] ;
  wire \data_in_d3_reg_n_0_[59] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[60] ;
  wire \data_in_d3_reg_n_0_[61] ;
  wire \data_in_d3_reg_n_0_[62] ;
  wire \data_in_d3_reg_n_0_[63] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[16] ;
  wire \data_in_d4_reg_n_0_[17] ;
  wire \data_in_d4_reg_n_0_[18] ;
  wire \data_in_d4_reg_n_0_[19] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[20] ;
  wire \data_in_d4_reg_n_0_[21] ;
  wire \data_in_d4_reg_n_0_[22] ;
  wire \data_in_d4_reg_n_0_[23] ;
  wire \data_in_d4_reg_n_0_[24] ;
  wire \data_in_d4_reg_n_0_[25] ;
  wire \data_in_d4_reg_n_0_[26] ;
  wire \data_in_d4_reg_n_0_[27] ;
  wire \data_in_d4_reg_n_0_[28] ;
  wire \data_in_d4_reg_n_0_[29] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[30] ;
  wire \data_in_d4_reg_n_0_[31] ;
  wire \data_in_d4_reg_n_0_[32] ;
  wire \data_in_d4_reg_n_0_[33] ;
  wire \data_in_d4_reg_n_0_[34] ;
  wire \data_in_d4_reg_n_0_[35] ;
  wire \data_in_d4_reg_n_0_[36] ;
  wire \data_in_d4_reg_n_0_[37] ;
  wire \data_in_d4_reg_n_0_[38] ;
  wire \data_in_d4_reg_n_0_[39] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[40] ;
  wire \data_in_d4_reg_n_0_[41] ;
  wire \data_in_d4_reg_n_0_[42] ;
  wire \data_in_d4_reg_n_0_[43] ;
  wire \data_in_d4_reg_n_0_[44] ;
  wire \data_in_d4_reg_n_0_[45] ;
  wire \data_in_d4_reg_n_0_[46] ;
  wire \data_in_d4_reg_n_0_[47] ;
  wire \data_in_d4_reg_n_0_[48] ;
  wire \data_in_d4_reg_n_0_[49] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[50] ;
  wire \data_in_d4_reg_n_0_[51] ;
  wire \data_in_d4_reg_n_0_[52] ;
  wire \data_in_d4_reg_n_0_[53] ;
  wire \data_in_d4_reg_n_0_[54] ;
  wire \data_in_d4_reg_n_0_[55] ;
  wire \data_in_d4_reg_n_0_[56] ;
  wire \data_in_d4_reg_n_0_[57] ;
  wire \data_in_d4_reg_n_0_[58] ;
  wire \data_in_d4_reg_n_0_[59] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[60] ;
  wire \data_in_d4_reg_n_0_[61] ;
  wire \data_in_d4_reg_n_0_[62] ;
  wire \data_in_d4_reg_n_0_[63] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(\data_in_d2_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(\data_in_d2_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(\data_in_d2_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(\data_in_d2_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(\data_in_d2_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(\data_in_d2_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(\data_in_d2_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(\data_in_d2_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(\data_in_d2_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(\data_in_d2_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(\data_in_d2_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(\data_in_d2_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(\data_in_d2_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(\data_in_d2_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(\data_in_d2_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(\data_in_d2_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(\data_in_d2_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(\data_in_d2_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(\data_in_d2_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(\data_in_d2_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(\data_in_d2_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(\data_in_d2_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(\data_in_d2_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(\data_in_d2_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(\data_in_d2_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(\data_in_d2_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(\data_in_d2_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(\data_in_d2_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(\data_in_d2_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(\data_in_d2_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(\data_in_d2_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(\data_in_d2_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(\data_in_d2_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(\data_in_d2_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(\data_in_d2_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(\data_in_d2_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(\data_in_d2_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(\data_in_d2_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(\data_in_d2_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(\data_in_d2_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(\data_in_d2_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(\data_in_d2_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(\data_in_d2_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(\data_in_d2_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(\data_in_d2_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(\data_in_d2_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(\data_in_d2_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(\data_in_d2_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[16] ),
        .Q(\data_in_d3_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[17] ),
        .Q(\data_in_d3_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[18] ),
        .Q(\data_in_d3_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[19] ),
        .Q(\data_in_d3_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[20] ),
        .Q(\data_in_d3_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[21] ),
        .Q(\data_in_d3_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[22] ),
        .Q(\data_in_d3_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[23] ),
        .Q(\data_in_d3_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[24] ),
        .Q(\data_in_d3_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[25] ),
        .Q(\data_in_d3_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[26] ),
        .Q(\data_in_d3_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[27] ),
        .Q(\data_in_d3_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[28] ),
        .Q(\data_in_d3_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[29] ),
        .Q(\data_in_d3_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[30] ),
        .Q(\data_in_d3_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[31] ),
        .Q(\data_in_d3_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[32] ),
        .Q(\data_in_d3_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[33] ),
        .Q(\data_in_d3_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[34] ),
        .Q(\data_in_d3_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[35] ),
        .Q(\data_in_d3_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[36] ),
        .Q(\data_in_d3_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[37] ),
        .Q(\data_in_d3_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[38] ),
        .Q(\data_in_d3_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[39] ),
        .Q(\data_in_d3_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[40] ),
        .Q(\data_in_d3_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[41] ),
        .Q(\data_in_d3_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[42] ),
        .Q(\data_in_d3_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[43] ),
        .Q(\data_in_d3_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[44] ),
        .Q(\data_in_d3_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[45] ),
        .Q(\data_in_d3_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[46] ),
        .Q(\data_in_d3_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[47] ),
        .Q(\data_in_d3_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[48] ),
        .Q(\data_in_d3_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[49] ),
        .Q(\data_in_d3_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[50] ),
        .Q(\data_in_d3_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[51] ),
        .Q(\data_in_d3_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[52] ),
        .Q(\data_in_d3_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[53] ),
        .Q(\data_in_d3_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[54] ),
        .Q(\data_in_d3_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[55] ),
        .Q(\data_in_d3_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[56] ),
        .Q(\data_in_d3_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[57] ),
        .Q(\data_in_d3_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[58] ),
        .Q(\data_in_d3_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[59] ),
        .Q(\data_in_d3_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[60] ),
        .Q(\data_in_d3_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[61] ),
        .Q(\data_in_d3_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[62] ),
        .Q(\data_in_d3_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[63] ),
        .Q(\data_in_d3_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[16] ),
        .Q(\data_in_d4_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[17] ),
        .Q(\data_in_d4_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[18] ),
        .Q(\data_in_d4_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[19] ),
        .Q(\data_in_d4_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[20] ),
        .Q(\data_in_d4_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[21] ),
        .Q(\data_in_d4_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[22] ),
        .Q(\data_in_d4_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[23] ),
        .Q(\data_in_d4_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[24] ),
        .Q(\data_in_d4_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[25] ),
        .Q(\data_in_d4_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[26] ),
        .Q(\data_in_d4_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[27] ),
        .Q(\data_in_d4_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[28] ),
        .Q(\data_in_d4_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[29] ),
        .Q(\data_in_d4_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[30] ),
        .Q(\data_in_d4_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[31] ),
        .Q(\data_in_d4_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[32] ),
        .Q(\data_in_d4_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[33] ),
        .Q(\data_in_d4_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[34] ),
        .Q(\data_in_d4_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[35] ),
        .Q(\data_in_d4_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[36] ),
        .Q(\data_in_d4_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[37] ),
        .Q(\data_in_d4_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[38] ),
        .Q(\data_in_d4_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[39] ),
        .Q(\data_in_d4_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[40] ),
        .Q(\data_in_d4_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[41] ),
        .Q(\data_in_d4_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[42] ),
        .Q(\data_in_d4_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[43] ),
        .Q(\data_in_d4_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[44] ),
        .Q(\data_in_d4_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[45] ),
        .Q(\data_in_d4_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[46] ),
        .Q(\data_in_d4_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[47] ),
        .Q(\data_in_d4_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[48] ),
        .Q(\data_in_d4_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[49] ),
        .Q(\data_in_d4_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[50] ),
        .Q(\data_in_d4_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[51] ),
        .Q(\data_in_d4_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[52] ),
        .Q(\data_in_d4_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[53] ),
        .Q(\data_in_d4_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[54] ),
        .Q(\data_in_d4_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[55] ),
        .Q(\data_in_d4_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[56] ),
        .Q(\data_in_d4_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[57] ),
        .Q(\data_in_d4_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[58] ),
        .Q(\data_in_d4_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[59] ),
        .Q(\data_in_d4_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[60] ),
        .Q(\data_in_d4_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[61] ),
        .Q(\data_in_d4_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[62] ),
        .Q(\data_in_d4_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[63] ),
        .Q(\data_in_d4_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_64bit_sync_21
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[16] ;
  wire \data_in_d2_reg_n_0_[17] ;
  wire \data_in_d2_reg_n_0_[18] ;
  wire \data_in_d2_reg_n_0_[19] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[20] ;
  wire \data_in_d2_reg_n_0_[21] ;
  wire \data_in_d2_reg_n_0_[22] ;
  wire \data_in_d2_reg_n_0_[23] ;
  wire \data_in_d2_reg_n_0_[24] ;
  wire \data_in_d2_reg_n_0_[25] ;
  wire \data_in_d2_reg_n_0_[26] ;
  wire \data_in_d2_reg_n_0_[27] ;
  wire \data_in_d2_reg_n_0_[28] ;
  wire \data_in_d2_reg_n_0_[29] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[30] ;
  wire \data_in_d2_reg_n_0_[31] ;
  wire \data_in_d2_reg_n_0_[32] ;
  wire \data_in_d2_reg_n_0_[33] ;
  wire \data_in_d2_reg_n_0_[34] ;
  wire \data_in_d2_reg_n_0_[35] ;
  wire \data_in_d2_reg_n_0_[36] ;
  wire \data_in_d2_reg_n_0_[37] ;
  wire \data_in_d2_reg_n_0_[38] ;
  wire \data_in_d2_reg_n_0_[39] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[40] ;
  wire \data_in_d2_reg_n_0_[41] ;
  wire \data_in_d2_reg_n_0_[42] ;
  wire \data_in_d2_reg_n_0_[43] ;
  wire \data_in_d2_reg_n_0_[44] ;
  wire \data_in_d2_reg_n_0_[45] ;
  wire \data_in_d2_reg_n_0_[46] ;
  wire \data_in_d2_reg_n_0_[47] ;
  wire \data_in_d2_reg_n_0_[48] ;
  wire \data_in_d2_reg_n_0_[49] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[50] ;
  wire \data_in_d2_reg_n_0_[51] ;
  wire \data_in_d2_reg_n_0_[52] ;
  wire \data_in_d2_reg_n_0_[53] ;
  wire \data_in_d2_reg_n_0_[54] ;
  wire \data_in_d2_reg_n_0_[55] ;
  wire \data_in_d2_reg_n_0_[56] ;
  wire \data_in_d2_reg_n_0_[57] ;
  wire \data_in_d2_reg_n_0_[58] ;
  wire \data_in_d2_reg_n_0_[59] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[60] ;
  wire \data_in_d2_reg_n_0_[61] ;
  wire \data_in_d2_reg_n_0_[62] ;
  wire \data_in_d2_reg_n_0_[63] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[16] ;
  wire \data_in_d3_reg_n_0_[17] ;
  wire \data_in_d3_reg_n_0_[18] ;
  wire \data_in_d3_reg_n_0_[19] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[20] ;
  wire \data_in_d3_reg_n_0_[21] ;
  wire \data_in_d3_reg_n_0_[22] ;
  wire \data_in_d3_reg_n_0_[23] ;
  wire \data_in_d3_reg_n_0_[24] ;
  wire \data_in_d3_reg_n_0_[25] ;
  wire \data_in_d3_reg_n_0_[26] ;
  wire \data_in_d3_reg_n_0_[27] ;
  wire \data_in_d3_reg_n_0_[28] ;
  wire \data_in_d3_reg_n_0_[29] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[30] ;
  wire \data_in_d3_reg_n_0_[31] ;
  wire \data_in_d3_reg_n_0_[32] ;
  wire \data_in_d3_reg_n_0_[33] ;
  wire \data_in_d3_reg_n_0_[34] ;
  wire \data_in_d3_reg_n_0_[35] ;
  wire \data_in_d3_reg_n_0_[36] ;
  wire \data_in_d3_reg_n_0_[37] ;
  wire \data_in_d3_reg_n_0_[38] ;
  wire \data_in_d3_reg_n_0_[39] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[40] ;
  wire \data_in_d3_reg_n_0_[41] ;
  wire \data_in_d3_reg_n_0_[42] ;
  wire \data_in_d3_reg_n_0_[43] ;
  wire \data_in_d3_reg_n_0_[44] ;
  wire \data_in_d3_reg_n_0_[45] ;
  wire \data_in_d3_reg_n_0_[46] ;
  wire \data_in_d3_reg_n_0_[47] ;
  wire \data_in_d3_reg_n_0_[48] ;
  wire \data_in_d3_reg_n_0_[49] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[50] ;
  wire \data_in_d3_reg_n_0_[51] ;
  wire \data_in_d3_reg_n_0_[52] ;
  wire \data_in_d3_reg_n_0_[53] ;
  wire \data_in_d3_reg_n_0_[54] ;
  wire \data_in_d3_reg_n_0_[55] ;
  wire \data_in_d3_reg_n_0_[56] ;
  wire \data_in_d3_reg_n_0_[57] ;
  wire \data_in_d3_reg_n_0_[58] ;
  wire \data_in_d3_reg_n_0_[59] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[60] ;
  wire \data_in_d3_reg_n_0_[61] ;
  wire \data_in_d3_reg_n_0_[62] ;
  wire \data_in_d3_reg_n_0_[63] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[16] ;
  wire \data_in_d4_reg_n_0_[17] ;
  wire \data_in_d4_reg_n_0_[18] ;
  wire \data_in_d4_reg_n_0_[19] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[20] ;
  wire \data_in_d4_reg_n_0_[21] ;
  wire \data_in_d4_reg_n_0_[22] ;
  wire \data_in_d4_reg_n_0_[23] ;
  wire \data_in_d4_reg_n_0_[24] ;
  wire \data_in_d4_reg_n_0_[25] ;
  wire \data_in_d4_reg_n_0_[26] ;
  wire \data_in_d4_reg_n_0_[27] ;
  wire \data_in_d4_reg_n_0_[28] ;
  wire \data_in_d4_reg_n_0_[29] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[30] ;
  wire \data_in_d4_reg_n_0_[31] ;
  wire \data_in_d4_reg_n_0_[32] ;
  wire \data_in_d4_reg_n_0_[33] ;
  wire \data_in_d4_reg_n_0_[34] ;
  wire \data_in_d4_reg_n_0_[35] ;
  wire \data_in_d4_reg_n_0_[36] ;
  wire \data_in_d4_reg_n_0_[37] ;
  wire \data_in_d4_reg_n_0_[38] ;
  wire \data_in_d4_reg_n_0_[39] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[40] ;
  wire \data_in_d4_reg_n_0_[41] ;
  wire \data_in_d4_reg_n_0_[42] ;
  wire \data_in_d4_reg_n_0_[43] ;
  wire \data_in_d4_reg_n_0_[44] ;
  wire \data_in_d4_reg_n_0_[45] ;
  wire \data_in_d4_reg_n_0_[46] ;
  wire \data_in_d4_reg_n_0_[47] ;
  wire \data_in_d4_reg_n_0_[48] ;
  wire \data_in_d4_reg_n_0_[49] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[50] ;
  wire \data_in_d4_reg_n_0_[51] ;
  wire \data_in_d4_reg_n_0_[52] ;
  wire \data_in_d4_reg_n_0_[53] ;
  wire \data_in_d4_reg_n_0_[54] ;
  wire \data_in_d4_reg_n_0_[55] ;
  wire \data_in_d4_reg_n_0_[56] ;
  wire \data_in_d4_reg_n_0_[57] ;
  wire \data_in_d4_reg_n_0_[58] ;
  wire \data_in_d4_reg_n_0_[59] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[60] ;
  wire \data_in_d4_reg_n_0_[61] ;
  wire \data_in_d4_reg_n_0_[62] ;
  wire \data_in_d4_reg_n_0_[63] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(\data_in_d2_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(\data_in_d2_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(\data_in_d2_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(\data_in_d2_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(\data_in_d2_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(\data_in_d2_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(\data_in_d2_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(\data_in_d2_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(\data_in_d2_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(\data_in_d2_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(\data_in_d2_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(\data_in_d2_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(\data_in_d2_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(\data_in_d2_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(\data_in_d2_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(\data_in_d2_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(\data_in_d2_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(\data_in_d2_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(\data_in_d2_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(\data_in_d2_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(\data_in_d2_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(\data_in_d2_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(\data_in_d2_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(\data_in_d2_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(\data_in_d2_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(\data_in_d2_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(\data_in_d2_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(\data_in_d2_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(\data_in_d2_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(\data_in_d2_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(\data_in_d2_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(\data_in_d2_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(\data_in_d2_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(\data_in_d2_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(\data_in_d2_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(\data_in_d2_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(\data_in_d2_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(\data_in_d2_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(\data_in_d2_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(\data_in_d2_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(\data_in_d2_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(\data_in_d2_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(\data_in_d2_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(\data_in_d2_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(\data_in_d2_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(\data_in_d2_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(\data_in_d2_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(\data_in_d2_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[16] ),
        .Q(\data_in_d3_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[17] ),
        .Q(\data_in_d3_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[18] ),
        .Q(\data_in_d3_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[19] ),
        .Q(\data_in_d3_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[20] ),
        .Q(\data_in_d3_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[21] ),
        .Q(\data_in_d3_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[22] ),
        .Q(\data_in_d3_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[23] ),
        .Q(\data_in_d3_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[24] ),
        .Q(\data_in_d3_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[25] ),
        .Q(\data_in_d3_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[26] ),
        .Q(\data_in_d3_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[27] ),
        .Q(\data_in_d3_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[28] ),
        .Q(\data_in_d3_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[29] ),
        .Q(\data_in_d3_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[30] ),
        .Q(\data_in_d3_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[31] ),
        .Q(\data_in_d3_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[32] ),
        .Q(\data_in_d3_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[33] ),
        .Q(\data_in_d3_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[34] ),
        .Q(\data_in_d3_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[35] ),
        .Q(\data_in_d3_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[36] ),
        .Q(\data_in_d3_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[37] ),
        .Q(\data_in_d3_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[38] ),
        .Q(\data_in_d3_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[39] ),
        .Q(\data_in_d3_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[40] ),
        .Q(\data_in_d3_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[41] ),
        .Q(\data_in_d3_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[42] ),
        .Q(\data_in_d3_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[43] ),
        .Q(\data_in_d3_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[44] ),
        .Q(\data_in_d3_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[45] ),
        .Q(\data_in_d3_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[46] ),
        .Q(\data_in_d3_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[47] ),
        .Q(\data_in_d3_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[48] ),
        .Q(\data_in_d3_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[49] ),
        .Q(\data_in_d3_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[50] ),
        .Q(\data_in_d3_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[51] ),
        .Q(\data_in_d3_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[52] ),
        .Q(\data_in_d3_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[53] ),
        .Q(\data_in_d3_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[54] ),
        .Q(\data_in_d3_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[55] ),
        .Q(\data_in_d3_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[56] ),
        .Q(\data_in_d3_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[57] ),
        .Q(\data_in_d3_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[58] ),
        .Q(\data_in_d3_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[59] ),
        .Q(\data_in_d3_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[60] ),
        .Q(\data_in_d3_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[61] ),
        .Q(\data_in_d3_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[62] ),
        .Q(\data_in_d3_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[63] ),
        .Q(\data_in_d3_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[16] ),
        .Q(\data_in_d4_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[17] ),
        .Q(\data_in_d4_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[18] ),
        .Q(\data_in_d4_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[19] ),
        .Q(\data_in_d4_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[20] ),
        .Q(\data_in_d4_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[21] ),
        .Q(\data_in_d4_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[22] ),
        .Q(\data_in_d4_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[23] ),
        .Q(\data_in_d4_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[24] ),
        .Q(\data_in_d4_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[25] ),
        .Q(\data_in_d4_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[26] ),
        .Q(\data_in_d4_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[27] ),
        .Q(\data_in_d4_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[28] ),
        .Q(\data_in_d4_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[29] ),
        .Q(\data_in_d4_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[30] ),
        .Q(\data_in_d4_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[31] ),
        .Q(\data_in_d4_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[32] ),
        .Q(\data_in_d4_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[33] ),
        .Q(\data_in_d4_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[34] ),
        .Q(\data_in_d4_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[35] ),
        .Q(\data_in_d4_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[36] ),
        .Q(\data_in_d4_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[37] ),
        .Q(\data_in_d4_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[38] ),
        .Q(\data_in_d4_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[39] ),
        .Q(\data_in_d4_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[40] ),
        .Q(\data_in_d4_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[41] ),
        .Q(\data_in_d4_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[42] ),
        .Q(\data_in_d4_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[43] ),
        .Q(\data_in_d4_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[44] ),
        .Q(\data_in_d4_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[45] ),
        .Q(\data_in_d4_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[46] ),
        .Q(\data_in_d4_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[47] ),
        .Q(\data_in_d4_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[48] ),
        .Q(\data_in_d4_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[49] ),
        .Q(\data_in_d4_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[50] ),
        .Q(\data_in_d4_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[51] ),
        .Q(\data_in_d4_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[52] ),
        .Q(\data_in_d4_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[53] ),
        .Q(\data_in_d4_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[54] ),
        .Q(\data_in_d4_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[55] ),
        .Q(\data_in_d4_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[56] ),
        .Q(\data_in_d4_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[57] ),
        .Q(\data_in_d4_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[58] ),
        .Q(\data_in_d4_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[59] ),
        .Q(\data_in_d4_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[60] ),
        .Q(\data_in_d4_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[61] ),
        .Q(\data_in_d4_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[62] ),
        .Q(\data_in_d4_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[63] ),
        .Q(\data_in_d4_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_rx_64bit_sync" *) 
module cmac_usplus_1_cmac_usplus_1_rx_64bit_sync_22
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[16] ;
  wire \data_in_d2_reg_n_0_[17] ;
  wire \data_in_d2_reg_n_0_[18] ;
  wire \data_in_d2_reg_n_0_[19] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[20] ;
  wire \data_in_d2_reg_n_0_[21] ;
  wire \data_in_d2_reg_n_0_[22] ;
  wire \data_in_d2_reg_n_0_[23] ;
  wire \data_in_d2_reg_n_0_[24] ;
  wire \data_in_d2_reg_n_0_[25] ;
  wire \data_in_d2_reg_n_0_[26] ;
  wire \data_in_d2_reg_n_0_[27] ;
  wire \data_in_d2_reg_n_0_[28] ;
  wire \data_in_d2_reg_n_0_[29] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[30] ;
  wire \data_in_d2_reg_n_0_[31] ;
  wire \data_in_d2_reg_n_0_[32] ;
  wire \data_in_d2_reg_n_0_[33] ;
  wire \data_in_d2_reg_n_0_[34] ;
  wire \data_in_d2_reg_n_0_[35] ;
  wire \data_in_d2_reg_n_0_[36] ;
  wire \data_in_d2_reg_n_0_[37] ;
  wire \data_in_d2_reg_n_0_[38] ;
  wire \data_in_d2_reg_n_0_[39] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[40] ;
  wire \data_in_d2_reg_n_0_[41] ;
  wire \data_in_d2_reg_n_0_[42] ;
  wire \data_in_d2_reg_n_0_[43] ;
  wire \data_in_d2_reg_n_0_[44] ;
  wire \data_in_d2_reg_n_0_[45] ;
  wire \data_in_d2_reg_n_0_[46] ;
  wire \data_in_d2_reg_n_0_[47] ;
  wire \data_in_d2_reg_n_0_[48] ;
  wire \data_in_d2_reg_n_0_[49] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[50] ;
  wire \data_in_d2_reg_n_0_[51] ;
  wire \data_in_d2_reg_n_0_[52] ;
  wire \data_in_d2_reg_n_0_[53] ;
  wire \data_in_d2_reg_n_0_[54] ;
  wire \data_in_d2_reg_n_0_[55] ;
  wire \data_in_d2_reg_n_0_[56] ;
  wire \data_in_d2_reg_n_0_[57] ;
  wire \data_in_d2_reg_n_0_[58] ;
  wire \data_in_d2_reg_n_0_[59] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[60] ;
  wire \data_in_d2_reg_n_0_[61] ;
  wire \data_in_d2_reg_n_0_[62] ;
  wire \data_in_d2_reg_n_0_[63] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[16] ;
  wire \data_in_d3_reg_n_0_[17] ;
  wire \data_in_d3_reg_n_0_[18] ;
  wire \data_in_d3_reg_n_0_[19] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[20] ;
  wire \data_in_d3_reg_n_0_[21] ;
  wire \data_in_d3_reg_n_0_[22] ;
  wire \data_in_d3_reg_n_0_[23] ;
  wire \data_in_d3_reg_n_0_[24] ;
  wire \data_in_d3_reg_n_0_[25] ;
  wire \data_in_d3_reg_n_0_[26] ;
  wire \data_in_d3_reg_n_0_[27] ;
  wire \data_in_d3_reg_n_0_[28] ;
  wire \data_in_d3_reg_n_0_[29] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[30] ;
  wire \data_in_d3_reg_n_0_[31] ;
  wire \data_in_d3_reg_n_0_[32] ;
  wire \data_in_d3_reg_n_0_[33] ;
  wire \data_in_d3_reg_n_0_[34] ;
  wire \data_in_d3_reg_n_0_[35] ;
  wire \data_in_d3_reg_n_0_[36] ;
  wire \data_in_d3_reg_n_0_[37] ;
  wire \data_in_d3_reg_n_0_[38] ;
  wire \data_in_d3_reg_n_0_[39] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[40] ;
  wire \data_in_d3_reg_n_0_[41] ;
  wire \data_in_d3_reg_n_0_[42] ;
  wire \data_in_d3_reg_n_0_[43] ;
  wire \data_in_d3_reg_n_0_[44] ;
  wire \data_in_d3_reg_n_0_[45] ;
  wire \data_in_d3_reg_n_0_[46] ;
  wire \data_in_d3_reg_n_0_[47] ;
  wire \data_in_d3_reg_n_0_[48] ;
  wire \data_in_d3_reg_n_0_[49] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[50] ;
  wire \data_in_d3_reg_n_0_[51] ;
  wire \data_in_d3_reg_n_0_[52] ;
  wire \data_in_d3_reg_n_0_[53] ;
  wire \data_in_d3_reg_n_0_[54] ;
  wire \data_in_d3_reg_n_0_[55] ;
  wire \data_in_d3_reg_n_0_[56] ;
  wire \data_in_d3_reg_n_0_[57] ;
  wire \data_in_d3_reg_n_0_[58] ;
  wire \data_in_d3_reg_n_0_[59] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[60] ;
  wire \data_in_d3_reg_n_0_[61] ;
  wire \data_in_d3_reg_n_0_[62] ;
  wire \data_in_d3_reg_n_0_[63] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[16] ;
  wire \data_in_d4_reg_n_0_[17] ;
  wire \data_in_d4_reg_n_0_[18] ;
  wire \data_in_d4_reg_n_0_[19] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[20] ;
  wire \data_in_d4_reg_n_0_[21] ;
  wire \data_in_d4_reg_n_0_[22] ;
  wire \data_in_d4_reg_n_0_[23] ;
  wire \data_in_d4_reg_n_0_[24] ;
  wire \data_in_d4_reg_n_0_[25] ;
  wire \data_in_d4_reg_n_0_[26] ;
  wire \data_in_d4_reg_n_0_[27] ;
  wire \data_in_d4_reg_n_0_[28] ;
  wire \data_in_d4_reg_n_0_[29] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[30] ;
  wire \data_in_d4_reg_n_0_[31] ;
  wire \data_in_d4_reg_n_0_[32] ;
  wire \data_in_d4_reg_n_0_[33] ;
  wire \data_in_d4_reg_n_0_[34] ;
  wire \data_in_d4_reg_n_0_[35] ;
  wire \data_in_d4_reg_n_0_[36] ;
  wire \data_in_d4_reg_n_0_[37] ;
  wire \data_in_d4_reg_n_0_[38] ;
  wire \data_in_d4_reg_n_0_[39] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[40] ;
  wire \data_in_d4_reg_n_0_[41] ;
  wire \data_in_d4_reg_n_0_[42] ;
  wire \data_in_d4_reg_n_0_[43] ;
  wire \data_in_d4_reg_n_0_[44] ;
  wire \data_in_d4_reg_n_0_[45] ;
  wire \data_in_d4_reg_n_0_[46] ;
  wire \data_in_d4_reg_n_0_[47] ;
  wire \data_in_d4_reg_n_0_[48] ;
  wire \data_in_d4_reg_n_0_[49] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[50] ;
  wire \data_in_d4_reg_n_0_[51] ;
  wire \data_in_d4_reg_n_0_[52] ;
  wire \data_in_d4_reg_n_0_[53] ;
  wire \data_in_d4_reg_n_0_[54] ;
  wire \data_in_d4_reg_n_0_[55] ;
  wire \data_in_d4_reg_n_0_[56] ;
  wire \data_in_d4_reg_n_0_[57] ;
  wire \data_in_d4_reg_n_0_[58] ;
  wire \data_in_d4_reg_n_0_[59] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[60] ;
  wire \data_in_d4_reg_n_0_[61] ;
  wire \data_in_d4_reg_n_0_[62] ;
  wire \data_in_d4_reg_n_0_[63] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(\data_in_d2_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(\data_in_d2_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(\data_in_d2_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(\data_in_d2_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(\data_in_d2_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(\data_in_d2_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(\data_in_d2_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(\data_in_d2_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(\data_in_d2_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(\data_in_d2_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(\data_in_d2_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(\data_in_d2_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(\data_in_d2_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(\data_in_d2_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(\data_in_d2_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(\data_in_d2_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(\data_in_d2_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(\data_in_d2_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(\data_in_d2_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(\data_in_d2_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(\data_in_d2_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(\data_in_d2_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(\data_in_d2_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(\data_in_d2_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(\data_in_d2_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(\data_in_d2_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(\data_in_d2_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(\data_in_d2_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(\data_in_d2_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(\data_in_d2_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(\data_in_d2_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(\data_in_d2_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(\data_in_d2_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(\data_in_d2_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(\data_in_d2_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(\data_in_d2_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(\data_in_d2_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(\data_in_d2_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(\data_in_d2_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(\data_in_d2_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(\data_in_d2_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(\data_in_d2_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(\data_in_d2_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(\data_in_d2_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(\data_in_d2_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(\data_in_d2_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(\data_in_d2_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(\data_in_d2_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[16] ),
        .Q(\data_in_d3_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[17] ),
        .Q(\data_in_d3_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[18] ),
        .Q(\data_in_d3_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[19] ),
        .Q(\data_in_d3_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[20] ),
        .Q(\data_in_d3_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[21] ),
        .Q(\data_in_d3_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[22] ),
        .Q(\data_in_d3_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[23] ),
        .Q(\data_in_d3_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[24] ),
        .Q(\data_in_d3_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[25] ),
        .Q(\data_in_d3_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[26] ),
        .Q(\data_in_d3_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[27] ),
        .Q(\data_in_d3_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[28] ),
        .Q(\data_in_d3_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[29] ),
        .Q(\data_in_d3_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[30] ),
        .Q(\data_in_d3_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[31] ),
        .Q(\data_in_d3_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[32] ),
        .Q(\data_in_d3_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[33] ),
        .Q(\data_in_d3_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[34] ),
        .Q(\data_in_d3_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[35] ),
        .Q(\data_in_d3_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[36] ),
        .Q(\data_in_d3_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[37] ),
        .Q(\data_in_d3_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[38] ),
        .Q(\data_in_d3_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[39] ),
        .Q(\data_in_d3_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[40] ),
        .Q(\data_in_d3_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[41] ),
        .Q(\data_in_d3_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[42] ),
        .Q(\data_in_d3_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[43] ),
        .Q(\data_in_d3_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[44] ),
        .Q(\data_in_d3_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[45] ),
        .Q(\data_in_d3_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[46] ),
        .Q(\data_in_d3_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[47] ),
        .Q(\data_in_d3_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[48] ),
        .Q(\data_in_d3_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[49] ),
        .Q(\data_in_d3_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[50] ),
        .Q(\data_in_d3_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[51] ),
        .Q(\data_in_d3_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[52] ),
        .Q(\data_in_d3_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[53] ),
        .Q(\data_in_d3_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[54] ),
        .Q(\data_in_d3_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[55] ),
        .Q(\data_in_d3_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[56] ),
        .Q(\data_in_d3_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[57] ),
        .Q(\data_in_d3_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[58] ),
        .Q(\data_in_d3_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[59] ),
        .Q(\data_in_d3_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[60] ),
        .Q(\data_in_d3_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[61] ),
        .Q(\data_in_d3_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[62] ),
        .Q(\data_in_d3_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[63] ),
        .Q(\data_in_d3_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[16] ),
        .Q(\data_in_d4_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[17] ),
        .Q(\data_in_d4_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[18] ),
        .Q(\data_in_d4_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[19] ),
        .Q(\data_in_d4_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[20] ),
        .Q(\data_in_d4_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[21] ),
        .Q(\data_in_d4_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[22] ),
        .Q(\data_in_d4_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[23] ),
        .Q(\data_in_d4_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[24] ),
        .Q(\data_in_d4_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[25] ),
        .Q(\data_in_d4_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[26] ),
        .Q(\data_in_d4_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[27] ),
        .Q(\data_in_d4_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[28] ),
        .Q(\data_in_d4_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[29] ),
        .Q(\data_in_d4_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[30] ),
        .Q(\data_in_d4_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[31] ),
        .Q(\data_in_d4_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[32] ),
        .Q(\data_in_d4_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[33] ),
        .Q(\data_in_d4_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[34] ),
        .Q(\data_in_d4_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[35] ),
        .Q(\data_in_d4_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[36] ),
        .Q(\data_in_d4_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[37] ),
        .Q(\data_in_d4_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[38] ),
        .Q(\data_in_d4_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[39] ),
        .Q(\data_in_d4_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[40] ),
        .Q(\data_in_d4_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[41] ),
        .Q(\data_in_d4_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[42] ),
        .Q(\data_in_d4_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[43] ),
        .Q(\data_in_d4_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[44] ),
        .Q(\data_in_d4_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[45] ),
        .Q(\data_in_d4_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[46] ),
        .Q(\data_in_d4_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[47] ),
        .Q(\data_in_d4_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[48] ),
        .Q(\data_in_d4_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[49] ),
        .Q(\data_in_d4_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[50] ),
        .Q(\data_in_d4_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[51] ),
        .Q(\data_in_d4_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[52] ),
        .Q(\data_in_d4_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[53] ),
        .Q(\data_in_d4_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[54] ),
        .Q(\data_in_d4_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[55] ),
        .Q(\data_in_d4_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[56] ),
        .Q(\data_in_d4_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[57] ),
        .Q(\data_in_d4_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[58] ),
        .Q(\data_in_d4_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[59] ),
        .Q(\data_in_d4_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[60] ),
        .Q(\data_in_d4_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[61] ),
        .Q(\data_in_d4_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[62] ),
        .Q(\data_in_d4_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[63] ),
        .Q(\data_in_d4_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_tx_sync" *) 
module cmac_usplus_1_cmac_usplus_1_tx_sync
   (Q,
    \ctrl0_out_reg[55]_0 ,
    \ctrl1_out_reg[55]_0 ,
    D,
    \ctrl1_in_d1_reg[55]_0 ,
    \ctrl0_in_d1_reg[55]_0 ,
    \ctrl1_in_d1_reg[55]_1 );
  output [255:0]Q;
  output [31:0]\ctrl0_out_reg[55]_0 ;
  output [31:0]\ctrl1_out_reg[55]_0 ;
  input [255:0]D;
  input \ctrl1_in_d1_reg[55]_0 ;
  input [31:0]\ctrl0_in_d1_reg[55]_0 ;
  input [31:0]\ctrl1_in_d1_reg[55]_1 ;

  wire [255:0]D;
  wire [255:0]Q;
  wire [55:0]ctrl0_in_d1;
  wire [31:0]\ctrl0_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl0_out_reg[55]_0 ;
  wire [55:0]ctrl1_in_d1;
  wire \ctrl1_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl1_in_d1_reg[55]_1 ;
  wire [31:0]\ctrl1_out_reg[55]_0 ;
  wire [447:0]data_in_d1;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [0]),
        .Q(ctrl0_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [8]),
        .Q(ctrl0_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [9]),
        .Q(ctrl0_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [10]),
        .Q(ctrl0_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [11]),
        .Q(ctrl0_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [1]),
        .Q(ctrl0_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [12]),
        .Q(ctrl0_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [13]),
        .Q(ctrl0_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [14]),
        .Q(ctrl0_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [15]),
        .Q(ctrl0_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [2]),
        .Q(ctrl0_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [16]),
        .Q(ctrl0_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [17]),
        .Q(ctrl0_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [18]),
        .Q(ctrl0_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [19]),
        .Q(ctrl0_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [20]),
        .Q(ctrl0_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [21]),
        .Q(ctrl0_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [22]),
        .Q(ctrl0_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [23]),
        .Q(ctrl0_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [3]),
        .Q(ctrl0_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [24]),
        .Q(ctrl0_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [25]),
        .Q(ctrl0_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [4]),
        .Q(ctrl0_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [26]),
        .Q(ctrl0_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [27]),
        .Q(ctrl0_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [28]),
        .Q(ctrl0_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [29]),
        .Q(ctrl0_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [30]),
        .Q(ctrl0_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [31]),
        .Q(ctrl0_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [5]),
        .Q(ctrl0_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [6]),
        .Q(ctrl0_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [7]),
        .Q(ctrl0_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[0]),
        .Q(\ctrl0_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[16]),
        .Q(\ctrl0_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[17]),
        .Q(\ctrl0_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[18]),
        .Q(\ctrl0_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[19]),
        .Q(\ctrl0_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[1]),
        .Q(\ctrl0_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[20]),
        .Q(\ctrl0_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[21]),
        .Q(\ctrl0_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[22]),
        .Q(\ctrl0_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[23]),
        .Q(\ctrl0_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[2]),
        .Q(\ctrl0_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[32]),
        .Q(\ctrl0_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[33]),
        .Q(\ctrl0_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[34]),
        .Q(\ctrl0_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[35]),
        .Q(\ctrl0_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[36]),
        .Q(\ctrl0_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[37]),
        .Q(\ctrl0_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[38]),
        .Q(\ctrl0_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[39]),
        .Q(\ctrl0_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[3]),
        .Q(\ctrl0_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[48]),
        .Q(\ctrl0_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[49]),
        .Q(\ctrl0_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[4]),
        .Q(\ctrl0_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[50]),
        .Q(\ctrl0_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[51]),
        .Q(\ctrl0_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[52]),
        .Q(\ctrl0_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[53]),
        .Q(\ctrl0_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[54]),
        .Q(\ctrl0_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[55]),
        .Q(\ctrl0_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[5]),
        .Q(\ctrl0_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[6]),
        .Q(\ctrl0_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[7]),
        .Q(\ctrl0_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [0]),
        .Q(ctrl1_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [8]),
        .Q(ctrl1_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [9]),
        .Q(ctrl1_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [10]),
        .Q(ctrl1_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [11]),
        .Q(ctrl1_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [1]),
        .Q(ctrl1_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [12]),
        .Q(ctrl1_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [13]),
        .Q(ctrl1_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [14]),
        .Q(ctrl1_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [15]),
        .Q(ctrl1_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [2]),
        .Q(ctrl1_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [16]),
        .Q(ctrl1_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [17]),
        .Q(ctrl1_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [18]),
        .Q(ctrl1_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [19]),
        .Q(ctrl1_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [20]),
        .Q(ctrl1_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [21]),
        .Q(ctrl1_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [22]),
        .Q(ctrl1_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [23]),
        .Q(ctrl1_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [3]),
        .Q(ctrl1_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [24]),
        .Q(ctrl1_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [25]),
        .Q(ctrl1_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [4]),
        .Q(ctrl1_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [26]),
        .Q(ctrl1_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [27]),
        .Q(ctrl1_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [28]),
        .Q(ctrl1_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [29]),
        .Q(ctrl1_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [30]),
        .Q(ctrl1_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [31]),
        .Q(ctrl1_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [5]),
        .Q(ctrl1_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [6]),
        .Q(ctrl1_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [7]),
        .Q(ctrl1_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[0]),
        .Q(\ctrl1_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[16]),
        .Q(\ctrl1_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[17]),
        .Q(\ctrl1_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[18]),
        .Q(\ctrl1_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[19]),
        .Q(\ctrl1_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[1]),
        .Q(\ctrl1_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[20]),
        .Q(\ctrl1_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[21]),
        .Q(\ctrl1_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[22]),
        .Q(\ctrl1_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[23]),
        .Q(\ctrl1_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[2]),
        .Q(\ctrl1_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[32]),
        .Q(\ctrl1_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[33]),
        .Q(\ctrl1_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[34]),
        .Q(\ctrl1_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[35]),
        .Q(\ctrl1_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[36]),
        .Q(\ctrl1_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[37]),
        .Q(\ctrl1_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[38]),
        .Q(\ctrl1_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[39]),
        .Q(\ctrl1_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[3]),
        .Q(\ctrl1_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[48]),
        .Q(\ctrl1_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[49]),
        .Q(\ctrl1_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[4]),
        .Q(\ctrl1_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[50]),
        .Q(\ctrl1_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[51]),
        .Q(\ctrl1_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[52]),
        .Q(\ctrl1_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[53]),
        .Q(\ctrl1_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[54]),
        .Q(\ctrl1_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[55]),
        .Q(\ctrl1_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[5]),
        .Q(\ctrl1_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[6]),
        .Q(\ctrl1_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[7]),
        .Q(\ctrl1_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_in_d1[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_in_d1[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[128] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[64]),
        .Q(data_in_d1[128]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[129] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[65]),
        .Q(data_in_d1[129]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_in_d1[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[130] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[66]),
        .Q(data_in_d1[130]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[131] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[67]),
        .Q(data_in_d1[131]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[132] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[68]),
        .Q(data_in_d1[132]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[133] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[69]),
        .Q(data_in_d1[133]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[134] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[70]),
        .Q(data_in_d1[134]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[135] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[71]),
        .Q(data_in_d1[135]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[136] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[72]),
        .Q(data_in_d1[136]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[137] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[73]),
        .Q(data_in_d1[137]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[138] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[74]),
        .Q(data_in_d1[138]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[139] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[75]),
        .Q(data_in_d1[139]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_in_d1[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[140] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[76]),
        .Q(data_in_d1[140]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[141] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[77]),
        .Q(data_in_d1[141]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[142] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[78]),
        .Q(data_in_d1[142]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[143] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[79]),
        .Q(data_in_d1[143]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[144] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[80]),
        .Q(data_in_d1[144]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[145] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[81]),
        .Q(data_in_d1[145]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[146] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[82]),
        .Q(data_in_d1[146]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[147] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[83]),
        .Q(data_in_d1[147]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[148] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[84]),
        .Q(data_in_d1[148]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[149] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[85]),
        .Q(data_in_d1[149]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_in_d1[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[150] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[86]),
        .Q(data_in_d1[150]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[151] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[87]),
        .Q(data_in_d1[151]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[152] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[88]),
        .Q(data_in_d1[152]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[153] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[89]),
        .Q(data_in_d1[153]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[154] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[90]),
        .Q(data_in_d1[154]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[155] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[91]),
        .Q(data_in_d1[155]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[156] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[92]),
        .Q(data_in_d1[156]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[157] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[93]),
        .Q(data_in_d1[157]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[158] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[94]),
        .Q(data_in_d1[158]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[159] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[95]),
        .Q(data_in_d1[159]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_in_d1[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[160] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[96]),
        .Q(data_in_d1[160]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[161] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[97]),
        .Q(data_in_d1[161]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[162] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[98]),
        .Q(data_in_d1[162]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[163] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[99]),
        .Q(data_in_d1[163]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[164] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[100]),
        .Q(data_in_d1[164]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[165] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[101]),
        .Q(data_in_d1[165]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[166] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[102]),
        .Q(data_in_d1[166]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[167] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[103]),
        .Q(data_in_d1[167]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[168] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[104]),
        .Q(data_in_d1[168]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[169] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[105]),
        .Q(data_in_d1[169]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[170] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[106]),
        .Q(data_in_d1[170]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[171] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[107]),
        .Q(data_in_d1[171]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[172] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[108]),
        .Q(data_in_d1[172]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[173] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[109]),
        .Q(data_in_d1[173]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[174] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[110]),
        .Q(data_in_d1[174]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[175] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[111]),
        .Q(data_in_d1[175]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[176] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[112]),
        .Q(data_in_d1[176]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[177] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[113]),
        .Q(data_in_d1[177]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[178] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[114]),
        .Q(data_in_d1[178]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[179] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[115]),
        .Q(data_in_d1[179]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[180] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[116]),
        .Q(data_in_d1[180]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[181] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[117]),
        .Q(data_in_d1[181]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[182] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[118]),
        .Q(data_in_d1[182]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[183] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[119]),
        .Q(data_in_d1[183]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[184] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[120]),
        .Q(data_in_d1[184]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[185] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[121]),
        .Q(data_in_d1[185]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[186] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[122]),
        .Q(data_in_d1[186]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[187] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[123]),
        .Q(data_in_d1[187]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[188] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[124]),
        .Q(data_in_d1[188]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[189] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[125]),
        .Q(data_in_d1[189]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[190] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[126]),
        .Q(data_in_d1[190]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[191] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[127]),
        .Q(data_in_d1[191]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[24]),
        .Q(data_in_d1[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[256] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[128]),
        .Q(data_in_d1[256]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[257] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[129]),
        .Q(data_in_d1[257]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[258] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[130]),
        .Q(data_in_d1[258]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[259] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[131]),
        .Q(data_in_d1[259]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[25]),
        .Q(data_in_d1[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[260] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[132]),
        .Q(data_in_d1[260]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[261] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[133]),
        .Q(data_in_d1[261]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[262] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[134]),
        .Q(data_in_d1[262]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[263] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[135]),
        .Q(data_in_d1[263]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[264] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[136]),
        .Q(data_in_d1[264]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[265] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[137]),
        .Q(data_in_d1[265]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[266] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[138]),
        .Q(data_in_d1[266]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[267] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[139]),
        .Q(data_in_d1[267]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[268] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[140]),
        .Q(data_in_d1[268]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[269] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[141]),
        .Q(data_in_d1[269]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[26]),
        .Q(data_in_d1[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[270] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[142]),
        .Q(data_in_d1[270]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[271] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[143]),
        .Q(data_in_d1[271]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[272] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[144]),
        .Q(data_in_d1[272]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[273] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[145]),
        .Q(data_in_d1[273]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[274] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[146]),
        .Q(data_in_d1[274]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[275] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[147]),
        .Q(data_in_d1[275]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[276] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[148]),
        .Q(data_in_d1[276]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[277] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[149]),
        .Q(data_in_d1[277]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[278] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[150]),
        .Q(data_in_d1[278]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[279] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[151]),
        .Q(data_in_d1[279]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[27]),
        .Q(data_in_d1[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[280] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[152]),
        .Q(data_in_d1[280]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[281] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[153]),
        .Q(data_in_d1[281]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[282] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[154]),
        .Q(data_in_d1[282]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[283] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[155]),
        .Q(data_in_d1[283]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[284] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[156]),
        .Q(data_in_d1[284]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[285] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[157]),
        .Q(data_in_d1[285]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[286] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[158]),
        .Q(data_in_d1[286]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[287] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[159]),
        .Q(data_in_d1[287]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[288] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[160]),
        .Q(data_in_d1[288]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[289] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[161]),
        .Q(data_in_d1[289]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[28]),
        .Q(data_in_d1[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[290] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[162]),
        .Q(data_in_d1[290]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[291] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[163]),
        .Q(data_in_d1[291]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[292] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[164]),
        .Q(data_in_d1[292]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[293] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[165]),
        .Q(data_in_d1[293]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[294] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[166]),
        .Q(data_in_d1[294]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[295] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[167]),
        .Q(data_in_d1[295]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[296] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[168]),
        .Q(data_in_d1[296]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[297] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[169]),
        .Q(data_in_d1[297]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[298] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[170]),
        .Q(data_in_d1[298]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[299] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[171]),
        .Q(data_in_d1[299]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[29]),
        .Q(data_in_d1[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[300] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[172]),
        .Q(data_in_d1[300]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[301] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[173]),
        .Q(data_in_d1[301]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[302] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[174]),
        .Q(data_in_d1[302]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[303] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[175]),
        .Q(data_in_d1[303]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[304] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[176]),
        .Q(data_in_d1[304]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[305] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[177]),
        .Q(data_in_d1[305]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[306] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[178]),
        .Q(data_in_d1[306]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[307] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[179]),
        .Q(data_in_d1[307]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[308] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[180]),
        .Q(data_in_d1[308]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[309] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[181]),
        .Q(data_in_d1[309]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[30]),
        .Q(data_in_d1[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[310] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[182]),
        .Q(data_in_d1[310]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[311] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[183]),
        .Q(data_in_d1[311]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[312] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[184]),
        .Q(data_in_d1[312]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[313] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[185]),
        .Q(data_in_d1[313]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[314] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[186]),
        .Q(data_in_d1[314]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[315] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[187]),
        .Q(data_in_d1[315]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[316] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[188]),
        .Q(data_in_d1[316]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[317] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[189]),
        .Q(data_in_d1[317]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[318] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[190]),
        .Q(data_in_d1[318]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[319] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[191]),
        .Q(data_in_d1[319]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[31]),
        .Q(data_in_d1[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[32]),
        .Q(data_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[33]),
        .Q(data_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[34]),
        .Q(data_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[35]),
        .Q(data_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[36]),
        .Q(data_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[37]),
        .Q(data_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[384] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[192]),
        .Q(data_in_d1[384]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[385] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[193]),
        .Q(data_in_d1[385]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[386] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[194]),
        .Q(data_in_d1[386]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[387] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[195]),
        .Q(data_in_d1[387]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[388] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[196]),
        .Q(data_in_d1[388]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[389] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[197]),
        .Q(data_in_d1[389]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[38]),
        .Q(data_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[390] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[198]),
        .Q(data_in_d1[390]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[391] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[199]),
        .Q(data_in_d1[391]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[392] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[200]),
        .Q(data_in_d1[392]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[393] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[201]),
        .Q(data_in_d1[393]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[394] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[202]),
        .Q(data_in_d1[394]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[395] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[203]),
        .Q(data_in_d1[395]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[396] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[204]),
        .Q(data_in_d1[396]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[397] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[205]),
        .Q(data_in_d1[397]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[398] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[206]),
        .Q(data_in_d1[398]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[399] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[207]),
        .Q(data_in_d1[399]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[39]),
        .Q(data_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[400] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[208]),
        .Q(data_in_d1[400]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[401] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[209]),
        .Q(data_in_d1[401]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[402] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[210]),
        .Q(data_in_d1[402]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[403] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[211]),
        .Q(data_in_d1[403]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[404] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[212]),
        .Q(data_in_d1[404]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[405] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[213]),
        .Q(data_in_d1[405]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[406] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[214]),
        .Q(data_in_d1[406]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[407] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[215]),
        .Q(data_in_d1[407]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[408] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[216]),
        .Q(data_in_d1[408]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[409] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[217]),
        .Q(data_in_d1[409]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[40]),
        .Q(data_in_d1[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[410] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[218]),
        .Q(data_in_d1[410]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[411] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[219]),
        .Q(data_in_d1[411]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[412] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[220]),
        .Q(data_in_d1[412]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[413] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[221]),
        .Q(data_in_d1[413]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[414] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[222]),
        .Q(data_in_d1[414]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[415] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[223]),
        .Q(data_in_d1[415]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[416] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[224]),
        .Q(data_in_d1[416]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[417] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[225]),
        .Q(data_in_d1[417]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[418] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[226]),
        .Q(data_in_d1[418]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[419] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[227]),
        .Q(data_in_d1[419]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[41]),
        .Q(data_in_d1[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[420] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[228]),
        .Q(data_in_d1[420]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[421] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[229]),
        .Q(data_in_d1[421]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[422] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[230]),
        .Q(data_in_d1[422]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[423] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[231]),
        .Q(data_in_d1[423]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[424] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[232]),
        .Q(data_in_d1[424]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[425] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[233]),
        .Q(data_in_d1[425]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[426] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[234]),
        .Q(data_in_d1[426]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[427] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[235]),
        .Q(data_in_d1[427]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[428] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[236]),
        .Q(data_in_d1[428]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[429] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[237]),
        .Q(data_in_d1[429]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[42]),
        .Q(data_in_d1[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[430] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[238]),
        .Q(data_in_d1[430]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[431] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[239]),
        .Q(data_in_d1[431]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[432] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[240]),
        .Q(data_in_d1[432]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[433] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[241]),
        .Q(data_in_d1[433]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[434] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[242]),
        .Q(data_in_d1[434]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[435] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[243]),
        .Q(data_in_d1[435]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[436] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[244]),
        .Q(data_in_d1[436]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[437] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[245]),
        .Q(data_in_d1[437]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[438] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[246]),
        .Q(data_in_d1[438]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[439] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[247]),
        .Q(data_in_d1[439]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[43]),
        .Q(data_in_d1[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[440] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[248]),
        .Q(data_in_d1[440]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[441] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[249]),
        .Q(data_in_d1[441]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[442] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[250]),
        .Q(data_in_d1[442]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[443] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[251]),
        .Q(data_in_d1[443]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[444] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[252]),
        .Q(data_in_d1[444]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[445] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[253]),
        .Q(data_in_d1[445]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[446] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[254]),
        .Q(data_in_d1[446]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[447] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[255]),
        .Q(data_in_d1[447]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[44]),
        .Q(data_in_d1[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[45]),
        .Q(data_in_d1[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[46]),
        .Q(data_in_d1[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[47]),
        .Q(data_in_d1[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[48]),
        .Q(data_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[49]),
        .Q(data_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[50]),
        .Q(data_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[51]),
        .Q(data_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[52]),
        .Q(data_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[53]),
        .Q(data_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[54]),
        .Q(data_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[55]),
        .Q(data_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[56]),
        .Q(data_in_d1[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[57]),
        .Q(data_in_d1[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[58]),
        .Q(data_in_d1[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[59]),
        .Q(data_in_d1[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[60]),
        .Q(data_in_d1[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[61]),
        .Q(data_in_d1[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[62]),
        .Q(data_in_d1[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[63]),
        .Q(data_in_d1[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_in_d1[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_in_d1[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_in_d1[9]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[128] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[128]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_out_reg[129] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[129]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[130] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[130]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_out_reg[131] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[131]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_out_reg[132] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[132]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_out_reg[133] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[133]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_out_reg[134] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[134]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_out_reg[135] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[135]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_out_reg[136] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[136]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_out_reg[137] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[137]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_out_reg[138] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[138]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_out_reg[139] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[139]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[140] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[140]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_out_reg[141] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[141]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_out_reg[142] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[142]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_out_reg[143] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[143]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_out_reg[144] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[144]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_out_reg[145] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[145]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_out_reg[146] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[146]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_out_reg[147] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[147]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_out_reg[148] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[148]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_out_reg[149] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[149]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[150] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[150]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_out_reg[151] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[151]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_out_reg[152] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[152]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_out_reg[153] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[153]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_out_reg[154] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[154]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_out_reg[155] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[155]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_out_reg[156] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[156]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_out_reg[157] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[157]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_out_reg[158] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[158]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_out_reg[159] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[159]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[160] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[160]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \data_out_reg[161] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[161]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \data_out_reg[162] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[162]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \data_out_reg[163] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[163]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \data_out_reg[164] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[164]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \data_out_reg[165] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[165]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \data_out_reg[166] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[166]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \data_out_reg[167] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[167]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \data_out_reg[168] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[168]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \data_out_reg[169] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[169]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[170] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[170]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \data_out_reg[171] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[171]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \data_out_reg[172] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[172]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \data_out_reg[173] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[173]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \data_out_reg[174] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[174]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \data_out_reg[175] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[175]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \data_out_reg[176] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[176]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \data_out_reg[177] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[177]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \data_out_reg[178] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[178]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \data_out_reg[179] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[179]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[180] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[180]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \data_out_reg[181] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[181]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \data_out_reg[182] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[182]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \data_out_reg[183] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[183]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \data_out_reg[184] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[184]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \data_out_reg[185] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[185]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \data_out_reg[186] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[186]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \data_out_reg[187] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[187]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \data_out_reg[188] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[188]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \data_out_reg[189] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[189]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[190] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[190]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \data_out_reg[191] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[191]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[256] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[256]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \data_out_reg[257] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[257]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \data_out_reg[258] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[258]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \data_out_reg[259] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[259]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[260] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[260]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \data_out_reg[261] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[261]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \data_out_reg[262] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[262]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \data_out_reg[263] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[263]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \data_out_reg[264] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[264]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \data_out_reg[265] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[265]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \data_out_reg[266] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[266]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \data_out_reg[267] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[267]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \data_out_reg[268] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[268]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \data_out_reg[269] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[269]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[270] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[270]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \data_out_reg[271] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[271]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \data_out_reg[272] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[272]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \data_out_reg[273] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[273]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \data_out_reg[274] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[274]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \data_out_reg[275] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[275]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \data_out_reg[276] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[276]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \data_out_reg[277] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[277]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \data_out_reg[278] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[278]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \data_out_reg[279] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[279]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[280] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[280]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \data_out_reg[281] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[281]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \data_out_reg[282] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[282]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \data_out_reg[283] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[283]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \data_out_reg[284] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[284]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \data_out_reg[285] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[285]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \data_out_reg[286] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[286]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \data_out_reg[287] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[287]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \data_out_reg[288] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[288]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \data_out_reg[289] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[289]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[290] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[290]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \data_out_reg[291] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[291]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \data_out_reg[292] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[292]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \data_out_reg[293] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[293]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \data_out_reg[294] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[294]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \data_out_reg[295] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[295]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \data_out_reg[296] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[296]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \data_out_reg[297] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[297]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \data_out_reg[298] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[298]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \data_out_reg[299] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[299]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[300] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[300]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \data_out_reg[301] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[301]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \data_out_reg[302] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[302]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \data_out_reg[303] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[303]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \data_out_reg[304] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[304]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \data_out_reg[305] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[305]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \data_out_reg[306] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[306]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \data_out_reg[307] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[307]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \data_out_reg[308] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[308]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \data_out_reg[309] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[309]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[310] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[310]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \data_out_reg[311] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[311]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \data_out_reg[312] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[312]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \data_out_reg[313] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[313]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \data_out_reg[314] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[314]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \data_out_reg[315] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[315]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \data_out_reg[316] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[316]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \data_out_reg[317] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[317]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \data_out_reg[318] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[318]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \data_out_reg[319] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[319]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[384] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[384]),
        .Q(Q[192]),
        .R(1'b0));
  FDRE \data_out_reg[385] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[385]),
        .Q(Q[193]),
        .R(1'b0));
  FDRE \data_out_reg[386] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[386]),
        .Q(Q[194]),
        .R(1'b0));
  FDRE \data_out_reg[387] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[387]),
        .Q(Q[195]),
        .R(1'b0));
  FDRE \data_out_reg[388] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[388]),
        .Q(Q[196]),
        .R(1'b0));
  FDRE \data_out_reg[389] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[389]),
        .Q(Q[197]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[390] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[390]),
        .Q(Q[198]),
        .R(1'b0));
  FDRE \data_out_reg[391] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[391]),
        .Q(Q[199]),
        .R(1'b0));
  FDRE \data_out_reg[392] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[392]),
        .Q(Q[200]),
        .R(1'b0));
  FDRE \data_out_reg[393] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[393]),
        .Q(Q[201]),
        .R(1'b0));
  FDRE \data_out_reg[394] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[394]),
        .Q(Q[202]),
        .R(1'b0));
  FDRE \data_out_reg[395] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[395]),
        .Q(Q[203]),
        .R(1'b0));
  FDRE \data_out_reg[396] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[396]),
        .Q(Q[204]),
        .R(1'b0));
  FDRE \data_out_reg[397] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[397]),
        .Q(Q[205]),
        .R(1'b0));
  FDRE \data_out_reg[398] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[398]),
        .Q(Q[206]),
        .R(1'b0));
  FDRE \data_out_reg[399] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[399]),
        .Q(Q[207]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[400] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[400]),
        .Q(Q[208]),
        .R(1'b0));
  FDRE \data_out_reg[401] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[401]),
        .Q(Q[209]),
        .R(1'b0));
  FDRE \data_out_reg[402] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[402]),
        .Q(Q[210]),
        .R(1'b0));
  FDRE \data_out_reg[403] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[403]),
        .Q(Q[211]),
        .R(1'b0));
  FDRE \data_out_reg[404] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[404]),
        .Q(Q[212]),
        .R(1'b0));
  FDRE \data_out_reg[405] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[405]),
        .Q(Q[213]),
        .R(1'b0));
  FDRE \data_out_reg[406] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[406]),
        .Q(Q[214]),
        .R(1'b0));
  FDRE \data_out_reg[407] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[407]),
        .Q(Q[215]),
        .R(1'b0));
  FDRE \data_out_reg[408] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[408]),
        .Q(Q[216]),
        .R(1'b0));
  FDRE \data_out_reg[409] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[409]),
        .Q(Q[217]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[410] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[410]),
        .Q(Q[218]),
        .R(1'b0));
  FDRE \data_out_reg[411] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[411]),
        .Q(Q[219]),
        .R(1'b0));
  FDRE \data_out_reg[412] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[412]),
        .Q(Q[220]),
        .R(1'b0));
  FDRE \data_out_reg[413] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[413]),
        .Q(Q[221]),
        .R(1'b0));
  FDRE \data_out_reg[414] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[414]),
        .Q(Q[222]),
        .R(1'b0));
  FDRE \data_out_reg[415] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[415]),
        .Q(Q[223]),
        .R(1'b0));
  FDRE \data_out_reg[416] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[416]),
        .Q(Q[224]),
        .R(1'b0));
  FDRE \data_out_reg[417] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[417]),
        .Q(Q[225]),
        .R(1'b0));
  FDRE \data_out_reg[418] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[418]),
        .Q(Q[226]),
        .R(1'b0));
  FDRE \data_out_reg[419] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[419]),
        .Q(Q[227]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[420] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[420]),
        .Q(Q[228]),
        .R(1'b0));
  FDRE \data_out_reg[421] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[421]),
        .Q(Q[229]),
        .R(1'b0));
  FDRE \data_out_reg[422] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[422]),
        .Q(Q[230]),
        .R(1'b0));
  FDRE \data_out_reg[423] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[423]),
        .Q(Q[231]),
        .R(1'b0));
  FDRE \data_out_reg[424] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[424]),
        .Q(Q[232]),
        .R(1'b0));
  FDRE \data_out_reg[425] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[425]),
        .Q(Q[233]),
        .R(1'b0));
  FDRE \data_out_reg[426] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[426]),
        .Q(Q[234]),
        .R(1'b0));
  FDRE \data_out_reg[427] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[427]),
        .Q(Q[235]),
        .R(1'b0));
  FDRE \data_out_reg[428] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[428]),
        .Q(Q[236]),
        .R(1'b0));
  FDRE \data_out_reg[429] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[429]),
        .Q(Q[237]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[430] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[430]),
        .Q(Q[238]),
        .R(1'b0));
  FDRE \data_out_reg[431] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[431]),
        .Q(Q[239]),
        .R(1'b0));
  FDRE \data_out_reg[432] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[432]),
        .Q(Q[240]),
        .R(1'b0));
  FDRE \data_out_reg[433] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[433]),
        .Q(Q[241]),
        .R(1'b0));
  FDRE \data_out_reg[434] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[434]),
        .Q(Q[242]),
        .R(1'b0));
  FDRE \data_out_reg[435] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[435]),
        .Q(Q[243]),
        .R(1'b0));
  FDRE \data_out_reg[436] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[436]),
        .Q(Q[244]),
        .R(1'b0));
  FDRE \data_out_reg[437] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[437]),
        .Q(Q[245]),
        .R(1'b0));
  FDRE \data_out_reg[438] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[438]),
        .Q(Q[246]),
        .R(1'b0));
  FDRE \data_out_reg[439] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[439]),
        .Q(Q[247]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[440] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[440]),
        .Q(Q[248]),
        .R(1'b0));
  FDRE \data_out_reg[441] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[441]),
        .Q(Q[249]),
        .R(1'b0));
  FDRE \data_out_reg[442] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[442]),
        .Q(Q[250]),
        .R(1'b0));
  FDRE \data_out_reg[443] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[443]),
        .Q(Q[251]),
        .R(1'b0));
  FDRE \data_out_reg[444] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[444]),
        .Q(Q[252]),
        .R(1'b0));
  FDRE \data_out_reg[445] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[445]),
        .Q(Q[253]),
        .R(1'b0));
  FDRE \data_out_reg[446] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[446]),
        .Q(Q[254]),
        .R(1'b0));
  FDRE \data_out_reg[447] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[447]),
        .Q(Q[255]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_ultrascale_rx_userclk" *) 
module cmac_usplus_1_cmac_usplus_1_ultrascale_rx_userclk
   (CLK,
    out,
    rxoutclk_out,
    rxpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output CLK;
  output out;
  input [0:0]rxoutclk_out;
  input [3:0]rxpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire CLK;
  wire \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  assign out = \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(CLK));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(rxpmaresetdone_out[1]),
        .I1(rxpmaresetdone_out[0]),
        .I2(rxpmaresetdone_out[3]),
        .I3(rxpmaresetdone_out[2]),
        .O(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_1_ultrascale_tx_userclk" *) 
module cmac_usplus_1_cmac_usplus_1_ultrascale_tx_userclk
   (gtrxreset_out_reg,
    out,
    txoutclk_out,
    txprgdivresetdone_out,
    txpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gtrxreset_out_reg;
  output out;
  input [0:0]txoutclk_out;
  input [3:0]txprgdivresetdone_out;
  input [3:0]txpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire cmac_gtwiz_userclk_tx_reset_in;
  wire cmac_gtwiz_userclk_tx_reset_in1;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  wire gtrxreset_out_reg;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = cmac_gtwiz_userclk_tx_reset_in;
  assign out = \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(gtrxreset_out_reg));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(txprgdivresetdone_out[2]),
        .I1(txprgdivresetdone_out[3]),
        .I2(txprgdivresetdone_out[0]),
        .I3(txprgdivresetdone_out[1]),
        .I4(cmac_gtwiz_userclk_tx_reset_in1),
        .O(cmac_gtwiz_userclk_tx_reset_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_2 
       (.I0(txpmaresetdone_out[1]),
        .I1(txpmaresetdone_out[0]),
        .I2(txpmaresetdone_out[3]),
        .I3(txpmaresetdone_out[2]),
        .O(cmac_gtwiz_userclk_tx_reset_in1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ));
endmodule

(* C_ADD_GT_CNRL_STS_PORTS = "0" *) (* C_CLOCKING_MODE = "Asynchronous" *) (* C_CMAC_CAUI4_MODE = "1" *) 
(* C_CMAC_CORE_SELECT = "CMACE4_X0Y7" *) (* C_ENABLE_PIPELINE_REG = "1" *) (* C_GT_DRP_CLK = "125" *) 
(* C_GT_REF_CLK_FREQ = "161.132812" *) (* C_GT_RX_BUFFER_BYPASS = "2" *) (* C_GT_TYPE = "GTY" *) 
(* C_INCLUDE_SHARED_LOGIC = "2" *) (* C_INS_LOSS_NYQ = "12" *) (* C_LANE10_GT_LOC = "NA" *) 
(* C_LANE1_GT_LOC = "X1Y40" *) (* C_LANE2_GT_LOC = "X1Y41" *) (* C_LANE3_GT_LOC = "X1Y42" *) 
(* C_LANE4_GT_LOC = "X1Y43" *) (* C_LANE5_GT_LOC = "NA" *) (* C_LANE6_GT_LOC = "NA" *) 
(* C_LANE7_GT_LOC = "NA" *) (* C_LANE8_GT_LOC = "NA" *) (* C_LANE9_GT_LOC = "NA" *) 
(* C_LINE_RATE = "25.781250" *) (* C_NUM_LANES = "4" *) (* C_OPERATING_MODE = "3" *) 
(* C_PLL_TYPE = "QPLL0" *) (* C_PTP_TRANSPCLK_MODE = "0" *) (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
(* C_RS_FEC_TRANSCODE_BYPASS = "0" *) (* C_RX_CHECK_ACK = "1" *) (* C_RX_CHECK_PREAMBLE = "0" *) 
(* C_RX_CHECK_SFD = "0" *) (* C_RX_DELETE_FCS = "1" *) (* C_RX_EQ_MODE = "AUTO" *) 
(* C_RX_ETYPE_GCP = "16'b1000100000001000" *) (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
(* C_RX_ETYPE_PPP = "16'b1000100000001000" *) (* C_RX_FLOW_CONTROL = "0" *) (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
(* C_RX_GT_BUFFER = "2" *) (* C_RX_IGNORE_FCS = "0" *) (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
(* C_RX_MIN_PACKET_LEN = "8'b01000000" *) (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
(* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
(* C_RX_OPCODE_PPP = "16'b0000000100000001" *) (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
(* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) (* C_RX_PROCESS_LFI = "0" *) (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
(* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
(* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) (* C_TX_FCS_INS_ENABLE = "1" *) 
(* C_TX_FLOW_CONTROL = "0" *) (* C_TX_IGNORE_FCS = "1" *) (* C_TX_IPG_VALUE = "4'b1100" *) 
(* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
(* C_TX_PTP_1STEP_ENABLE = "0" *) (* C_TX_PTP_LATENCY_ADJUST = "0" *) (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
(* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_USER_INTERFACE = "AXIS" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* MASTER_WATCHDOG_TIMER_RESET = "29'b00101100101101000001011110000" *) (* ORIG_REF_NAME = "cmac_usplus_1_wrapper" *) 
module cmac_usplus_1_cmac_usplus_1_wrapper
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gt_eyescanreset,
    gt_eyescantrigger,
    gt_rxcdrhold,
    gt_rxpolarity,
    gt_rxrate,
    gt_txdiffctrl,
    gt_txpolarity,
    gt_txinhibit,
    gt_txpippmen,
    gt_txpippmsel,
    gt_txpostcursor,
    gt_txprbsforceerr,
    gt_txprecursor,
    gt_eyescandataerror,
    gt_txbufstatus,
    gt_rxdfelpmreset,
    gt_rxlpmen,
    gt_rxprbscntreset,
    gt_rxprbserr,
    gt_rxprbssel,
    gt_rxresetdone,
    gt_txprbssel,
    gt_txresetdone,
    gt_rxbufstatus,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    gt_drpclk,
    gt0_drpaddr,
    gt0_drpen,
    gt0_drpdi,
    gt0_drpdo,
    gt0_drprdy,
    gt0_drpwe,
    gt1_drpaddr,
    gt1_drpen,
    gt1_drpdi,
    gt1_drpdo,
    gt1_drprdy,
    gt1_drpwe,
    gt2_drpaddr,
    gt2_drpen,
    gt2_drpdi,
    gt2_drpdo,
    gt2_drprdy,
    gt2_drpwe,
    gt3_drpaddr,
    gt3_drpen,
    gt3_drpdi,
    gt3_drpdo,
    gt3_drprdy,
    gt3_drpwe,
    sys_reset,
    gt_txusrclk2,
    gt_rxusrclk2,
    usr_tx_reset,
    usr_rx_reset,
    core_tx_reset,
    core_rx_reset,
    core_drp_reset,
    rx_clk,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_qpll1reset_out,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    drp_do,
    drp_rdy,
    rx_lane_aligner_fill_0,
    rx_lane_aligner_fill_1,
    rx_lane_aligner_fill_10,
    rx_lane_aligner_fill_11,
    rx_lane_aligner_fill_12,
    rx_lane_aligner_fill_13,
    rx_lane_aligner_fill_14,
    rx_lane_aligner_fill_15,
    rx_lane_aligner_fill_16,
    rx_lane_aligner_fill_17,
    rx_lane_aligner_fill_18,
    rx_lane_aligner_fill_19,
    rx_lane_aligner_fill_2,
    rx_lane_aligner_fill_3,
    rx_lane_aligner_fill_4,
    rx_lane_aligner_fill_5,
    rx_lane_aligner_fill_6,
    rx_lane_aligner_fill_7,
    rx_lane_aligner_fill_8,
    rx_lane_aligner_fill_9,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    rx_ptp_pcslane_out,
    rx_ptp_tstamp_out,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_lane0_vlm_bip7,
    stat_rx_lane0_vlm_bip7_valid,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    stat_rx_pause,
    stat_rx_pause_quanta0,
    stat_rx_pause_quanta1,
    stat_rx_pause_quanta2,
    stat_rx_pause_quanta3,
    stat_rx_pause_quanta4,
    stat_rx_pause_quanta5,
    stat_rx_pause_quanta6,
    stat_rx_pause_quanta7,
    stat_rx_pause_quanta8,
    stat_rx_pause_req,
    stat_rx_pause_valid,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_rsvd,
    stat_rx_rsfec_uncorrected_cw_inc,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_user_pause,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_pause,
    stat_tx_pause_valid,
    stat_tx_ptp_fifo_read_error,
    stat_tx_ptp_fifo_write_error,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_user_pause,
    stat_tx_vlan,
    tx_ptp_pcslane_out,
    tx_ptp_tstamp_out,
    tx_ptp_tstamp_tag_out,
    tx_ptp_tstamp_valid_out,
    common0_drpaddr,
    common0_drpdi,
    common0_drpwe,
    common0_drpen,
    common0_drprdy,
    common0_drpdo,
    gt_drp_done,
    ctl_rx_systemtimerin,
    ctl_tx_systemtimerin,
    ctl_tx_ptp_vlane_adjust_mode,
    ctl_caui4_mode,
    ctl_tx_send_idle,
    ctl_tx_send_lfi,
    ctl_tx_send_rfi,
    ctl_rx_check_etype_gcp,
    ctl_rx_check_etype_gpp,
    ctl_rx_check_etype_pcp,
    ctl_rx_check_etype_ppp,
    ctl_rx_check_mcast_gcp,
    ctl_rx_check_mcast_gpp,
    ctl_rx_check_mcast_pcp,
    ctl_rx_check_mcast_ppp,
    ctl_rx_check_opcode_gcp,
    ctl_rx_check_opcode_gpp,
    ctl_rx_check_opcode_pcp,
    ctl_rx_check_opcode_ppp,
    ctl_rx_check_sa_gcp,
    ctl_rx_check_sa_gpp,
    ctl_rx_check_sa_pcp,
    ctl_rx_check_sa_ppp,
    ctl_rx_check_ucast_gcp,
    ctl_rx_check_ucast_gpp,
    ctl_rx_check_ucast_pcp,
    ctl_rx_check_ucast_ppp,
    ctl_rx_enable,
    ctl_rx_enable_gcp,
    ctl_rx_enable_gpp,
    ctl_rx_enable_pcp,
    ctl_rx_enable_ppp,
    ctl_rx_force_resync,
    ctl_rx_pause_ack,
    ctl_rx_pause_enable,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    ctl_rx_test_pattern,
    ctl_tx_enable,
    ctl_tx_lane0_vlm_bip7_override,
    ctl_tx_lane0_vlm_bip7_override_value,
    ctl_tx_pause_enable,
    ctl_tx_pause_quanta0,
    ctl_tx_pause_quanta1,
    ctl_tx_pause_quanta2,
    ctl_tx_pause_quanta3,
    ctl_tx_pause_quanta4,
    ctl_tx_pause_quanta5,
    ctl_tx_pause_quanta6,
    ctl_tx_pause_quanta7,
    ctl_tx_pause_quanta8,
    ctl_tx_pause_refresh_timer0,
    ctl_tx_pause_refresh_timer1,
    ctl_tx_pause_refresh_timer2,
    ctl_tx_pause_refresh_timer3,
    ctl_tx_pause_refresh_timer4,
    ctl_tx_pause_refresh_timer5,
    ctl_tx_pause_refresh_timer6,
    ctl_tx_pause_refresh_timer7,
    ctl_tx_pause_refresh_timer8,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_pause_req,
    ctl_tx_resend_pause,
    drp_addr,
    drp_clk,
    drp_di,
    drp_en,
    drp_we,
    tx_preamblein,
    tx_ptp_1588op_in,
    tx_ptp_chksum_offset_in,
    tx_ptp_rxtstamp_in,
    tx_ptp_tag_field_in,
    tx_ptp_tstamp_offset_in,
    tx_ptp_upd_chksum_in);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input [3:0]gt_eyescanreset;
  input [3:0]gt_eyescantrigger;
  input [3:0]gt_rxcdrhold;
  input [3:0]gt_rxpolarity;
  input [11:0]gt_rxrate;
  input [19:0]gt_txdiffctrl;
  input [3:0]gt_txpolarity;
  input [3:0]gt_txinhibit;
  input [3:0]gt_txpippmen;
  input [3:0]gt_txpippmsel;
  input [19:0]gt_txpostcursor;
  input [3:0]gt_txprbsforceerr;
  input [19:0]gt_txprecursor;
  output [3:0]gt_eyescandataerror;
  output [7:0]gt_txbufstatus;
  input [3:0]gt_rxdfelpmreset;
  input [3:0]gt_rxlpmen;
  input [3:0]gt_rxprbscntreset;
  output [3:0]gt_rxprbserr;
  input [15:0]gt_rxprbssel;
  output [3:0]gt_rxresetdone;
  input [15:0]gt_txprbssel;
  output [3:0]gt_txresetdone;
  output [11:0]gt_rxbufstatus;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input gt_drpclk;
  input [9:0]gt0_drpaddr;
  input gt0_drpen;
  input [15:0]gt0_drpdi;
  output [15:0]gt0_drpdo;
  output gt0_drprdy;
  input gt0_drpwe;
  input [9:0]gt1_drpaddr;
  input gt1_drpen;
  input [15:0]gt1_drpdi;
  output [15:0]gt1_drpdo;
  output gt1_drprdy;
  input gt1_drpwe;
  input [9:0]gt2_drpaddr;
  input gt2_drpen;
  input [15:0]gt2_drpdi;
  output [15:0]gt2_drpdo;
  output gt2_drprdy;
  input gt2_drpwe;
  input [9:0]gt3_drpaddr;
  input gt3_drpen;
  input [15:0]gt3_drpdi;
  output [15:0]gt3_drpdo;
  output gt3_drprdy;
  input gt3_drpwe;
  input sys_reset;
  output gt_txusrclk2;
  output gt_rxusrclk2;
  output usr_tx_reset;
  output usr_rx_reset;
  input core_tx_reset;
  input core_rx_reset;
  input core_drp_reset;
  input rx_clk;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1refclk_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_qpll1reset_out;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  output [15:0]drp_do;
  output drp_rdy;
  output [6:0]rx_lane_aligner_fill_0;
  output [6:0]rx_lane_aligner_fill_1;
  output [6:0]rx_lane_aligner_fill_10;
  output [6:0]rx_lane_aligner_fill_11;
  output [6:0]rx_lane_aligner_fill_12;
  output [6:0]rx_lane_aligner_fill_13;
  output [6:0]rx_lane_aligner_fill_14;
  output [6:0]rx_lane_aligner_fill_15;
  output [6:0]rx_lane_aligner_fill_16;
  output [6:0]rx_lane_aligner_fill_17;
  output [6:0]rx_lane_aligner_fill_18;
  output [6:0]rx_lane_aligner_fill_19;
  output [6:0]rx_lane_aligner_fill_2;
  output [6:0]rx_lane_aligner_fill_3;
  output [6:0]rx_lane_aligner_fill_4;
  output [6:0]rx_lane_aligner_fill_5;
  output [6:0]rx_lane_aligner_fill_6;
  output [6:0]rx_lane_aligner_fill_7;
  output [6:0]rx_lane_aligner_fill_8;
  output [6:0]rx_lane_aligner_fill_9;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output [4:0]rx_ptp_pcslane_out;
  output [79:0]rx_ptp_tstamp_out;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output [7:0]stat_rx_lane0_vlm_bip7;
  output stat_rx_lane0_vlm_bip7_valid;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  output stat_rx_pause;
  output [15:0]stat_rx_pause_quanta0;
  output [15:0]stat_rx_pause_quanta1;
  output [15:0]stat_rx_pause_quanta2;
  output [15:0]stat_rx_pause_quanta3;
  output [15:0]stat_rx_pause_quanta4;
  output [15:0]stat_rx_pause_quanta5;
  output [15:0]stat_rx_pause_quanta6;
  output [15:0]stat_rx_pause_quanta7;
  output [15:0]stat_rx_pause_quanta8;
  output [8:0]stat_rx_pause_req;
  output [8:0]stat_rx_pause_valid;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output [31:0]stat_rx_rsfec_rsvd;
  output stat_rx_rsfec_uncorrected_cw_inc;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_user_pause;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output stat_tx_pause;
  output [8:0]stat_tx_pause_valid;
  output stat_tx_ptp_fifo_read_error;
  output stat_tx_ptp_fifo_write_error;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_user_pause;
  output stat_tx_vlan;
  output [4:0]tx_ptp_pcslane_out;
  output [79:0]tx_ptp_tstamp_out;
  output [15:0]tx_ptp_tstamp_tag_out;
  output tx_ptp_tstamp_valid_out;
  input [15:0]common0_drpaddr;
  input [15:0]common0_drpdi;
  input common0_drpwe;
  input common0_drpen;
  output common0_drprdy;
  output [15:0]common0_drpdo;
  input gt_drp_done;
  input [79:0]ctl_rx_systemtimerin;
  input [79:0]ctl_tx_systemtimerin;
  input ctl_tx_ptp_vlane_adjust_mode;
  input ctl_caui4_mode;
  input ctl_tx_send_idle;
  input ctl_tx_send_lfi;
  input ctl_tx_send_rfi;
  input ctl_rx_check_etype_gcp;
  input ctl_rx_check_etype_gpp;
  input ctl_rx_check_etype_pcp;
  input ctl_rx_check_etype_ppp;
  input ctl_rx_check_mcast_gcp;
  input ctl_rx_check_mcast_gpp;
  input ctl_rx_check_mcast_pcp;
  input ctl_rx_check_mcast_ppp;
  input ctl_rx_check_opcode_gcp;
  input ctl_rx_check_opcode_gpp;
  input ctl_rx_check_opcode_pcp;
  input ctl_rx_check_opcode_ppp;
  input ctl_rx_check_sa_gcp;
  input ctl_rx_check_sa_gpp;
  input ctl_rx_check_sa_pcp;
  input ctl_rx_check_sa_ppp;
  input ctl_rx_check_ucast_gcp;
  input ctl_rx_check_ucast_gpp;
  input ctl_rx_check_ucast_pcp;
  input ctl_rx_check_ucast_ppp;
  input ctl_rx_enable;
  input ctl_rx_enable_gcp;
  input ctl_rx_enable_gpp;
  input ctl_rx_enable_pcp;
  input ctl_rx_enable_ppp;
  input ctl_rx_force_resync;
  input [8:0]ctl_rx_pause_ack;
  input [8:0]ctl_rx_pause_enable;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input ctl_rx_test_pattern;
  input ctl_tx_enable;
  input ctl_tx_lane0_vlm_bip7_override;
  input [7:0]ctl_tx_lane0_vlm_bip7_override_value;
  input [8:0]ctl_tx_pause_enable;
  input [15:0]ctl_tx_pause_quanta0;
  input [15:0]ctl_tx_pause_quanta1;
  input [15:0]ctl_tx_pause_quanta2;
  input [15:0]ctl_tx_pause_quanta3;
  input [15:0]ctl_tx_pause_quanta4;
  input [15:0]ctl_tx_pause_quanta5;
  input [15:0]ctl_tx_pause_quanta6;
  input [15:0]ctl_tx_pause_quanta7;
  input [15:0]ctl_tx_pause_quanta8;
  input [15:0]ctl_tx_pause_refresh_timer0;
  input [15:0]ctl_tx_pause_refresh_timer1;
  input [15:0]ctl_tx_pause_refresh_timer2;
  input [15:0]ctl_tx_pause_refresh_timer3;
  input [15:0]ctl_tx_pause_refresh_timer4;
  input [15:0]ctl_tx_pause_refresh_timer5;
  input [15:0]ctl_tx_pause_refresh_timer6;
  input [15:0]ctl_tx_pause_refresh_timer7;
  input [15:0]ctl_tx_pause_refresh_timer8;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input [8:0]ctl_tx_pause_req;
  input ctl_tx_resend_pause;
  input [9:0]drp_addr;
  input drp_clk;
  input [15:0]drp_di;
  input drp_en;
  input drp_we;
  input [55:0]tx_preamblein;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_chksum_offset_in;
  input [63:0]tx_ptp_rxtstamp_in;
  input [15:0]tx_ptp_tag_field_in;
  input [15:0]tx_ptp_tstamp_offset_in;
  input tx_ptp_upd_chksum_in;

  wire \<const0> ;
  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rsfec_ieee_error_indication_mode;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_rsfec_enable;
  wire ctl_rx_rsfec_enable_correction;
  wire ctl_rx_rsfec_enable_indication;
  wire [79:0]ctl_rx_systemtimerin;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_rsfec_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire [79:0]ctl_tx_systemtimerin;
  wire ctl_tx_test_pattern;
  wire [55:0]ctrl0_out;
  wire [55:0]ctrl1_out;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_int;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire gt_rx_reset_done_inv;
  wire gt_rx_reset_done_inv_reg;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtpowergood_int;
  wire gtrefclk00_int;
  wire gtwiz_reset_all_in;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_rx_done_int;
  wire gtwiz_reset_tx_datapath;
  wire gtwiz_reset_tx_done_int;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_tx_active_in;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_0;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_1;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_10;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_11;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_12;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_13;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_14;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_15;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_2;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_3;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_4;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_5;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_6;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_7;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_8;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_9;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_0;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_1;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_10;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_11;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_12;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_13;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_14;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_15;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_2;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_3;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_4;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_5;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_6;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_7;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_8;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_9;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_0;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_1;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_10;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_11;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_12;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_13;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_14;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_15;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_2;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_3;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_4;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_5;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_6;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_7;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_8;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_9;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_0;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_1;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_10;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_11;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_12;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_13;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_14;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_15;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_2;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_3;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_4;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_5;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_6;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_7;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_8;
  wire i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_9;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_0;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_1;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_10;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_11;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_12;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_13;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_14;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_15;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_16;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_17;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_18;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_19;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_2;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_20;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_21;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_22;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_23;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_24;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_25;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_26;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_27;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_28;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_29;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_3;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_30;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_31;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_32;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_33;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_34;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_35;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_36;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_37;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_38;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_39;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_4;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_40;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_41;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_42;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_43;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_44;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_45;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_46;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_47;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_48;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_49;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_5;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_50;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_51;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_52;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_53;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_54;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_55;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_56;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_57;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_58;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_59;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_6;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_60;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_61;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_62;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_63;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_7;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_8;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_9;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_0;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_1;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_10;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_11;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_12;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_13;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_14;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_15;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_16;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_17;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_18;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_19;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_2;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_20;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_21;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_22;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_23;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_24;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_25;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_26;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_27;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_28;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_29;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_3;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_30;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_31;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_32;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_33;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_34;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_35;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_36;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_37;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_38;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_39;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_4;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_40;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_41;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_42;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_43;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_44;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_45;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_46;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_47;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_48;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_49;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_5;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_50;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_51;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_52;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_53;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_54;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_55;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_56;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_57;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_58;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_59;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_6;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_60;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_61;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_62;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_63;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_7;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_8;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_9;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_0;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_1;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_10;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_11;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_12;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_13;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_14;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_15;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_16;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_17;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_18;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_19;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_2;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_20;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_21;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_22;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_23;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_24;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_25;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_26;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_27;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_28;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_29;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_3;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_30;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_31;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_32;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_33;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_34;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_35;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_36;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_37;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_38;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_39;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_4;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_40;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_41;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_42;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_43;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_44;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_45;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_46;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_47;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_48;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_49;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_5;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_50;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_51;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_52;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_53;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_54;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_55;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_56;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_57;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_58;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_59;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_6;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_60;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_61;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_62;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_63;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_7;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_8;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_9;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_0;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_1;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_10;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_11;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_12;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_13;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_14;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_15;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_16;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_17;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_18;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_19;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_2;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_20;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_21;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_22;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_23;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_24;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_25;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_26;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_27;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_28;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_29;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_3;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_30;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_31;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_32;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_33;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_34;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_35;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_36;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_37;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_38;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_39;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_4;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_40;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_41;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_42;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_43;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_44;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_45;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_46;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_47;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_48;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_49;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_5;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_50;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_51;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_52;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_53;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_54;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_55;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_56;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_57;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_58;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_59;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_6;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_60;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_61;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_62;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_63;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_7;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_8;
  wire i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_9;
  wire i_cmac_usplus_1_tx_sync_n_0;
  wire i_cmac_usplus_1_tx_sync_n_1;
  wire i_cmac_usplus_1_tx_sync_n_10;
  wire i_cmac_usplus_1_tx_sync_n_100;
  wire i_cmac_usplus_1_tx_sync_n_101;
  wire i_cmac_usplus_1_tx_sync_n_102;
  wire i_cmac_usplus_1_tx_sync_n_103;
  wire i_cmac_usplus_1_tx_sync_n_104;
  wire i_cmac_usplus_1_tx_sync_n_105;
  wire i_cmac_usplus_1_tx_sync_n_106;
  wire i_cmac_usplus_1_tx_sync_n_107;
  wire i_cmac_usplus_1_tx_sync_n_108;
  wire i_cmac_usplus_1_tx_sync_n_109;
  wire i_cmac_usplus_1_tx_sync_n_11;
  wire i_cmac_usplus_1_tx_sync_n_110;
  wire i_cmac_usplus_1_tx_sync_n_111;
  wire i_cmac_usplus_1_tx_sync_n_112;
  wire i_cmac_usplus_1_tx_sync_n_113;
  wire i_cmac_usplus_1_tx_sync_n_114;
  wire i_cmac_usplus_1_tx_sync_n_115;
  wire i_cmac_usplus_1_tx_sync_n_116;
  wire i_cmac_usplus_1_tx_sync_n_117;
  wire i_cmac_usplus_1_tx_sync_n_118;
  wire i_cmac_usplus_1_tx_sync_n_119;
  wire i_cmac_usplus_1_tx_sync_n_12;
  wire i_cmac_usplus_1_tx_sync_n_120;
  wire i_cmac_usplus_1_tx_sync_n_121;
  wire i_cmac_usplus_1_tx_sync_n_122;
  wire i_cmac_usplus_1_tx_sync_n_123;
  wire i_cmac_usplus_1_tx_sync_n_124;
  wire i_cmac_usplus_1_tx_sync_n_125;
  wire i_cmac_usplus_1_tx_sync_n_126;
  wire i_cmac_usplus_1_tx_sync_n_127;
  wire i_cmac_usplus_1_tx_sync_n_128;
  wire i_cmac_usplus_1_tx_sync_n_129;
  wire i_cmac_usplus_1_tx_sync_n_13;
  wire i_cmac_usplus_1_tx_sync_n_130;
  wire i_cmac_usplus_1_tx_sync_n_131;
  wire i_cmac_usplus_1_tx_sync_n_132;
  wire i_cmac_usplus_1_tx_sync_n_133;
  wire i_cmac_usplus_1_tx_sync_n_134;
  wire i_cmac_usplus_1_tx_sync_n_135;
  wire i_cmac_usplus_1_tx_sync_n_136;
  wire i_cmac_usplus_1_tx_sync_n_137;
  wire i_cmac_usplus_1_tx_sync_n_138;
  wire i_cmac_usplus_1_tx_sync_n_139;
  wire i_cmac_usplus_1_tx_sync_n_14;
  wire i_cmac_usplus_1_tx_sync_n_140;
  wire i_cmac_usplus_1_tx_sync_n_141;
  wire i_cmac_usplus_1_tx_sync_n_142;
  wire i_cmac_usplus_1_tx_sync_n_143;
  wire i_cmac_usplus_1_tx_sync_n_144;
  wire i_cmac_usplus_1_tx_sync_n_145;
  wire i_cmac_usplus_1_tx_sync_n_146;
  wire i_cmac_usplus_1_tx_sync_n_147;
  wire i_cmac_usplus_1_tx_sync_n_148;
  wire i_cmac_usplus_1_tx_sync_n_149;
  wire i_cmac_usplus_1_tx_sync_n_15;
  wire i_cmac_usplus_1_tx_sync_n_150;
  wire i_cmac_usplus_1_tx_sync_n_151;
  wire i_cmac_usplus_1_tx_sync_n_152;
  wire i_cmac_usplus_1_tx_sync_n_153;
  wire i_cmac_usplus_1_tx_sync_n_154;
  wire i_cmac_usplus_1_tx_sync_n_155;
  wire i_cmac_usplus_1_tx_sync_n_156;
  wire i_cmac_usplus_1_tx_sync_n_157;
  wire i_cmac_usplus_1_tx_sync_n_158;
  wire i_cmac_usplus_1_tx_sync_n_159;
  wire i_cmac_usplus_1_tx_sync_n_16;
  wire i_cmac_usplus_1_tx_sync_n_160;
  wire i_cmac_usplus_1_tx_sync_n_161;
  wire i_cmac_usplus_1_tx_sync_n_162;
  wire i_cmac_usplus_1_tx_sync_n_163;
  wire i_cmac_usplus_1_tx_sync_n_164;
  wire i_cmac_usplus_1_tx_sync_n_165;
  wire i_cmac_usplus_1_tx_sync_n_166;
  wire i_cmac_usplus_1_tx_sync_n_167;
  wire i_cmac_usplus_1_tx_sync_n_168;
  wire i_cmac_usplus_1_tx_sync_n_169;
  wire i_cmac_usplus_1_tx_sync_n_17;
  wire i_cmac_usplus_1_tx_sync_n_170;
  wire i_cmac_usplus_1_tx_sync_n_171;
  wire i_cmac_usplus_1_tx_sync_n_172;
  wire i_cmac_usplus_1_tx_sync_n_173;
  wire i_cmac_usplus_1_tx_sync_n_174;
  wire i_cmac_usplus_1_tx_sync_n_175;
  wire i_cmac_usplus_1_tx_sync_n_176;
  wire i_cmac_usplus_1_tx_sync_n_177;
  wire i_cmac_usplus_1_tx_sync_n_178;
  wire i_cmac_usplus_1_tx_sync_n_179;
  wire i_cmac_usplus_1_tx_sync_n_18;
  wire i_cmac_usplus_1_tx_sync_n_180;
  wire i_cmac_usplus_1_tx_sync_n_181;
  wire i_cmac_usplus_1_tx_sync_n_182;
  wire i_cmac_usplus_1_tx_sync_n_183;
  wire i_cmac_usplus_1_tx_sync_n_184;
  wire i_cmac_usplus_1_tx_sync_n_185;
  wire i_cmac_usplus_1_tx_sync_n_186;
  wire i_cmac_usplus_1_tx_sync_n_187;
  wire i_cmac_usplus_1_tx_sync_n_188;
  wire i_cmac_usplus_1_tx_sync_n_189;
  wire i_cmac_usplus_1_tx_sync_n_19;
  wire i_cmac_usplus_1_tx_sync_n_190;
  wire i_cmac_usplus_1_tx_sync_n_191;
  wire i_cmac_usplus_1_tx_sync_n_192;
  wire i_cmac_usplus_1_tx_sync_n_193;
  wire i_cmac_usplus_1_tx_sync_n_194;
  wire i_cmac_usplus_1_tx_sync_n_195;
  wire i_cmac_usplus_1_tx_sync_n_196;
  wire i_cmac_usplus_1_tx_sync_n_197;
  wire i_cmac_usplus_1_tx_sync_n_198;
  wire i_cmac_usplus_1_tx_sync_n_199;
  wire i_cmac_usplus_1_tx_sync_n_2;
  wire i_cmac_usplus_1_tx_sync_n_20;
  wire i_cmac_usplus_1_tx_sync_n_200;
  wire i_cmac_usplus_1_tx_sync_n_201;
  wire i_cmac_usplus_1_tx_sync_n_202;
  wire i_cmac_usplus_1_tx_sync_n_203;
  wire i_cmac_usplus_1_tx_sync_n_204;
  wire i_cmac_usplus_1_tx_sync_n_205;
  wire i_cmac_usplus_1_tx_sync_n_206;
  wire i_cmac_usplus_1_tx_sync_n_207;
  wire i_cmac_usplus_1_tx_sync_n_208;
  wire i_cmac_usplus_1_tx_sync_n_209;
  wire i_cmac_usplus_1_tx_sync_n_21;
  wire i_cmac_usplus_1_tx_sync_n_210;
  wire i_cmac_usplus_1_tx_sync_n_211;
  wire i_cmac_usplus_1_tx_sync_n_212;
  wire i_cmac_usplus_1_tx_sync_n_213;
  wire i_cmac_usplus_1_tx_sync_n_214;
  wire i_cmac_usplus_1_tx_sync_n_215;
  wire i_cmac_usplus_1_tx_sync_n_216;
  wire i_cmac_usplus_1_tx_sync_n_217;
  wire i_cmac_usplus_1_tx_sync_n_218;
  wire i_cmac_usplus_1_tx_sync_n_219;
  wire i_cmac_usplus_1_tx_sync_n_22;
  wire i_cmac_usplus_1_tx_sync_n_220;
  wire i_cmac_usplus_1_tx_sync_n_221;
  wire i_cmac_usplus_1_tx_sync_n_222;
  wire i_cmac_usplus_1_tx_sync_n_223;
  wire i_cmac_usplus_1_tx_sync_n_224;
  wire i_cmac_usplus_1_tx_sync_n_225;
  wire i_cmac_usplus_1_tx_sync_n_226;
  wire i_cmac_usplus_1_tx_sync_n_227;
  wire i_cmac_usplus_1_tx_sync_n_228;
  wire i_cmac_usplus_1_tx_sync_n_229;
  wire i_cmac_usplus_1_tx_sync_n_23;
  wire i_cmac_usplus_1_tx_sync_n_230;
  wire i_cmac_usplus_1_tx_sync_n_231;
  wire i_cmac_usplus_1_tx_sync_n_232;
  wire i_cmac_usplus_1_tx_sync_n_233;
  wire i_cmac_usplus_1_tx_sync_n_234;
  wire i_cmac_usplus_1_tx_sync_n_235;
  wire i_cmac_usplus_1_tx_sync_n_236;
  wire i_cmac_usplus_1_tx_sync_n_237;
  wire i_cmac_usplus_1_tx_sync_n_238;
  wire i_cmac_usplus_1_tx_sync_n_239;
  wire i_cmac_usplus_1_tx_sync_n_24;
  wire i_cmac_usplus_1_tx_sync_n_240;
  wire i_cmac_usplus_1_tx_sync_n_241;
  wire i_cmac_usplus_1_tx_sync_n_242;
  wire i_cmac_usplus_1_tx_sync_n_243;
  wire i_cmac_usplus_1_tx_sync_n_244;
  wire i_cmac_usplus_1_tx_sync_n_245;
  wire i_cmac_usplus_1_tx_sync_n_246;
  wire i_cmac_usplus_1_tx_sync_n_247;
  wire i_cmac_usplus_1_tx_sync_n_248;
  wire i_cmac_usplus_1_tx_sync_n_249;
  wire i_cmac_usplus_1_tx_sync_n_25;
  wire i_cmac_usplus_1_tx_sync_n_250;
  wire i_cmac_usplus_1_tx_sync_n_251;
  wire i_cmac_usplus_1_tx_sync_n_252;
  wire i_cmac_usplus_1_tx_sync_n_253;
  wire i_cmac_usplus_1_tx_sync_n_254;
  wire i_cmac_usplus_1_tx_sync_n_255;
  wire i_cmac_usplus_1_tx_sync_n_26;
  wire i_cmac_usplus_1_tx_sync_n_27;
  wire i_cmac_usplus_1_tx_sync_n_28;
  wire i_cmac_usplus_1_tx_sync_n_29;
  wire i_cmac_usplus_1_tx_sync_n_3;
  wire i_cmac_usplus_1_tx_sync_n_30;
  wire i_cmac_usplus_1_tx_sync_n_31;
  wire i_cmac_usplus_1_tx_sync_n_32;
  wire i_cmac_usplus_1_tx_sync_n_33;
  wire i_cmac_usplus_1_tx_sync_n_34;
  wire i_cmac_usplus_1_tx_sync_n_35;
  wire i_cmac_usplus_1_tx_sync_n_36;
  wire i_cmac_usplus_1_tx_sync_n_37;
  wire i_cmac_usplus_1_tx_sync_n_38;
  wire i_cmac_usplus_1_tx_sync_n_39;
  wire i_cmac_usplus_1_tx_sync_n_4;
  wire i_cmac_usplus_1_tx_sync_n_40;
  wire i_cmac_usplus_1_tx_sync_n_41;
  wire i_cmac_usplus_1_tx_sync_n_42;
  wire i_cmac_usplus_1_tx_sync_n_43;
  wire i_cmac_usplus_1_tx_sync_n_44;
  wire i_cmac_usplus_1_tx_sync_n_45;
  wire i_cmac_usplus_1_tx_sync_n_46;
  wire i_cmac_usplus_1_tx_sync_n_47;
  wire i_cmac_usplus_1_tx_sync_n_48;
  wire i_cmac_usplus_1_tx_sync_n_49;
  wire i_cmac_usplus_1_tx_sync_n_5;
  wire i_cmac_usplus_1_tx_sync_n_50;
  wire i_cmac_usplus_1_tx_sync_n_51;
  wire i_cmac_usplus_1_tx_sync_n_52;
  wire i_cmac_usplus_1_tx_sync_n_53;
  wire i_cmac_usplus_1_tx_sync_n_54;
  wire i_cmac_usplus_1_tx_sync_n_55;
  wire i_cmac_usplus_1_tx_sync_n_56;
  wire i_cmac_usplus_1_tx_sync_n_57;
  wire i_cmac_usplus_1_tx_sync_n_58;
  wire i_cmac_usplus_1_tx_sync_n_59;
  wire i_cmac_usplus_1_tx_sync_n_6;
  wire i_cmac_usplus_1_tx_sync_n_60;
  wire i_cmac_usplus_1_tx_sync_n_61;
  wire i_cmac_usplus_1_tx_sync_n_62;
  wire i_cmac_usplus_1_tx_sync_n_63;
  wire i_cmac_usplus_1_tx_sync_n_64;
  wire i_cmac_usplus_1_tx_sync_n_65;
  wire i_cmac_usplus_1_tx_sync_n_66;
  wire i_cmac_usplus_1_tx_sync_n_67;
  wire i_cmac_usplus_1_tx_sync_n_68;
  wire i_cmac_usplus_1_tx_sync_n_69;
  wire i_cmac_usplus_1_tx_sync_n_7;
  wire i_cmac_usplus_1_tx_sync_n_70;
  wire i_cmac_usplus_1_tx_sync_n_71;
  wire i_cmac_usplus_1_tx_sync_n_72;
  wire i_cmac_usplus_1_tx_sync_n_73;
  wire i_cmac_usplus_1_tx_sync_n_74;
  wire i_cmac_usplus_1_tx_sync_n_75;
  wire i_cmac_usplus_1_tx_sync_n_76;
  wire i_cmac_usplus_1_tx_sync_n_77;
  wire i_cmac_usplus_1_tx_sync_n_78;
  wire i_cmac_usplus_1_tx_sync_n_79;
  wire i_cmac_usplus_1_tx_sync_n_8;
  wire i_cmac_usplus_1_tx_sync_n_80;
  wire i_cmac_usplus_1_tx_sync_n_81;
  wire i_cmac_usplus_1_tx_sync_n_82;
  wire i_cmac_usplus_1_tx_sync_n_83;
  wire i_cmac_usplus_1_tx_sync_n_84;
  wire i_cmac_usplus_1_tx_sync_n_85;
  wire i_cmac_usplus_1_tx_sync_n_86;
  wire i_cmac_usplus_1_tx_sync_n_87;
  wire i_cmac_usplus_1_tx_sync_n_88;
  wire i_cmac_usplus_1_tx_sync_n_89;
  wire i_cmac_usplus_1_tx_sync_n_9;
  wire i_cmac_usplus_1_tx_sync_n_90;
  wire i_cmac_usplus_1_tx_sync_n_91;
  wire i_cmac_usplus_1_tx_sync_n_92;
  wire i_cmac_usplus_1_tx_sync_n_93;
  wire i_cmac_usplus_1_tx_sync_n_94;
  wire i_cmac_usplus_1_tx_sync_n_95;
  wire i_cmac_usplus_1_tx_sync_n_96;
  wire i_cmac_usplus_1_tx_sync_n_97;
  wire i_cmac_usplus_1_tx_sync_n_98;
  wire i_cmac_usplus_1_tx_sync_n_99;
  wire init_clk;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire master_watchdog0;
  wire \master_watchdog[0]_i_10_n_0 ;
  wire \master_watchdog[0]_i_3_n_0 ;
  wire \master_watchdog[0]_i_4_n_0 ;
  wire \master_watchdog[0]_i_5_n_0 ;
  wire \master_watchdog[0]_i_6_n_0 ;
  wire \master_watchdog[0]_i_7_n_0 ;
  wire \master_watchdog[0]_i_8_n_0 ;
  wire \master_watchdog[0]_i_9_n_0 ;
  wire \master_watchdog[16]_i_2_n_0 ;
  wire \master_watchdog[16]_i_3_n_0 ;
  wire \master_watchdog[16]_i_4_n_0 ;
  wire \master_watchdog[16]_i_5_n_0 ;
  wire \master_watchdog[16]_i_6_n_0 ;
  wire \master_watchdog[16]_i_7_n_0 ;
  wire \master_watchdog[16]_i_8_n_0 ;
  wire \master_watchdog[16]_i_9_n_0 ;
  wire \master_watchdog[24]_i_2_n_0 ;
  wire \master_watchdog[24]_i_3_n_0 ;
  wire \master_watchdog[24]_i_4_n_0 ;
  wire \master_watchdog[24]_i_5_n_0 ;
  wire \master_watchdog[24]_i_6_n_0 ;
  wire \master_watchdog[8]_i_2_n_0 ;
  wire \master_watchdog[8]_i_3_n_0 ;
  wire \master_watchdog[8]_i_4_n_0 ;
  wire \master_watchdog[8]_i_5_n_0 ;
  wire \master_watchdog[8]_i_6_n_0 ;
  wire \master_watchdog[8]_i_7_n_0 ;
  wire \master_watchdog[8]_i_8_n_0 ;
  wire \master_watchdog[8]_i_9_n_0 ;
  wire master_watchdog_barking_i_1_n_0;
  wire master_watchdog_barking_i_2_n_0;
  wire master_watchdog_barking_i_3_n_0;
  wire master_watchdog_barking_i_4_n_0;
  wire master_watchdog_barking_i_5_n_0;
  wire master_watchdog_barking_i_6_n_0;
  wire master_watchdog_barking_reg_n_0;
  wire [28:0]master_watchdog_reg;
  wire \master_watchdog_reg[0]_i_2_n_0 ;
  wire \master_watchdog_reg[0]_i_2_n_1 ;
  wire \master_watchdog_reg[0]_i_2_n_10 ;
  wire \master_watchdog_reg[0]_i_2_n_11 ;
  wire \master_watchdog_reg[0]_i_2_n_12 ;
  wire \master_watchdog_reg[0]_i_2_n_13 ;
  wire \master_watchdog_reg[0]_i_2_n_14 ;
  wire \master_watchdog_reg[0]_i_2_n_15 ;
  wire \master_watchdog_reg[0]_i_2_n_2 ;
  wire \master_watchdog_reg[0]_i_2_n_3 ;
  wire \master_watchdog_reg[0]_i_2_n_4 ;
  wire \master_watchdog_reg[0]_i_2_n_5 ;
  wire \master_watchdog_reg[0]_i_2_n_6 ;
  wire \master_watchdog_reg[0]_i_2_n_7 ;
  wire \master_watchdog_reg[0]_i_2_n_8 ;
  wire \master_watchdog_reg[0]_i_2_n_9 ;
  wire \master_watchdog_reg[16]_i_1_n_0 ;
  wire \master_watchdog_reg[16]_i_1_n_1 ;
  wire \master_watchdog_reg[16]_i_1_n_10 ;
  wire \master_watchdog_reg[16]_i_1_n_11 ;
  wire \master_watchdog_reg[16]_i_1_n_12 ;
  wire \master_watchdog_reg[16]_i_1_n_13 ;
  wire \master_watchdog_reg[16]_i_1_n_14 ;
  wire \master_watchdog_reg[16]_i_1_n_15 ;
  wire \master_watchdog_reg[16]_i_1_n_2 ;
  wire \master_watchdog_reg[16]_i_1_n_3 ;
  wire \master_watchdog_reg[16]_i_1_n_4 ;
  wire \master_watchdog_reg[16]_i_1_n_5 ;
  wire \master_watchdog_reg[16]_i_1_n_6 ;
  wire \master_watchdog_reg[16]_i_1_n_7 ;
  wire \master_watchdog_reg[16]_i_1_n_8 ;
  wire \master_watchdog_reg[16]_i_1_n_9 ;
  wire \master_watchdog_reg[24]_i_1_n_11 ;
  wire \master_watchdog_reg[24]_i_1_n_12 ;
  wire \master_watchdog_reg[24]_i_1_n_13 ;
  wire \master_watchdog_reg[24]_i_1_n_14 ;
  wire \master_watchdog_reg[24]_i_1_n_15 ;
  wire \master_watchdog_reg[24]_i_1_n_4 ;
  wire \master_watchdog_reg[24]_i_1_n_5 ;
  wire \master_watchdog_reg[24]_i_1_n_6 ;
  wire \master_watchdog_reg[24]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_0 ;
  wire \master_watchdog_reg[8]_i_1_n_1 ;
  wire \master_watchdog_reg[8]_i_1_n_10 ;
  wire \master_watchdog_reg[8]_i_1_n_11 ;
  wire \master_watchdog_reg[8]_i_1_n_12 ;
  wire \master_watchdog_reg[8]_i_1_n_13 ;
  wire \master_watchdog_reg[8]_i_1_n_14 ;
  wire \master_watchdog_reg[8]_i_1_n_15 ;
  wire \master_watchdog_reg[8]_i_1_n_2 ;
  wire \master_watchdog_reg[8]_i_1_n_3 ;
  wire \master_watchdog_reg[8]_i_1_n_4 ;
  wire \master_watchdog_reg[8]_i_1_n_5 ;
  wire \master_watchdog_reg[8]_i_1_n_6 ;
  wire \master_watchdog_reg[8]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_8 ;
  wire \master_watchdog_reg[8]_i_1_n_9 ;
  wire reset_done_async;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [127:0]rx_dataout0;
  wire [127:0]rx_dataout1;
  wire [127:0]rx_dataout2;
  wire [127:0]rx_dataout3;
  wire rx_enaout0;
  wire rx_enaout1;
  wire rx_enaout2;
  wire rx_enaout3;
  wire rx_eopout0;
  wire rx_eopout1;
  wire rx_eopout2;
  wire rx_eopout3;
  wire rx_errout0;
  wire rx_errout1;
  wire rx_errout2;
  wire rx_errout3;
  wire [6:0]rx_lane_aligner_fill_0;
  wire [6:0]rx_lane_aligner_fill_0_i;
  wire [6:0]rx_lane_aligner_fill_1;
  wire [6:0]rx_lane_aligner_fill_10;
  wire [6:0]rx_lane_aligner_fill_11;
  wire [6:0]rx_lane_aligner_fill_12;
  wire [6:0]rx_lane_aligner_fill_13;
  wire [6:0]rx_lane_aligner_fill_14;
  wire [6:0]rx_lane_aligner_fill_15;
  wire [6:0]rx_lane_aligner_fill_16;
  wire [6:0]rx_lane_aligner_fill_17;
  wire [6:0]rx_lane_aligner_fill_18;
  wire [6:0]rx_lane_aligner_fill_19;
  wire [6:0]rx_lane_aligner_fill_2;
  wire [6:0]rx_lane_aligner_fill_3;
  wire [6:0]rx_lane_aligner_fill_4;
  wire [6:0]rx_lane_aligner_fill_5;
  wire [6:0]rx_lane_aligner_fill_6;
  wire [6:0]rx_lane_aligner_fill_7;
  wire [6:0]rx_lane_aligner_fill_8;
  wire [6:0]rx_lane_aligner_fill_9;
  wire [3:0]rx_mtyout0;
  wire [3:0]rx_mtyout1;
  wire [3:0]rx_mtyout2;
  wire [3:0]rx_mtyout3;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preambleout_int;
  wire [4:0]rx_ptp_pcslane_out;
  wire [4:0]rx_ptp_pcslane_out_i;
  wire [79:0]rx_ptp_tstamp_out;
  wire [79:0]rx_ptp_tstamp_out_i;
  wire [15:0]rx_serdes_alt_data0_2d;
  wire [15:0]rx_serdes_alt_data1_2d;
  wire [15:0]rx_serdes_alt_data2_2d;
  wire [15:0]rx_serdes_alt_data3_2d;
  wire [63:0]rx_serdes_data0_2d;
  wire [63:0]rx_serdes_data1_2d;
  wire [63:0]rx_serdes_data2_2d;
  wire [63:0]rx_serdes_data3_2d;
  wire rx_sopout0;
  wire rx_sopout1;
  wire rx_sopout2;
  wire rx_sopout3;
  wire [55:0]rxctrl0_out;
  wire [55:0]rxctrl1_out;
  wire [447:0]rxdata_out;
  wire rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_2;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_3;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_5;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_rsfec_am_lock0;
  wire stat_rx_rsfec_am_lock1;
  wire stat_rx_rsfec_am_lock2;
  wire stat_rx_rsfec_am_lock3;
  wire stat_rx_rsfec_corrected_cw_inc;
  wire stat_rx_rsfec_cw_inc;
  wire [2:0]stat_rx_rsfec_err_count0_inc;
  wire [2:0]stat_rx_rsfec_err_count1_inc;
  wire [2:0]stat_rx_rsfec_err_count2_inc;
  wire [2:0]stat_rx_rsfec_err_count3_inc;
  wire stat_rx_rsfec_hi_ser;
  wire stat_rx_rsfec_lane_alignment_status;
  wire [13:0]stat_rx_rsfec_lane_fill_0;
  wire [13:0]stat_rx_rsfec_lane_fill_1;
  wire [13:0]stat_rx_rsfec_lane_fill_2;
  wire [13:0]stat_rx_rsfec_lane_fill_3;
  wire [7:0]stat_rx_rsfec_lane_mapping;
  wire stat_rx_rsfec_uncorrected_cw_inc;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire stat_tx_ptp_fifo_read_error;
  wire stat_tx_ptp_fifo_write_error;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire [127:0]tx_datain0;
  wire [127:0]tx_datain1;
  wire [127:0]tx_datain2;
  wire [127:0]tx_datain3;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [3:0]tx_mtyin0;
  wire [3:0]tx_mtyin1;
  wire [3:0]tx_mtyin2;
  wire [3:0]tx_mtyin3;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire [55:0]tx_preamblein_int;
  wire [1:0]tx_ptp_1588op_in;
  wire [1:0]tx_ptp_1588op_in_o;
  wire [4:0]tx_ptp_pcslane_out;
  wire [15:0]tx_ptp_tag_field_in;
  wire [15:0]tx_ptp_tag_field_in_o;
  wire [79:0]tx_ptp_tstamp_out;
  wire [15:0]tx_ptp_tstamp_tag_out;
  wire tx_ptp_tstamp_valid_out;
  wire tx_rdyout;
  wire [15:0]tx_serdes_alt_data0;
  wire [15:0]tx_serdes_alt_data1;
  wire [15:0]tx_serdes_alt_data2;
  wire [15:0]tx_serdes_alt_data3;
  wire [63:0]tx_serdes_data0;
  wire [63:0]tx_serdes_data1;
  wire [63:0]tx_serdes_data2;
  wire [63:0]tx_serdes_data3;
  wire tx_sopin0;
  wire tx_unfout;
  wire [55:0]txctrl0_in;
  wire [55:0]txctrl1_in;
  wire [447:0]txdata_in;
  wire txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire [0:0]NLW_cmac_usplus_1_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_cmac_usplus_1_gt_i_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_cmac_usplus_1_gt_i_qpll0outrefclk_out_UNCONNECTED;
  wire [63:8]NLW_cmac_usplus_1_gt_i_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_cmac_usplus_1_gt_i_rxctrl1_out_UNCONNECTED;
  wire [511:64]NLW_cmac_usplus_1_gt_i_rxdata_out_UNCONNECTED;
  wire [3:1]NLW_cmac_usplus_1_gt_i_rxoutclk_out_UNCONNECTED;
  wire [3:1]NLW_cmac_usplus_1_gt_i_txoutclk_out_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_rsfec_bypass_rx_dout_valid_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_rsfec_bypass_tx_dout_valid_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_stat_rx_pause_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_stat_rx_user_pause_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_stat_tx_pause_UNCONNECTED;
  wire NLW_i_cmac_usplus_1_top_stat_tx_user_pause_UNCONNECTED;
  wire [329:0]NLW_i_cmac_usplus_1_top_rsfec_bypass_rx_dout_UNCONNECTED;
  wire [329:0]NLW_i_cmac_usplus_1_top_rsfec_bypass_tx_dout_UNCONNECTED;
  wire [7:0]NLW_i_cmac_usplus_1_top_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_i_cmac_usplus_1_top_stat_rx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_i_cmac_usplus_1_top_stat_tx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_tx_serdes_data4_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_tx_serdes_data5_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_tx_serdes_data6_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_tx_serdes_data7_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_tx_serdes_data8_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_1_top_tx_serdes_data9_UNCONNECTED;
  wire [7:4]\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED ;

  assign common0_drpdo[15] = \<const0> ;
  assign common0_drpdo[14] = \<const0> ;
  assign common0_drpdo[13] = \<const0> ;
  assign common0_drpdo[12] = \<const0> ;
  assign common0_drpdo[11] = \<const0> ;
  assign common0_drpdo[10] = \<const0> ;
  assign common0_drpdo[9] = \<const0> ;
  assign common0_drpdo[8] = \<const0> ;
  assign common0_drpdo[7] = \<const0> ;
  assign common0_drpdo[6] = \<const0> ;
  assign common0_drpdo[5] = \<const0> ;
  assign common0_drpdo[4] = \<const0> ;
  assign common0_drpdo[3] = \<const0> ;
  assign common0_drpdo[2] = \<const0> ;
  assign common0_drpdo[1] = \<const0> ;
  assign common0_drpdo[0] = \<const0> ;
  assign common0_drprdy = \<const0> ;
  assign gt0_drpdo[15] = \<const0> ;
  assign gt0_drpdo[14] = \<const0> ;
  assign gt0_drpdo[13] = \<const0> ;
  assign gt0_drpdo[12] = \<const0> ;
  assign gt0_drpdo[11] = \<const0> ;
  assign gt0_drpdo[10] = \<const0> ;
  assign gt0_drpdo[9] = \<const0> ;
  assign gt0_drpdo[8] = \<const0> ;
  assign gt0_drpdo[7] = \<const0> ;
  assign gt0_drpdo[6] = \<const0> ;
  assign gt0_drpdo[5] = \<const0> ;
  assign gt0_drpdo[4] = \<const0> ;
  assign gt0_drpdo[3] = \<const0> ;
  assign gt0_drpdo[2] = \<const0> ;
  assign gt0_drpdo[1] = \<const0> ;
  assign gt0_drpdo[0] = \<const0> ;
  assign gt0_drprdy = \<const0> ;
  assign gt1_drpdo[15] = \<const0> ;
  assign gt1_drpdo[14] = \<const0> ;
  assign gt1_drpdo[13] = \<const0> ;
  assign gt1_drpdo[12] = \<const0> ;
  assign gt1_drpdo[11] = \<const0> ;
  assign gt1_drpdo[10] = \<const0> ;
  assign gt1_drpdo[9] = \<const0> ;
  assign gt1_drpdo[8] = \<const0> ;
  assign gt1_drpdo[7] = \<const0> ;
  assign gt1_drpdo[6] = \<const0> ;
  assign gt1_drpdo[5] = \<const0> ;
  assign gt1_drpdo[4] = \<const0> ;
  assign gt1_drpdo[3] = \<const0> ;
  assign gt1_drpdo[2] = \<const0> ;
  assign gt1_drpdo[1] = \<const0> ;
  assign gt1_drpdo[0] = \<const0> ;
  assign gt1_drprdy = \<const0> ;
  assign gt2_drpdo[15] = \<const0> ;
  assign gt2_drpdo[14] = \<const0> ;
  assign gt2_drpdo[13] = \<const0> ;
  assign gt2_drpdo[12] = \<const0> ;
  assign gt2_drpdo[11] = \<const0> ;
  assign gt2_drpdo[10] = \<const0> ;
  assign gt2_drpdo[9] = \<const0> ;
  assign gt2_drpdo[8] = \<const0> ;
  assign gt2_drpdo[7] = \<const0> ;
  assign gt2_drpdo[6] = \<const0> ;
  assign gt2_drpdo[5] = \<const0> ;
  assign gt2_drpdo[4] = \<const0> ;
  assign gt2_drpdo[3] = \<const0> ;
  assign gt2_drpdo[2] = \<const0> ;
  assign gt2_drpdo[1] = \<const0> ;
  assign gt2_drpdo[0] = \<const0> ;
  assign gt2_drprdy = \<const0> ;
  assign gt3_drpdo[15] = \<const0> ;
  assign gt3_drpdo[14] = \<const0> ;
  assign gt3_drpdo[13] = \<const0> ;
  assign gt3_drpdo[12] = \<const0> ;
  assign gt3_drpdo[11] = \<const0> ;
  assign gt3_drpdo[10] = \<const0> ;
  assign gt3_drpdo[9] = \<const0> ;
  assign gt3_drpdo[8] = \<const0> ;
  assign gt3_drpdo[7] = \<const0> ;
  assign gt3_drpdo[6] = \<const0> ;
  assign gt3_drpdo[5] = \<const0> ;
  assign gt3_drpdo[4] = \<const0> ;
  assign gt3_drpdo[3] = \<const0> ;
  assign gt3_drpdo[2] = \<const0> ;
  assign gt3_drpdo[1] = \<const0> ;
  assign gt3_drpdo[0] = \<const0> ;
  assign gt3_drprdy = \<const0> ;
  assign gt_eyescandataerror[3] = \<const0> ;
  assign gt_eyescandataerror[2] = \<const0> ;
  assign gt_eyescandataerror[1] = \<const0> ;
  assign gt_eyescandataerror[0] = \<const0> ;
  assign gt_rxbufstatus[11] = \<const0> ;
  assign gt_rxbufstatus[10] = \<const0> ;
  assign gt_rxbufstatus[9] = \<const0> ;
  assign gt_rxbufstatus[8] = \<const0> ;
  assign gt_rxbufstatus[7] = \<const0> ;
  assign gt_rxbufstatus[6] = \<const0> ;
  assign gt_rxbufstatus[5] = \<const0> ;
  assign gt_rxbufstatus[4] = \<const0> ;
  assign gt_rxbufstatus[3] = \<const0> ;
  assign gt_rxbufstatus[2] = \<const0> ;
  assign gt_rxbufstatus[1] = \<const0> ;
  assign gt_rxbufstatus[0] = \<const0> ;
  assign gt_rxprbserr[3] = \<const0> ;
  assign gt_rxprbserr[2] = \<const0> ;
  assign gt_rxprbserr[1] = \<const0> ;
  assign gt_rxprbserr[0] = \<const0> ;
  assign gt_rxresetdone[3] = \<const0> ;
  assign gt_rxresetdone[2] = \<const0> ;
  assign gt_rxresetdone[1] = \<const0> ;
  assign gt_rxresetdone[0] = \<const0> ;
  assign gt_txbufstatus[7] = \<const0> ;
  assign gt_txbufstatus[6] = \<const0> ;
  assign gt_txbufstatus[5] = \<const0> ;
  assign gt_txbufstatus[4] = \<const0> ;
  assign gt_txbufstatus[3] = \<const0> ;
  assign gt_txbufstatus[2] = \<const0> ;
  assign gt_txbufstatus[1] = \<const0> ;
  assign gt_txbufstatus[0] = \<const0> ;
  assign gt_txresetdone[3] = \<const0> ;
  assign gt_txresetdone[2] = \<const0> ;
  assign gt_txresetdone[1] = \<const0> ;
  assign gt_txresetdone[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[7] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[6] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[5] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[4] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[3] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[2] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[1] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7_valid = \<const0> ;
  assign stat_rx_pause = \<const0> ;
  assign stat_rx_pause_quanta0[15] = \<const0> ;
  assign stat_rx_pause_quanta0[14] = \<const0> ;
  assign stat_rx_pause_quanta0[13] = \<const0> ;
  assign stat_rx_pause_quanta0[12] = \<const0> ;
  assign stat_rx_pause_quanta0[11] = \<const0> ;
  assign stat_rx_pause_quanta0[10] = \<const0> ;
  assign stat_rx_pause_quanta0[9] = \<const0> ;
  assign stat_rx_pause_quanta0[8] = \<const0> ;
  assign stat_rx_pause_quanta0[7] = \<const0> ;
  assign stat_rx_pause_quanta0[6] = \<const0> ;
  assign stat_rx_pause_quanta0[5] = \<const0> ;
  assign stat_rx_pause_quanta0[4] = \<const0> ;
  assign stat_rx_pause_quanta0[3] = \<const0> ;
  assign stat_rx_pause_quanta0[2] = \<const0> ;
  assign stat_rx_pause_quanta0[1] = \<const0> ;
  assign stat_rx_pause_quanta0[0] = \<const0> ;
  assign stat_rx_pause_quanta1[15] = \<const0> ;
  assign stat_rx_pause_quanta1[14] = \<const0> ;
  assign stat_rx_pause_quanta1[13] = \<const0> ;
  assign stat_rx_pause_quanta1[12] = \<const0> ;
  assign stat_rx_pause_quanta1[11] = \<const0> ;
  assign stat_rx_pause_quanta1[10] = \<const0> ;
  assign stat_rx_pause_quanta1[9] = \<const0> ;
  assign stat_rx_pause_quanta1[8] = \<const0> ;
  assign stat_rx_pause_quanta1[7] = \<const0> ;
  assign stat_rx_pause_quanta1[6] = \<const0> ;
  assign stat_rx_pause_quanta1[5] = \<const0> ;
  assign stat_rx_pause_quanta1[4] = \<const0> ;
  assign stat_rx_pause_quanta1[3] = \<const0> ;
  assign stat_rx_pause_quanta1[2] = \<const0> ;
  assign stat_rx_pause_quanta1[1] = \<const0> ;
  assign stat_rx_pause_quanta1[0] = \<const0> ;
  assign stat_rx_pause_quanta2[15] = \<const0> ;
  assign stat_rx_pause_quanta2[14] = \<const0> ;
  assign stat_rx_pause_quanta2[13] = \<const0> ;
  assign stat_rx_pause_quanta2[12] = \<const0> ;
  assign stat_rx_pause_quanta2[11] = \<const0> ;
  assign stat_rx_pause_quanta2[10] = \<const0> ;
  assign stat_rx_pause_quanta2[9] = \<const0> ;
  assign stat_rx_pause_quanta2[8] = \<const0> ;
  assign stat_rx_pause_quanta2[7] = \<const0> ;
  assign stat_rx_pause_quanta2[6] = \<const0> ;
  assign stat_rx_pause_quanta2[5] = \<const0> ;
  assign stat_rx_pause_quanta2[4] = \<const0> ;
  assign stat_rx_pause_quanta2[3] = \<const0> ;
  assign stat_rx_pause_quanta2[2] = \<const0> ;
  assign stat_rx_pause_quanta2[1] = \<const0> ;
  assign stat_rx_pause_quanta2[0] = \<const0> ;
  assign stat_rx_pause_quanta3[15] = \<const0> ;
  assign stat_rx_pause_quanta3[14] = \<const0> ;
  assign stat_rx_pause_quanta3[13] = \<const0> ;
  assign stat_rx_pause_quanta3[12] = \<const0> ;
  assign stat_rx_pause_quanta3[11] = \<const0> ;
  assign stat_rx_pause_quanta3[10] = \<const0> ;
  assign stat_rx_pause_quanta3[9] = \<const0> ;
  assign stat_rx_pause_quanta3[8] = \<const0> ;
  assign stat_rx_pause_quanta3[7] = \<const0> ;
  assign stat_rx_pause_quanta3[6] = \<const0> ;
  assign stat_rx_pause_quanta3[5] = \<const0> ;
  assign stat_rx_pause_quanta3[4] = \<const0> ;
  assign stat_rx_pause_quanta3[3] = \<const0> ;
  assign stat_rx_pause_quanta3[2] = \<const0> ;
  assign stat_rx_pause_quanta3[1] = \<const0> ;
  assign stat_rx_pause_quanta3[0] = \<const0> ;
  assign stat_rx_pause_quanta4[15] = \<const0> ;
  assign stat_rx_pause_quanta4[14] = \<const0> ;
  assign stat_rx_pause_quanta4[13] = \<const0> ;
  assign stat_rx_pause_quanta4[12] = \<const0> ;
  assign stat_rx_pause_quanta4[11] = \<const0> ;
  assign stat_rx_pause_quanta4[10] = \<const0> ;
  assign stat_rx_pause_quanta4[9] = \<const0> ;
  assign stat_rx_pause_quanta4[8] = \<const0> ;
  assign stat_rx_pause_quanta4[7] = \<const0> ;
  assign stat_rx_pause_quanta4[6] = \<const0> ;
  assign stat_rx_pause_quanta4[5] = \<const0> ;
  assign stat_rx_pause_quanta4[4] = \<const0> ;
  assign stat_rx_pause_quanta4[3] = \<const0> ;
  assign stat_rx_pause_quanta4[2] = \<const0> ;
  assign stat_rx_pause_quanta4[1] = \<const0> ;
  assign stat_rx_pause_quanta4[0] = \<const0> ;
  assign stat_rx_pause_quanta5[15] = \<const0> ;
  assign stat_rx_pause_quanta5[14] = \<const0> ;
  assign stat_rx_pause_quanta5[13] = \<const0> ;
  assign stat_rx_pause_quanta5[12] = \<const0> ;
  assign stat_rx_pause_quanta5[11] = \<const0> ;
  assign stat_rx_pause_quanta5[10] = \<const0> ;
  assign stat_rx_pause_quanta5[9] = \<const0> ;
  assign stat_rx_pause_quanta5[8] = \<const0> ;
  assign stat_rx_pause_quanta5[7] = \<const0> ;
  assign stat_rx_pause_quanta5[6] = \<const0> ;
  assign stat_rx_pause_quanta5[5] = \<const0> ;
  assign stat_rx_pause_quanta5[4] = \<const0> ;
  assign stat_rx_pause_quanta5[3] = \<const0> ;
  assign stat_rx_pause_quanta5[2] = \<const0> ;
  assign stat_rx_pause_quanta5[1] = \<const0> ;
  assign stat_rx_pause_quanta5[0] = \<const0> ;
  assign stat_rx_pause_quanta6[15] = \<const0> ;
  assign stat_rx_pause_quanta6[14] = \<const0> ;
  assign stat_rx_pause_quanta6[13] = \<const0> ;
  assign stat_rx_pause_quanta6[12] = \<const0> ;
  assign stat_rx_pause_quanta6[11] = \<const0> ;
  assign stat_rx_pause_quanta6[10] = \<const0> ;
  assign stat_rx_pause_quanta6[9] = \<const0> ;
  assign stat_rx_pause_quanta6[8] = \<const0> ;
  assign stat_rx_pause_quanta6[7] = \<const0> ;
  assign stat_rx_pause_quanta6[6] = \<const0> ;
  assign stat_rx_pause_quanta6[5] = \<const0> ;
  assign stat_rx_pause_quanta6[4] = \<const0> ;
  assign stat_rx_pause_quanta6[3] = \<const0> ;
  assign stat_rx_pause_quanta6[2] = \<const0> ;
  assign stat_rx_pause_quanta6[1] = \<const0> ;
  assign stat_rx_pause_quanta6[0] = \<const0> ;
  assign stat_rx_pause_quanta7[15] = \<const0> ;
  assign stat_rx_pause_quanta7[14] = \<const0> ;
  assign stat_rx_pause_quanta7[13] = \<const0> ;
  assign stat_rx_pause_quanta7[12] = \<const0> ;
  assign stat_rx_pause_quanta7[11] = \<const0> ;
  assign stat_rx_pause_quanta7[10] = \<const0> ;
  assign stat_rx_pause_quanta7[9] = \<const0> ;
  assign stat_rx_pause_quanta7[8] = \<const0> ;
  assign stat_rx_pause_quanta7[7] = \<const0> ;
  assign stat_rx_pause_quanta7[6] = \<const0> ;
  assign stat_rx_pause_quanta7[5] = \<const0> ;
  assign stat_rx_pause_quanta7[4] = \<const0> ;
  assign stat_rx_pause_quanta7[3] = \<const0> ;
  assign stat_rx_pause_quanta7[2] = \<const0> ;
  assign stat_rx_pause_quanta7[1] = \<const0> ;
  assign stat_rx_pause_quanta7[0] = \<const0> ;
  assign stat_rx_pause_quanta8[15] = \<const0> ;
  assign stat_rx_pause_quanta8[14] = \<const0> ;
  assign stat_rx_pause_quanta8[13] = \<const0> ;
  assign stat_rx_pause_quanta8[12] = \<const0> ;
  assign stat_rx_pause_quanta8[11] = \<const0> ;
  assign stat_rx_pause_quanta8[10] = \<const0> ;
  assign stat_rx_pause_quanta8[9] = \<const0> ;
  assign stat_rx_pause_quanta8[8] = \<const0> ;
  assign stat_rx_pause_quanta8[7] = \<const0> ;
  assign stat_rx_pause_quanta8[6] = \<const0> ;
  assign stat_rx_pause_quanta8[5] = \<const0> ;
  assign stat_rx_pause_quanta8[4] = \<const0> ;
  assign stat_rx_pause_quanta8[3] = \<const0> ;
  assign stat_rx_pause_quanta8[2] = \<const0> ;
  assign stat_rx_pause_quanta8[1] = \<const0> ;
  assign stat_rx_pause_quanta8[0] = \<const0> ;
  assign stat_rx_pause_req[8] = \<const0> ;
  assign stat_rx_pause_req[7] = \<const0> ;
  assign stat_rx_pause_req[6] = \<const0> ;
  assign stat_rx_pause_req[5] = \<const0> ;
  assign stat_rx_pause_req[4] = \<const0> ;
  assign stat_rx_pause_req[3] = \<const0> ;
  assign stat_rx_pause_req[2] = \<const0> ;
  assign stat_rx_pause_req[1] = \<const0> ;
  assign stat_rx_pause_req[0] = \<const0> ;
  assign stat_rx_pause_valid[8] = \<const0> ;
  assign stat_rx_pause_valid[7] = \<const0> ;
  assign stat_rx_pause_valid[6] = \<const0> ;
  assign stat_rx_pause_valid[5] = \<const0> ;
  assign stat_rx_pause_valid[4] = \<const0> ;
  assign stat_rx_pause_valid[3] = \<const0> ;
  assign stat_rx_pause_valid[2] = \<const0> ;
  assign stat_rx_pause_valid[1] = \<const0> ;
  assign stat_rx_pause_valid[0] = \<const0> ;
  assign stat_rx_rsfec_rsvd[31] = \<const0> ;
  assign stat_rx_rsfec_rsvd[30] = \<const0> ;
  assign stat_rx_rsfec_rsvd[29] = \<const0> ;
  assign stat_rx_rsfec_rsvd[28] = \<const0> ;
  assign stat_rx_rsfec_rsvd[27] = \<const0> ;
  assign stat_rx_rsfec_rsvd[26] = \<const0> ;
  assign stat_rx_rsfec_rsvd[25] = \<const0> ;
  assign stat_rx_rsfec_rsvd[24] = \<const0> ;
  assign stat_rx_rsfec_rsvd[23] = \<const0> ;
  assign stat_rx_rsfec_rsvd[22] = \<const0> ;
  assign stat_rx_rsfec_rsvd[21] = \<const0> ;
  assign stat_rx_rsfec_rsvd[20] = \<const0> ;
  assign stat_rx_rsfec_rsvd[19] = \<const0> ;
  assign stat_rx_rsfec_rsvd[18] = \<const0> ;
  assign stat_rx_rsfec_rsvd[17] = \<const0> ;
  assign stat_rx_rsfec_rsvd[16] = \<const0> ;
  assign stat_rx_rsfec_rsvd[15] = \<const0> ;
  assign stat_rx_rsfec_rsvd[14] = \<const0> ;
  assign stat_rx_rsfec_rsvd[13] = \<const0> ;
  assign stat_rx_rsfec_rsvd[12] = \<const0> ;
  assign stat_rx_rsfec_rsvd[11] = \<const0> ;
  assign stat_rx_rsfec_rsvd[10] = \<const0> ;
  assign stat_rx_rsfec_rsvd[9] = \<const0> ;
  assign stat_rx_rsfec_rsvd[8] = \<const0> ;
  assign stat_rx_rsfec_rsvd[7] = \<const0> ;
  assign stat_rx_rsfec_rsvd[6] = \<const0> ;
  assign stat_rx_rsfec_rsvd[5] = \<const0> ;
  assign stat_rx_rsfec_rsvd[4] = \<const0> ;
  assign stat_rx_rsfec_rsvd[3] = \<const0> ;
  assign stat_rx_rsfec_rsvd[2] = \<const0> ;
  assign stat_rx_rsfec_rsvd[1] = \<const0> ;
  assign stat_rx_rsfec_rsvd[0] = \<const0> ;
  assign stat_rx_user_pause = \<const0> ;
  assign stat_tx_pause = \<const0> ;
  assign stat_tx_pause_valid[8] = \<const0> ;
  assign stat_tx_pause_valid[7] = \<const0> ;
  assign stat_tx_pause_valid[6] = \<const0> ;
  assign stat_tx_pause_valid[5] = \<const0> ;
  assign stat_tx_pause_valid[4] = \<const0> ;
  assign stat_tx_pause_valid[3] = \<const0> ;
  assign stat_tx_pause_valid[2] = \<const0> ;
  assign stat_tx_pause_valid[1] = \<const0> ;
  assign stat_tx_pause_valid[0] = \<const0> ;
  assign stat_tx_user_pause = \<const0> ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    BUFG_GT_GTREFCLK_INST
       (.CE(xlnx_opt_),
        .CEMASK(1'b1),
        .CLR(xlnx_opt__1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(gt_ref_clk_int),
        .O(gt_ref_clk_out));
  LUT4 #(
    .INIT(16'h8000)) 
    BUFG_GT_GTREFCLK_INST_i_1
       (.I0(gt_powergoodout[1]),
        .I1(gt_powergoodout[0]),
        .I2(gt_powergoodout[3]),
        .I3(gt_powergoodout[2]),
        .O(gtpowergood_int));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(gtpowergood_int),
        .CESYNC(xlnx_opt_),
        .CLK(gt_ref_clk_int),
        .CLR(1'b0),
        .CLRSYNC(xlnx_opt__1));
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_GTREFCLK_INST
       (.CEB(1'b0),
        .I(gt_ref_clk_p),
        .IB(gt_ref_clk_n),
        .O(gtrefclk00_int),
        .ODIV2(gt_ref_clk_int));
  cmac_usplus_1_cmac_usplus_1_ultrascale_rx_userclk cmac_gtwiz_userclk_rx_inst
       (.CLK(gt_rxusrclk2),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .out(gtwiz_userclk_rx_active_in),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out));
  cmac_usplus_1_cmac_usplus_1_ultrascale_tx_userclk cmac_gtwiz_userclk_tx_inst
       (.gtrxreset_out_reg(gt_txusrclk2),
        .lopt(lopt_4),
        .lopt_1(lopt_5),
        .lopt_2(lopt_6),
        .lopt_3(lopt_7),
        .out(gtwiz_userclk_tx_active_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out));
  (* CHECK_LICENSE_TYPE = "cmac_usplus_1_gt,cmac_usplus_1_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "cmac_usplus_1_gt_gtwizard_top,Vivado 2020.2" *) 
  cmac_usplus_1_cmac_usplus_1_gt cmac_usplus_1_gt_i
       (.gtpowergood_out(gt_powergoodout),
        .gtrefclk00_in(gtrefclk00_int),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(init_clk),
        .gtwiz_reset_rx_cdr_stable_out(NLW_cmac_usplus_1_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gt_rxn_in),
        .gtyrxp_in(gt_rxp_in),
        .gtytxn_out(gt_txn_out),
        .gtytxp_out(gt_txp_out),
        .loopback_in(gt_loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(NLW_cmac_usplus_1_gt_i_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_cmac_usplus_1_gt_i_qpll0outrefclk_out_UNCONNECTED[0]),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxctrl0_out({NLW_cmac_usplus_1_gt_i_rxctrl0_out_UNCONNECTED[63:56],rxctrl0_out}),
        .rxctrl1_out({NLW_cmac_usplus_1_gt_i_rxctrl1_out_UNCONNECTED[63:56],rxctrl1_out}),
        .rxdata_out({NLW_cmac_usplus_1_gt_i_rxdata_out_UNCONNECTED[511:448],rxdata_out}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_cmac_usplus_1_gt_i_rxoutclk_out_UNCONNECTED[3:1],rxoutclk_out}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(gt_rxrecclkout),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .txoutclk_out({NLW_cmac_usplus_1_gt_i_txoutclk_out_UNCONNECTED[3:1],txoutclk_out}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({gt_txusrclk2,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    cmac_usplus_1_gt_i_i_1
       (.I0(sys_reset),
        .I1(master_watchdog_barking_reg_n_0),
        .O(gtwiz_reset_all_in));
  FDRE gt_rx_reset_done_inv_reg_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gt_rx_reset_done_inv),
        .Q(gt_rx_reset_done_inv_reg),
        .R(1'b0));
  cmac_usplus_1_cmac_usplus_1_axis2lbus_segmented_top i_cmac_usplus_1_axis2lbus
       (.Q(tx_ptp_1588op_in_o),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127] (tx_datain0),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3] (tx_mtyin0),
        .\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] (tx_preamblein_int),
        .\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] (tx_ptp_tag_field_in_o),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255] (tx_datain1),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7] (tx_mtyin1),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383] (tx_datain2),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11] (tx_mtyin2),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511] (tx_datain3),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3] (gt_txusrclk2),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15] (tx_mtyin3),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in(tx_ptp_1588op_in),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
  cmac_usplus_1_cmac_usplus_1_cdc_sync i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_rx_clk
       (.SR(usr_rx_reset),
        .core_drp_reset(core_drp_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4),
        .s_out_d4_0(s_out_d4_1));
  cmac_usplus_1_cmac_usplus_1_cdc_sync_0 i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_tx_clk
       (.core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_0),
        .s_out_d4_0(s_out_d4_2),
        .s_out_d4_reg_0(gt_txusrclk2),
        .usr_tx_reset(usr_tx_reset));
  cmac_usplus_1_cmac_usplus_1_cdc_sync_1 i_cmac_usplus_1_cmac_cdc_sync_core_rx_reset
       (.core_rx_reset(core_rx_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4));
  cmac_usplus_1_cmac_usplus_1_cdc_sync_2 i_cmac_usplus_1_cmac_cdc_sync_core_tx_reset
       (.core_tx_reset(core_tx_reset),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_0));
  cmac_usplus_1_cmac_usplus_1_cdc_sync_3 i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_int
       (.gt_rx_reset_done_inv(gt_rx_reset_done_inv),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4_1));
  cmac_usplus_1_cmac_usplus_1_cdc_sync_4 i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2
       (.CLK(gt_rxusrclk2),
        .in0(gt_rx_reset_done_inv_reg),
        .rx_serdes_reset(reset_done_async),
        .s_out_d4(s_out_d4_3));
  cmac_usplus_1_cmac_usplus_1_cdc_sync_5 i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_2));
  cmac_usplus_1_cmac_usplus_1_cdc_sync_6 i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int3
       (.CLK(gt_rxusrclk2),
        .core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_3));
  cmac_usplus_1_cmac_usplus_1_cdc_sync_7 i_cmac_usplus_1_cmac_cdc_sync_rx_reset_done_init_clk
       (.SR(usr_rx_reset),
        .init_clk(init_clk),
        .s_out_d4(s_out_d4_4));
  cmac_usplus_1_cmac_usplus_1_cdc_sync_8 i_cmac_usplus_1_cmac_cdc_sync_stat_rx_aligned
       (.init_clk(init_clk),
        .s_out_d4(s_out_d4_5),
        .stat_rx_aligned(stat_rx_aligned));
  cmac_usplus_1_cmac_usplus_1_cdc_sync_9 i_cmac_usplus_1_cmac_cdc_sync_tx_reset_done_init_clk
       (.init_clk(init_clk),
        .master_watchdog0(master_watchdog0),
        .\master_watchdog_reg[0] (master_watchdog_barking_i_1_n_0),
        .s_out_d4(s_out_d4_5),
        .s_out_d4_0(s_out_d4_4),
        .usr_tx_reset(usr_tx_reset));
  cmac_usplus_1_cmac_usplus_1_lbus2axis_segmented_top i_cmac_usplus_1_lbus2axis
       (.SR(usr_rx_reset),
        .din({rx_errout0,rx_eopout0,rx_sopout0,rx_mtyout0,rx_dataout0}),
        .dout({rx_lane_aligner_fill_0,rx_ptp_pcslane_out,rx_ptp_tstamp_out}),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_enaout0(rx_enaout0),
        .\rx_lane_aligner_fill_0[0] ({rx_lane_aligner_fill_0_i,rx_ptp_pcslane_out_i,rx_ptp_tstamp_out_i}),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preambleout_int),
        .\wr_ptr_reg[0] ({rx_enaout1,rx_errout1,rx_eopout1,rx_sopout1,rx_mtyout1,rx_dataout1}),
        .\wr_ptr_reg[0]_0 ({rx_enaout2,rx_errout2,rx_eopout2,rx_sopout2,rx_mtyout2,rx_dataout2}),
        .\wr_ptr_reg[0]_1 ({rx_enaout3,rx_errout3,rx_eopout3,rx_sopout3,rx_mtyout3,rx_dataout3}));
  cmac_usplus_1_cmac_usplus_1_pipeline_sync_512bit i_cmac_usplus_1_pipeline_sync_512bit_txdata
       (.Q({txdata_in[447:384],txdata_in[319:256],txdata_in[191:128],txdata_in[63:0]}),
        .\data_out_reg[447]_0 ({i_cmac_usplus_1_tx_sync_n_0,i_cmac_usplus_1_tx_sync_n_1,i_cmac_usplus_1_tx_sync_n_2,i_cmac_usplus_1_tx_sync_n_3,i_cmac_usplus_1_tx_sync_n_4,i_cmac_usplus_1_tx_sync_n_5,i_cmac_usplus_1_tx_sync_n_6,i_cmac_usplus_1_tx_sync_n_7,i_cmac_usplus_1_tx_sync_n_8,i_cmac_usplus_1_tx_sync_n_9,i_cmac_usplus_1_tx_sync_n_10,i_cmac_usplus_1_tx_sync_n_11,i_cmac_usplus_1_tx_sync_n_12,i_cmac_usplus_1_tx_sync_n_13,i_cmac_usplus_1_tx_sync_n_14,i_cmac_usplus_1_tx_sync_n_15,i_cmac_usplus_1_tx_sync_n_16,i_cmac_usplus_1_tx_sync_n_17,i_cmac_usplus_1_tx_sync_n_18,i_cmac_usplus_1_tx_sync_n_19,i_cmac_usplus_1_tx_sync_n_20,i_cmac_usplus_1_tx_sync_n_21,i_cmac_usplus_1_tx_sync_n_22,i_cmac_usplus_1_tx_sync_n_23,i_cmac_usplus_1_tx_sync_n_24,i_cmac_usplus_1_tx_sync_n_25,i_cmac_usplus_1_tx_sync_n_26,i_cmac_usplus_1_tx_sync_n_27,i_cmac_usplus_1_tx_sync_n_28,i_cmac_usplus_1_tx_sync_n_29,i_cmac_usplus_1_tx_sync_n_30,i_cmac_usplus_1_tx_sync_n_31,i_cmac_usplus_1_tx_sync_n_32,i_cmac_usplus_1_tx_sync_n_33,i_cmac_usplus_1_tx_sync_n_34,i_cmac_usplus_1_tx_sync_n_35,i_cmac_usplus_1_tx_sync_n_36,i_cmac_usplus_1_tx_sync_n_37,i_cmac_usplus_1_tx_sync_n_38,i_cmac_usplus_1_tx_sync_n_39,i_cmac_usplus_1_tx_sync_n_40,i_cmac_usplus_1_tx_sync_n_41,i_cmac_usplus_1_tx_sync_n_42,i_cmac_usplus_1_tx_sync_n_43,i_cmac_usplus_1_tx_sync_n_44,i_cmac_usplus_1_tx_sync_n_45,i_cmac_usplus_1_tx_sync_n_46,i_cmac_usplus_1_tx_sync_n_47,i_cmac_usplus_1_tx_sync_n_48,i_cmac_usplus_1_tx_sync_n_49,i_cmac_usplus_1_tx_sync_n_50,i_cmac_usplus_1_tx_sync_n_51,i_cmac_usplus_1_tx_sync_n_52,i_cmac_usplus_1_tx_sync_n_53,i_cmac_usplus_1_tx_sync_n_54,i_cmac_usplus_1_tx_sync_n_55,i_cmac_usplus_1_tx_sync_n_56,i_cmac_usplus_1_tx_sync_n_57,i_cmac_usplus_1_tx_sync_n_58,i_cmac_usplus_1_tx_sync_n_59,i_cmac_usplus_1_tx_sync_n_60,i_cmac_usplus_1_tx_sync_n_61,i_cmac_usplus_1_tx_sync_n_62,i_cmac_usplus_1_tx_sync_n_63,i_cmac_usplus_1_tx_sync_n_64,i_cmac_usplus_1_tx_sync_n_65,i_cmac_usplus_1_tx_sync_n_66,i_cmac_usplus_1_tx_sync_n_67,i_cmac_usplus_1_tx_sync_n_68,i_cmac_usplus_1_tx_sync_n_69,i_cmac_usplus_1_tx_sync_n_70,i_cmac_usplus_1_tx_sync_n_71,i_cmac_usplus_1_tx_sync_n_72,i_cmac_usplus_1_tx_sync_n_73,i_cmac_usplus_1_tx_sync_n_74,i_cmac_usplus_1_tx_sync_n_75,i_cmac_usplus_1_tx_sync_n_76,i_cmac_usplus_1_tx_sync_n_77,i_cmac_usplus_1_tx_sync_n_78,i_cmac_usplus_1_tx_sync_n_79,i_cmac_usplus_1_tx_sync_n_80,i_cmac_usplus_1_tx_sync_n_81,i_cmac_usplus_1_tx_sync_n_82,i_cmac_usplus_1_tx_sync_n_83,i_cmac_usplus_1_tx_sync_n_84,i_cmac_usplus_1_tx_sync_n_85,i_cmac_usplus_1_tx_sync_n_86,i_cmac_usplus_1_tx_sync_n_87,i_cmac_usplus_1_tx_sync_n_88,i_cmac_usplus_1_tx_sync_n_89,i_cmac_usplus_1_tx_sync_n_90,i_cmac_usplus_1_tx_sync_n_91,i_cmac_usplus_1_tx_sync_n_92,i_cmac_usplus_1_tx_sync_n_93,i_cmac_usplus_1_tx_sync_n_94,i_cmac_usplus_1_tx_sync_n_95,i_cmac_usplus_1_tx_sync_n_96,i_cmac_usplus_1_tx_sync_n_97,i_cmac_usplus_1_tx_sync_n_98,i_cmac_usplus_1_tx_sync_n_99,i_cmac_usplus_1_tx_sync_n_100,i_cmac_usplus_1_tx_sync_n_101,i_cmac_usplus_1_tx_sync_n_102,i_cmac_usplus_1_tx_sync_n_103,i_cmac_usplus_1_tx_sync_n_104,i_cmac_usplus_1_tx_sync_n_105,i_cmac_usplus_1_tx_sync_n_106,i_cmac_usplus_1_tx_sync_n_107,i_cmac_usplus_1_tx_sync_n_108,i_cmac_usplus_1_tx_sync_n_109,i_cmac_usplus_1_tx_sync_n_110,i_cmac_usplus_1_tx_sync_n_111,i_cmac_usplus_1_tx_sync_n_112,i_cmac_usplus_1_tx_sync_n_113,i_cmac_usplus_1_tx_sync_n_114,i_cmac_usplus_1_tx_sync_n_115,i_cmac_usplus_1_tx_sync_n_116,i_cmac_usplus_1_tx_sync_n_117,i_cmac_usplus_1_tx_sync_n_118,i_cmac_usplus_1_tx_sync_n_119,i_cmac_usplus_1_tx_sync_n_120,i_cmac_usplus_1_tx_sync_n_121,i_cmac_usplus_1_tx_sync_n_122,i_cmac_usplus_1_tx_sync_n_123,i_cmac_usplus_1_tx_sync_n_124,i_cmac_usplus_1_tx_sync_n_125,i_cmac_usplus_1_tx_sync_n_126,i_cmac_usplus_1_tx_sync_n_127,i_cmac_usplus_1_tx_sync_n_128,i_cmac_usplus_1_tx_sync_n_129,i_cmac_usplus_1_tx_sync_n_130,i_cmac_usplus_1_tx_sync_n_131,i_cmac_usplus_1_tx_sync_n_132,i_cmac_usplus_1_tx_sync_n_133,i_cmac_usplus_1_tx_sync_n_134,i_cmac_usplus_1_tx_sync_n_135,i_cmac_usplus_1_tx_sync_n_136,i_cmac_usplus_1_tx_sync_n_137,i_cmac_usplus_1_tx_sync_n_138,i_cmac_usplus_1_tx_sync_n_139,i_cmac_usplus_1_tx_sync_n_140,i_cmac_usplus_1_tx_sync_n_141,i_cmac_usplus_1_tx_sync_n_142,i_cmac_usplus_1_tx_sync_n_143,i_cmac_usplus_1_tx_sync_n_144,i_cmac_usplus_1_tx_sync_n_145,i_cmac_usplus_1_tx_sync_n_146,i_cmac_usplus_1_tx_sync_n_147,i_cmac_usplus_1_tx_sync_n_148,i_cmac_usplus_1_tx_sync_n_149,i_cmac_usplus_1_tx_sync_n_150,i_cmac_usplus_1_tx_sync_n_151,i_cmac_usplus_1_tx_sync_n_152,i_cmac_usplus_1_tx_sync_n_153,i_cmac_usplus_1_tx_sync_n_154,i_cmac_usplus_1_tx_sync_n_155,i_cmac_usplus_1_tx_sync_n_156,i_cmac_usplus_1_tx_sync_n_157,i_cmac_usplus_1_tx_sync_n_158,i_cmac_usplus_1_tx_sync_n_159,i_cmac_usplus_1_tx_sync_n_160,i_cmac_usplus_1_tx_sync_n_161,i_cmac_usplus_1_tx_sync_n_162,i_cmac_usplus_1_tx_sync_n_163,i_cmac_usplus_1_tx_sync_n_164,i_cmac_usplus_1_tx_sync_n_165,i_cmac_usplus_1_tx_sync_n_166,i_cmac_usplus_1_tx_sync_n_167,i_cmac_usplus_1_tx_sync_n_168,i_cmac_usplus_1_tx_sync_n_169,i_cmac_usplus_1_tx_sync_n_170,i_cmac_usplus_1_tx_sync_n_171,i_cmac_usplus_1_tx_sync_n_172,i_cmac_usplus_1_tx_sync_n_173,i_cmac_usplus_1_tx_sync_n_174,i_cmac_usplus_1_tx_sync_n_175,i_cmac_usplus_1_tx_sync_n_176,i_cmac_usplus_1_tx_sync_n_177,i_cmac_usplus_1_tx_sync_n_178,i_cmac_usplus_1_tx_sync_n_179,i_cmac_usplus_1_tx_sync_n_180,i_cmac_usplus_1_tx_sync_n_181,i_cmac_usplus_1_tx_sync_n_182,i_cmac_usplus_1_tx_sync_n_183,i_cmac_usplus_1_tx_sync_n_184,i_cmac_usplus_1_tx_sync_n_185,i_cmac_usplus_1_tx_sync_n_186,i_cmac_usplus_1_tx_sync_n_187,i_cmac_usplus_1_tx_sync_n_188,i_cmac_usplus_1_tx_sync_n_189,i_cmac_usplus_1_tx_sync_n_190,i_cmac_usplus_1_tx_sync_n_191,i_cmac_usplus_1_tx_sync_n_192,i_cmac_usplus_1_tx_sync_n_193,i_cmac_usplus_1_tx_sync_n_194,i_cmac_usplus_1_tx_sync_n_195,i_cmac_usplus_1_tx_sync_n_196,i_cmac_usplus_1_tx_sync_n_197,i_cmac_usplus_1_tx_sync_n_198,i_cmac_usplus_1_tx_sync_n_199,i_cmac_usplus_1_tx_sync_n_200,i_cmac_usplus_1_tx_sync_n_201,i_cmac_usplus_1_tx_sync_n_202,i_cmac_usplus_1_tx_sync_n_203,i_cmac_usplus_1_tx_sync_n_204,i_cmac_usplus_1_tx_sync_n_205,i_cmac_usplus_1_tx_sync_n_206,i_cmac_usplus_1_tx_sync_n_207,i_cmac_usplus_1_tx_sync_n_208,i_cmac_usplus_1_tx_sync_n_209,i_cmac_usplus_1_tx_sync_n_210,i_cmac_usplus_1_tx_sync_n_211,i_cmac_usplus_1_tx_sync_n_212,i_cmac_usplus_1_tx_sync_n_213,i_cmac_usplus_1_tx_sync_n_214,i_cmac_usplus_1_tx_sync_n_215,i_cmac_usplus_1_tx_sync_n_216,i_cmac_usplus_1_tx_sync_n_217,i_cmac_usplus_1_tx_sync_n_218,i_cmac_usplus_1_tx_sync_n_219,i_cmac_usplus_1_tx_sync_n_220,i_cmac_usplus_1_tx_sync_n_221,i_cmac_usplus_1_tx_sync_n_222,i_cmac_usplus_1_tx_sync_n_223,i_cmac_usplus_1_tx_sync_n_224,i_cmac_usplus_1_tx_sync_n_225,i_cmac_usplus_1_tx_sync_n_226,i_cmac_usplus_1_tx_sync_n_227,i_cmac_usplus_1_tx_sync_n_228,i_cmac_usplus_1_tx_sync_n_229,i_cmac_usplus_1_tx_sync_n_230,i_cmac_usplus_1_tx_sync_n_231,i_cmac_usplus_1_tx_sync_n_232,i_cmac_usplus_1_tx_sync_n_233,i_cmac_usplus_1_tx_sync_n_234,i_cmac_usplus_1_tx_sync_n_235,i_cmac_usplus_1_tx_sync_n_236,i_cmac_usplus_1_tx_sync_n_237,i_cmac_usplus_1_tx_sync_n_238,i_cmac_usplus_1_tx_sync_n_239,i_cmac_usplus_1_tx_sync_n_240,i_cmac_usplus_1_tx_sync_n_241,i_cmac_usplus_1_tx_sync_n_242,i_cmac_usplus_1_tx_sync_n_243,i_cmac_usplus_1_tx_sync_n_244,i_cmac_usplus_1_tx_sync_n_245,i_cmac_usplus_1_tx_sync_n_246,i_cmac_usplus_1_tx_sync_n_247,i_cmac_usplus_1_tx_sync_n_248,i_cmac_usplus_1_tx_sync_n_249,i_cmac_usplus_1_tx_sync_n_250,i_cmac_usplus_1_tx_sync_n_251,i_cmac_usplus_1_tx_sync_n_252,i_cmac_usplus_1_tx_sync_n_253,i_cmac_usplus_1_tx_sync_n_254,i_cmac_usplus_1_tx_sync_n_255}),
        .\data_out_reg[447]_1 (gt_txusrclk2));
  cmac_usplus_1_cmac_usplus_1_pipeline_sync_64bit i_cmac_usplus_1_pipeline_sync_64bit_txctrl0
       (.Q({txctrl0_in[55:48],txctrl0_in[39:32],txctrl0_in[23:16],txctrl0_in[7:0]}),
        .\data_out_reg[0]_0 (gt_txusrclk2),
        .\data_out_reg[55]_0 ({ctrl0_out[55:48],ctrl0_out[39:32],ctrl0_out[23:16],ctrl0_out[7:0]}));
  cmac_usplus_1_cmac_usplus_1_pipeline_sync_64bit_10 i_cmac_usplus_1_pipeline_sync_64bit_txctrl1
       (.Q({txctrl1_in[55:48],txctrl1_in[39:32],txctrl1_in[23:16],txctrl1_in[7:0]}),
        .\data_out_reg[55]_0 ({ctrl1_out[55:48],ctrl1_out[39:32],ctrl1_out[23:16],ctrl1_out[7:0]}),
        .\data_out_reg[55]_1 (gt_txusrclk2));
  cmac_usplus_1_cmac_usplus_1_rx_16bit_pipeline_sync i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[7],rxctrl0_out[7],rxctrl1_out[6],rxctrl0_out[6],rxctrl1_out[5],rxctrl0_out[5],rxctrl1_out[4],rxctrl0_out[4],rxctrl1_out[3],rxctrl0_out[3],rxctrl1_out[2],rxctrl0_out[2],rxctrl1_out[1],rxctrl0_out[1],rxctrl1_out[0],rxctrl0_out[0]}),
        .Q({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_15}));
  cmac_usplus_1_cmac_usplus_1_rx_16bit_pipeline_sync_11 i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[23],rxctrl0_out[23],rxctrl1_out[22],rxctrl0_out[22],rxctrl1_out[21],rxctrl0_out[21],rxctrl1_out[20],rxctrl0_out[20],rxctrl1_out[19],rxctrl0_out[19],rxctrl1_out[18],rxctrl0_out[18],rxctrl1_out[17],rxctrl0_out[17],rxctrl1_out[16],rxctrl0_out[16]}),
        .Q({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_15}));
  cmac_usplus_1_cmac_usplus_1_rx_16bit_pipeline_sync_12 i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[39],rxctrl0_out[39],rxctrl1_out[38],rxctrl0_out[38],rxctrl1_out[37],rxctrl0_out[37],rxctrl1_out[36],rxctrl0_out[36],rxctrl1_out[35],rxctrl0_out[35],rxctrl1_out[34],rxctrl0_out[34],rxctrl1_out[33],rxctrl0_out[33],rxctrl1_out[32],rxctrl0_out[32]}),
        .Q({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_15}));
  cmac_usplus_1_cmac_usplus_1_rx_16bit_pipeline_sync_13 i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[55],rxctrl0_out[55],rxctrl1_out[54],rxctrl0_out[54],rxctrl1_out[53],rxctrl0_out[53],rxctrl1_out[52],rxctrl0_out[52],rxctrl1_out[51],rxctrl0_out[51],rxctrl1_out[50],rxctrl0_out[50],rxctrl1_out[49],rxctrl0_out[49],rxctrl1_out[48],rxctrl0_out[48]}),
        .Q({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_15}));
  cmac_usplus_1_cmac_usplus_1_rx_16bit_sync i_cmac_usplus_1_rx_16bit_sync_alt_data0
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0_n_15}),
        .Q(rx_serdes_alt_data0_2d));
  cmac_usplus_1_cmac_usplus_1_rx_16bit_sync_14 i_cmac_usplus_1_rx_16bit_sync_alt_data1
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1_n_15}),
        .Q(rx_serdes_alt_data1_2d));
  cmac_usplus_1_cmac_usplus_1_rx_16bit_sync_15 i_cmac_usplus_1_rx_16bit_sync_alt_data2
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2_n_15}),
        .Q(rx_serdes_alt_data2_2d));
  cmac_usplus_1_cmac_usplus_1_rx_16bit_sync_16 i_cmac_usplus_1_rx_16bit_sync_alt_data3
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_0,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_1,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_2,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_3,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_4,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_5,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_6,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_7,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_8,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_9,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_10,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_11,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_12,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_13,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_14,i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3_n_15}),
        .Q(rx_serdes_alt_data3_2d));
  cmac_usplus_1_cmac_usplus_1_rx_64bit_pipeline_sync i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[63:0]),
        .Q({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_63}));
  cmac_usplus_1_cmac_usplus_1_rx_64bit_pipeline_sync_17 i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[191:128]),
        .Q({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_63}));
  cmac_usplus_1_cmac_usplus_1_rx_64bit_pipeline_sync_18 i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[319:256]),
        .Q({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_63}));
  cmac_usplus_1_cmac_usplus_1_rx_64bit_pipeline_sync_19 i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[447:384]),
        .Q({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_63}));
  cmac_usplus_1_cmac_usplus_1_rx_64bit_sync i_cmac_usplus_1_rx_64bit_sync_serdes_data0
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0_n_63}),
        .Q(rx_serdes_data0_2d));
  cmac_usplus_1_cmac_usplus_1_rx_64bit_sync_20 i_cmac_usplus_1_rx_64bit_sync_serdes_data1
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1_n_63}),
        .Q(rx_serdes_data1_2d));
  cmac_usplus_1_cmac_usplus_1_rx_64bit_sync_21 i_cmac_usplus_1_rx_64bit_sync_serdes_data2
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2_n_63}),
        .Q(rx_serdes_data2_2d));
  cmac_usplus_1_cmac_usplus_1_rx_64bit_sync_22 i_cmac_usplus_1_rx_64bit_sync_serdes_data3
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_0,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_1,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_2,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_3,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_4,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_5,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_6,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_7,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_8,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_9,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_10,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_11,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_12,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_13,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_14,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_15,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_16,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_17,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_18,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_19,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_20,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_21,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_22,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_23,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_24,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_25,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_26,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_27,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_28,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_29,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_30,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_31,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_32,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_33,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_34,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_35,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_36,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_37,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_38,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_39,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_40,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_41,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_42,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_43,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_44,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_45,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_46,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_47,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_48,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_49,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_50,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_51,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_52,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_53,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_54,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_55,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_56,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_57,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_58,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_59,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_60,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_61,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_62,i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3_n_63}),
        .Q(rx_serdes_data3_2d));
  (* CTL_PTP_TRANSPCLK_MODE = "FALSE" *) 
  (* CTL_RX_CHECK_ACK = "TRUE" *) 
  (* CTL_RX_CHECK_PREAMBLE = "FALSE" *) 
  (* CTL_RX_CHECK_SFD = "FALSE" *) 
  (* CTL_RX_DELETE_FCS = "TRUE" *) 
  (* CTL_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_RX_FORWARD_CONTROL = "FALSE" *) 
  (* CTL_RX_IGNORE_FCS = "FALSE" *) 
  (* CTL_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* CTL_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* CTL_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PROCESS_LFI = "FALSE" *) 
  (* CTL_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* CTL_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* CTL_RX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_RX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_RX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_RX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_RX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_RX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_RX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_RX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_RX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_RX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_RX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_RX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_RX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_RX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_RX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_RX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_RX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_RX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_RX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_RX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_RX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* CTL_TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* CTL_TX_CUSTOM_PREAMBLE_ENABLE = "FALSE" *) 
  (* CTL_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_TX_FCS_INS_ENABLE = "TRUE" *) 
  (* CTL_TX_IGNORE_FCS = "TRUE" *) 
  (* CTL_TX_IPG_VALUE = "4'b1100" *) 
  (* CTL_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_TX_PTP_1STEP_ENABLE = "FALSE" *) 
  (* CTL_TX_PTP_LATENCY_ADJUST = "11'b00000000000" *) 
  (* CTL_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_TX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_TX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_TX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_TX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_TX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_TX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_TX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_TX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_TX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_TX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_TX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_TX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_TX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_TX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_TX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_TX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_TX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_TX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_TX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_TX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* C_IS_EVAL = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* is_du_within_envelope = "true" *) 
  cmac_usplus_1_cmac_usplus_v3_1_2_top i_cmac_usplus_1_top
       (.ctl_caui4_mode_in(1'b1),
        .ctl_rsfec_enable_transcoder_bypass_mode(1'b0),
        .ctl_rsfec_ieee_error_indication_mode(ctl_rsfec_ieee_error_indication_mode),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(ctl_rx_rsfec_enable),
        .ctl_rx_rsfec_enable_correction(ctl_rx_rsfec_enable_correction),
        .ctl_rx_rsfec_enable_indication(ctl_rx_rsfec_enable_indication),
        .ctl_rx_systemtimerin(ctl_rx_systemtimerin),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(ctl_tx_rsfec_enable),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin(ctl_tx_systemtimerin),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .rsfec_bypass_rx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_rx_din_cw_start(1'b0),
        .rsfec_bypass_rx_dout(NLW_i_cmac_usplus_1_top_rsfec_bypass_rx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_rx_dout_cw_start(NLW_i_cmac_usplus_1_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_rx_dout_valid(NLW_i_cmac_usplus_1_top_rsfec_bypass_rx_dout_valid_UNCONNECTED),
        .rsfec_bypass_tx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_tx_din_cw_start(1'b0),
        .rsfec_bypass_tx_dout(NLW_i_cmac_usplus_1_top_rsfec_bypass_tx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_tx_dout_cw_start(NLW_i_cmac_usplus_1_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_tx_dout_valid(NLW_i_cmac_usplus_1_top_rsfec_bypass_tx_dout_valid_UNCONNECTED),
        .rx_clk(rx_clk),
        .rx_dataout0(rx_dataout0),
        .rx_dataout1(rx_dataout1),
        .rx_dataout2(rx_dataout2),
        .rx_dataout3(rx_dataout3),
        .rx_enaout0(rx_enaout0),
        .rx_enaout1(rx_enaout1),
        .rx_enaout2(rx_enaout2),
        .rx_enaout3(rx_enaout3),
        .rx_eopout0(rx_eopout0),
        .rx_eopout1(rx_eopout1),
        .rx_eopout2(rx_eopout2),
        .rx_eopout3(rx_eopout3),
        .rx_errout0(rx_errout0),
        .rx_errout1(rx_errout1),
        .rx_errout2(rx_errout2),
        .rx_errout3(rx_errout3),
        .rx_lane_aligner_fill_0(rx_lane_aligner_fill_0_i),
        .rx_lane_aligner_fill_1(rx_lane_aligner_fill_1),
        .rx_lane_aligner_fill_10(rx_lane_aligner_fill_10),
        .rx_lane_aligner_fill_11(rx_lane_aligner_fill_11),
        .rx_lane_aligner_fill_12(rx_lane_aligner_fill_12),
        .rx_lane_aligner_fill_13(rx_lane_aligner_fill_13),
        .rx_lane_aligner_fill_14(rx_lane_aligner_fill_14),
        .rx_lane_aligner_fill_15(rx_lane_aligner_fill_15),
        .rx_lane_aligner_fill_16(rx_lane_aligner_fill_16),
        .rx_lane_aligner_fill_17(rx_lane_aligner_fill_17),
        .rx_lane_aligner_fill_18(rx_lane_aligner_fill_18),
        .rx_lane_aligner_fill_19(rx_lane_aligner_fill_19),
        .rx_lane_aligner_fill_2(rx_lane_aligner_fill_2),
        .rx_lane_aligner_fill_3(rx_lane_aligner_fill_3),
        .rx_lane_aligner_fill_4(rx_lane_aligner_fill_4),
        .rx_lane_aligner_fill_5(rx_lane_aligner_fill_5),
        .rx_lane_aligner_fill_6(rx_lane_aligner_fill_6),
        .rx_lane_aligner_fill_7(rx_lane_aligner_fill_7),
        .rx_lane_aligner_fill_8(rx_lane_aligner_fill_8),
        .rx_lane_aligner_fill_9(rx_lane_aligner_fill_9),
        .rx_mtyout0(rx_mtyout0),
        .rx_mtyout1(rx_mtyout1),
        .rx_mtyout2(rx_mtyout2),
        .rx_mtyout3(rx_mtyout3),
        .rx_otn_bip8_0({rx_otn_bip8_0[0],rx_otn_bip8_0[1],rx_otn_bip8_0[2],rx_otn_bip8_0[3],rx_otn_bip8_0[4],rx_otn_bip8_0[5],rx_otn_bip8_0[6],rx_otn_bip8_0[7]}),
        .rx_otn_bip8_1({rx_otn_bip8_1[0],rx_otn_bip8_1[1],rx_otn_bip8_1[2],rx_otn_bip8_1[3],rx_otn_bip8_1[4],rx_otn_bip8_1[5],rx_otn_bip8_1[6],rx_otn_bip8_1[7]}),
        .rx_otn_bip8_2({rx_otn_bip8_2[0],rx_otn_bip8_2[1],rx_otn_bip8_2[2],rx_otn_bip8_2[3],rx_otn_bip8_2[4],rx_otn_bip8_2[5],rx_otn_bip8_2[6],rx_otn_bip8_2[7]}),
        .rx_otn_bip8_3({rx_otn_bip8_3[0],rx_otn_bip8_3[1],rx_otn_bip8_3[2],rx_otn_bip8_3[3],rx_otn_bip8_3[4],rx_otn_bip8_3[5],rx_otn_bip8_3[6],rx_otn_bip8_3[7]}),
        .rx_otn_bip8_4({rx_otn_bip8_4[0],rx_otn_bip8_4[1],rx_otn_bip8_4[2],rx_otn_bip8_4[3],rx_otn_bip8_4[4],rx_otn_bip8_4[5],rx_otn_bip8_4[6],rx_otn_bip8_4[7]}),
        .rx_otn_data_0({rx_otn_data_0[64],rx_otn_data_0[65],rx_otn_data_0[0],rx_otn_data_0[1],rx_otn_data_0[2],rx_otn_data_0[3],rx_otn_data_0[4],rx_otn_data_0[5],rx_otn_data_0[6],rx_otn_data_0[7],rx_otn_data_0[8],rx_otn_data_0[9],rx_otn_data_0[10],rx_otn_data_0[11],rx_otn_data_0[12],rx_otn_data_0[13],rx_otn_data_0[14],rx_otn_data_0[15],rx_otn_data_0[16],rx_otn_data_0[17],rx_otn_data_0[18],rx_otn_data_0[19],rx_otn_data_0[20],rx_otn_data_0[21],rx_otn_data_0[22],rx_otn_data_0[23],rx_otn_data_0[24],rx_otn_data_0[25],rx_otn_data_0[26],rx_otn_data_0[27],rx_otn_data_0[28],rx_otn_data_0[29],rx_otn_data_0[30],rx_otn_data_0[31],rx_otn_data_0[32],rx_otn_data_0[33],rx_otn_data_0[34],rx_otn_data_0[35],rx_otn_data_0[36],rx_otn_data_0[37],rx_otn_data_0[38],rx_otn_data_0[39],rx_otn_data_0[40],rx_otn_data_0[41],rx_otn_data_0[42],rx_otn_data_0[43],rx_otn_data_0[44],rx_otn_data_0[45],rx_otn_data_0[46],rx_otn_data_0[47],rx_otn_data_0[48],rx_otn_data_0[49],rx_otn_data_0[50],rx_otn_data_0[51],rx_otn_data_0[52],rx_otn_data_0[53],rx_otn_data_0[54],rx_otn_data_0[55],rx_otn_data_0[56],rx_otn_data_0[57],rx_otn_data_0[58],rx_otn_data_0[59],rx_otn_data_0[60],rx_otn_data_0[61],rx_otn_data_0[62],rx_otn_data_0[63]}),
        .rx_otn_data_1({rx_otn_data_1[64],rx_otn_data_1[65],rx_otn_data_1[0],rx_otn_data_1[1],rx_otn_data_1[2],rx_otn_data_1[3],rx_otn_data_1[4],rx_otn_data_1[5],rx_otn_data_1[6],rx_otn_data_1[7],rx_otn_data_1[8],rx_otn_data_1[9],rx_otn_data_1[10],rx_otn_data_1[11],rx_otn_data_1[12],rx_otn_data_1[13],rx_otn_data_1[14],rx_otn_data_1[15],rx_otn_data_1[16],rx_otn_data_1[17],rx_otn_data_1[18],rx_otn_data_1[19],rx_otn_data_1[20],rx_otn_data_1[21],rx_otn_data_1[22],rx_otn_data_1[23],rx_otn_data_1[24],rx_otn_data_1[25],rx_otn_data_1[26],rx_otn_data_1[27],rx_otn_data_1[28],rx_otn_data_1[29],rx_otn_data_1[30],rx_otn_data_1[31],rx_otn_data_1[32],rx_otn_data_1[33],rx_otn_data_1[34],rx_otn_data_1[35],rx_otn_data_1[36],rx_otn_data_1[37],rx_otn_data_1[38],rx_otn_data_1[39],rx_otn_data_1[40],rx_otn_data_1[41],rx_otn_data_1[42],rx_otn_data_1[43],rx_otn_data_1[44],rx_otn_data_1[45],rx_otn_data_1[46],rx_otn_data_1[47],rx_otn_data_1[48],rx_otn_data_1[49],rx_otn_data_1[50],rx_otn_data_1[51],rx_otn_data_1[52],rx_otn_data_1[53],rx_otn_data_1[54],rx_otn_data_1[55],rx_otn_data_1[56],rx_otn_data_1[57],rx_otn_data_1[58],rx_otn_data_1[59],rx_otn_data_1[60],rx_otn_data_1[61],rx_otn_data_1[62],rx_otn_data_1[63]}),
        .rx_otn_data_2({rx_otn_data_2[64],rx_otn_data_2[65],rx_otn_data_2[0],rx_otn_data_2[1],rx_otn_data_2[2],rx_otn_data_2[3],rx_otn_data_2[4],rx_otn_data_2[5],rx_otn_data_2[6],rx_otn_data_2[7],rx_otn_data_2[8],rx_otn_data_2[9],rx_otn_data_2[10],rx_otn_data_2[11],rx_otn_data_2[12],rx_otn_data_2[13],rx_otn_data_2[14],rx_otn_data_2[15],rx_otn_data_2[16],rx_otn_data_2[17],rx_otn_data_2[18],rx_otn_data_2[19],rx_otn_data_2[20],rx_otn_data_2[21],rx_otn_data_2[22],rx_otn_data_2[23],rx_otn_data_2[24],rx_otn_data_2[25],rx_otn_data_2[26],rx_otn_data_2[27],rx_otn_data_2[28],rx_otn_data_2[29],rx_otn_data_2[30],rx_otn_data_2[31],rx_otn_data_2[32],rx_otn_data_2[33],rx_otn_data_2[34],rx_otn_data_2[35],rx_otn_data_2[36],rx_otn_data_2[37],rx_otn_data_2[38],rx_otn_data_2[39],rx_otn_data_2[40],rx_otn_data_2[41],rx_otn_data_2[42],rx_otn_data_2[43],rx_otn_data_2[44],rx_otn_data_2[45],rx_otn_data_2[46],rx_otn_data_2[47],rx_otn_data_2[48],rx_otn_data_2[49],rx_otn_data_2[50],rx_otn_data_2[51],rx_otn_data_2[52],rx_otn_data_2[53],rx_otn_data_2[54],rx_otn_data_2[55],rx_otn_data_2[56],rx_otn_data_2[57],rx_otn_data_2[58],rx_otn_data_2[59],rx_otn_data_2[60],rx_otn_data_2[61],rx_otn_data_2[62],rx_otn_data_2[63]}),
        .rx_otn_data_3({rx_otn_data_3[64],rx_otn_data_3[65],rx_otn_data_3[0],rx_otn_data_3[1],rx_otn_data_3[2],rx_otn_data_3[3],rx_otn_data_3[4],rx_otn_data_3[5],rx_otn_data_3[6],rx_otn_data_3[7],rx_otn_data_3[8],rx_otn_data_3[9],rx_otn_data_3[10],rx_otn_data_3[11],rx_otn_data_3[12],rx_otn_data_3[13],rx_otn_data_3[14],rx_otn_data_3[15],rx_otn_data_3[16],rx_otn_data_3[17],rx_otn_data_3[18],rx_otn_data_3[19],rx_otn_data_3[20],rx_otn_data_3[21],rx_otn_data_3[22],rx_otn_data_3[23],rx_otn_data_3[24],rx_otn_data_3[25],rx_otn_data_3[26],rx_otn_data_3[27],rx_otn_data_3[28],rx_otn_data_3[29],rx_otn_data_3[30],rx_otn_data_3[31],rx_otn_data_3[32],rx_otn_data_3[33],rx_otn_data_3[34],rx_otn_data_3[35],rx_otn_data_3[36],rx_otn_data_3[37],rx_otn_data_3[38],rx_otn_data_3[39],rx_otn_data_3[40],rx_otn_data_3[41],rx_otn_data_3[42],rx_otn_data_3[43],rx_otn_data_3[44],rx_otn_data_3[45],rx_otn_data_3[46],rx_otn_data_3[47],rx_otn_data_3[48],rx_otn_data_3[49],rx_otn_data_3[50],rx_otn_data_3[51],rx_otn_data_3[52],rx_otn_data_3[53],rx_otn_data_3[54],rx_otn_data_3[55],rx_otn_data_3[56],rx_otn_data_3[57],rx_otn_data_3[58],rx_otn_data_3[59],rx_otn_data_3[60],rx_otn_data_3[61],rx_otn_data_3[62],rx_otn_data_3[63]}),
        .rx_otn_data_4({rx_otn_data_4[64],rx_otn_data_4[65],rx_otn_data_4[0],rx_otn_data_4[1],rx_otn_data_4[2],rx_otn_data_4[3],rx_otn_data_4[4],rx_otn_data_4[5],rx_otn_data_4[6],rx_otn_data_4[7],rx_otn_data_4[8],rx_otn_data_4[9],rx_otn_data_4[10],rx_otn_data_4[11],rx_otn_data_4[12],rx_otn_data_4[13],rx_otn_data_4[14],rx_otn_data_4[15],rx_otn_data_4[16],rx_otn_data_4[17],rx_otn_data_4[18],rx_otn_data_4[19],rx_otn_data_4[20],rx_otn_data_4[21],rx_otn_data_4[22],rx_otn_data_4[23],rx_otn_data_4[24],rx_otn_data_4[25],rx_otn_data_4[26],rx_otn_data_4[27],rx_otn_data_4[28],rx_otn_data_4[29],rx_otn_data_4[30],rx_otn_data_4[31],rx_otn_data_4[32],rx_otn_data_4[33],rx_otn_data_4[34],rx_otn_data_4[35],rx_otn_data_4[36],rx_otn_data_4[37],rx_otn_data_4[38],rx_otn_data_4[39],rx_otn_data_4[40],rx_otn_data_4[41],rx_otn_data_4[42],rx_otn_data_4[43],rx_otn_data_4[44],rx_otn_data_4[45],rx_otn_data_4[46],rx_otn_data_4[47],rx_otn_data_4[48],rx_otn_data_4[49],rx_otn_data_4[50],rx_otn_data_4[51],rx_otn_data_4[52],rx_otn_data_4[53],rx_otn_data_4[54],rx_otn_data_4[55],rx_otn_data_4[56],rx_otn_data_4[57],rx_otn_data_4[58],rx_otn_data_4[59],rx_otn_data_4[60],rx_otn_data_4[61],rx_otn_data_4[62],rx_otn_data_4[63]}),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preout(rx_preambleout_int),
        .rx_ptp_pcslane_out(rx_ptp_pcslane_out_i),
        .rx_ptp_tstamp_out(rx_ptp_tstamp_out_i),
        .rx_reset(usr_rx_reset),
        .rx_serdes_alt_data0(rx_serdes_alt_data0_2d),
        .rx_serdes_alt_data1(rx_serdes_alt_data1_2d),
        .rx_serdes_alt_data2(rx_serdes_alt_data2_2d),
        .rx_serdes_alt_data3(rx_serdes_alt_data3_2d),
        .rx_serdes_clk({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .rx_serdes_data0(rx_serdes_data0_2d),
        .rx_serdes_data1(rx_serdes_data1_2d),
        .rx_serdes_data2(rx_serdes_data2_2d),
        .rx_serdes_data3(rx_serdes_data3_2d),
        .rx_serdes_data4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data9({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_reset({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,reset_done_async,1'b0,1'b0,1'b0}),
        .rx_sopout0(rx_sopout0),
        .rx_sopout1(rx_sopout1),
        .rx_sopout2(rx_sopout2),
        .rx_sopout3(rx_sopout3),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_i_cmac_usplus_1_top_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_i_cmac_usplus_1_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_i_cmac_usplus_1_top_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_i_cmac_usplus_1_top_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_i_cmac_usplus_1_top_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_i_cmac_usplus_1_top_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(stat_rx_rsfec_am_lock0),
        .stat_rx_rsfec_am_lock1(stat_rx_rsfec_am_lock1),
        .stat_rx_rsfec_am_lock2(stat_rx_rsfec_am_lock2),
        .stat_rx_rsfec_am_lock3(stat_rx_rsfec_am_lock3),
        .stat_rx_rsfec_corrected_cw_inc(stat_rx_rsfec_corrected_cw_inc),
        .stat_rx_rsfec_cw_inc(stat_rx_rsfec_cw_inc),
        .stat_rx_rsfec_err_count0_inc(stat_rx_rsfec_err_count0_inc),
        .stat_rx_rsfec_err_count1_inc(stat_rx_rsfec_err_count1_inc),
        .stat_rx_rsfec_err_count2_inc(stat_rx_rsfec_err_count2_inc),
        .stat_rx_rsfec_err_count3_inc(stat_rx_rsfec_err_count3_inc),
        .stat_rx_rsfec_hi_ser(stat_rx_rsfec_hi_ser),
        .stat_rx_rsfec_lane_alignment_status(stat_rx_rsfec_lane_alignment_status),
        .stat_rx_rsfec_lane_fill_0(stat_rx_rsfec_lane_fill_0),
        .stat_rx_rsfec_lane_fill_1(stat_rx_rsfec_lane_fill_1),
        .stat_rx_rsfec_lane_fill_2(stat_rx_rsfec_lane_fill_2),
        .stat_rx_rsfec_lane_fill_3(stat_rx_rsfec_lane_fill_3),
        .stat_rx_rsfec_lane_mapping(stat_rx_rsfec_lane_mapping),
        .stat_rx_rsfec_rsvd(NLW_i_cmac_usplus_1_top_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(stat_rx_rsfec_uncorrected_cw_inc),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_i_cmac_usplus_1_top_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_vl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_vl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_vl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_vl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_vl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_vl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_vl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_vl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_vl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_vl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_vl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_vl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_vl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_vl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_vl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_vl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_vl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_vl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_vl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_vl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_i_cmac_usplus_1_top_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_i_cmac_usplus_1_top_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(stat_tx_ptp_fifo_read_error),
        .stat_tx_ptp_fifo_write_error(stat_tx_ptp_fifo_write_error),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_i_cmac_usplus_1_top_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .tx_clk(gt_txusrclk2),
        .tx_datain0(tx_datain0),
        .tx_datain1(tx_datain1),
        .tx_datain2(tx_datain2),
        .tx_datain3(tx_datain3),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_mtyin0(tx_mtyin0),
        .tx_mtyin1(tx_mtyin1),
        .tx_mtyin2(tx_mtyin2),
        .tx_mtyin3(tx_mtyin3),
        .tx_ovfout(tx_ovfout),
        .tx_prein(tx_preamblein_int),
        .tx_ptp_1588op_in(tx_ptp_1588op_in_o),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(tx_ptp_pcslane_out),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in_o),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(tx_ptp_tstamp_out),
        .tx_ptp_tstamp_tag_out(tx_ptp_tstamp_tag_out),
        .tx_ptp_tstamp_valid_out(tx_ptp_tstamp_valid_out),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_rdyout(tx_rdyout),
        .tx_reset(usr_tx_reset),
        .tx_serdes_alt_data0(tx_serdes_alt_data0),
        .tx_serdes_alt_data1(tx_serdes_alt_data1),
        .tx_serdes_alt_data2(tx_serdes_alt_data2),
        .tx_serdes_alt_data3(tx_serdes_alt_data3),
        .tx_serdes_data0(tx_serdes_data0),
        .tx_serdes_data1(tx_serdes_data1),
        .tx_serdes_data2(tx_serdes_data2),
        .tx_serdes_data3(tx_serdes_data3),
        .tx_serdes_data4(NLW_i_cmac_usplus_1_top_tx_serdes_data4_UNCONNECTED[31:0]),
        .tx_serdes_data5(NLW_i_cmac_usplus_1_top_tx_serdes_data5_UNCONNECTED[31:0]),
        .tx_serdes_data6(NLW_i_cmac_usplus_1_top_tx_serdes_data6_UNCONNECTED[31:0]),
        .tx_serdes_data7(NLW_i_cmac_usplus_1_top_tx_serdes_data7_UNCONNECTED[31:0]),
        .tx_serdes_data8(NLW_i_cmac_usplus_1_top_tx_serdes_data8_UNCONNECTED[31:0]),
        .tx_serdes_data9(NLW_i_cmac_usplus_1_top_tx_serdes_data9_UNCONNECTED[31:0]),
        .tx_sopin0(tx_sopin0),
        .tx_sopin1(1'b0),
        .tx_sopin2(1'b0),
        .tx_sopin3(1'b0),
        .tx_unfout(tx_unfout));
  cmac_usplus_1_cmac_usplus_1_tx_sync i_cmac_usplus_1_tx_sync
       (.D({tx_serdes_data3,tx_serdes_data2,tx_serdes_data1,tx_serdes_data0}),
        .Q({i_cmac_usplus_1_tx_sync_n_0,i_cmac_usplus_1_tx_sync_n_1,i_cmac_usplus_1_tx_sync_n_2,i_cmac_usplus_1_tx_sync_n_3,i_cmac_usplus_1_tx_sync_n_4,i_cmac_usplus_1_tx_sync_n_5,i_cmac_usplus_1_tx_sync_n_6,i_cmac_usplus_1_tx_sync_n_7,i_cmac_usplus_1_tx_sync_n_8,i_cmac_usplus_1_tx_sync_n_9,i_cmac_usplus_1_tx_sync_n_10,i_cmac_usplus_1_tx_sync_n_11,i_cmac_usplus_1_tx_sync_n_12,i_cmac_usplus_1_tx_sync_n_13,i_cmac_usplus_1_tx_sync_n_14,i_cmac_usplus_1_tx_sync_n_15,i_cmac_usplus_1_tx_sync_n_16,i_cmac_usplus_1_tx_sync_n_17,i_cmac_usplus_1_tx_sync_n_18,i_cmac_usplus_1_tx_sync_n_19,i_cmac_usplus_1_tx_sync_n_20,i_cmac_usplus_1_tx_sync_n_21,i_cmac_usplus_1_tx_sync_n_22,i_cmac_usplus_1_tx_sync_n_23,i_cmac_usplus_1_tx_sync_n_24,i_cmac_usplus_1_tx_sync_n_25,i_cmac_usplus_1_tx_sync_n_26,i_cmac_usplus_1_tx_sync_n_27,i_cmac_usplus_1_tx_sync_n_28,i_cmac_usplus_1_tx_sync_n_29,i_cmac_usplus_1_tx_sync_n_30,i_cmac_usplus_1_tx_sync_n_31,i_cmac_usplus_1_tx_sync_n_32,i_cmac_usplus_1_tx_sync_n_33,i_cmac_usplus_1_tx_sync_n_34,i_cmac_usplus_1_tx_sync_n_35,i_cmac_usplus_1_tx_sync_n_36,i_cmac_usplus_1_tx_sync_n_37,i_cmac_usplus_1_tx_sync_n_38,i_cmac_usplus_1_tx_sync_n_39,i_cmac_usplus_1_tx_sync_n_40,i_cmac_usplus_1_tx_sync_n_41,i_cmac_usplus_1_tx_sync_n_42,i_cmac_usplus_1_tx_sync_n_43,i_cmac_usplus_1_tx_sync_n_44,i_cmac_usplus_1_tx_sync_n_45,i_cmac_usplus_1_tx_sync_n_46,i_cmac_usplus_1_tx_sync_n_47,i_cmac_usplus_1_tx_sync_n_48,i_cmac_usplus_1_tx_sync_n_49,i_cmac_usplus_1_tx_sync_n_50,i_cmac_usplus_1_tx_sync_n_51,i_cmac_usplus_1_tx_sync_n_52,i_cmac_usplus_1_tx_sync_n_53,i_cmac_usplus_1_tx_sync_n_54,i_cmac_usplus_1_tx_sync_n_55,i_cmac_usplus_1_tx_sync_n_56,i_cmac_usplus_1_tx_sync_n_57,i_cmac_usplus_1_tx_sync_n_58,i_cmac_usplus_1_tx_sync_n_59,i_cmac_usplus_1_tx_sync_n_60,i_cmac_usplus_1_tx_sync_n_61,i_cmac_usplus_1_tx_sync_n_62,i_cmac_usplus_1_tx_sync_n_63,i_cmac_usplus_1_tx_sync_n_64,i_cmac_usplus_1_tx_sync_n_65,i_cmac_usplus_1_tx_sync_n_66,i_cmac_usplus_1_tx_sync_n_67,i_cmac_usplus_1_tx_sync_n_68,i_cmac_usplus_1_tx_sync_n_69,i_cmac_usplus_1_tx_sync_n_70,i_cmac_usplus_1_tx_sync_n_71,i_cmac_usplus_1_tx_sync_n_72,i_cmac_usplus_1_tx_sync_n_73,i_cmac_usplus_1_tx_sync_n_74,i_cmac_usplus_1_tx_sync_n_75,i_cmac_usplus_1_tx_sync_n_76,i_cmac_usplus_1_tx_sync_n_77,i_cmac_usplus_1_tx_sync_n_78,i_cmac_usplus_1_tx_sync_n_79,i_cmac_usplus_1_tx_sync_n_80,i_cmac_usplus_1_tx_sync_n_81,i_cmac_usplus_1_tx_sync_n_82,i_cmac_usplus_1_tx_sync_n_83,i_cmac_usplus_1_tx_sync_n_84,i_cmac_usplus_1_tx_sync_n_85,i_cmac_usplus_1_tx_sync_n_86,i_cmac_usplus_1_tx_sync_n_87,i_cmac_usplus_1_tx_sync_n_88,i_cmac_usplus_1_tx_sync_n_89,i_cmac_usplus_1_tx_sync_n_90,i_cmac_usplus_1_tx_sync_n_91,i_cmac_usplus_1_tx_sync_n_92,i_cmac_usplus_1_tx_sync_n_93,i_cmac_usplus_1_tx_sync_n_94,i_cmac_usplus_1_tx_sync_n_95,i_cmac_usplus_1_tx_sync_n_96,i_cmac_usplus_1_tx_sync_n_97,i_cmac_usplus_1_tx_sync_n_98,i_cmac_usplus_1_tx_sync_n_99,i_cmac_usplus_1_tx_sync_n_100,i_cmac_usplus_1_tx_sync_n_101,i_cmac_usplus_1_tx_sync_n_102,i_cmac_usplus_1_tx_sync_n_103,i_cmac_usplus_1_tx_sync_n_104,i_cmac_usplus_1_tx_sync_n_105,i_cmac_usplus_1_tx_sync_n_106,i_cmac_usplus_1_tx_sync_n_107,i_cmac_usplus_1_tx_sync_n_108,i_cmac_usplus_1_tx_sync_n_109,i_cmac_usplus_1_tx_sync_n_110,i_cmac_usplus_1_tx_sync_n_111,i_cmac_usplus_1_tx_sync_n_112,i_cmac_usplus_1_tx_sync_n_113,i_cmac_usplus_1_tx_sync_n_114,i_cmac_usplus_1_tx_sync_n_115,i_cmac_usplus_1_tx_sync_n_116,i_cmac_usplus_1_tx_sync_n_117,i_cmac_usplus_1_tx_sync_n_118,i_cmac_usplus_1_tx_sync_n_119,i_cmac_usplus_1_tx_sync_n_120,i_cmac_usplus_1_tx_sync_n_121,i_cmac_usplus_1_tx_sync_n_122,i_cmac_usplus_1_tx_sync_n_123,i_cmac_usplus_1_tx_sync_n_124,i_cmac_usplus_1_tx_sync_n_125,i_cmac_usplus_1_tx_sync_n_126,i_cmac_usplus_1_tx_sync_n_127,i_cmac_usplus_1_tx_sync_n_128,i_cmac_usplus_1_tx_sync_n_129,i_cmac_usplus_1_tx_sync_n_130,i_cmac_usplus_1_tx_sync_n_131,i_cmac_usplus_1_tx_sync_n_132,i_cmac_usplus_1_tx_sync_n_133,i_cmac_usplus_1_tx_sync_n_134,i_cmac_usplus_1_tx_sync_n_135,i_cmac_usplus_1_tx_sync_n_136,i_cmac_usplus_1_tx_sync_n_137,i_cmac_usplus_1_tx_sync_n_138,i_cmac_usplus_1_tx_sync_n_139,i_cmac_usplus_1_tx_sync_n_140,i_cmac_usplus_1_tx_sync_n_141,i_cmac_usplus_1_tx_sync_n_142,i_cmac_usplus_1_tx_sync_n_143,i_cmac_usplus_1_tx_sync_n_144,i_cmac_usplus_1_tx_sync_n_145,i_cmac_usplus_1_tx_sync_n_146,i_cmac_usplus_1_tx_sync_n_147,i_cmac_usplus_1_tx_sync_n_148,i_cmac_usplus_1_tx_sync_n_149,i_cmac_usplus_1_tx_sync_n_150,i_cmac_usplus_1_tx_sync_n_151,i_cmac_usplus_1_tx_sync_n_152,i_cmac_usplus_1_tx_sync_n_153,i_cmac_usplus_1_tx_sync_n_154,i_cmac_usplus_1_tx_sync_n_155,i_cmac_usplus_1_tx_sync_n_156,i_cmac_usplus_1_tx_sync_n_157,i_cmac_usplus_1_tx_sync_n_158,i_cmac_usplus_1_tx_sync_n_159,i_cmac_usplus_1_tx_sync_n_160,i_cmac_usplus_1_tx_sync_n_161,i_cmac_usplus_1_tx_sync_n_162,i_cmac_usplus_1_tx_sync_n_163,i_cmac_usplus_1_tx_sync_n_164,i_cmac_usplus_1_tx_sync_n_165,i_cmac_usplus_1_tx_sync_n_166,i_cmac_usplus_1_tx_sync_n_167,i_cmac_usplus_1_tx_sync_n_168,i_cmac_usplus_1_tx_sync_n_169,i_cmac_usplus_1_tx_sync_n_170,i_cmac_usplus_1_tx_sync_n_171,i_cmac_usplus_1_tx_sync_n_172,i_cmac_usplus_1_tx_sync_n_173,i_cmac_usplus_1_tx_sync_n_174,i_cmac_usplus_1_tx_sync_n_175,i_cmac_usplus_1_tx_sync_n_176,i_cmac_usplus_1_tx_sync_n_177,i_cmac_usplus_1_tx_sync_n_178,i_cmac_usplus_1_tx_sync_n_179,i_cmac_usplus_1_tx_sync_n_180,i_cmac_usplus_1_tx_sync_n_181,i_cmac_usplus_1_tx_sync_n_182,i_cmac_usplus_1_tx_sync_n_183,i_cmac_usplus_1_tx_sync_n_184,i_cmac_usplus_1_tx_sync_n_185,i_cmac_usplus_1_tx_sync_n_186,i_cmac_usplus_1_tx_sync_n_187,i_cmac_usplus_1_tx_sync_n_188,i_cmac_usplus_1_tx_sync_n_189,i_cmac_usplus_1_tx_sync_n_190,i_cmac_usplus_1_tx_sync_n_191,i_cmac_usplus_1_tx_sync_n_192,i_cmac_usplus_1_tx_sync_n_193,i_cmac_usplus_1_tx_sync_n_194,i_cmac_usplus_1_tx_sync_n_195,i_cmac_usplus_1_tx_sync_n_196,i_cmac_usplus_1_tx_sync_n_197,i_cmac_usplus_1_tx_sync_n_198,i_cmac_usplus_1_tx_sync_n_199,i_cmac_usplus_1_tx_sync_n_200,i_cmac_usplus_1_tx_sync_n_201,i_cmac_usplus_1_tx_sync_n_202,i_cmac_usplus_1_tx_sync_n_203,i_cmac_usplus_1_tx_sync_n_204,i_cmac_usplus_1_tx_sync_n_205,i_cmac_usplus_1_tx_sync_n_206,i_cmac_usplus_1_tx_sync_n_207,i_cmac_usplus_1_tx_sync_n_208,i_cmac_usplus_1_tx_sync_n_209,i_cmac_usplus_1_tx_sync_n_210,i_cmac_usplus_1_tx_sync_n_211,i_cmac_usplus_1_tx_sync_n_212,i_cmac_usplus_1_tx_sync_n_213,i_cmac_usplus_1_tx_sync_n_214,i_cmac_usplus_1_tx_sync_n_215,i_cmac_usplus_1_tx_sync_n_216,i_cmac_usplus_1_tx_sync_n_217,i_cmac_usplus_1_tx_sync_n_218,i_cmac_usplus_1_tx_sync_n_219,i_cmac_usplus_1_tx_sync_n_220,i_cmac_usplus_1_tx_sync_n_221,i_cmac_usplus_1_tx_sync_n_222,i_cmac_usplus_1_tx_sync_n_223,i_cmac_usplus_1_tx_sync_n_224,i_cmac_usplus_1_tx_sync_n_225,i_cmac_usplus_1_tx_sync_n_226,i_cmac_usplus_1_tx_sync_n_227,i_cmac_usplus_1_tx_sync_n_228,i_cmac_usplus_1_tx_sync_n_229,i_cmac_usplus_1_tx_sync_n_230,i_cmac_usplus_1_tx_sync_n_231,i_cmac_usplus_1_tx_sync_n_232,i_cmac_usplus_1_tx_sync_n_233,i_cmac_usplus_1_tx_sync_n_234,i_cmac_usplus_1_tx_sync_n_235,i_cmac_usplus_1_tx_sync_n_236,i_cmac_usplus_1_tx_sync_n_237,i_cmac_usplus_1_tx_sync_n_238,i_cmac_usplus_1_tx_sync_n_239,i_cmac_usplus_1_tx_sync_n_240,i_cmac_usplus_1_tx_sync_n_241,i_cmac_usplus_1_tx_sync_n_242,i_cmac_usplus_1_tx_sync_n_243,i_cmac_usplus_1_tx_sync_n_244,i_cmac_usplus_1_tx_sync_n_245,i_cmac_usplus_1_tx_sync_n_246,i_cmac_usplus_1_tx_sync_n_247,i_cmac_usplus_1_tx_sync_n_248,i_cmac_usplus_1_tx_sync_n_249,i_cmac_usplus_1_tx_sync_n_250,i_cmac_usplus_1_tx_sync_n_251,i_cmac_usplus_1_tx_sync_n_252,i_cmac_usplus_1_tx_sync_n_253,i_cmac_usplus_1_tx_sync_n_254,i_cmac_usplus_1_tx_sync_n_255}),
        .\ctrl0_in_d1_reg[55]_0 ({tx_serdes_alt_data3[14],tx_serdes_alt_data3[12],tx_serdes_alt_data3[10],tx_serdes_alt_data3[8],tx_serdes_alt_data3[6],tx_serdes_alt_data3[4],tx_serdes_alt_data3[2],tx_serdes_alt_data3[0],tx_serdes_alt_data2[14],tx_serdes_alt_data2[12],tx_serdes_alt_data2[10],tx_serdes_alt_data2[8],tx_serdes_alt_data2[6],tx_serdes_alt_data2[4],tx_serdes_alt_data2[2],tx_serdes_alt_data2[0],tx_serdes_alt_data1[14],tx_serdes_alt_data1[12],tx_serdes_alt_data1[10],tx_serdes_alt_data1[8],tx_serdes_alt_data1[6],tx_serdes_alt_data1[4],tx_serdes_alt_data1[2],tx_serdes_alt_data1[0],tx_serdes_alt_data0[14],tx_serdes_alt_data0[12],tx_serdes_alt_data0[10],tx_serdes_alt_data0[8],tx_serdes_alt_data0[6],tx_serdes_alt_data0[4],tx_serdes_alt_data0[2],tx_serdes_alt_data0[0]}),
        .\ctrl0_out_reg[55]_0 ({ctrl0_out[55:48],ctrl0_out[39:32],ctrl0_out[23:16],ctrl0_out[7:0]}),
        .\ctrl1_in_d1_reg[55]_0 (gt_txusrclk2),
        .\ctrl1_in_d1_reg[55]_1 ({tx_serdes_alt_data3[15],tx_serdes_alt_data3[13],tx_serdes_alt_data3[11],tx_serdes_alt_data3[9],tx_serdes_alt_data3[7],tx_serdes_alt_data3[5],tx_serdes_alt_data3[3],tx_serdes_alt_data3[1],tx_serdes_alt_data2[15],tx_serdes_alt_data2[13],tx_serdes_alt_data2[11],tx_serdes_alt_data2[9],tx_serdes_alt_data2[7],tx_serdes_alt_data2[5],tx_serdes_alt_data2[3],tx_serdes_alt_data2[1],tx_serdes_alt_data1[15],tx_serdes_alt_data1[13],tx_serdes_alt_data1[11],tx_serdes_alt_data1[9],tx_serdes_alt_data1[7],tx_serdes_alt_data1[5],tx_serdes_alt_data1[3],tx_serdes_alt_data1[1],tx_serdes_alt_data0[15],tx_serdes_alt_data0[13],tx_serdes_alt_data0[11],tx_serdes_alt_data0[9],tx_serdes_alt_data0[7],tx_serdes_alt_data0[5],tx_serdes_alt_data0[3],tx_serdes_alt_data0[1]}),
        .\ctrl1_out_reg[55]_0 ({ctrl1_out[55:48],ctrl1_out[39:32],ctrl1_out[23:16],ctrl1_out[7:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_10 
       (.I0(master_watchdog_reg[0]),
        .O(\master_watchdog[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_3 
       (.I0(master_watchdog_reg[7]),
        .O(\master_watchdog[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_4 
       (.I0(master_watchdog_reg[6]),
        .O(\master_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_5 
       (.I0(master_watchdog_reg[5]),
        .O(\master_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_6 
       (.I0(master_watchdog_reg[4]),
        .O(\master_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_7 
       (.I0(master_watchdog_reg[3]),
        .O(\master_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_8 
       (.I0(master_watchdog_reg[2]),
        .O(\master_watchdog[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_9 
       (.I0(master_watchdog_reg[1]),
        .O(\master_watchdog[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_2 
       (.I0(master_watchdog_reg[23]),
        .O(\master_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_3 
       (.I0(master_watchdog_reg[22]),
        .O(\master_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_4 
       (.I0(master_watchdog_reg[21]),
        .O(\master_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_5 
       (.I0(master_watchdog_reg[20]),
        .O(\master_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_6 
       (.I0(master_watchdog_reg[19]),
        .O(\master_watchdog[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_7 
       (.I0(master_watchdog_reg[18]),
        .O(\master_watchdog[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_8 
       (.I0(master_watchdog_reg[17]),
        .O(\master_watchdog[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_9 
       (.I0(master_watchdog_reg[16]),
        .O(\master_watchdog[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_2 
       (.I0(master_watchdog_reg[28]),
        .O(\master_watchdog[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_3 
       (.I0(master_watchdog_reg[27]),
        .O(\master_watchdog[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_4 
       (.I0(master_watchdog_reg[26]),
        .O(\master_watchdog[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_5 
       (.I0(master_watchdog_reg[25]),
        .O(\master_watchdog[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_6 
       (.I0(master_watchdog_reg[24]),
        .O(\master_watchdog[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_2 
       (.I0(master_watchdog_reg[15]),
        .O(\master_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_3 
       (.I0(master_watchdog_reg[14]),
        .O(\master_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_4 
       (.I0(master_watchdog_reg[13]),
        .O(\master_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_5 
       (.I0(master_watchdog_reg[12]),
        .O(\master_watchdog[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_6 
       (.I0(master_watchdog_reg[11]),
        .O(\master_watchdog[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_7 
       (.I0(master_watchdog_reg[10]),
        .O(\master_watchdog[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_8 
       (.I0(master_watchdog_reg[9]),
        .O(\master_watchdog[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_9 
       (.I0(master_watchdog_reg[8]),
        .O(\master_watchdog[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    master_watchdog_barking_i_1
       (.I0(master_watchdog_barking_i_2_n_0),
        .I1(master_watchdog_barking_i_3_n_0),
        .I2(master_watchdog_barking_i_4_n_0),
        .I3(master_watchdog_barking_i_5_n_0),
        .I4(master_watchdog_barking_i_6_n_0),
        .O(master_watchdog_barking_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_2
       (.I0(master_watchdog_reg[25]),
        .I1(master_watchdog_reg[26]),
        .I2(master_watchdog_reg[23]),
        .I3(master_watchdog_reg[24]),
        .I4(master_watchdog_reg[28]),
        .I5(master_watchdog_reg[27]),
        .O(master_watchdog_barking_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_3
       (.I0(master_watchdog_reg[19]),
        .I1(master_watchdog_reg[20]),
        .I2(master_watchdog_reg[17]),
        .I3(master_watchdog_reg[18]),
        .I4(master_watchdog_reg[22]),
        .I5(master_watchdog_reg[21]),
        .O(master_watchdog_barking_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_4
       (.I0(master_watchdog_reg[13]),
        .I1(master_watchdog_reg[14]),
        .I2(master_watchdog_reg[11]),
        .I3(master_watchdog_reg[12]),
        .I4(master_watchdog_reg[16]),
        .I5(master_watchdog_reg[15]),
        .O(master_watchdog_barking_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_5
       (.I0(master_watchdog_reg[7]),
        .I1(master_watchdog_reg[8]),
        .I2(master_watchdog_reg[5]),
        .I3(master_watchdog_reg[6]),
        .I4(master_watchdog_reg[10]),
        .I5(master_watchdog_reg[9]),
        .O(master_watchdog_barking_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    master_watchdog_barking_i_6
       (.I0(master_watchdog_reg[0]),
        .I1(master_watchdog_reg[1]),
        .I2(master_watchdog_reg[2]),
        .I3(master_watchdog_reg[4]),
        .I4(master_watchdog_reg[3]),
        .O(master_watchdog_barking_i_6_n_0));
  FDRE master_watchdog_barking_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(master_watchdog_barking_i_1_n_0),
        .Q(master_watchdog_barking_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_15 ),
        .Q(master_watchdog_reg[0]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[0]_i_2_n_0 ,\master_watchdog_reg[0]_i_2_n_1 ,\master_watchdog_reg[0]_i_2_n_2 ,\master_watchdog_reg[0]_i_2_n_3 ,\master_watchdog_reg[0]_i_2_n_4 ,\master_watchdog_reg[0]_i_2_n_5 ,\master_watchdog_reg[0]_i_2_n_6 ,\master_watchdog_reg[0]_i_2_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[0]_i_2_n_8 ,\master_watchdog_reg[0]_i_2_n_9 ,\master_watchdog_reg[0]_i_2_n_10 ,\master_watchdog_reg[0]_i_2_n_11 ,\master_watchdog_reg[0]_i_2_n_12 ,\master_watchdog_reg[0]_i_2_n_13 ,\master_watchdog_reg[0]_i_2_n_14 ,\master_watchdog_reg[0]_i_2_n_15 }),
        .S({\master_watchdog[0]_i_3_n_0 ,\master_watchdog[0]_i_4_n_0 ,\master_watchdog[0]_i_5_n_0 ,\master_watchdog[0]_i_6_n_0 ,\master_watchdog[0]_i_7_n_0 ,\master_watchdog[0]_i_8_n_0 ,\master_watchdog[0]_i_9_n_0 ,\master_watchdog[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_13 ),
        .Q(master_watchdog_reg[10]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_12 ),
        .Q(master_watchdog_reg[11]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_11 ),
        .Q(master_watchdog_reg[12]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_10 ),
        .Q(master_watchdog_reg[13]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_9 ),
        .Q(master_watchdog_reg[14]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_8 ),
        .Q(master_watchdog_reg[15]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_15 ),
        .Q(master_watchdog_reg[16]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[16]_i_1 
       (.CI(\master_watchdog_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[16]_i_1_n_0 ,\master_watchdog_reg[16]_i_1_n_1 ,\master_watchdog_reg[16]_i_1_n_2 ,\master_watchdog_reg[16]_i_1_n_3 ,\master_watchdog_reg[16]_i_1_n_4 ,\master_watchdog_reg[16]_i_1_n_5 ,\master_watchdog_reg[16]_i_1_n_6 ,\master_watchdog_reg[16]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[16]_i_1_n_8 ,\master_watchdog_reg[16]_i_1_n_9 ,\master_watchdog_reg[16]_i_1_n_10 ,\master_watchdog_reg[16]_i_1_n_11 ,\master_watchdog_reg[16]_i_1_n_12 ,\master_watchdog_reg[16]_i_1_n_13 ,\master_watchdog_reg[16]_i_1_n_14 ,\master_watchdog_reg[16]_i_1_n_15 }),
        .S({\master_watchdog[16]_i_2_n_0 ,\master_watchdog[16]_i_3_n_0 ,\master_watchdog[16]_i_4_n_0 ,\master_watchdog[16]_i_5_n_0 ,\master_watchdog[16]_i_6_n_0 ,\master_watchdog[16]_i_7_n_0 ,\master_watchdog[16]_i_8_n_0 ,\master_watchdog[16]_i_9_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_14 ),
        .Q(master_watchdog_reg[17]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_13 ),
        .Q(master_watchdog_reg[18]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_12 ),
        .Q(master_watchdog_reg[19]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_14 ),
        .Q(master_watchdog_reg[1]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_11 ),
        .Q(master_watchdog_reg[20]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_10 ),
        .Q(master_watchdog_reg[21]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_9 ),
        .Q(master_watchdog_reg[22]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_8 ),
        .Q(master_watchdog_reg[23]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[24] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_15 ),
        .Q(master_watchdog_reg[24]),
        .S(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[24]_i_1 
       (.CI(\master_watchdog_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED [7:4],\master_watchdog_reg[24]_i_1_n_4 ,\master_watchdog_reg[24]_i_1_n_5 ,\master_watchdog_reg[24]_i_1_n_6 ,\master_watchdog_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .O({\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED [7:5],\master_watchdog_reg[24]_i_1_n_11 ,\master_watchdog_reg[24]_i_1_n_12 ,\master_watchdog_reg[24]_i_1_n_13 ,\master_watchdog_reg[24]_i_1_n_14 ,\master_watchdog_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,\master_watchdog[24]_i_2_n_0 ,\master_watchdog[24]_i_3_n_0 ,\master_watchdog[24]_i_4_n_0 ,\master_watchdog[24]_i_5_n_0 ,\master_watchdog[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[25] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_14 ),
        .Q(master_watchdog_reg[25]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[26] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_13 ),
        .Q(master_watchdog_reg[26]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[27] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_12 ),
        .Q(master_watchdog_reg[27]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[28] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_11 ),
        .Q(master_watchdog_reg[28]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_13 ),
        .Q(master_watchdog_reg[2]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_12 ),
        .Q(master_watchdog_reg[3]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_11 ),
        .Q(master_watchdog_reg[4]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_10 ),
        .Q(master_watchdog_reg[5]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_9 ),
        .Q(master_watchdog_reg[6]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_8 ),
        .Q(master_watchdog_reg[7]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_15 ),
        .Q(master_watchdog_reg[8]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[8]_i_1 
       (.CI(\master_watchdog_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[8]_i_1_n_0 ,\master_watchdog_reg[8]_i_1_n_1 ,\master_watchdog_reg[8]_i_1_n_2 ,\master_watchdog_reg[8]_i_1_n_3 ,\master_watchdog_reg[8]_i_1_n_4 ,\master_watchdog_reg[8]_i_1_n_5 ,\master_watchdog_reg[8]_i_1_n_6 ,\master_watchdog_reg[8]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[8]_i_1_n_8 ,\master_watchdog_reg[8]_i_1_n_9 ,\master_watchdog_reg[8]_i_1_n_10 ,\master_watchdog_reg[8]_i_1_n_11 ,\master_watchdog_reg[8]_i_1_n_12 ,\master_watchdog_reg[8]_i_1_n_13 ,\master_watchdog_reg[8]_i_1_n_14 ,\master_watchdog_reg[8]_i_1_n_15 }),
        .S({\master_watchdog[8]_i_2_n_0 ,\master_watchdog[8]_i_3_n_0 ,\master_watchdog[8]_i_4_n_0 ,\master_watchdog[8]_i_5_n_0 ,\master_watchdog[8]_i_6_n_0 ,\master_watchdog[8]_i_7_n_0 ,\master_watchdog[8]_i_8_n_0 ,\master_watchdog[8]_i_9_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_14 ),
        .Q(master_watchdog_reg[9]),
        .S(master_watchdog0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_reset_rx_pll_and_datapath_dly,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I2(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(gtwiz_reset_rx_datapath_dly),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[0]),
        .I3(sm_reset_rx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF5A55E5E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39
   (i_in_out_reg_0,
    in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_pll_and_datapath_dly,
    Q,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_5 );
  output i_in_out_reg_0;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input [0:0]Q;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_5 ;

  wire \FSM_sequential_sm_reset_tx[2]_i_5 ;
  wire [0:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_datapath_dly),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q),
        .I3(sm_reset_tx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5 ),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0FF1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41
   (sm_reset_rx_timer_clr0__0,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    rxuserrdy_out_reg,
    sm_reset_rx_timer_sat);
  output sm_reset_rx_timer_clr0__0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rxuserrdy_out_reg;
  input sm_reset_rx_timer_sat;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(rxuserrdy_out_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42
   (\FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_clr0__0,
    E,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_tx_any_sync,
    GTYE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_done_int0__0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    txuserrdy_out_reg,
    sm_reset_tx_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output sm_reset_tx_timer_clr0__0;
  output [0:0]E;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input gtwiz_reset_tx_done_int0__0;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input txuserrdy_out_reg;
  input sm_reset_tx_timer_sat;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(txuserrdy_out_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF9F900001000)) 
    txuserrdy_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sm_reset_tx_timer_clr0__0),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTYE4_CHANNEL_TXUSERRDY),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr0__0,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_GTRXRESET,
    sm_reset_rx_timer_clr010_out__0,
    sm_reset_rx_timer_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input sm_reset_rx_timer_clr0__0;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input sm_reset_rx_timer_clr010_out__0;
  input sm_reset_rx_timer_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_i_2_n_0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00001514)) 
    gtrxreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_GTRXRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF0C000000)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF0000040F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .O(sm_reset_rx_cdr_to_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAEFAAFF0AE0AA0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  LUT6 #(
    .INIT(64'h8F808F8F80808080)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(Q[1]),
        .I1(p_0_in11_out__0),
        .I2(Q[2]),
        .I3(plllock_rx_sync),
        .I4(Q[0]),
        .I5(sm_reset_rx_timer_clr010_out__0),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int0__0,
    Q,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr0__0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ,
    \FSM_sequential_sm_reset_tx_reg[0]_0 );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int0__0;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int_reg;
  input sm_reset_tx_timer_clr0__0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire gttxreset_out_i_2_n_0;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'h7F7F7F7F2A2A2A3E)) 
    gttxreset_out_i_1
       (.I0(gttxreset_out_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(gttxreset_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0000C000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(plllock_tx_sync),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAAFFAEF0AA00AEF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr0__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT6 #(
    .INIT(64'hF022F00000220022)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(gtwiz_reset_tx_done_int0__0),
        .I3(Q[2]),
        .I4(plllock_tx_sync),
        .I5(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45
   (\FSM_sequential_sm_reset_rx_reg[2] ,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    sm_reset_rx_cdr_to_sat,
    sm_reset_rx_timer_clr0__0,
    p_0_in11_out__0);
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input sm_reset_rx_cdr_to_sat;
  input sm_reset_rx_timer_clr0__0;
  input p_0_in11_out__0;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;

  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(i_in_out_reg_n_0),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(p_0_in11_out__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00001414)) 
    rxprogdivreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_RXPROGDIVRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rxprogdivreset_out_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_n_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(i_in_out_reg_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtwiz_reset" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtwiz_reset
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    GTYE4_CHANNEL_TXUSERRDY,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    GTYE4_CHANNEL_GTTXRESET,
    pllreset_tx_out_reg_0,
    in0,
    gtwiz_userclk_tx_active_in,
    qpll0lock_out,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    rst_in0,
    txusrclk_in,
    rxusrclk_in,
    gtpowergood_out,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtwiz_reset_rx_datapath_in,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]GTYE4_CHANNEL_TXUSERRDY;
  output [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTYE4_CHANNEL_GTRXRESET;
  output [0:0]GTYE4_CHANNEL_RXUSERRDY;
  output [3:0]GTYE4_CHANNEL_GTTXRESET;
  output pllreset_tx_out_reg_0;
  input in0;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in0;
  input [0:0]txusrclk_in;
  input [0:0]rxusrclk_in;
  input [3:0]gtpowergood_out;
  input [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire i_in_meta_reg;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire pllreset_tx_out_reg_0;
  wire [0:0]qpll0lock_out;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire rst_in0;
  wire [0:0]rxusrclk_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_cdr_to_sat_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat_i_3_n_0;
  wire sm_reset_rx_cdr_to_sat_i_4_n_0;
  wire sm_reset_rx_cdr_to_sat_i_5_n_0;
  wire sm_reset_rx_cdr_to_sat_i_6_n_0;
  wire sm_reset_rx_cdr_to_sat_i_7_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [0:0]txusrclk_in;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF70000FFFFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hF8B8)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[0]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[2]),
        .I3(p_0_in11_out__0),
        .O(sm_reset_rx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx_timer_sat),
        .O(p_0_in11_out__0));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[2]),
        .I2(sm_reset_tx[1]),
        .O(sm_reset_tx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .I5(sm_reset_tx_timer_sat),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(in0));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.E(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_tx[2]_i_5 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx[0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .rxuserrdy_out_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .txuserrdy_out_reg(sm_reset_tx_timer_clr_reg_n_0));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43 bit_synchronizer_plllock_rx_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_plllock_rx_inst_n_3),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_rx_inst_n_4),
        .p_0_in11_out__0(p_0_in11_out__0),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_timer_clr010_out__0(sm_reset_rx_timer_clr010_out__0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_tx_inst_n_3),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_1),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(GTYE4_CHANNEL_GTRXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[0]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(GTYE4_CHANNEL_GTTXRESET[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[1]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(GTYE4_CHANNEL_GTTXRESET[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[2]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(GTYE4_CHANNEL_GTTXRESET[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[3]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(GTYE4_CHANNEL_GTTXRESET[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(pllreset_tx_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .rst_in_out_reg_1(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_2(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_47 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_48 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk_in(rxusrclk_in));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_52 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .txusrclk_in(txusrclk_in));
  cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53 reset_synchronizer_txprogdivreset_inst
       (.GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rst_in0(rst_in0));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_0),
        .Q(GTYE4_CHANNEL_RXPROGDIVRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(GTYE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I4(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[5]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT4 #(
    .INIT(16'h00F1)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .I1(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .I3(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    sm_reset_rx_cdr_to_sat_i_2
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I2(sm_reset_rx_cdr_to_sat_i_5_n_0),
        .I3(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[24]),
        .O(sm_reset_rx_cdr_to_sat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_3
       (.I0(sm_reset_rx_cdr_to_sat_i_7_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(sm_reset_rx_cdr_to_sat_i_3_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    sm_reset_rx_cdr_to_sat_i_4
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(sm_reset_rx_cdr_to_sat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h04)) 
    sm_reset_rx_cdr_to_sat_i_5
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(sm_reset_rx_cdr_to_sat_i_5_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sm_reset_rx_cdr_to_sat_i_6
       (.I0(sm_reset_rx_cdr_to_ctr_reg[10]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[13]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[15]),
        .O(sm_reset_rx_cdr_to_sat_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_7
       (.I0(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(sm_reset_rx_cdr_to_sat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_rx_timer_clr_i_4
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_clr010_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(GTYE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_channel" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtye4_channel
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(gtrxreset_out_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(gtrxreset_out_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(gtrxreset_out_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(gtrxreset_out_reg_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[0]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[0]),
        .GTYRXP(gtyrxp_in[0]),
        .GTYTXN(gtytxn_out[0]),
        .GTYTXP(gtytxp_out[0]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[2:0]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[0]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[7:0]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[7:0]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[63:0]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[0]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[0]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[0]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[0]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[0]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[0]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[0]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[1]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[1]),
        .GTYRXP(gtyrxp_in[1]),
        .GTYTXN(gtytxn_out[1]),
        .GTYTXP(gtytxp_out[1]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[5:3]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[1]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[15:8]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[15:8]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[127:64]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[1]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[1]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[15:8]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[15:8]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[127:64]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[1]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[1]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[1]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[1]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[1]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[2]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[2]),
        .GTYRXP(gtyrxp_in[2]),
        .GTYTXN(gtytxn_out[2]),
        .GTYTXP(gtytxp_out[2]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[8:6]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[2]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[23:16]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[23:16]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[191:128]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[2]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[2]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[2]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[2]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[2]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[2]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[2]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[3]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[3]),
        .GTYRXP(gtyrxp_in[3]),
        .GTYTXN(gtytxn_out[3]),
        .GTYTXP(gtytxp_out[3]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[11:9]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[3]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[31:24]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[31:24]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[255:192]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[3]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[3]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[31:24]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[31:24]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[255:192]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[3]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[3]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[3]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[3]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[3]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_common" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtye4_common
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    i_in_meta_reg);
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk00_in;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 ;
  wire i_in_meta_reg;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0124),
    .BIAS_CFG3(16'h0041),
    .BIAS_CFG4(16'h0010),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0800),
    .PPF1_CFG(16'h0600),
    .QPLL0CLKOUT_RATE("FULL"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'hD038),
    .QPLL0_CFG1_G3(16'hD038),
    .QPLL0_CFG2(16'h0FC3),
    .QPLL0_CFG2_G3(16'h0FC3),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h0084),
    .QPLL0_CP(10'b0011111111),
    .QPLL0_CP_G3(10'b0000001111),
    .QPLL0_FBDIV(80),
    .QPLL0_FBDIV_G3(160),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b1000011111),
    .QPLL0_LPF_G3(10'b0111010101),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b1),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'hD038),
    .QPLL1_CFG1_G3(16'hD038),
    .QPLL1_CFG2(16'h0FC3),
    .QPLL1_CFG2_G3(16'h0FC3),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h0002),
    .QPLL1_CP(10'b0011111111),
    .QPLL1_CP_G3(10'b0001111111),
    .QPLL1_FBDIV(66),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b1000011111),
    .QPLL1_LPF_G3(10'b0111010100),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b1),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .UB_CFG0(16'h0000),
    .UB_CFG1(16'h0000),
    .UB_CFG2(16'h0000),
    .UB_CFG3(16'h0000),
    .UB_CFG4(16'h0000),
    .UB_CFG5(16'h0400),
    .UB_CFG6(16'h0000)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ),
        .DRPWE(1'b0),
        .GTGREFCLK0(1'b0),
        .GTGREFCLK1(1'b0),
        .GTNORTHREFCLK00(1'b0),
        .GTNORTHREFCLK01(1'b0),
        .GTNORTHREFCLK10(1'b0),
        .GTNORTHREFCLK11(1'b0),
        .GTREFCLK00(gtrefclk00_in),
        .GTREFCLK01(1'b0),
        .GTREFCLK10(1'b0),
        .GTREFCLK11(1'b0),
        .GTSOUTHREFCLK00(1'b0),
        .GTSOUTHREFCLK01(1'b0),
        .GTSOUTHREFCLK10(1'b0),
        .GTSOUTHREFCLK11(1'b0),
        .PCIERATEQPLL0({1'b0,1'b0,1'b0}),
        .PCIERATEQPLL1({1'b0,1'b0,1'b0}),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 }),
        .PMARSVDOUT1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0LOCK(qpll0lock_out),
        .QPLL0LOCKDETCLK(1'b0),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(qpll0outclk_out),
        .QPLL0OUTREFCLK(qpll0outrefclk_out),
        .QPLL0PD(1'b0),
        .QPLL0REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ),
        .QPLL0REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL0RESET(i_in_meta_reg),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL1LOCK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b0),
        .QPLL1OUTCLK(qpll1outclk_out),
        .QPLL1OUTREFCLK(qpll1outrefclk_out),
        .QPLL1PD(1'b1),
        .QPLL1REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL1RESET(1'b1),
        .QPLLDMONITOR0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 }),
        .QPLLDMONITOR1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 }),
        .RXRECCLK1SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 }),
        .SDM0DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM0FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 }),
        .SDM0RESET(1'b0),
        .SDM0TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 }),
        .SDM0TOGGLE(1'b0),
        .SDM0WIDTH({1'b0,1'b0}),
        .SDM1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM1FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 }),
        .SDM1RESET(1'b0),
        .SDM1TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 }),
        .SDM1TOGGLE(1'b0),
        .SDM1WIDTH({1'b0,1'b0}),
        .UBCFGSTREAMEN(1'b0),
        .UBDADDR({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 }),
        .UBDEN(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ),
        .UBDI({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 }),
        .UBDO({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UBDRDY(1'b0),
        .UBDWE(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ),
        .UBENABLE(1'b0),
        .UBGPI({1'b0,1'b0}),
        .UBINTR({1'b0,1'b0}),
        .UBIOLMBRST(1'b0),
        .UBMBRST(1'b0),
        .UBMDMCAPTURE(1'b0),
        .UBMDMDBGRST(1'b0),
        .UBMDMDBGUPDATE(1'b0),
        .UBMDMREGEN({1'b0,1'b0,1'b0,1'b0}),
        .UBMDMSHIFT(1'b0),
        .UBMDMSYSRST(1'b0),
        .UBMDMTCK(1'b0),
        .UBMDMTDI(1'b0),
        .UBMDMTDO(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ),
        .UBRSVDOUT(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ),
        .UBTXUART(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__2
       (.I0(qpll0lock_out),
        .O(rst_in0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_26
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_27
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_28
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_52
   (gtwiz_reset_tx_done_out,
    txusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input [0:0]txusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer
   (gtwiz_reset_all_sync,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in);
  output gtwiz_reset_all_sync;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(gtwiz_reset_all_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_clr0__0,
    GTYE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_1,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_2);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_clr0__0;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input rst_in_out_reg_1;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_2;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_clr0__0;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_1),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(rst_in_out_reg_2),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFFAAF00400000)) 
    rxuserrdy_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTYE4_CHANNEL_RXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_47
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__0
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_48
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49
   (gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in,
    rst_in_out_reg_0,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int );
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in_out_reg_0;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(gtwiz_reset_tx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_1_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_clk_freerun_in,
    rst_in0);
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in0;

  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(GTYE4_CHANNEL_TXPROGDIVRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
oxsKH4iRxYzeQxcdzG1196HCvTejesB1g5/1mciE+Sscs8YS1yvOwRGzYo6PELRZE0LhbUGpLyhT
5OqSFevWxQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
Xy0bEXWK/el2GCo1bfdbQm2RH9t4Dgl2xSuzpjux9TxuBLi6fNS4eAg6klt6TjLrP1OM6AIO8qwa
qm9r1ONHE90nVDfWhljLrWO1DmQkfoGheFB+wV0Z+cj3mGAoHo+BsdVf6yCM2gdMmOcaOPXtmTv2
WgTf7O7VhkRP6F7sGWU=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
G1LMra3Y822C5LBEuvy9THf25pzn31cw73IvfC+DxLXXlSkfA4bq061GEq+xzPXB77g2oRfokCRK
7N1XHbLnNfLrYtsLzXitJ2IWLNDKP7ue3OeNQzDnulWk52hnlZ94uL8LRVcryMwdRj7q+fd4hmD+
BgsTwJKU9XzcyiM3/Nb6hvkUfsjMPO6LVyboqLz1M3/OQJjejdO53WNV+PIu2Tg9qyJI4nP2itr4
RqFw0K66CNnFnLo7dNoglnChbEq6dA2R//7J1aiaNP5XQzpez1vkKzGLRJuFc8HQWtRSbEA4E0F9
jv8OLH5bgxcAu8BLSLVaU/KmgdvWpoNoK3Ryyw==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UgdEhQnaXmB9AwFp0+I4XhzZiC6TG4hSgwikTseV8Vs56k/0CdwD0G+F7b0E1e/ea8IwKx08Ozcj
Ael6hLD79Ddz3nWB8tZiLsRcr8Jqzsp8zaC1qxc6j1eaPHizIrLb7ZXwut9OHcfG+28/fwPzoknO
uleTtla3xwkkks6N7pOYoXQdiJsvcADH7QGAd7mPJ8uHxYnPwDcWikdZ/+LYQdp1BCIbC48dP9sS
biz5qvmzXmUA9fFYidJ7sVDixgrZBE3hXkoWGVMmqTKydhJi+/ogSo97CN6khdVdXeTPNGCea7yb
NVN2B0++RrrD+anKUws+qheUUMvNu1h9zrW8sA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
HtGAdjOac8QBqfrLRI5g0tHryitk2ZRCMukTge7QUatxlN2pVUTcpBvhET3RDwmy37gAy4yxocCc
wqzKsIhYke1HpwdNjPHITVP+LfJ2LKhw/I1nur5KdEMWURLQ2cGHfkVkJcYJhXuEl6q3Mrwytlo5
kWLEewO00X60e8bB8+s=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
I6SFuP/Ubghr25g7imSA68adwUxk9pK7aGithb+LLux/i6cKR+MJVWjwpVQvxm8wdaOcMZ0sJC6x
rDOEuIcRInUsLgd8ecUk7MiFh0eZbGqpnda1gRNV1J9ITLsr9azHrr6vxGCbrzmQ9P2nepW6NIc7
6eNvUHIT1Kw4B0PiUYNhXTh15WAxYGKKgU7jU34noTBjFqUPyIWQars6wkMvyJV2k4opAaWhBip2
aFiJqh47Upq0Xo+A7idnq4TT/g3v3H3BI+hRM2b3F03OGmjbv0L54eLdyN6Wp/DhHji44Jka/kEK
1y8RDUZ9RBAatD4C2jZ1ubNSeAkVUvut8XksUg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
o3PKVoNgapO3TIy0mVembR0iHlLm5TG8WTQIKQkmwT6mWxlk69Lun62HGp/A2Pco0bRX+ItL+4NH
/BL5KJJV65JDMpyrc2xkU7W/1RMgTjK+DvpYVIvZyVFOlNWo0VTE3QwJzmF1LzCPvnnjV4Z9LM0w
6KgDar/w8cy6mUsk3NNsdtynw8tF47io4/ssfTN/mzLfW0g4vljXTQcWMCYvYjpDpG0MVccpZQRb
UuC1ZpnFn7ydJUpN+XwIQBqxY0qeDfQUMV2wrGIpmn3Xuv3Wd9Z+kVlD9kPctgHU0O8udWSp+DbU
G2zYVRA/6w1yrmqcisZsAkC/Fem0ROWjQK68Kw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
oSYseKCHJui/1c7N+At8buYiz/jiuIZd5Zr/4aIx2J0lmZTodGb97EzcdsfYZYFn8cMFJnIsj88I
hR/hcJYc8GSEuLUXCewyN9pYOaU9gRNk/zprl5pm7qyYaVtTaaIOp6GqWYX/DRo4ovAutQCoaash
5GfA2FayEUujVznluUoUTrBrAJRaElrp9t5wr5nSdRFTCCoWJbLtISfQUv7LzZ5Of+xEdvKK1Jlf
YEFABinaXCLyoo82YUy/fIt+VWnaqdFus9Hh6XLxNcT2s8ym+9mmCwBzUh4OQWtjvifXUuOOOdmw
IFj1K+1493vUi0QkqDeBCcxY4yIJXDR+LWAmfg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UVk6oHy7z6LYj33VRevTMIIcV5iAjFQwatjvSHdwPGsW+wp7UHUGA/34ofc+iVM4EAnh79VkQG18
qJbiIDt1L8EikM4nuZOAgf6/Lc6NibsaNrTU4xL6tvzF2S8z+iXbcu8uug8AkGq0Jhw1Vrfe7fH+
BgQjggeIYo9CTfIn0xeCP3EVZD8CyzoywHxQubhCKTRHhUYPZPqh4PEc3aqhxdewFUbonkcpxXhF
TkN/lMsMmFfJdTrW1/SPDeoBNLEquziYu3rqFSNyQU+g+h1QC12qoMta/OaVG9hzY1lNXoPGqnBn
jlzJlzhkHbiz9PtGqr4T2gJQZ9ZtkvLv8dI/gQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
TvxKcENNMuxe1sWPnrr0QKWm5E81R/ErhrSm9bLvCcWyUI3vsLwO+2HLyngiwLvZFZxgXsxgHl8w
aJjgOcKoErRsqvE7q3UutBD3fW++VQynrhzgoHeI01SYj4XO3ivbRGu98v0uwpQvO5bPW/XCRpnq
7wvSNYKKzReu724gBf6mP6FkAxAnhbUS7sA8DhOnFYW+5cUDdgYGd2oqQ5k0p1AeguXrKCMV8oET
xRo6tVuJO/tp9CPwDp2Wp40RnWtQ8nGxVuLLhMZyW19sAhTAeCjCKqozzL5qKWjFkPU1PBlgWgDP
lfxshyd/xQwIUNUJ6CVhfnTxq4ig9F2v4y7u1g==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
iC5CsuJUkn1Ezz8Y+LmcRBNq9QKq61EuelECb4I778MVMHoak87fqKm+hosoWcYn9Yj2gz4HLA6r
LIC0pJmjF6cXhDYKexIHSfIOl2prLqHoF+7CZrmE59+ufW2x/VqYRZgrSRlUAIbtOqgUM27JWJj+
vyCqstPTUQciGEr8t1vxuAdoYcxtAhh93/RPwG9ipHsPR7ZiW6608bDJ0HOz0EMKddB9IRAiQiF9
KmiXszphG1k+kNg+doFV0I6eLXBWGVsP3z/DdzEFDPh1Y4sP4RVN6CeAKO+UvoIcvuC81oKWc+6x
8t/re3VAEaAa8U7ym7oKI2YISkaO9XD1jM/mTA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 209104)
`pragma protect data_block
+paJjtBXi2rgQatkma0y91CcKxDoJPOia+8WQE5A8OHeaqb6tEt3Z6QNGiCx3Ery6PU8wpc5Pkds
0QDeqVfMIok1A3GRz7wZLTBk9ygnFLURimdhOV2/Dc7/OFJexPg7QKLQ2eXIaLElIHHbAUbH5OQo
3H4oRLu1hAiRs0CCmNJpSWgXZ3yQj6VfUaiklScew+kMf8B1AtlqlooBurypUQ4Psd8XXgPXUMR5
Xv2AVeOhy5XeSS+yKyreGBqhOz7y3k8DmGfyqZVk3TZmynBssHveCpzRgprtp6hn+NBjm3wfU1w+
kpWXkcpKiiy5i/59J9e/N1keXQjqGRrvey6ptxs/DSbuk1t6dVLv+dIoCve2j2PSn90FJzttg9DJ
zjhMfJRORQ0JZi3eGK1qhA0eA1swPsQkLnGxiLBV6XFNAaZTZhXRwXRefxFBhSh2HwWipDt3EQkR
9BgD96bu62+PemEBl4nUSuqSAL5z61UOaMIwPhGcA4o58bzfnmECHWsaX2FV8bVKb+QHMNxQNm+O
up9pEMFHGajGP/WpffBUj55xpZ41vYw34BdL9maNM4gZQuXwD14ZXr04B+pWmOe3iakmYlt1AKx/
y/ic6mKpSCA0rpi96S1NYMCZcSpUxB7BO0b9B6PUmMsNGYmRdFNLxPrMbmpCLbIYNm3wJNhYH/LW
Q0mkZT0pYe4NugkoaYlIrJRSNMJEa3h669qXy7cD4tU+wEIKTgtfDFJux0Hq4y1oIaJhY5r54VEz
teorOCciA4SdC9aafRF+XFmmnyuiSdCWnjJmtsr7lCEYVtuj/aZ5AzTs9yqtfaClqsAe1QzuTUMj
wWFBjbZgYnhqHkvjTFinMcFsfB7o3NukypmTnLOwGOYy5jnZjzSsvYBnTBNfcdXhQU5shV4iG3WO
isiMUpNCwj54W2lBQ0Hf4e0Zq82zD8ikyBCHMuOBjo2/uvxA8ld9znbXekBGicYB6oSmtfEX1KC5
y61QkOIWB7Xy96ZcmtaZXUzyRyvWrY7lja1o7CJAufVrGeOy1HBl4EDAkkX4gH/RP+PMcZWKhFNF
NlaOLt6vHG9ycswN5beo940gzaL5UBJCNT4YQpKy5qIbS8NeSgVNoQpesc3UVFpwrKPXdXxz3oCy
rDYLD5ofkQSv9bkBI6GaISC0tyWMs70gRqcnOU3zq1k0kaXkC3sVJsJcMIIIqt+So+RuqGd6wVg7
A0MTeo2lHbz376OkmnhUm4S7pO5yxIHqR+pUEKefLrC3ZxZuVkhIoMw4cACFl2xObBHy4d8VElP8
Ni15HmehmVxoe03sl13AjSVu3gKc/pbe8klyB/XasSGSCAg9seVDSHQsr4dHaA22rz0PMajE5MzR
PxrqLXR0Cyxv2cysjJ4wsWcKoKFjJfMtU9AlT+A5Al3cBYQrdEGyojK6tAh29ArEyCfNKMfc/9s1
6J95CdoSPecSzsXf7iLJI4dQD+orfxuVqAc7zuSbJyaaSY9HBfEZYrajbIpH/ILhOeIABjjiCkF5
ewmH4Ua6mLLTBrXD90fN8dElCCfb24cI4X3GKjDtXaaFPz0uyZoach/ODcM7ehtSKpN3pczqtsx1
1smv8e4wQuJJ0J+BzOzNrTjlpkRg6H/WDqTaF5siEJOg7MDIsNj9CYupqlSq/EIOBtVE51hidB6+
5Jyb6Oq4pBZnBKFbN7Ox6bfhbQhvwctHTJC+Puw3m5MRvwqZw8UNTn8fhAp1fGlmycKFHsXKW8X2
zJdS7ZJce+InAjv6i6/r9i2kuvbFC6KU5qZFfrHNbnL6LfxbtyhF83O+4edUkxnQEcOWq2Y+VxOo
5qT7xqL3uhoCAcjaau2cm4SyLM+ZvicSd3+iWMz4zzZ91wXFIv9XmCEvaVQ/EijD1KE6E+CCM2RS
c3l2pmtQCtdT2oq2Jwao3J1g6pZgF5GcBnZu02JJ3LnIPD9lUDytMXgiYLvP51hwKdhnIgnODIoc
Z6O7/JtSZ9Y78Q2jeL5j+oqYH0YDM55nkuGHhHhw/2oiHwhlsOlXTh5rJrH3+ldh4vmJOXXpvk5o
xLeil3npsysgw8PJFo6Vsfujkn40+byC8hW1ehIIWMj1/HG7x2CCjj9xQaPmjDCs4Whbs95mgG89
adI+MYBtIEi0KhcXntRjsQqAT52Ys+ewssKZ4yNzoQwoh4CuA8uNp37lc3AsGs9jnr5F36SLL/TQ
uBu6Prf7Yv/R7b9LjbwrWPlF//Nx3MDu/L6N9grWKGqs9MgzTscscJRVoyJe/UsDSKEX5uRv3jqn
+KscFSu8wqZmvbgGnHDkweFfxYxXZ/pVsXq0iydW026dNo16VSNnaiF5LnhY1OmSmSAZwOQp/3Ix
SteJtj/UPZLZk1W33IhBgOJj5kubb32QoLO7R46xOsjfC9N250B4FTu3hpneqliYV78PtwqzmyUS
zkWvD9KbWID1Tv2L6YvvT+8fJXI/FiMuAJdpeIYe3c9eBZn+QZy4qAov0CkU3TzuM4KwxwjXydqD
yzpwu9OAsl2Bz4Qf/982T+6Wk1toJC/hMI4F+ve8+L6JoBEKXbrgASnOPLlmZDdZpCZGDF//7IsD
vxklJAu8d1ZJYvtN1MtpBPo7XSpEcEq3YDAQtL1+yb72xq4RgHQS4ObK4lZfbeermyvtS/+XU3xd
WTbb5vtFcte9CwRf6I6E9G9sGPYRdl7qcDvsSpet/Z8IWV/z+bt8teBiOoA/21ilO42yORK6tbmP
YRIiCao9U/CwBaY+lPpgbDYswH2MS4NFzMwylr1bL21slJimnh6pUc5NtA32UDSITytLs82xf7Q6
xrVTm1Egg9lpcvOGEJnrjiT1HRffzBnLo0jL5RKh2j1/5Wo9J5gkFFxVIJslRZ6PtrVSDsi7hqBL
+JMT2//bwqL+ohGhgjsLIjnvm5O95NsozXhqRZbA+oEqe+odW5j+gvprqasbyuZPQwD4IIJq/7DN
pTMfy+8M2zaW+QiVFgGdzQ24I8gTPR1euSdSltRktVPkjx007MSgMV3bF10Uvj+NRTW5oLQeTLFx
IlZS/gG9SD3zzZoPl43Q3Xg17Gw0u+s8IeyHBau9O/xaKwGHsiRojkmQqzuKuEjImpVNsoWKlbL+
RhPQAWtxMNIODYT8t3bdtYRAAfgNp37Op2zhcJp7qevszf8piGvX8WdsZTKPBDKRLGNpQ7lv3VCH
xk5Z3LqbwB8X3RmmyngH3Vapz1enJ7cgTK28bC8OHjAQ4JGkIylUya7rMoLV5eTgF2GTfSJ1RgeC
xw1SfNyluItm2IVN3EPF5adbMjgOc2YfUiqh8Uxl8l09FubhgFbnDiYh1Qyw/6VQs6MrDFDtRzni
jKomVums8IOPT7zBYT4hDcb+ykj6v+x3gYr010bABFNIpm9S3gv4Yu3UOB1jYYEGKiit6WSmsG+l
ex5ZytzsP4ir+OiiBAyQuNJvh/lhwPwmxcDKjKxA4H20yIWPMIA+bSM7rXbf6yWK8PEMZgJ/bsM1
MTnss0ATC89i8EJzvQ7r/PP02YSm7z8jrvuIA9Cbe7rh7r7j5k7R1W/z+e7STpq5XAvVViuOHGk1
wuNlG0Rd4K4BBREREjApL609AN4dk+k3dsMsRIvQU4XozWl4G3L6jhtbO2o28cLsNMsPjgkHp5P7
wWiyMktC1fUIi8Wa5N9Y/zAWtqvls2sbPqzRriyRF2xVi/b2laNESl5ZTjNzNKkrJpgGS+pb4lqy
J2Bzm8nfNUeqtRAlDHbGb8IkDveMDINjtlRyTqWw+Kw1aT9bSBYiE8rcQjXz560AeeoHvTovzcnI
INXnGCoTTS0F6ArHduDdHSv2vjqFSxMah8gxrvn2dinwbeTheq1D2KZMD4EBFnvPeQEd07kb9SsN
jwgjmzAbtQIMQwqVpOFp3EcNOsj0SO6MDyKDHfX++IKYGZOesHuzh51I4QbSBQ8p7jBRN5qut2GJ
KcMFgZNkUuHXNcYukZh0WkTbo0BJlmbJ39deJFIkBZaVne3JK+xtsa5nD/dB2iA7R6Qmfj39f+cs
vzjExOLyKqmW52anUu4A6YAEVGVp+ZQXgLjGoE0T08C47krt32fJg+fcZFRMphLIK9IYCRCiofCm
xH87JjDrZSIaya4yK6yapOrZ5Z8zhFyV4X9oPnefp9UWJF8M9jqy+0//EZqejeW6gHlexSzqXCS/
kreEuuktNzk/ZDYWf2RT55C8ODk0/aR95Y54JY7+/GdsKbvMU2PurtP15+6bu8fewU1oTAJN3OAs
0YvxKY7o1XMH3cU/Gcay67GtCdtXLFmjU7xfRwHqQT1kAgcApKgtbMsDwO4sHapqid9xWWoLX+OX
Bl85OQW+j2aSI5gB/QzQGqQhT5CFuQMs3mTau801G9bqHUMasJ/eJ5wCDMPl192+hGzvc9RdX6Bc
ic1z6VZXGz6QpcIXt69concKX4K/HSX8Szz1YK53sfysSK/cuVQmYZntQjeSpkMHA7Fk6hCuNLYM
1oOv8XGha5OZhv0ZzclQRxgqIR3oS3TgTj1N3drH1E2901i+HU9LuRB/1/XpD8cG5yWLLvx29wxF
dt1nq5HGUeNl+vRR9rLdX9kQxTPqf5KeFspQHvUI3HS0Tr1to/3HE6PIaMeYO0fZCDIN9VL8As4w
b+TbDPJ+zQM5kUa/SCh6Fjlb3Y24e+StTaWm2Ngwvt/kl1Yj83dFhccFeTJHS/G2SLt35NkbpxJL
8VfyezgqLzZQHC7gA71CTE5ZsOKiKrbSiHXAP9eZrzxg3r/8HVIyX8aVxInuT4YS/99UkhBrY+zn
7GTtCJ/IYQcjYTzZ9zDuPBgIlT5wh2ieGAH3T3ExBmHBzvj+7UTg1kWjRR2auL/B5I81T8eicIHB
HSfRMlrk9hUxy0jFyuexOOgKEHdCJpPwE7lio62rthlleZelDpHoJy/+NhlDP8pqGhgpZxFRrldn
N5K635hsivzs8etVMKmyMlRJaFF9G386HN/j2QZRE/PLMT5PUiecyAQwyF7rPTeZJw5luaLIXFUS
Zfkfk+2DAXomDzj3qQFZrvdIsrbAmZ9POwVLmRZ2/p7FkR6xMN5ts9Bi77Q4DANX6/7rH6E6GJKK
wUzWyYaz0T5mbbfpNDo3q+q204iOuJBPM+YxGLiD85PO37TMrmraC2+UQGIL2o6C3kXDJazt2xH7
rKclF5H9V1gV6EPQ8wZyRYyQxChZJrYO2+vgYOQ7sNIKs+0chEWdjkucSwSmJpXOAmPNcYP5mKWw
dh4WePF/qG/HAVjo4V0V3MP/zdmi5m2c/nNKEKawDQ3aWdYZ5pxzREyvft14+bA7KKbLfyNrU1L9
CdJGyt0Tc8hZn7W9LRZc1q0FFNeFHlf26Xa9PHEBDvw7VGaiRNiZ1JFQyLjIxZM1dVeZv6B0nhOb
ct3QY/uaahRPAuYfPvbXFSdVC1zlvlo0tgL0j0T2oyPzGaL+7JRTeu5az7aoqUzVNNrrYbnpei5S
/JPtKdBHk9tpExRU1zn3XnDgkypc6xyZ6Ak6LtXP3B5kYHigcVImEhwReNgBILxW1zvXS6kJml2K
AV/AQAqhdu9y8bf1bmTY/yhQVCU/rptAYbHaT+e4SW6HhRfpvY4fZVPDeFI2Vyu7+iJzrWk8CP2f
A8wse2lxzhuP72M7U03Kpqe9I3vn4trAHGVfiA7bStMPfhs1XCLbelqMEzhI2/SCjw8fPKZQGYYb
yhdtbXacUZb0AifGFBOnkOqQqxrw0kxK+nCTgcibAgJYyO4rXsldthprJKjbwO5YZVVKSsIPbkWL
lnAGaif7Zg8UUDxc15JVOfOYELuoKNYsW0FuPgRY7sRlvBCmxIgBx/9K8Z69wIFFyOTYNpmR8M++
MnS7vAYEHIxC/t5UChAzVHdCkvRbEetJOACcbNUlg5g7i4yPJPnjgRQyUiJ5uqT7VqF4h1e1koQ0
9Tou6zg3o6uUAENEgdUjSoruozsSvv5Z+FB2MzqaNdmeYfgCgi4XK/HraPQkkA1OvVpGjWOoSi6t
u+TLCfcE/P3J4SbhUq5gMA9eIJojIUGX79ccvc11Kzb+BuyDTvv27xksgr6ycKWyUaWJXPATTIpB
YUfW8E0gGvrMaCgd1WKzaqbIIzYmESN9HEY4t5U7Ay+crBI/AeWfwtDRIvIZ7smgTGIJMh7BFQU+
zKi6f+UP+8YwOEPvDjm66MDYt8pOvQRUsTxIxU7AeiwEzafRFEEvtSOTjC6kewvoA7e8v4awq4pp
L1Qvdrxx+cup56IUcgelmzdK4ANLw/ZcIsaWy5P6oHlQz+ou7LHYz5ev6pG6MWTi064YhpR6QNjz
gujiUhGO/PnwnLHlJo1YAoxmqkwcnqyFbCNlo5Peq2s7RwkinKp3uA6/EqewH3yZAs3CNEeCiKo4
LnqqkxT6scrGCHBROctRjCbrlb4MFe/XdcVEiROWq47u7iHEjHIfo4upnAF7rQ+HaOtEYhOEIX6q
16KCfENytes34I/LnXoJYhLnK/+Xp8klVO54IKyFtgrCkmW1PsWCW1YBiQJe1fMk5DrGL4/ILPX9
mXP/p+o9tzsJAXkUqKsSdYxwGK25G2p18osS3p1u9LWpqpvfXVgL7cho61SCtj4r/mXKnYzS+ZqU
sUZXhm/UcTVvjr46XE32uor1ODHou5rTAuhhpmy3td3o2V+bB5cK2Tbs/4UZ2q9gbwW3Fg1Gtz4H
T++Yn8PKe+IdD02lfhZcmXIWTZqwmNNHaBXvfbJHHQRIERmwJXoTCpPEbAsk0+4B8lPg1HaxONi3
NgzfrdJiXAfywFrEHoySCl/jn3Io1k5rISfDNhSJUXMrXUDUbaWKKO1jNMxVlwjr+0Ebv06XwHNi
VmQjzGIE6XArhGUkd8w8fQVvxJQopUMI+SbcK/Jx+p6r91lq0qWxE+sWzyP4HAsZWPwYf3/cmOjH
aBA+uvuMGcQDN8p5TjsoRP4+lRyZMHba1wQVMrLSe1+2L+7ukJ0xYyaAX8FxCow57aoMHlDbrNhG
7nQYOnpaU5plzv2/EOrZwXU1XPB0H6YVJCsb29mOhKn1E9Ahpw2AvWrNogt5sNzd4I+W9I48k1gn
Lsxc6d0HaqfgVauFP5+xtCXO+oK6/OnJ/Y4L7l9PB2VZMHk9YiBGyg0cuD8wx1ct5FjOXcfx2/3w
580By2n+olUIIYEFa8aI5P/HTM/sWnagUK9ddDE4VS4iofjjCqUqOcCbeC8TjCwE3n5fYTZZ4UrG
6fKtvg7F1j+A5KkMKI0uOuRKTvuQKQDk4mLoFIWv7gwEXmeAQ3K+rhbblucHabbRD1XWJSJtKaj0
G1iUBEjPO0rnuE7dDfv/zpnmUisPYBea33beiYG3PNZEqxr3KsVhu3+Y9gi/zzDcCB9tiikkAcD5
ADCTBhF8G6sOrnuedGgqG6xXXLRK6w7sNim7NTEVpYBDxZu2DtQ77roKpWLVFOjw88HdBynT04ZH
lBL0vRKciqe6Xi1srUsUaRHtMMnX+odApejOmWxdR5iRWU+1PB4evw9fxI2pVHRYuviuw/eXZALx
Q+2fpp4DRCxWnRwiQ4xdPv0wATd6YKPPaGrgbrvtZIafWCu7teloVDehgtn3Jc3YYTsRrYiitDSf
j5/j6LHgvqwRmV+Gmz0vp7mlXEUIR+SiDR2cEvbDxEhhToI8PIlVinaaeUJ3BlopnjsJKbhfcrPn
wHXlpFV62dUb0rPTAzGmMW4tLlj9Zu0wzxOxrCDNN42pdP/qQKzKADqXNFdvzZDuR7IT2MqekYNR
Btl8jxwThCzZMfoDAOME+ixqTEqLSw3TtQKKb2o2nTJ9DNAlqWaXRQJDqcj87SFS+e2vDuZScTKf
X2Gc05MZ1xAV8+hsQqLOPpikPqpthN44Y4oqI5vyiXC6iNTKavLmeWMqbwHJTM53+KCLayrsvkam
Qo0I4FR9f8E9ONv20oSSitaqHVm1q75fz7LROUU/4WASJD5Fyfz/SxpEa+Z3iJnOyg/eoZGFLYcb
X/AHAWh20hgCMSd3ynfHEZIus4Ije+uQ+582FVx+Suvf9ttj9zNcfXb4xMEUiwR6RO5Ie9tfdGQU
PEemk/5d7bN5Pgd1GlWkLbBA3YUasiTup4K/Rq1XJGMsGqvnq71X7Qr/J6//ajdOPbS0Tmhu6vf1
Lhm4LTrIazH65uaPRE78rw55mJz+xko2YavNRk3FeR/Q/a3jHv/0gJBFX1i51+nyec5x+Gp1BY+m
WiQGbVm/kwnVPzCFWUvQdDQDpxjR9tVRT04zCdsY2ZaksdSy9s6zZcHKxzt5BnniPD1ROyFCIhty
4+CgdAX4y9hTc1bo21YXJOBQiRkXE7ZvneYqnHN2VJjRIoi8zMa+wz29430tXUcZZFSKsxvD/nOE
XzpY5nEVOU9FkziczprgvFS3N1X9VBAdd/UzakOoDV9cn8bdQ09tBP6Q/b4MtIqC7CoZEo8eDaex
/MOg0JhRMMcND5otaaDU1W8tOsCPVu+lHorNfuYfRWBGs1XbklNlfBc4XsBiMubqkan+3VMN48hJ
uhW6wTtk8cbvVQz6+5gPgB9hqRoUxfDm7bo7t3ub19ZMC9JhqLwiGeqMqKDXSLOQg2P3hFBlD/3M
eitxDrllIZJUwaVF8Pu6Dm2kHqFWOva1qqG4cOKX8aKS3lMD8BTogHzAG2hwYWmIAl6wmWyRUTMz
MC2HVEEjQ0P7SXlWTixLoPWTH4V2mQGw3pWfqkgz+OPoZLbM2SoNOuiSj2t0YW6FkoCbhvJL7NUf
5QfQiuQI8tBLfDEY1TBEjdsW8mMvcw9frVkniyL3qt5AB0ZDoYycTnS20m/+TBotbf7DKblewL1z
+AXGXkhEMUj7510ehqvHGHDGmg/pG6nMszGtVudc19KcZKJMd+QTlDc7qoteTIGWDP+El+qPMnVf
GjyU84qHble3eeqFDeMbyFm8vjx9KEc7AihW7Ue3oCCloX2QiX4n0n8Jj7fuqWVhry0SsjvA5roe
oLbo+ciEf6Z7eYc0j5/fO8L9RIQKLzhJUbU0ViRwPP0xwcYMTQNUUoKzsH981ZwDgQpN9OhnZd8U
xNL/6PiJKrUNqwvcrA9amjjhJJ4bMGWNJjZntj3h5NW8o5L+jTj631m9adkL69ogOQzl4/ZUhPAf
jk9SeACsRah9AdrJgVZ6fIAUR7obClkxMOkSY46bfs9wO71FM+2iLkysncdi3+OX20xGCWp8wFKO
t4s1isMbtp+jwfpVG5GlW5lxiCURxhCy+ybheyYxdbKTUfltuje5jnDl66qm5rclxYUpGrcw5IxQ
MyXNQuU3djI3FdZK6I1K69vBOZ4On9JNVtry21uqrtJI7CjfbeqrxFMZsujjaJg0yJ+PU4dZj4SK
xlVg2TpTvERTCwIeImeFs7WZfa60FhFdkrn7CCjpsNVv/X//YBu9hhkUcjLugL8Dq1lcXHkQeBCx
2j83T5JxVNWm2yC+gi6798LLdrHB/L/+CXmyYE5C8RfBZtM7h+dC4uwqtqdcPkZbalJ+aBkP7bLv
EXDVsqub2f3QkSyhlaEmhwNJMQPMFkOcOzloJHAl3cFbmyl3byqKbmZFGt//nJOQ9Q6b7irTlP9b
ym/IqnNxGKc6F7MKCGjryCex0UoY8IkmMXqBhyQ8n2ovxrl9ZGHznGZSVoOeebxFnAVnZ/5Ulazj
S7784atoAgsjyDiEwmCEX3/eQvoulO4zicCBqA8s7dsSfWZYTwyA5yasCuC5OBfEKLQlOn7c+Ykm
0pc076cmqLLxvheiwAEzjpiFGoN1fyU5Kw1iJn7f6TZNmUTSk4dMJX4T7bqWRfG3didTEKJeXX5A
WcwB2nmkViQb/KuwUMxRk11K22JVEk/hgnRbA/5uThiXaTypXnwBr32J2nN7DsUZB447nnGqE5QB
dK6eOqAXRT1/LJni3j8mvELqgB571BbSvK6Bn382F92Ulvcm07nrXjtmG2CqrMaF+lDdoX8zPkQS
nZqbI+lQWYcRfr4enzI3V/8yw6V5i9y0EvXaS+NsfPNL6sLIcR5uKf/NsDTh2DGNLMKMftZuYzIp
90Ip65ia/4QxusJGwch3M/uGHAS3XZOTR5Lg04GhksDPgNW0jJEaAg03zYL7K+RdxWxymUqN1UkD
q3yNEMj2g4OMl1gOW5g81e8La7nfGob/XMYPUmB9jmPyjqe3Pip1HMsHeFs/oHGV+9XyDNr/8wzY
XyqGEKihjeXDFME0XMv5Z+YfD1jsQUCEUM6BafiGMWsenN2YCI/N/4fnrW1xAX3d5vHm6nTiPa0S
6MQOelgLn/HDzilWcgPJUXiWKtjNnqMEOIsDmnUE2Q/GHz1wNivGdnWNFv5RqtF994IUmvXez3bE
UphFUiEY0JrJJKlYVycD0mYHUlgg0jrTnEXS9TMhb7F6FgRAfV4gH041NyhedgQd208RKfEbTfrB
fr5ySPx5QuC/tkBPkpjhYU4aIiGYJHRhKwsaTh3XH25eut490mdt7lO0/noZRgPPsycc/jB8zD41
LLwoRAWA1S1iv2DPBUHCCspeevWOlMYtPDREpdyl3fB6liJYFbZFD7KOqIWff6PDcZveJFLPPMpv
sz7evphvbJ58qyCb13YM3SPnjx4Josglpma7SsEnxOCMquw5wzG20p9fypG9izgcNWsqHEgwAz0N
F9t+ch41rgWTN0kvWnoUUvGWrNZ4Eo6yicFSTQizg7TP1aRb/I9c7ZnSq+E22IgHeWOlS1CYeE7j
TulY8ayxfaO6BEfmLndrssTk5emjSF93PrIyuktQztyChzrAFz/fVK/GVDqRBfVEsy355U2Da85n
HbC0/ecG3fnbdatOOGA2BeDHol/WFD+B5jaJCXWnt+OHnYSfTwcR4a9nsxuzM2G3dxcNmEWl40Pi
Y0o+Ba5K9yN/ARVPhH2ABxxDOVEAAL3LZk6WB1qyteIoVdK/f07I2r9KBFHwehe/hNqKSMQ2oarI
9dH8XIw1migpxcMf5AFem4p1nxGgWOPx3eZgZTF/zmG5SMAb1e3nQMuF4iL/9a6uVhoy679mrISV
FmXqnQ7LkehLRnqXoqYzCVYAmAWaOk7NGdi5GOtuGETFON9kAPeTQ2BNHzwgM/vzLFxk4ACWMtAm
8Bh9mD/f+3Pe06XxVMv6MtvF9Kk7QMVnQUC5pKvfEu+J74wXVyPMjE+YAjci8jiRNmNOnJatr7tW
qqAEIgWbBJRory0k3uw0OdlVsiVXauOo/UjXqc/66wAIesxiU6+sGnMqqxEwaI/QN1hYUWYa/1QB
kkCKDrL8t8rRCtN2F43ZVpWSrSpxfdd0vqnrSmwcWDtliXWdIyhm/iu6727WPnViqNaQj2MEvH0U
vcC4YVzcgNmWxswh/zM9r50x56Yv8eN0jasuCIuu8vIvsNdUxiouM4MgjqwwMr/Y1U4EMHDNmzw5
wi8Sq4vOusPeS/PGqzvaxib1Z8muPj75780GKt39FcNe180Zyj05XjXoYKEwhN4RW/Q2J7lf1v9V
LLWtic43T+rh1NIuo2I2YmAF2JVmaOhmE+9Iwi/VKfqzbdunIqVN6axHwdO7WqcPvLp31C5jYadP
iQUCASRYtd8J6KCZB5B0unus9rCvfdAoY7llbyQFn2SpppaoQ41gq/xlbD+GHKV0vkpTh2zemoeC
UvfvnRgVxK9KUYjsAEKLTjLH4KgJT97t9ursZwZK4m/VbmtBNWTIBiFQJUVxRkfuhHeZSekGkupc
svgCW3E7WkBLtaA+Ut0dUrtzoLJ4H0DgU/4AsfUgI46HqtaKa2xvKczMj/qyRNyMiId/OQyJGhAS
EdFwabLz9Vl78wks7GAlL4tWxqcCS/75L0qg8ihCuDZKtvbVCP70+yakNZ3+fERlWddtrsxt5AMw
AE6TZhG//CJN2sJdlHst3dQPQwlKwDncLzoYsQCWADv46eM5H76reiX/yGAGE0vF5iv1S8qtNHU0
4LJLuzjAAJfy+RrpO45AkV5oINa+7SdF2C5nxdMY+mz6yQj6TvUMNxvYHeMlNsbxLK4FmBpwNEV0
SPdyZyJoTEeAVNHAE+JPbX0fKV7lbEp1nJ/ivSqyXgkTZf+I6P27rF6dwrgmyPW1VQ7HLeFIp5LT
9yeKCdmdXi758pyF8xgRHhF4CTDgmOhslrH40T+yUiPW12vfwmypRdc6vKHniKW1sScB+0dIaIJi
2HNL8+hHA3uqZxM0YD4fn/YUm9vt8gUaUDivdJmzCLyqYbhylv3VR/1y4AP/5xrsoS6dY00X82Mo
daTv0rWenDJNcBDGx0YI8Kq1sybVDF1TUgePlrSlImTdlJ467FNkQORdXh8+ncC9veae/l1qRGA+
KiA5viJspudjvg1N5E6obCviTzT8Gf8IBfwyGb9Muolsw8DWQJn3YOH6HBLEmEwvX4W4cuwP+vxo
EqvQ9kr+u0wAcNYaBYkcxNP/miqpMDAOnZjgt9p+KDh/MxXqBrF+dmd2/clzZft8Qr28nBAyw7Re
k8HQtC/HjvXc0cLCgh3UcsBt2XOfrojBs+WJNBDWEtmXUnNuhcEXrRndQ32Ggf14Rv0iRZ/GUrBt
wcO0uLI1ZAH7b7Ih1TUDnlZ4LFuTKqlVMEpWcpVfCT5Q3iHA2Ye5+wDpjyjiLHKm214FNrOmcNjP
TDarHlz7nvv8wWagX8OTKkzbxsgICAfevVfiS15SeEmL50B1+J5fLvG64y0E5Mc/PDesdN3H7smN
Mh2wtp1yta3Q49YLMUasQpuXN8zB/SzB79IxbTIZtrhoddSlpl5P84Q3sbYQEIy+Ja6JKN2tnmyG
XnKzNrZ94ZTPFRy1SDTfhUuJajh+SGFbaiFMMpp3ffU9xB4sZJWX0Fsxth6aeG5XTpS2l0M2Whvb
tH57HZ4uhJgTu//jVCP8a7S8xLx+cmrI4vSkeWp1jVRtlk7KjwQeHusrqz6Ui5W2wcacYaxn9wpr
Ow3XB7avek/b9cWHi8SlsJQruFyOi63s3nKbv72BFzRJfPR7o0too8uUuUC6m1O5uJYvmldedpXG
PyGYsUI2/Eo4nQYIlJkuW4kPTyHTlWOKi9LMPgSAIb/Hx+1L7N+LRIYWAS/AMeWPBwNPhSzorNJY
07zM2A4IqpyIiy++8NDm6n7q1vRO8X7ub9NZPVc/tP1H/3v8y925/MNkW40X957W8QPkfPjufGub
7+AOsPeBM2VLXoNmIAB0B/X7tzuCyJKzzoIE/SgHbQDWOUIQuMKtcIJGjFkcWfbgvf6gKi52WAOC
UA9XZbBOT0ZSZBP60gmDrOTRdGFG5ZoHcs8UHbPtdus0KfaMrXbCFojbx8qwhltQcQXR79FidGhq
XOkqY2VD4e+QhfGSq08pf8SDq/UjhwKVJaecAWRDR6ugxxg50Gx80f4TWX1nfv8eCJMdtAvQ0D1H
CpwXXy/8tARfqij3WVJc7B5WCyvcqgPtxAFEbhW8oB26rkykr65np2ZKK84+dU7o5+LdDo6cbCor
wXoTj0R+0gpPBnubOoNGBNxzfka5sGrfzYaLXRXlB7qAWkmUKxje/3dM18PVIR9VEElzKDd7B78X
DjLBESWzXiedeTaXlJNB6W6OrSrpqHA4oVi7WfL2R3CpBLh3sFtLAstrkvlw3Yz4LiV98B7iIMYT
fUor7+be+qUVZjOXXQCJNxYJxky14+SXmSnK3yexsvxC/aelj+TYdJD5gyXf7LlbUG4k5pec33uu
JkdUXjsrG9QSLaXFm/8IWfDFU7KPQT6hZu8rVSJdzKvrMlKdzn8dluu13eXIamopHd9jY4ekYwoI
eY/MsWt8mk6e0iQBRU3qngUGCIgZljgc9k6RXuXFryuiWn/0L2ma5o1O7k5K8ID7m1TMy5Hs7Lzt
vGfrC31Uy1L8mavRkWwJ+1baT1O9WyhxErcH6b+i1cj2wSS9bgvQxILEguFMhsNY7JwkDLP5ba9b
XIn00l/gJuJY9ASa8EA/pFIMM5wEpOPb2dq4gTS+g8Or9OPURVV+gp3y9CpUhcsqUk7/pcQNQKM7
ne/iDny0S3FhaN2WBYgoAobWpm9wMDP5WqdiaMF7PRaEMwU/Qr6hzARhgJ0IrH5KYxz6d+eWSXXN
LnfSLd8p5XW6AxtOlt/za68W7iX/vu1yns7+UeyInBTy7IhejnN1uFMeLA3ClStfrDAG/xbN0Ge9
YwqyinngDYGYYsYpWUm9tTU1zLWX+FAQWZ23oZI+mtXt9RUqHF1ijlqYO4+XDaOeqpng67puzJZV
1SjAGF5Mgxdsbiz1o5rn2U/IF3NyUnSbyid8fRlDGg3rFWmNNgtOKBypDN80E28aAqdsDKX2DheV
w1NEsD3vlQfKYGaPKpZdPxS00sSpWxB0V4QhQ/OGtknsZm4UQcI5nn9nRcwuclonLf0G9scakWk1
v07YeEyIzGU7oLQ2NmBbCSaq5KGA6R9U7Be6DAvL/nUaoCxibZ2B27E2zhXI1GWFnWo/VSuyk6PE
ZLHzZ4fvGN+WYQn3ng9Mjm28JHuQa3lq8e/ISymkC/d596+1GqAIzIB5B7hccNHDV5ycmrKUT1kh
hXC3vqxvqg4gA/YkhNnNTZ2Bgzt3QKhmCB7WbgV59nShD6rZQfFaFKqRXO5BgBW0ooTkFh1ww7dz
+Qf7xqIAFXQuVyQpC50okfSifEE5qWIA5dJVIVVjd+k0ItVRf2iaEsh5+ID7Y5A7niccMNvCea8N
GMsKu5edSet7fJuLzKpRipM6TESiveTH3hpLk3hiEG4EGnDja2ITOvV7hTMydq71kYchXfc0fK67
0URgyhn1uG6/HLJPRvaPGLhl+VMjI0a0CRfkrgoaTZNvp+jU1FeD2sz2B5YDktGvyNDA7FJ+4VHJ
sKp7n/poo39v9vIm63f6gFyNnTn4f1D+gyQbZFLmkGBHXA6+9ulYMsrij8B4kKDICP8hXOEdALVx
YGFyABRZSC+2AHyGH0PYU3t6HunoaDxcazgf2PV9yIaXs3pb4k2Usl/zpbVaeOic3UJrWdszINcH
12Bw4bSIbTCKblQ+aVPZxF10Cv7uoPTGc16uBBFuY1L7bI0uP6Zs2OiIbTjvGGVVV4B22tYvEuGa
9Uqi2mE40+L7ii2t+bUSTi6yqzCnZ+sm/IAj66QPhQvrwHFCX7g/10ycvlbXiqZbUcX8IkS27Vlx
fUGoiUQbGA4So39gOexmhr9dKpUAfrOodNlv4flkp3jVHIFtDo9KdgxSwzZyxnPVnwtQRwuIia4k
YXauvWZVgvku3IvXmpUIfAWXUxkwmCN9iO/b2+gWS09X2oqVhIqbIsXld62eTnHrDO4ZCSjYd2Xz
5IpqTY/JUe88gv7rF1NvPFbghzhYteS4W1BD2CayDwesP6ZjZKmHpL96490tHEWGN9Pn2CWHdpEu
0znoQujOBMSHutYXvcodPkisZMPjspSh7eqLY2BphRB7WmuvJMPWHOmENuUdUerysoLx3pL0eLQI
iV+AyYC8y3HS1lYL0KoeX1NanNZ4YGSOm1kmOwStLo6/Abk9KsKAoxEgiZ/NixZA+DT8SjXU0i4V
XAc2H+tpZuXXzfjW5/XZzfGHprKODeK4X7rX2YuwtwDZQjJgHgtuTXjuMGZy8oPH3F7dH6t7CnE8
zgY8tLoZnFuRKd/bt0RcFNEum7rZoxNY0KFG20EiHwo4HOmao5L7R7F5G+0yXBVeV/YGOg4lzbkR
CUU7ulf28nWvH2EZaJON46o5pOCANEwk3eFgZxZ/YGVbOflU0L/Bl4gU+iVkJalYPubHEYDBj8aN
0Ej9TqKKXF5ofy0bd/0+gnQCzj7aV9wprqUaKTIZBSJo9YuzE0nc9zppro2PdHijVoujJqMU41j8
uK01L5FcqhjjBbO3aaP6WNtkYte2s7rC5n4voDb2pWIeSAaHCxgaenC9wBeUE9/e/MWMn6Ro4lKD
eREpNrxAxPxydlV+o9j6RjNq13xKe5SR5QyE5JpUDlJhJOae03j11I/Kb7MD2rss42/mbt6Y6QDY
CMIIa4Pd4I1KACqXJzCtuZGZEhrSC8PF1tv1wPOrkXk19DKCC+CFcHwojlN3P8HESb3ATLolhHkP
pRpwIX7WjmYlFgKFR/l+y8vMZY7nklWxUVHJOE7l9HYo7IPXDrGuVlYXT33BLQpEkve/S/vDjscz
ZTOPq1X6sVx7L9GfeqaIhnXkclVEdw/zUlydTbs0Sg7mNoE2GMVG9bZlvz/3Stmom2bP9M90Mcdq
lCF4yBVL1QpTgEdLHDdQx5iEHz/5ERd8yg+D0WbqLv6yqRlj3lzJgB+dZizlV5cmZC3wifrkqWbd
X+PR4R36844z9et9MUpPu6JNDTExBcwTlLCpuNP36T/vqIFgyBYVrg7MkDgiF2///KQ8khj2uMyB
emdVpAwt9IsWwOB6l3urBD6n7j+SgcD/i2JaBEdXGTlS8sLr9lb96FaAmKx4iNgcVLb2B8Vxk8dp
AgMEX6Vcr9TJGuY62zF9fgdxtdh5/w60FfSNi2BcKiQd1Y+yWVenBJPaFQUnoKQtLhmqgDbRAC7+
WGBxtTxwi5Hxz0h5B5WXtJm8JcsWwgxgkAzu3KkhYduGIYYsgNyyq5kG3lgRGgmj9M76qrPX9tde
IeWTTkeHVFtaVWW8dwkn/KqF+Tp+O4shPB2kdPc+R6541UsQnvQ2iE5rjoDbvHi3cTslnPdqoUbR
1gF1JQU30CY5ZWeY0y8IT+4IFFB2gY21NhMabd9DqdGJXbddmA8BIaN9+wy7Aub3ld29DMW33PBY
8mYLys37vURlEa/gM7UGiJFXo9OB3/ssbKw0zDgJzXRu4u9Ce0/tzh616PAvRcgCGUak6pOC8ple
vl1y/s4uFqToMO2IrBl4sxwOE14JNJV6wuq2q3U9FUVr5OM1/oauaWx3QDBNpOFniG3tPGprrPe3
p7pbauERKvIiTQXbSIPbyDI82cBsIQpkKM1yzgpMpKjdwVZW4wpoj7Rv3dj6pmuW6Uiyi7/Dv+Bp
bW8F2YyGsCduusUIGsoJzCEyy9LG9sv/HK7AHKTLV448M/Brn1lqrxc50vyiNKpuK5YuMs69f5N+
AYkYifkWl/AVR6HRCR8/wRDnEtaVtSZj8CXihW948W+Njrvg1bW4Et6xtl/bF5guxWs3quZXGzIz
6i8BmTdwImH9fm9Yp9R4+rWACuLBzY5KSWGSjpf7qO9dvtSOcMJwrU3wDKu+WXsiSctsJ/qJ7I4o
xxV6ed3Y6cPNecuQZGMjKptIt2RAC+Z3PZkjdwa72BFQ3PmsHUOzcf5zijoZxxOSUrXcxoBmRuS6
6ZImALSYIAKra8fDBu4VbZ1cvRXeB04VedJ1B4S9NvJ7L+cGWxvR/YO7JH/wJrm4q21TqUw6N5EP
rVXWCCNrV9VgyHJJ+6NLwOPUHMVdXFPLES3lsCZowEO0EUtPKnTM8Dh2ajwW3I9pIEzXkjzv4Bw0
EWL+z9lF4HdpHhAekLngKK75b68SdahUYcupDpgHZX+oZ3Vr6x1q0/fZvfkkcFCjWKnBpuQaJ73x
YtdBoRIJqedvoRtp0Xbt2FOMuV5doimHfRsx5sK56N5vkEtJflgSFtLy0rRn48SdWkV07wYu9ZLP
OI4/XcGRBh8cFz6RZBH5hfnm4Lo+ymjAANK5VkLez3R5j6873ZTQ2uv++HVLF5ORavjlZfFU+V8w
ppkXzQ0hizlUBEvDPdprOM8kEMRYDpZ7X9ddWUKTi+nNcAy80EqUZc6zqhsnPm+SIlsNCdZLMo4J
QIFy1Ss5IKwRipSDgn4SWCMxa9ir+gW+gbQ0qJyyACWzIM6LdxcODU/85u92xtANemtVpAkVppTs
jeVxX8tBZyYXWRACMs+PTKKWrr1AmMrRGcunstPFM6PWVyE8FJjmod9RPntRndzwNhRBdRKJLsWV
O2R8IivGQZy5XX2CwURKqYEsLNErbcAT/oQq6rRT8L0D7YbAfhqE37YViogrcBeRpUo+76Yyf+Wc
lNUB5Sl4t+g1Qqo8m8h7ZCsOL2sAgVsdLRBwTXVLHDI6Qag4Z7RBORMBBpZ6qH0z2mXKf8EVQxga
ZJZVo4eOt/vaGgUKlkYGz2SyWqQm/qDimVvTM8fgwcwzi7K/76zaflHxLTI4OOLK+sDu7Wzox1RL
qRBkIwUryiON7W/DH5MNpNzugIrZNh1SMsLTyU8/aqwwIHnG8dRYJ0lIAQrpFd3wvjVEvd/wZoT1
7rFUxZsW5EYxY94ryCMKyHBRw9vGV179B9lxnILH8IW5MtAskw0ogftMGA2gRKffLlmzdWOyapSE
sbNWiXzaK88Ackcirx08DUysG4IWgXQ8f7wKsBxeu784VQQNoTfk0a2d93TDSlrXnF0abLUKd9l5
KkbmlW/FI4XywBBT0QDrqU63CdojmV59TJ1ChLJIqYjg/XeMWLt0c3QM/QLz6X5y3ocHOdGxlH8I
uQJxC+6JeEBpYK4Ck1x56CQfoUy0yGbLR/nYJkqPNlQireLI/Hk6EeWgwhaJ9OH/5wS1lMkQE333
YWCCByIr3v8ZgetCNMt60G0EPOKxnQhSa1GxkUt96WmDQZ5sL7kY5Fuxl0NpJqTf3Qqx7b+WO2bL
nbvwaQw2XgJEjyPj3BgonhgUNPrXD5t2nuBa7n4a5HliU3g7Bw3FrbHndh75wr/EDanaW0YEoW0v
wBMI9Y0HjlZPNSYjOea7ows95AY8XaMOcJ++tmb3SAyvEQ+5PEll7unET25rzCXT1cAqWaskkTYR
naTyZD3tDGamgXWtltp5a/CfTeru57v9RSToHYuAyJN+k45gS5lR4NBfHTTur8u2nsVPUjQqJLfB
Fm7dLgHjt3drLSDJuA135oJQTbiFWEf9Vgjg1uEXhLsc4qmOh7ko4A/JYVDWNi3z+2MOovBl7aIA
p25ndCrLXxjp1U0YoJEKgRDUb+wPtctHDwvPddKGsOlq4aFOXCXIQ8Y0FtqhcPQGHJ2GNNjabkFq
a3DQg94NAGJo2c/Ebf/lTTO32ODTTDg5wQGHtS/2pOGLeEDSZ8pewngf27m2GLpb1kLpAAE2dl+C
jK9HM39ewKLNafNkvTMeX5kyzeoHec25hCEygaNHEUdfhdduDs1if6844RPLdC1F6J5pLcXeHhN9
lcRsFMTyp0V5dGqGqzshSsP+rCJBL4nudPqaiaQnirXd73SP0V1s0jDId9BtSdKQd8KPHdp+/i72
OddIYK2ysS+cfnplaLghAT8CCOZhKMe/k1y8Dl8B8bOjKpPfaSSEKih4GUFxeNwqkzmUmKKfGsUo
FlQEevp+lCoPx1wXkt8YK22urKLZYeKBWGin8WwGF0DBpDmqkoBa0Ox/YacU+HyzYz39NbvsKzS+
bwawSG1vYxDOPJRczevv4yCtgc2zT6jlyb6W9K2kGJ26DKxCsfFwsweEd1TIJbUZ+O+q/cQHByfl
rVpik/etjJpRpT8tGQ5Iii/2PChglMR2CAz+Xde+EhL6ZRVmGpq5wThOywl7Gk3tFYxaqHWKR/EX
uHCzT3g6xr6eEn5yqPvVrVSa5yPwvMC1m4Z8R7PDEVfDiTKAJxFuWtYO3VEsHWMukKr6FLFcqfLi
6vNELgsufmaxKN+ZiQkrnOt9uMrL8vs60yKJtYFarsux3kOFE8wOV6kmRZqBFg1oznPIt/C7Kx+v
R2iAiI62yFldLn4E5Yj3+q/tY/TRjue90PJjik5okyhDfq/PyxkEVZcaxvvoiM8X6AH7cIbKemgP
V0NrDqqi7wg8WhTmtOl0SabsGz303hhvhhS+D6OOOBk60R7pr0FE62i0dyf1CRpHg5s80SD0x4LO
YGUkhA4wIFr5sEgBEDo+JSQu2bOyFWoLrTb9My0Y3knuPdUs7VF67mpHLOOTFHXa/D6vuNZISs3G
NSqR5Qa+6zk68adgvThqTOBaidt3ILRrjIJdqgLsoKzh21k0PqNcaX1L8v08Y5efc1+wFIYJB/I7
qzkOMURGX1f1pR/GkhM4SceTqrVnUnXV+UTul1Tr2oeOq9GSqWtV7126vvG5Ej+Aku4dO1vuBAur
Du8S/1S1//mJTF+wXUOhPs2RLfrSwD9kz2VIa4uDt4L8idBRH07iHYq7BULMB3QYkKxJcNnUinDq
nCxlMNOMgRjILJTZ5IkYB9lLVGAwPALxABSMRp+J4qr8L82OviR5xYgbpcsn8ZUhrHXhLXPCU6T+
Q7E1wO//RV/8Q3tjYe9l7Do7DwMlZT1clT20dbb/l9cYxdxj7z4cuJ30Z5gd/Y2TcgFm3cD/cGJw
biba+F4Rb5a3vHmlGMBkmRd4dVPXVS/tA3LiJrgQZltobJg9PT9I3MOd+IDk2Ms+vMN7OziqgGBN
77InOrqt9D5iA+adM5WrV/ro9wDRd4aOZs20s9IsTJSdreUfYL7wy1gFW15g93yOOlMzVSNHW8HE
e/UxUMPu2EmvHXXXVh4co9YzgnydKa9EjN1wiC45ll7YbdZlQ/qRZw1bafbeICxWYnxW5jV77NUl
bKYtjC1gBvZcgGZdl6jtzCeWOCescrfyPbMWNDPZ6tF90ICjgMzugSzHLGI0EAtmVnQ6p5uA7lI5
8xIXr7Sh5NroAXY+SQ9b7Rov4htSAHMTtoI69pxM99d8Ic6MT2VbWmkSbkc7mZ0us9OaADuqWybe
v0AbJX8M9uGYveowtRRBLfRnuHacHFO1ROylqoC4sadld12vhybZcqF7dnastmLvWOcyh4x480Ts
UwnZEONW/H+CgoUjdZmUCCivFTkhqc+d/qc3nHGdvK0oV3M2bJlY7iL13weudc7K3jtd0RUsHHJe
FqDagMhOXMkLldww207Km6Ney68G/EzHZahyKzvD1PiRMqQOO0TMnY3AA/t7Z/VmrOjHZ4BWZKlV
Mrqu6heBeuYLLqctXnhm0UWQc47ZEgwRCaVF3AvsaHcM1N/xlUXYVI8SWvD9+SKOOnHoUvIEH+4F
yX3eyfEZEHXFU+dC8asta/X2FAxC+rBJotoOWlZt3xdxYbS5fJvioWmRW5a7eHf+4iFzEZEVbewZ
UKzzDXy+ZO7osCwmPgAtyKRRn4BwFRLYEOz4ggnZkJzEOJ9jf9PxeWRm6Fe8/URoGSalU02Yv7/V
qqDYH0ZVan+7laWhsDwBuy7zp3XL9Wj3TglmeIEfak5LQZIWWUOPw/mbD2Ru4q07RILNk1N7eFQW
7gdR/zl4lqCDOT9yt578bQH1Lp3KzVwkTM/KQCjS8W/mcLz9WXgZwB8JdnmXDomyYw+0iQvqmURy
Jvx29rgLKAYDFMCNfeEbwuVOQe/M0tPd4p5x7KJqVWRgNE0hEnAzdKWLLSATDMK/hSN2dDx6rFuU
pZ5Ab5jkZSfb+6cuMmKQQdYPJOV7ndyP0NDeTTmo6lS0RZr5APfIGtHVjldpFKtTYpVNzdMYvhuj
fChjSpXgFCYz+tkXiqfcL+Cky2N6StFwH/PHE589UCMcTDdhzED0M7nMRyJU7zfL69sE1QrEveU+
ZlXn05KbAJNtwI6klKx2S1d6BbgwinfC4xU6ka04z+Yeu+EBxY/X5xhGK30JjgItChjWllcHNVg8
Sw4P4+quUeiH9je7Uxttj4iC9DXG+XNZ3a76alrVj22GDKWmaYtcQDsAd3ynBKz6jaOiMKfOpzCF
B/YauRIinN9dJdQyzLm2qsSbhmI4zfkHtMlni7D+WSO9QaDFA15CRUBrXtIgvF/Y6eaYNpXbHgB0
Uy4LcgYmM7a0wnDgf7s9jPeGz6RMD9ZdZogbCUu1JgDoUOtt/xa9yaGQeOW20jMJHX8foSPhIfcR
PDNvoUDwHkF0NYc8LNMlk43gpCTkKA8Lu54Ww82aVtuuq3eVdJStgeOH0uLavwF0HXN0DCwt6VJV
Vl5svDfXTroatUelvtFw54T9oCm9Xum48bhdLiXSozwl1JkjN5FV1wc/vf1HrxNvSczQTbniNgpc
d26ZhUA8JC1D+Rd4AlMHXQDUrZNpqq4ZMm4E00mDIcIMWqaNbacTSVByaCW6pFg3HbHEfno06TjH
Q4DUH5pBZPcV7gquwuF2nm2pc1TNtb9U10qg7aXIpIqxSKnuvQGSyKsyjX4i8Z8Z8dsDu3asyh7o
C+kHU1ha/juv45gv1s9O76F3kWxoNkKPVZEFI/4JVD5NU7nQ86PVr2BIEipsxJj6Ck6vJbVXHvzj
/RT+bQ8eGWZtXgokSQTLs+mfa9BMw6UaBUuHmuevRm6+1ZOfgYy/OkdaksdUElqvzTAI0ochtLme
zRne3ksUeRfMhIk100irs9149U80m3pjUEgeZya6xNHFQpnX9ghlEZ41+rlz4TzcXRqRpfloPGgw
xASf1GJ4UjP5kTzWJFUa/3JX5rgpPBCHzSg6XA2T1SbDcL6/uXg3R+0BOxygg9ywfuD9b19p5yde
eoNEfbJjW/QETAmnDuzzdCcpo3v0QaXGdlVeAaDNCDd++iChVP6vhjl2bax5/u/TUBVJMRh9uRoG
BxQhKI20iumYqTfscmzu/MHg8rDibXLeArleMTyEW21Kh3X6xbVlylYWB9jh5Tj8Wx0ibrBq9EnI
pcuQfT7jmDSPHWRgA7jmZsSZgbRUXUi0DiKc5lEuDOS5+o9urnzJUo2En2TYmgJd3bT/xYKhCMcN
P4lbZwV1BDdYHsNBTqZLRKpclMhy/1S834RI/cM+AR7ifv3KHQ3xhKl3HLwqPxKM92dclHJXb7PZ
NnP2+3a7kFCXMLXmBd+Vzgu1IpdFMDLPse+Fii2S4i822wcr/Xngr6H/rEDOLp21VGeB37FZUV1S
pk+Fdt154bNzRTEsfkdVjdWFgtOaFAAKlNCYqUfzYh8Uh25vp+sKoWWelJwypfjoQid6rS6CT1sK
vVVn1+T1vSbsb8jacuNJ9ogRSOFbx0MdP3G2BMpzyFD5jirvA53IAutxOh4XEQonvIprRRlgSoJD
uReld0HXdoG286ZZ1fyahGiQpHZKMfZlRIEHDvgZYIrX4x6ndgKil49DWe4AJRYcNe3XrDz4t/pI
qTsH4cDOMiyNhzz/fq9prPbroNMRZHcxHJiFwBRPU22QyxUnVQpnaPnKi5aeXbh+IdKxWbLFmbQj
0fXWrvpU0yJWobS0bCZRvpIX8rqBu6NZ0NCPl9AkkeLzOpfrMBaCkeNZVXTx+AefO13r92mHJyE3
2z/PxQ4Qn1soYkplcU/bpg/fZQEaWUvQSzRvKlsX5UVMsq02jABaEozj4FSxGu7wHR0UN3TXFvCa
Y/tRc+WQGWfSwfRy+3gl2maehICReveDweutLsbw6gU1lQG3MWQq0RiQYIRqDFSLfx2idelGr9ed
gZyr6LB769HiMTqKPrRgT+enaHkUA1bznSHeemD4B45MS2DDzBoZfxGQ85KJSMwQBEs+g2GgFrD6
zpldWi29MQEar//PgKHWdLwCBsW4lEsQAtbnr5fVor/EScvCjsa7KcUEroXze0MuCs+tJeS4uyqm
3IJxz3l3DUalc8ngKQfnx90pwcF8lXOGZN1z54NSyj8NowR3lUL85AUYgAXJzg9+0fFnBaKIAn3O
9xWIyOe4sPBuzQv/qXtsSMOAebikG4oXKn2dH1cv4kEpyRzMo/7B4YQ6mgRyXMJ+wMLU+WGJhOOH
0PLPyrXBsmgkJdL3Sd4S9CcB7AR2qHaeuTa3R1h70j3u9y5dwbPxw2hXdgeWfSIuz7LhDCIBmRrO
/tWNKyttvjVgCffHNAAfbib1scP4nQf7W6kLOUtww7p8YBdTj0Ff7Jrevlb6JTuM1kiJ1z+itPAw
l1OzCZxM+51G3/BkBuVev/HYIHnBAvf91TEp1uQ7aZ7vR9kX9zdn/fejtUTl2Xtu51udfGh6OeUr
520PXGAVysswLhP8D8bb8OBrkTkDGu2MySrquYrI6i1C0ByJ3JY5SifLFRkTcsXAyPI0Z7okl0/Q
5GQWvGbG4DctEQzV8plo8dVu0CSWoVmgWzOFuJJQmiwhwOqpKBMIkmUJE77cWBUeDgP+s7Ed99Vd
E2yjP6YfXuF90/RB8ifO0e2ECuzNgwvKbc0nbfKGPGyNRWq28cSBqzrgtKY0xolKBJdYUH1puV0V
sBvO7L+XXRqluAJZb6xg/7PRxcC7AWFHDbizLqgsYge6v+feOMunoEFlIGBo4PCNg70xV4Xdj6cN
/B1CcpQbLYcsvNVZLbcGQ8mPoCGrhFvNoIl3h7QrGJr1FF55tXuXCtWu2QP8oxKYsKO/akeQ7HKK
HqU5ZNQAE4cFZJs/wp3gL7UGZeH2fybgI1bzFMXVzYjo1Mq4/ZLHKeFwJS7kHWODwXVDiynsk2o5
zQMLmF8nSI0E7pf+1mYUHFzKccesFJp9jZc23JB8U/4bojF11UHI4n83zWMd8H71H3/seqL4UuV0
BYXw8mBXEPAOq5D+kysAQEyq1WzPb+fukOGMRzY3Wu1MUtIkSvF7OUKhqM/zE9xbmvgqYpdarCji
hUVulfvd6wFwKbBVhDDWwVKl+gTyqfaJwt+RzIImwRNFVznpghE7242ETzjYF0O4VGmHQIRO6PCn
NAm33BMt1jjpuk/e+Qmlui6zdCvASCzQhZj5mfk5mdS3lqke9J15vcyAAtoR3LnRolG853BL+CTp
Yd4JC8ILEV35bfgqOJqCTszDwkq9m6Mce3bqsMvtsWLmpxpd97vDpZ/Xcf1fB11E5drxQrz5YNjS
IBjPUgyjuVnC6IO9Na5q+wVaJyMjEt+m2G/jpVzzA/fljHvhsdjNiwu1jZeC+E0ewCa4IAIG+RN+
2DgSREHdxsvvbAjzmf8WeHnn8hU/GkUnjFBokRjbfOEWoJeQ4nEn5lZM9mHc6uxKs/bIqvtOTCDg
2O0MkkAs17BRlF/VcrL9PXCo/impVayo+9Jb9xirs3N6Kt582q3rMWp37FrD42EMYkpiXzws8gd+
W6eerQqNxvJq2Q7p9Kq0gKGHOm/x8KsFedu4wjALfyANgSvNiMbvpRJOJT/QNHxLfbpPYD2bS3Af
wZuriYS68y+fRQaefZbxnRHbYZfXHbLg+7D5Zzz+PRAgH08CjV31FLiKBymlCin7uPFBfja9FWYY
NEd74CxtRTqyL7mb1sxhtYyXTLd+W7ahV7gIdVj8pzZMUuEfuHTUQ4mssSY/6Wvi/YZd2cayg/0o
muXMZk1El6YLMTckzgTeXAnxen0gIy6sLjkDPOdIYfDuYn8lATdneEc+WtpDuHhhLT71aa6IUx7P
r9MababHZ3/HP1C+yTHTrKqL+2vBzPMEdj554ilSmw6nb4XV9hwTd5B+da9FUpegntVC+QBLe7Z+
dVtBqAqKa129PMx1Oh6ncaE8KLMJj30gVIKoemDAEftR8i3I+U+tk093H1c7p46V2deIRTRLEToB
w46oX7gO76OYZuGCZ3UyVom1RbG3mOz3cenr18m8cqP8f9Gjqz4LjmnZFHC3qthyvs/5t98fWcsP
jAZ8YNpGEn+DEkb4lUQe+n4LWMlMi22tcugsdyh4cLiYSNjygFc8EBbLCbl7kp6E0k3IP56P6N0M
9D3fiPyAgtg3ELRyxX56NzBmMiPmCZDlpsWRCeyuBrnT3mIKfIWBuwpCWrdzGYS8ZuPfdynm/HB0
vl1Qku9NO9xEjhranR864iJk+pRg+mIvwVcPsgPC1ARy5hpLl2ZtKSCZYEfcaHvFyiCQb+/zVWwI
8Cqn4xWK1TXv0C5K9d3m4T7V1jSvAEpRC7nZEddBMQjurI5W5fZEfkWl2FoMb05IbAaWH5biUHNT
dbTIySSwmIuDD1/EUIjvbHTgDJbIYS3m3JGJyzE4Fp0N57KHPXE8f0SJF5IBans44P+nzsBQPVHV
8vZDe073PBJiRN3P5DbvJJFxg20nKlg6wLQJKRVdnAuHjs4Lcd3MjICpQit0ArJ0vu3tNGlAvozn
LeNTdgVFIp92SCngEnWqLMHTQu3ffSp+dCws5zKEIa1tT75cFyeYfhhgeKnqTrWHJr/xhRf19veG
6zM82IOA7y5Jl6W7lMo8oNdnhEffNviC8Edh0r/aqs8JH2gzE/15HrZBvYcb8jaXwq7w04H5eaUq
FC/u6W8yZmv2+t3ZJaYmlbP3ckIpSKNvhixV/qhKL5Whv9Bg4ZAME/CZV8FtUl6m6vS84Vc8xEAu
jZ9/aOtSSEnGUALJnH13Dx+j9mSzlcW0Nn7TyOnzoHwTJNIcgl0kT6ViKC3y10oLiDHoDkAGwwh6
TZq0TqZC41ECnqG1batn/RdaYZn08YpdRCnoS3fjVBODN3t3qmXCwLp4a2IUp1KBmh/2V1BXNHCK
r8cIBODeR90Kz1P0qIiKuz/c7BuM0m+15fxT9JtMkOsEgp5fDxr3e3jNjN6WTgz+p7fZGh2qz4r8
27KPzYp5GKxf9A1BkDdA5cTw8TF0uJp643Uc7qiOrFzYhAdb3m7oNbRIMnCq9RaDi0Y9V2GeYkS2
+3Q5jxwUJAq7k+gOJ5da9EXuTau1KQemy9SG7G00jAn1292P77+1WvFRugYeh78H4MiuL/5j4lzy
OvTaeTIVE3ai0wQxB2e4yh65f28lHmGvtAYlSjHoADFyNb+8tG19vCbIwllGULP+3qgNjuV8JBFG
J7DRMV5SM7+fZxvGVRePGVHO2rpOZPMUmL+Y0BsQ3ztPmd0yr0ertfwPIoUhbWoZjqyf71+RPOV+
KHZWZv9Mv+YhAT+bB3b+tdTtnyztmOKkaNK2HgjR4dFq7rRWB5bMhDAonNtJTBZhdiUDyxSlrhOO
f4fBevaD7ov1xwGXNM9aRJ7HMQbTZ48drhQnKG+I0M06Yd3Hr37F+2q8T0dADkote6x8ldE+/7QP
MJaj7iM1FmGElzITBSUiUf4iiIGyhtWV9jLBIyBBbfFLJLw98+xBx6gDLlg1TjGbm0XVYAFmVyVu
qgZ99NY3hSEs24COSq3IyqAs2XpcqcPidECokw80Fo74CKTmdmAg21jewnVaJswQielnItkBDgb8
rSSxBpngeWf2bZmePeUJStFzzeAUEi9lnlvs5uXlJxe/4ekdvMWf94YXsTSLaGOJkl8JNVg2SqRi
lbSK1k3sUCiDTlyvA5INgW3QTT/GpNHIyG91cpK0iCvoWxTj/bkiclonJxJC2+WnJuBKYoFhARSM
8nvfwkts58opkvWdcKinvqNayLV73AywF2mLBeThlZq0sUam+JG9uYvZXt99RlDf9QgugmHRX9zq
wGbsqaWjOd4JiSRv79Y8Or73BUwd39le+Qz0sViYKssT7hJBfB1YS1DKvhpCpXD+VXhOP9pIB1L+
gXPsuXeX+yZHPZ9fv7ax7RJcVuMazoEdVWA76v15eDWIxmnQBbiK7BPkYv0AZanRWFlBOcSSROWU
+Qig3bnaZmqCGXuFgFSKeJ8SgUq89qxYh/Xb1nvfX8UsGbf61B/sqBZ9xcMKGnjBtxX9dMy+7TEP
RBbVN/S7S+C/oiSY0EnfHATlnqyrVi/zAj6bK6UJrfGtWekdeM5IjQd/Wl+AfK5XWEAcuRZeIx5a
jHAXz+27AbKoKnR2BlfagnvGPEJ9i4ReksM0ru7ynGBlaX7zZGl/VLdM00vHyO+/f8BfSqYt810H
t1n80lqtN0vfrYWM+g2T6NL5qvkOtVPqR2IwjqnXr/i7z4bL6v3cNRgc+cgeFrXdGrw3hUPGOk6x
ra0GczpBD1zl8HNbQTYndQfnlVyJlt2bFmaAhtO9zgNHq8GyHLMD91ds+3VgnazR5aFD56GOFe8R
khizoXCTNp4wJIZgeAvepSaLPxdgatRWulpoqDXJMD9cjiA55JJtCq1XX193eX5kHauqBljefVrd
GcI1pUoXJlV+qTh1sXV4SLw25z29g3gciuUtBFiloiy+vA1as1UoL2/l0g4woRCwWH9YPekjS6/w
yxk4rORH9PK0f+Ahq/yNs29Vd1xYVVijRsCxIs8XeRqLji1hGxw/pAdDsxlsh6w0h+IHnZbczo4N
hj4u4NtFI7JnuGMJ/97dQWxEpnw+glXe1V3QIIg8y0WAKk77+M/tsNlADmb3oSjGXXvyXM89+u/o
orHXFm50C87tszoPha+6IJCgERvS8bNUDoMuiJcTieR9KZcOjl9pIMNgBGD/uioiMC9EwsDacJcr
WJLts+Zu/RCcxqmF+XgPRxm97L60FdktbARdGEppsJctwwtT9aRfuFeUQ9P09lwG+I20wzZrn2gd
oEgF6gOrh6ZUqEgURbpJQ4jXAPMgCJvJmjTl5qpmeI/xH5WiKSJs5xiWDpfiJ5JXVs2oa/u7g16C
6S+ALexbviV7jFyXx42QGU7oohlsvkFu4aPwlkGi4jwBiR/HN3V8bUTqbM4fWSV4MS881hxPh6d5
4xhPH/NKTd25fslCAOG1ZuMQVvFefYmS9sxxvFNQbr9jMRs+TmCTLeX3Fexim121Cl6oxgmdGAXT
g1T2FuI3U4MYHC9komqHOV44HDp8w5FchiJFbYZ9HW9/gVxAs0sabtOz6BzalTDG0xEd3kr1hgwS
rzLSf2+orZGF77zKUxSa9BXRKWSWHsUCLGArxrNygSAHnHmmqy6sx0eWKPrV/rD7/Pf6PyBwQ4AG
vd0AaX+yulcmzogJ4g0Cx4wo1xfho85QqnJPzPFFtJ43DbXkWtIWw3WkZjFtPqSFDU5YO4/vbimD
x0X9tqr9ATdEZzjjwhtor3n7t8YAAVqPUy/45Vj/ZjJdkAt7iRl0WSanYRAXQqCGBXC0nx0Lyy8j
ttjHduWtZBVn5R8mLqIM+I5dBXRtdJoWi4pL244D4Z0jjrNzBl/DqSS273B/V+oVDC6B5s8j6WAw
XeA+cREqdxOsdvvMo5J6aVmnzeysiygAQIR5yIgyIW8EGugPn1i8XFPb6txJzoTQK//tViQVZ/qL
tvI+TW5hRjPKU2Z0OyCT17Wmkdga9j5UdiFr/cUFESAtrwdSRMr3cLlfms0b/ecOjQYfU0ICDprF
yGVUydLxz0xxDKKCoco+FXuzuyxgWkVLxlv40HN8uSIYLhz86BQR4oDn8lLOvcCHk7yxxHvRRr/6
OyCO8B9we4UDZMGAg2JZXlsMs1d3x0n2FPd0OxaEsIn5/dBbkUhkdv6CqPGR8HljasH0O9ZdQXpk
MPpmNPm8gfqWuHVIZJK8xus8T/Z6SNMQ/rueJSG7DNULRPz7tW6BS694GXddtrZe2oCvkHpYTFA7
KH6WjMw4XHkN9FTxCgHUI4wIEBU5S+IUyzE7iEYvQY2T1nk3xf48i/+Hdy+w+myYspuNOZAxMi6r
So52MPufocyHgBEkXd6oUU/9sDNtxffgBxY976BHCzGXLtvVgsxEZbBN8nSEUgFjc+nvbmRBgISu
a/J+p9ycezYQ+i6jrlhlLJIFBv1Sh+MoaRWU2mrw4PhwszfQRV9+HpcxcmB+5DOaTvpMysXedofT
dAM7Hr1pgGN+kXzqbcmah/tyWY4CQjhPOwnL+kr8wU0xu6yzXTy5JRU1ujKl0ETWwesG66l22tY6
R6uqa1FdusFoUQPzSolcj/Is/vkOMt7cndpjtMXggqN1dbDYFyKFJfT7bP0GUM5lMbgI75+P52/J
AN8JWfxboOTxDdb+1TE3d0qKdX4RlhjBkg99+9KU/YXqhXgJRrv6x4m4T55CWQQPxzMpB65CAe6M
MEvDE11rSZASusXxRwBAXMW82lx0+SzMUd3t9R6/4Yn6/ejFpQPIL/rqMVSs4+ttR5kwV9hMw00J
8XZyr6MNyEA3GX723P770OLNKtolVcqdOyHnzOgxeQP0qiKDGdO6ORbM5BMGacGDTLwTwtzLYDeT
JM1g3m4CYi6dILEN3nITn4LzcuZFYGToqalGcn394D6TPHm3sO+cY/Fr3hzoqy34uzD0++PGOTL+
DCA4GiJGnOvo04J0FxppQqq7VL9fsoWEzox4s9VNz0g8speiBEDddVIXNCa2vBBZbz9a55FyU9jO
nwFtZmfUJrhANtgGWSlNEOrHpDu4KWaMuXYkzN+z7spd4jxBV7cgYpfoyrJBRpLJY8dLwGzDITPT
irPy4jzUjyZWqvnIIBIf8n45CdVOkjCYgb/WhoD7o+HUMS8cyFnmKNU0SJA9DvAeZ/pUL/rmQTdR
1lyfXRNYb/ZoCYDq0CwegykPsAc/Z0l98zV2iCcYILmHlxPvpNYGTVmvv/jRfv9516ggkWawNb7D
C3VT/JWNKEBpVbui39qxG6GNyJHsHPF9vfkcNC3bCO2FcvoeZxsF3ifdjmNBSopnX+RC75IrAXMd
gFvrHobYcFfeDR64fBKLLALGn61/e6pSMZU1YzHX1NO1tviQ+db7qNaQMAPOHKfUQm6i6IG889PP
eJXHpliYDYM3TDWAEEJ1fxlyTDmMvvOxsD6EelHOGSSJjajPCV0BbtRsrvfSoN5Y36Z4TOp8NNMQ
EWBTDZTl5StjMXCwF+8+C52zQbQBJAB4NBnBonImVeYcd+mSs5695hn+YOP5+44LhesDaKfiVxIY
LmoxJ+UzRe67CKF9U5rc/A82s5cRJlUVV6szA0lBqFrQ98AKDcwDCm14Joz0MbHTREiK1Jnbq0WI
q/jmf+GovNu2gcsTxlUxJp7+EFxESGH/eqHVVWuiI2Gq9El65/iMdDYhqCBVNFaoQdpu3s9B7Klq
Ek34cJ5zYCThKFoFGdHqx1fzPPuojSlwlNQjXPjRWODjRTUnZpRGxZE98cydTgyJYNORaLT/kLYU
KY1n2517Bm9886VmK/PUztc8UhfQtTydEKeDhFCyP23Tb1LKQQkg/Na57sX7fWQAOW/YMtR/AFUp
VCVh2yRV+mTLPKlt7TOLyMgCZDx6npdBE4pBvXJHUtycbn8oFDUvqj54PfAMKYZzBxN66qjYi97q
i4SGG4xGBhpYEKaR6bPdY93ojP3L2uBy4xIwhmvkDA8nvMYFn8QlVrXNTPvGCIAcXXgLmxaUAA3v
xH3EzAiMqH5kd6147fXmNPi74ml/1TEN5NU1o9UyS2adRDOKhK3U97hPQcKtafYKtqc4pvZYv4Ix
T2lXhBF7CE06JU+5OAfSi1GyCTDsgebKlQWC+wuoqHbrDWdso0dgFgdT/VYyJctq3Foy62swY5xT
AkWXjnAwPcZEJyzc0W9leRhBqDHxq/opKgnNn1KmTf1QUuqhyYHDjfqUwj6S1tUaSohfyZ+Xm8Pf
20T12prwrybBUOkdT/blSgjD3JJ6RoT6E4S/x8r6m5b6GUwuw+DiQkup44wwFmuBWlsFX9bmGWMa
1JrGsrzO1h7jQ/gvsMwM8FSdh0yxoESh4sF3jdfqUwi3K0EWZy61LL81FexhVukj7lmSGQZxxmTF
ir0schTYGTmA3fXIkuPVjH1HkfSWySfl05UCZpV5ATZ2fH8HBX5yRLwvX1t74BrSgwmLIcF9ns4r
bvAud924T8ieytTIvDu/9jSo/t0kTNu+pm6pohiJAkSWwRovcnLmr2VqGrHFG7FaqjMEKeTZCDsY
MmYYkRyv9eegi5QDlTtehLxMEN+TZQTo17IPBA/jWGXbjkICRo2tonpq1gcXc2Ug1890Oeis1rJS
+gdcvX2g9E+Gg0G/xvqFPAV8xQX4vtC02hVnG7N2vSnPVfmZixgDrI+z1rtbGjvdBz85bO0HmIy+
HYAoztl0Qv0NHgvfuHHaxKM06Cdbb43MJIxbpQhRrn/FBPHPe5ebgC21+B0Zutq8jUdk7rfBTGM4
+nCXCiFe4ZKIFwGKbReqd/2MBpA5FdH3Yr9f+08mNLQSpXGIF3KkYqFGn7+nRVFm4noQ1ugz5gk/
aGq7eSiJxqYWjeF6I+DeozDsnLMgTfhOP2K4AzVD5ihQG67f9DWOii5v+tuWwXxiYqafY/hd0Txo
y8Ih1uvLbU0ZNDFyBkhKWE8MqZN4ucj/S9cYr3Rs782Gc+0MEJ4m1RqjKGUOlt0CwkbNl1vVARTj
zt5QiviRSAmUHmyAEK4YljHNuIWaRSp2B70SwbPMZoaLlBd7Sz/nprWhGjmjdyeW8jSjalruzUJV
kHl83/4Io2CejmJRpkNVUjHzN2FZYqRog5ftD7KvYE6KAvkYaUxZLp4ifa31qpKzgm3IRbPcTO4Z
hHEL6Sbzd8yfCxR4RI1XU2zJPxAvDjjx8oQ7BOIsXY43npQhqX5FHjgjqKfJJOdgB5IAgWgWCX8v
p2ODKcjCnR9lTYAIZtQr9prmT/fDq+wewT/F2dahgBWIneYS6CNLCL20MgKY0f5tib/YWZUZ0EYN
arnEkfgktBXyyo2dQjVTEq4IdQzBhVfYVlIxPQagGrBOo0zptFtpbJ92NwjLOMm+qiJe6qZmXWWY
OGh3sYmEI6/KU9oS06FFdhcG3RmCFdLArCCLVHYSwwHGdkV5HT1KEF70QwS7tqc83FdZ/EomeFlx
HV0aq53nKXU0Z96Ne/gUMcCmGvvhIPq8xZ/uSt90yDr5iU3t+SYTrrQP5xuPtHUR0tjpYopj1Ucm
a1AVDXgzK5jlgUleNPOaqkEvD6RW++RRNY81osPLO1/l0RLVfHrsN0jwNHKtf/fgjGeGsnLXUThm
Eu4Hu87InyXQ1J7pgC4PENX6N6HAq+2LyS05WsgfAdEQVq/TRRmmQckSZrOhtbGsqdnBD9Uv4/aq
yLNOxGnc8knP595jMfIAnDalKas/RaOYXnUN+RqkpKj+xrKZD88tlNvOd+H6/ufS5yUKu7IUrXDZ
2MbV9sAMSIxOe3fwMMCxa52xZXNq/Gd+ofeUvGgNFFn/de3pR2rbH8szc31qmAbbQiWhYpagrnSU
4SNyprfa9/yJk1aR7g4ahTYku4m6VtSPV1GOf/PvHoO6Eo9lOCEhgWqlR13bxdZmxoiyvk4NZ5mN
xnw0RcznC/9aDbiLOMeslepU0XTcSPJD7a4tRWE4HloNoKMYrFv6aK5PBZHM8f3MMPFObkwt8FBa
PRvt4hGta9P9P8QT5/EzDZHrjaEzuVJUUmZTq0f4KZEjnGOA0LWZqlA3hvWuXEZK1p1/m/Pb+Ujv
A/iZBbbIf3Viy2CSNXkh5lQ0sPTf09dADQkZSKi/VaVv2yRHa78FhMoDrDprpiJfQlPbvSrjZJcT
D291y8J0OQR2O4pK9yUEMGUTUKlcUDxApTFSKF4gIHokaaAzp5zsLuNvI+wegFe1/11WtIFZXjPA
g2ttLRcPHS9mYd2RS9FOKPN/BHki8uG6LIGT9atbuk74u9k05x2pkFLTDriL4H8F5g/DrnJQaO4D
vOiSdZ65lYmNtQRuCZV8TB0i6Wpm/syqu8hpSphImX3EKVgFUGmYOYErSLEK4awzxyT2pEft1WKs
1Z6hkviAPnC3AdNJGRZF65odw9mChbexFD3fuMSRZqZaA8EghNXqGLC4HKLqGT3Jfr0hWdimq1fH
OXWLVUt/4/8gwIL09Wzl0e4ORgqEjNRLpEoHchZy8Cg3JYHSgd53pDo43nKp3b+iRrOFKCUavMh5
ejVKtWeeaomPgH5qgSSUS3HODH2rV1mC/HUrCGOZvjYLkP8y0Cwj03H6Y9srDvWIGkeP0BDJjilS
uUCtcf1xaU7WUqotrRaj2UFP/xo+pJzd36GYTHqxzEIp9uEfessFlHQ94H+CSg93+pJ+d5NxyU9S
SrS49K4cZ+EwmuuzExniI4vVu1bInrYaRNf7hxqK0uG90vuZTV5SaD10I6teloVQsZ7lyCJeUcY/
1PQMg6fxF6n1rtNRRToknlhNbWVQkURzG99AXtvx8ZZ2213nlbxDqMk1/QHIyxlQvNa6x16UKAiM
L06LZ5Qm07Lt5dLvmOcTRkPEnX6JTv894KNIwblcIqR2TQQf6zLZHyrBGgOEdyLQE6BgpIPbl16s
fpHaajQd9KHUkgLYpfth5kQnxQBAOD5ZwSt2rzASnxwxFBpNZmaMP/6ej3uRvQ+2T9fuq1N8lKiE
KMKaLLyH1JgQN6+fr2/NKd9NoeRgFHHbEmegtpG0tbfRuiaMmo7Y2W0BTklviibW08lfuTgSWvK/
DOJS891ATZE3WsjNymiAlqc0Xvq7wEePlTFkAdfnq8dxKvQF495DN/JIt3UK0hmpRU6gEEewPdFn
4aDaCQ9JE8DdqVcSz+sABSY/AQiJEc4R3fO08bI3wbO5hgsFEQGGVYgcNKGfaobvoEY3XADRvBBz
rCcry7pm6cWozDbFEWFI1SGczuBqmvTN5zJLeo4wBplQhGO5vGqdGW5wd/hsDXpBwgpkfvGv21H0
mHftqlFlYtjsZZeaUaeJf+D5oWU8YeF7IztW+ixkt9Cg1txDCwE/sEv53rhzwVwUJyN103lhFVZ9
+PfQ9hWitDdt1wVd0ocAg/42ApazIbwJKTKIcbpCzxritbMpACtzwnKSuMX/Ulx8mSJcwbdw9Acm
QbUnna2aA+x5beiOaa65D8a1hRR8iL9WQ46fj6K1LJkcqY3AdqS9XUh4gdpuygvNLcHZT1vT8yd1
D/8eXhTS9rZXtv/Yxp+vbO16WWaTqpIA5Cghy5Nu3bDtnKPEzO3FQridq6nL8XaAF7nqFl0kGSZR
d+YFpgtcPZHh2e/peErE7ObLwcAqF0CKnaEjBXghtx467n0tOf65nyPSSEdRjTmLVudAWb7Uq6s/
FRKd5SPtHL8G3b24Syc3tCKZyIgV7M/EIvgEE8E01GoXMcByqpbjpqIRKp3Puj9Rnh2lGG+nzJvb
agstvkvTx2fOoPI3fiIPqi8X3UwYn/SnXK+lm3YbJ0bQkiZs6oiv0WThGZs/Jb+rAtQyHUwXdlbK
virPQMZYHbaYkBlWAGRkJX25k5JD3msZgoBOV/QqZQehS8j+JvKyHYH/MbH90Qqlx+ublL9+WSQi
sbNzHqwomfwx+4PYmG5DGdS7tM9DdfyKLNvatC75knPG2zu7TwamUoHRBe8+sP8wy5zAh15J4EGz
WvuEAfMGNTvOSEjuZt2w1laUkxxGF4Htm0Ecaq5OuGa6VtPjaWgwAigqR1bysx058rdlWAfuGKqH
mCiuyCTprMCspCmf4P5BzMBvrEWbifPGm0ZyvqOFI63a5YU4qtHLt1Uj9dInwseGNmlG3c+j3Kie
mtgnOueVnqV/QABAAAg5d2tDW5UBYYLiO8WlnSlJ1MVZ5WzhWyysIOpOYve4Ihm1JSGmsYKWVnRq
f+7rbZ9y6xG49NL0AvAqL/sa3me7YdKSULK1N2LVkdHdHjDOtKLqxVNlZXw51amJY/7a+6hCrgnD
tvIDJBmKDGDSVzTq38OX8dqYxQEPZP28j5katOiqGmeQByjJ1JrDS3koEtZbdfw41TAXgerET49T
gvlz1vAPvoSXOOHyFVHuD3nqo3jLNjeezfNYmGfzuvKOgwQvWXyiwzqLte7FzEnAWjjuhezNUG99
gNYGeeV34ucElYDhvgRMCdfwfYwknfN9x6cZPq+BuqBSXyVFiSTChjQvs2k369fw9NLkIciQEhx7
JJyp2g8gaX7QgmhgLQdmgeLBeFkEzhCqQ9uvFESzhRhtb6tOSEQdmHHaHWL7MlR/4AH3O7lXZl+h
WTr+A3INrK7hQiwyujBbytkSfNYuzQdo33h6K6gQ82lje0Hqp/a3zdU5iIlmMxE4+MSeIYx0tJI9
9S0P7d6TFC6bx7fGHP8114sOA4yIw+OUheQLt5p9a4FGThRQuaL8bfbAvIvxAdwqYxwepL5iKY6i
p9NZ0LdW2SX9KF9/8YNNCI2DRlLTrz67S/nfAq1lm6Ev19JIMXt0Zt3uI0uxmrAaHdTWyCJk1O5A
U5LQ5eQe4e8ILQ/la1/6JhKp/TIbw43hOFtkSpFmcMbV+i0L0TFaOa7GELA2ZxwoO0qJ3ExTCp3V
RnDl/TTxq4h3Uk6E34RF0V8yla9xPbfj3WoUutgp1IOAeT1AyoEIrmEGKqzHYm+8czrqawe7YB3+
ta0WPDrWnYirRpXLR3LxGmdTL5lFaksEe39VRW5IQSiDvXuXzfLnSMxyepI+9i1MN8aAAcBCjmvT
dTV0QgIOXebqThgUvrRY69LFLF0pbd1v5Jev95XZ61lQb5TJN61bRSyS3l/fVq/AiaXuR9NopZp2
uH1Hr4i5bUfwpAtRczhO7OOyJEM1Qqot2Fnj6it3fsLMbn2MjzE6g99M8PJpnDhbJMj2BA2DvDao
+/uM6H6KalaqGwDkeCPkhM9sD66XB5YQOZrT7tS5MzsbTcegQxj3uhmQxrQquWBaFqa4mbKBFcy4
hpxdla5TOTVdnGX6el0DfC/4xncIkBH8nMNgEn/8NYZYJVYGDKXtY64FzDTUxYRFVJ0hni5AR+qb
2DVNLqRIS+dZ+1Nupg8mKU6IKr1i6fgtA8NznQAt/yb+cA0pjAeEJ7yhb4ABx0QLpEQWRdAa1zt0
bpVnoV9a7ysEzCX0nLy1k2dLl+r0Xtu/r1/ANNsjQYfvShkWHnfLZ8neThkoskTb0RMxZWPbAwwp
mE87S1kK1HZ2Eddw11/M/0Fcexk+7HieZ6s+m+SVDUbOBO66x7dZkYzXW5iYw7/eBkSyuogX9G0n
gV3DYArud9Qb3I0WrQkyGgjQJzIKGMpy2mqrWGWgofjKjxoW6U5vaAS68sObA8+xFVDc29pxJN53
8LALbqUxDBo+Rp8pozVVuIHZsH5wYVyGErvDZ6cgJBafW6xqTN+gqImHCx5q3ni5FAtkSHzUu5qx
74hfqrI1csLjceSWeAPyeCKJt6zFIMAkd72PkOuftlwL+UXtEWOyuKB3scOP/R4Tt6aRwtUDNUYH
kJYxgceQUW5SEt4JZLL+lxYqXV8NxcqCHO9JPClTPfb/yX5AWAqW5R3FRb26nMcuXgW4PAXB8q6Z
ccmU8inUmJ6xg4mJGjWGx3Cq6D5fgyWzFHrSQRfWn7uu/x5t1RllvXnfFApF9mqnH6iSEeu++YYf
5sHaZmQC62sqnik7QxA4gbvPWuUio7mxvx7omiw+imKeFu5ZWAoyZ5g0Yp6ufMynDFKbe/3g/fab
AZKoesdNbC12KeWLd41u1niXknRz1dp/QCUBVlx7Q5urAxDxNfTel0PZn2lP+XMVP+DKI5jEKQEM
MMZVs4mq5vIMl9i/PWB4+GsjVO3Z6tTKku9Yjzj9rlgUteZAOR6x5KWYKCJpEBBAp+XoKVtMdYhC
7axhwykRULvFR/ITADCuSZ3yXt3JQnwTyu+pIN/8B4o/Es7pA2op0Es0iU6+MuJzqAWoBmqXk47S
F6vNLOXAc8YDotgPBg/Te4o8ywcLfpNnxUnHKXUF8lCgq7fW7yPbdYykviPjGJcw8Sw8ggmQe/ms
O3Piw9Uzip0FumpEsVVMPnt9GTMALFnujaJH+U4yBBY/agSZAJeZY7ZwxEnq3VI23UbYtOQgUNgU
bro1ZX/Cxxe/m2s1tqbuoK2evnOcLO+kXgpB/O2TwHp2WeCRY8K0NU00a3lLOemeGiVLkdT9aN95
pZEoxP6datTAaB763SO/D5LTKVEduKVy6p+iZ70VsZdglHACSKgl9JLEIgfAYfZFg6+LOPFPCFwk
8twfsMohvqo1kuCodn1jUCYkn0o7jnfaUkKfNxJTU1M943Kp+hyznp81hA/6/vcEIITbT6SqBiHu
uWiL+NQXj+6vWPX4glWgp59VJp5m6Z7cIoGTk2Pgl5KEOAtr1+GvX4clhZMy8Dnc5TtewhwwsIEB
l+Wgr2vn+grMgGOjb09c7srpLrM9RiEjgQbx8KwVRLLja2XKG4hXi4AWYO9kNrgKBO0QdYaq3pSA
SpYfulhWD26shZDaL9iihX7yBY2pdaWLrpCzm7BtI/qemvhIOiKA+4PPdT2yt5MSgmtdnpWudicn
agyuAw9PkjNwF2X95S7UsBFHLwbCYhrorueOasy5+PKcu66Ip2ET2Ll9ieRcm+Qbcl7aNyb8p8G+
7li855vPHtVOSiI0pvbaB9Az8kQJP4Hl4+dxNMiUe3Hj2m/OUjQo4xrwAUBuGMjwx1X+u0LpZDwx
cNwAD8FCdrG7J1zxVQxgu9j0btWgJuhiDOtSeece1xaUjoZeCws7599g3zwsmtIOxGt00/MgpXcI
BJU7/9BtpCGGSLWMyqP92ZP6t37M+gmfkOt1UrUztbISTcF2E/VyySk62WwVJyUSchQ+xb5NjEfK
Q57YLsS3h83jCdUIC/WYqtk7+disg/oLif4uLS4qFA0Ttp5OZXDSoWF9Aq2e9cnMK4/enlOT3RV7
3vD/h1JMz+qdGwSiSfjm69MjmomSnLgyLGPhQzJOk3jLWAeq+9R8veerZQ7qefp7wxEferBR2nIb
vyU4wisSq7/1gkyu2xGtLhRyuwaVjw+yG48kJVW8nK4ckOrISlkaUS7xVnyWmGjXle/Q0LJtsG3r
vpxmAMWpyyikeifiSKx/t/Oqt6sry24tnE2cDrjTslOPUd8CSnrmw853TUw9fh47QXYGNeNNGNLW
Gq14h2C4RBQK8ggdkDWJ/ebWEmyZF6OdK00RXGZpKVcH7EvnhCJNeB3H76TrN86U8oNPqJiCcocp
5ci1MsBvER0dWt8z4etpI/XTzeZIFMu5O2EZHFQsrbnTlzqDVKp1j8/GVrWKFoHeqmH+fBJGQUv3
DVK5Q/9T0UQDFC9mZPDLDj0LFUv8BtwHFyDe+urmKjIYj3K6LoLb/owqMukjIrmqetqKq3sm9zqu
kGyEC52Zd5kKVqVD9r2+jq7MLuJr7Hqt0FH5i0XIFINyNh+9mNJAlMGAk+4voCSCz0m8km1vm5So
eaafFDcMqC6KQEGy0ZUib5yvzRbqDSCLlT7kcrVUG5nm2qEPkSV/u4GM5dWAqgnrzRmpTiBB3W4F
RIL+hSRqaDmo2YjGiypxbu3yDuH6AVUOASsWg6dCXxPYy1U6CrT9w59iYtucBTRnI9Moc/la9TH7
iE7T/ZgAmHELXZhdmVk/eWx72Icgv+C6dR1s1Z0pfBCIoiip4PA0AB3SAneNU27IkwJiZkrYOrpj
kQ+cOuo+PSEEcjV0snQHbkL6Cu4a17XNRyQlf0rnd6OoeYTx3hlE/tKXsK5dEmKJ/vWkBD4MgNFd
eDCkQT6L8S9hZvIFYLz81zRhIP45iCahd6CBeyyjWp0c+htixjwoCQ04IODghqTxfhL1epMW0xJy
G0fkDQmKywalcaG7d02f3UjgMKWfOW+3dOXe1cag3XXFVnXkeM1Y3TFyHhy5/pmSs5wrP8IOfvPo
GSg3uhRn0POJCFrmKSguLRMyn9eZa4frLZjQDgVepZm5hQkOuYwVRzmwKv34lzIpajgOPhX9Xcb+
zsXk41o5zxqBnrljlBLI4MNMm4bmbnRjeDZTs5xKjKYOf79mDpch/e5gPucBpf49Frxo9QKreD0u
A1Ka+Fa8tjtXwESYuXmBvVJrsgBPBo59q6uoWD9QBgvrLUC8TwV/vJtqbWrKaio+peOAouHNLy9Y
ofMhpQ/qOMFMs7l6kEQp+YrTmHIRhxQSXEo8moJlNr4qpOT0+oGjcCpMKrO41y8JDEXCBSLqo2tU
MRF3Hzm8zC7Wh9vWMHtMa0xsb8wngZnDwiTVaYi7CJJSbzybKdxBb0lbMc8J8etTmWL+dnOZPxFw
Oz5cEf1E+caLAvcQLDh3wlP4YgWb0Wo1ew2r/TzHzMsgKBOpl0ehAElS5gnUY9EwWh1j7J6dQeA9
+MQqRsDLw4+1bps1mgB7VklsO2Qpt//Rq3+X2Lu03vxRJL2/OB151kQ9UIli5bP0lCx85EsBOy2F
V4cqga4sKT527nBerAcWcXU0OxROl7zEl9eoFq8shnJyUttzbeFW0ujBqmHy1hEbfWeGhVvbxd/5
dVon/5vo5N5iaIF+8G8e59gqaG/MvIYtElcvBtqEgOoBotPoTCEo2p9quRXR+wvJlLZbek0cnqpt
FdGbW9Evyf8reYmxhcIiE0q+/xKW2bzF0yPrfPxiBYyM5/rw6Uj22RfWxu9dNVhFsLc9bqg13im/
4hoiTpeqmTbzv0QmXGL1IL28NOrP9rcJOyxihRPeMYVeKsYSs9qjm5/VScHCgVGY7FYG/UHY4XYR
YNj/AIehLSgZJj6DLZfFhCxOoxZepgbWOEGGdwmb3Px6t5nJ3r//ixjzyHBNtsFX4sjwundF8HHz
McJ7in3dhp8RO0ohEDQij4o5iUflQ9izzXDC6qWhhG1LfhnQ64U7d70l9oRZCvrqAjCBEZBZoAFg
wf039ZNzw6SJI13a+4US570lp9gGDtGvOy6/DqdjMN0wbhBIEvqpUA5j9YjCnZGFd802fO0PyY9V
4bqnqk3nWhlU+ZkE+TdyDa1hEqG95wJTI3YOTAiEw3tlEBE56nO5HiKLD6SGIJOQdQAlyfMz0Kmz
Ll8rwfLprIuMna/iKHUrw8Qf4jxpCMfy8EWyU3WUlHhU/6aeMc7piGF+l1weEVBfkm36+l3Vs7VC
mXsVlLmgNWauCrf2xQEbSVkXyipI5CAYJNcXAQCg6s8AxNUGYf2mwwBmZVV6cfw0Ncfy+gm7gpMo
beRLj6Wt+TVwerVb86KEdUF1wUprNeCCj3TO9qofQsRuA0rAuQQ++vk8EagwnyYvTJ3P0yU83ojR
Ax8JFLCXSf6g4hCuEZUpRMTqyEax9v0vIu1YNRQfEM1EWx4x1gHJ/4O7AGumX+EKPIl97cFm3aqp
scTNLMey5Wx2nPf7gaxFvhXB/BTCbS21NyWEXFs82uyAdWvMHCC2jFP4Ew/N9JLXaUYzN8Ndex4F
dVlHNu86zvAocf7uNV1uPLc8yXqTjs70RXy6uy1GZCoz3oTrc+/Wn+pIrx7/xXdeHIpV38kpotSS
0q9KixD6LGYbgcDyHenYtutv4Q1dpE3UUXP5SRFHqs+lRt2TC8znz552fkXCTfHLcKaWBVrUgB6L
K8k2vmY/D50poHzX5HYjHzyn8Dc6BxwHGvjxh/cdCctoVkUzgdMy3xGzfmJ49QOVrZC9yMrA2Tf/
Zwlu0GxmSXhhxpiKugZSysgaJzSMdjO1iEl6gDYJgOUWoH19ak37jdjosp2lRzqAOiAmvmmibdnl
AjdoNg6NHe0aiLCdGiTuFNCjpylQrkkSxSlKJs31oLJ7Mqn1wtiWHN0UN3WXBX2OmOojVKddC+c9
FoRlBm7Eb0e+EyDoKTLK3I6EplAg2mIo1Qv4MopnwEQ4RB181IpJoezVU67PaIvrtZslOBPRDpsC
SpW6tF0qiCsCE0NJL2Kajwu69eTHZHdhXkBxiRF1e5ppXCEVpbkusGgoGIdKoML2zbUEJXxcF7+R
e5zmcJM4KUhFfNJbjd6tbPpe99fiHZMqaQngbPufoppIU2vqb+hFLGLznw7sF45hSNh3SDmIqHbi
B5h4LIfa8gb9Mgn9gonUNxd8aSKFta6cnqlr3K3zd5kd1lmjyeBaqlnot4Os0FzBtVpyPX0WDUSY
DkqcwsQoSDyp5RXEDGoionu8lNxlZqL+wGJ1ipHSZookI4aNBiWvgCNjR4/P+YDSrfF4eaEHcpOn
mZwbBJGUDvQXVRC8vaknq0cWkSWyV2KneBwQUtBS10fRTDyfPqzCMlQw2/CJcophiiYxV9tiBvTP
OmL690puyIt/7F6LORWWR9eT6OfCnV9abRXmK/PRimRljD+vTyJHtqyMpt8rclXqmKhs+oRF/Np+
M5IiELvbGtdd01r1hg/C/oipB4yby8roDz3FR2rEdgoWKsqTIm/Jsl//FnuXutxLXJ7nc7fd9c7l
sM7M8NA8wTKK5KkjVT6anw11610ogw5XES+ISthZTO3YOy/AUiuKaaUSxLOY6Mq4XIK8+hO1RCEv
gg+fCeZaNzHN82hJktejbzo+vtFsZmaW18KXzGVIPBqrevojZTEjP+UJpxmYgZZudVtxEjraIL91
Uz+ca6xwDg+8dalqEM8y6PyQ6QqBUFFAP7eCusUjWh4OYDYSlDM817Y2favIzmVDNucIZIqegO2Y
T7mBiqr+eG/B0dnHIgHlewNmrwuBkxDx3WcX8NevS3lbJCLcao3pyAWlpogZHw+FqMfmOHEHQJuh
fhlCcR5Or6P24AcFmrKr6FMQNJxytK5Q/m6KBInEqyVywBQY2QAyMqu/TTCJfeo0oOBjq0fH+7fd
qG0BsPVPMIQlj9IecIm0YyDjHd2XlEFKHrpTrHQ6u5cOjiiyR+ENQ+FtvDpkDyRzT5wrzsdaUdzD
OfDavbUvCzPDBIWbmphtfUDwdJ3QRmhnRRJAkKdzpdRYSa2wPmo1IDtX4z9HmCSPJAzEDzd1ndYD
lTdvgyXMjkcRH+XxiGddmWwES/XWfwXUwREBOXzYHrnaSPfaHbwMMDQ4ylRo2pGWFY1bEgNcxj4v
Q3kMwkafPknXyu8dISunrf6xkbiXnGtlX8ywKKb14nHjje/qIQZDHJcuAV2A7JBXaJ/HKlGnROxj
gEesb9zAiMkxff6cQh+Jid6+dd6/8brSGrjJCGMwUlYqvi+8DGfTi5AAK+Hz6D0PuozPriZEUCBs
3bZm/Nmf2trJq8WSWXKtn2Pq0b6wFL/+8JigrXXpzEi1TMfq2TJ1g54tZoL3G6NyQHlbVw3lGX4P
NCWFfQdwHj9fE9ERT4pih8bu88rqCIF0jditsrO0mcHfzQh3F7sBwljKW31RmZ3FQ9asfHi1bJHc
LBOV4lSl1H5IecbkStuokPXNljBLf+xhFTKV6JzHKoDIIZ3XQTWpw0YF+S2v+yU/QRoaGZgRlpXg
dWvkVozwuZ8rQZmwdcvO0f344dOX2e0LQf9vEUVYDyhhxXKI0RBB2SD6pVFu3sfTDpYy1kLpHH9C
UQ0j88P3BKdsL4tWSTgAcSu2Qcjyf4HURElOKIiDoUgTvWZ/Ox+rL1DBQRruyhWdZRUDKox+tKin
HzGoOM2ImoOv28fQ7ORfY8tTcG4DkTm0eDcxOQWZLgATB9chtepb83UsZn6BO/mNBBx50d+I8l3/
GWVaqf9u3d/1BVrgFqGr6dGg65UFzo6AvDfVwqLoHQEq1lfQcRCE72IkfPO5OiVzCmzoKEPK3nXA
PnuvMh8+tJrIPY/oLA1mVNF5abDz6Zp8XE1qzekgdqG6cvOI9Udp330rNNFyo8evH/R8+sd05a/W
ShZW3Uk5SJshUdbn7dQ0WFoPB3R5nevhvDJBboeKxHjh/p+fpio/QQGJfCqwwkwX7yaiOdNSkZZv
JDnRqJ/MeunOLl3CCS4qdSROGhOuojG0tAug0Y4n2hWo9kYD+1IgM0FM3Hzd4BlYHFaBm9CUluVm
50s6uIPgsh3FU2s3fPkmGQEyqq/9aLvUQ0AONEk7RwdDQsv1UOb5T+s5dlBVwo8ohvQ5OObUKC1S
YXylP0P8SXA25MWgb9AzbuvdiOyJ/5ou4Gg11lgXxtV0e3RVvDsi/hpGvn+L2+xto/gv8skHw8l5
NrrYoqGyDxrY8ik8yGaCqaRk2KQMLoA8L/NdqbuemubZi8dL3sJVWl1W1/o3kgxdETpFvNgEO0y1
OWFfgirU+ygq6K71cI+XhAKeF294eNZIR5qbtphifX1HiKiIJt6gwso2JgGYLQWoV3qTo+glKevN
CH9o2AORE0p5lasGDnU88rKwqdduX1W8TNDlL+9NYCmQbDcemI9kDRxX9UQvYixbMMQ2weMXuRBz
gqRj/ZQh4XpdUpkce6Hm4/j8vL60wOO6jwi6s6ZkCi+RZkrJGkZ7QzfoqoSHoPXw214yauMzbUle
Dq2DBeANqEHS/2Z3N2gZacKIoqqAd9XYNf2zDRtU1E3dBKcmPMGm7whAbQIXfXwOtDvdvpR7cDzE
YknuI2Ot2hqcyi9z5x+w6gEgjKbdzrfj1MBEGmJzW2uts/v0riguZz4Txf1wmToRtHG87Kx3qjJe
S8wtIfwGwSgBaURpbU/AGZYPMl4S5+zJ/5+DtbbJhGTSKRy8wDjWdZEBoXF9/8bclzf1gemjGvsF
0fQeUw8I+elPVyqLZvOdlW541ggmXy8+WH+mIjRFc1VS6VI4PYWPyGaKWxbUbU2N5YeFaNQu6Swx
IfXkugjgq8MbEjOW4z/ziUrzjhT+ZYDzEcagu0vDPosSvjcOPosSGfTnTd+tJnOzvrMjOQ46C4ah
lN3uildVtBl3B7y18sVxKYQ8vkaYgr+NU0WaBXBGH3LD3FafYAKYmzQyr0wEhXnkRVSR1Hg+OUFx
XGzBaVCNniH2Mk70USh2GIDH7LtjT+K2f+w5ClXOBa3NH/rBuCkCaTb9hvsXUsh1FAPPErRBmNSZ
UQlwCmwP28D6lOgatutnG/+aDgcFOm9YOUY6SEtuiJmA0vxRGY3obHSXIpOSSAra0O0TTqsernp3
Z+USNLynwK5Z2bkQy2BPj1T6Juh0UAhoh/dptWup7U4mynacVQrJkViIDMwI57NjEXswfrm430ee
XZRnwqR6DXetXScXxJGlSD5buqo/U9JSBtexfeI84BME1XFuIUfGXM5NQKZ64UemWge99EcL/qnk
9b0t9td+5DZM8qfQiRiuacvUyCkczr1CLPZiVdTAhHOkkye4dd4j8Red+L22PYYmU0SDZRsjHvZE
Ks3teNxKSkcQMdTbm67Gm12vRZVHJL9Fpi9gYC4k8mPE0FjcUDKzn45NOiqrSB0bNDEWVDLGbAld
YfUpbCDsSP8D6pxOC7S4dR5bDxd/m3vAlwZWzx+G+yl/hSJx9pYOK5JKWNteLD5AcHokwfDepAAH
0UCCDNkPH5LeqvD0Ghf/acWFpVTnM55jCaUToDosQpWxKzuKHHmDIIDRTd9FANLDwIm9lcBlZ6e5
MtEDbM44EMKf5h2MCb9AooqWhOzA7M3+/0aDCGvzQjgl8jkW3XZV1uVjwYhVc09ri9d6qewbpMWN
CiB5pUkcK/PNc9u3WzQMcO8DnPCKHZUOKVgpMGxAF5k7jf1FysYh4Agdgwq3IC8GINlV+fLtwOAH
CR9q0jM3gwrMDFv12GNX65u1u3wMEaI5a1or9k3QFxBKbsX/qY38Pevtv9G6NZuV59XSloqekhMb
QsmbhnY0Pdg6My8oNCz4FBg+uDy4xy8TAfiNgvihGUf003eLV9pASHW1nhlsADohpl5L6iateGdK
samIywYilsoPTWhOtQg2A05VDhSs4bxhuLy/RF+Mx5PWUosy5mRK/jhurjO6veDupEU4gmvpdHwe
4ZcGgR4uuZGmXUW5xC7bdM/lokpP5GF3SmmsvOsQ62DfNAdb1Phene88m1/AkDGrmm/lMuIWf9RI
XYw6HiNjZc5lM+8Sj+A+lOUH0D1gTIyP1ppk2xPqBSuUCfT+OQB8+cvobtJXECOs1G3cwRpStsi/
WLbmbJk3n+vbMcilvv9cvhGAqKzxnV1n8lB2zycQZKOfb2vgREe/+CqinRZVS7fK9Nd4asja+FN4
V9HW5AChIt0tXBsuTnlLPSrX7BZ7ZXy/KFHyO7C0vroueCge/IwBZkgkbZJkPu6kc4flOvMmL8OA
hkyUcVFgAfQvYiPjsh7VrTslq1VmZdQPM0mYLxY+WYA0EvHYJvwm625ElLHpfiw8XSumNzpyM+gS
BIQVpcO6r738BKd0oPdGpCNNmeCr4vf8ux/64/YDBWjfPxv+ipi6qGdD2FdU/4m8pINT7Tf8BA15
e27iYRp8fbkpedoOSlV5yo4c8l5x86ctzHZS9wRNhpStQhZAcvE9bdkTaLSkUT/cW6/8nV65/3Cc
5MVTjCLoUcXDBW5ppRNqo9W8CrAdEmcPFBuBjq+Ejrq9UsqtCtJxpmRi47pguxzXaVR7QS2BhIDx
+sZiE6foUmcIAiPTTwgJT9LK5wHK/kg15WJ7z3VdntB41tinKLsZsYLnET5E+PQ4cczHIEouQWp+
1MGC4oCQiEk3q+Os2zCfBU81QOrj+eXLi029M6orKdrPsc6PCwOV+uikVdxhcKHVk9/qjgeaH0Xu
FaSE4EMNAV4WToyYYM7m+bUXhxzgWIfi1+3q2vfDVvhUpkl36gjoE9LVNXKaNjYtilrqm8cNxzuK
ZhHER53qFWrT3L6lY2m5yImPri+TA5ZIGuSCTtnOuJjtqx4fVvYQADOZtRciteePm/QTdGYgvhkU
qeTkT+ZeYHwH9KoNdxu4ddwzcDsjHGple9tVWIGCpigwFX0sVFylxEum50JdajCH79396JOxemsS
yRyCalrFAdjxrrxJyolPzHA2c5mIO1nbbNKxoNSWccZW8jcPo0ZgMnmZpVeevDVnteQY45jV+zdS
Bd/5wBfIwJX5JOlABZaGT1q3HHvkfQ+S+WrUgZgCcQdPavULF2w6u1VVhxEUTekefdZtPOdXTW3x
QIZh+m8hs/Sy97PLo41EmL3M2E2DTrDBMg2EEdgHcb+HoH9shFdAs+P1RhFOvpaPOjUaYkmjjM6W
zeLRSy9vGJgv9faxiXzlFkvhk4uXuVzrkKZBHUQs7SQNGAEBvnEdZaiCENvTC9IKDb3Z6gOdtQBD
/u35H//jNqglZtqe/fkQ0mF7xH+rFUcHdALywpREuRaPoxhdKq8Xn+fS9yKSBjhCTuFqpdhEOxJ7
GsuxR5rmFaRfiNKdnU36uAQN6bADA57XaRjtHjSmqveXCn5CvtaVA0IrrRUbnwJOTk0LGT7Z7QUF
3Ezdc/CDfSSfCLxW4VI7OaoFWt01BBz3bQXcMdiNBLSOunL75ArieQX/nax9ii3oLeKb0YNWFnHQ
Z/k7ZsuY0iQQmgMZGkbzqbPNUdgWRqohT36bEXJMqWPEmUKAY4Zz8s6yW9+eIaEPWasAZlgr16Im
xEIV1A8FOXIOPYEDmYL19GWb0rKNOxdwEW88SPzcEaRWEmrmUp9Vr1FVD94Tyt2TByAeiP2OEmAc
BbFaOVKNIzos0OsVKlkd0uQmtULcH+4RbjA7l+K+oRs8S40O2feoLIovY5BkACNz0SoRv+IRxRd5
eMBrJOmvUYqn8YFU7+fSk9QVuSCtQFb67MMLuAX2AhpFG13+YTRzdWlOANWM/Xqn1EECNUVRmbkV
qaAjusPEYu/568hih6vBe5W6GAT5PFOTGN3ygTARZtbzPpg9iIWVsy3XKL9Rbb4sKmmwof8A4lcT
IKhi7Irwid/OL7hFINtJvNY39L+tuPDrsHbl7ByW2Qb1+bU8nKPWicqgz7Who86liTTqJZSg6xBC
WVmxnuO8W7LMsqkAiOyA1HoWK4qJfUUpRfdy/hTOeamACzHSQlwzHaugGivCq4dnQsXda3QFzpKF
k1ykoSDP6ePiFsZCPM5rpSwn6ncP7y0qCFti49CRqUX9v0j1g3gJU8uPGAowSOoOVNOGCHqJ5RGN
AVBoAs929GUjHM022hbIfZXzr3gIsawOwIrZ8OM0VFjUiLB/Lu5CgZ/T4vaDrvE2bTM5w+My+wN3
u6PoW93CfeT/aR2jVo/+qCazwEZ2+L+n6LbgtCePLLIhkixDLo0ZGk0G5DW13g5e0Evjin+qgnVj
Sb5ycAln1acQ733BAKUl0DnXVe7dRbGNJ79xUINFWSreYNuV4TLdlikRu9GLuFWOnNzwnmErNj3a
Essf2gTzQtA42lGG2rKko1CfsEu2hC9cNMMOkSEM/ltySDoL+f2qTZKQEF/GXygAr6oN5ta8b/ax
zIE22rTGmgwSliFLHX+5hdeKyRZwm+SstKrpT9giGykG1d2MgAPN5kWnrarDGqxzJ+PBzRBKiE6+
73UY/HYzxvROkYsZn1CKDD036qycNNEYHRPPZzGXpu/QwjsFLLmbBic+LNhW0BAHWdlbFs5gX8xq
IgR1fkfBpg0G5eY6S8KOWQcA1v+pjWLJsnqFPwmkEPwW5rdgGrlXyo2IV2+/T2IKDyrOiJMhtbzA
UR+yOBCxRFtjLqrzadK7Drn3hDYvoF9j7uJn50MibQs6XIyJe2PIFGNfEIyrBu5OP/GX/o9YxjO6
VUdoHZQL7dzBCRufT6onAs7Rv5fyxherebMjeQtw93kJ+p3UNM+uubeorodzkS07eZAqSDoL4LoY
BZ6d0S+v/zCeT1B0BpLN8ktKEDSZQhTXUjdtLSkuJ2OT74UYPwqbMPo/LJ4+tACAgghNeWFFNMM5
QmRAQv7VxUt4PkdRkkRmJONUw3HRuzd6QlT0R5nI+1YUwLne1xq7SG481+rUoaX1qkyPu9YaXxTx
atxV+eQ/60oYiEQrkMNZcuMrNqvoO4ZMzq+oww55/4IO/teHO46gP+Yd5630zjdM5e5FhVp4UXBb
8eegs4+CZlXvSLu/InF/eVMiF0HcNzM364sVN+E+7tRIiORYLQbol5Ly2uTKJwqVi837jUkfHYuC
FWpLSWmusk6lEVjkyssdvwosWsKQW8iHPKzkLRHYKnVryPss2Te0QxbpcMMr6uf2u5rGV8xSHyVi
g6nkXhz5aLNQq+KpjxIQUKlzHP2R1QkkiQ3oL4+ApKC98JaJ2cpE73s9QTuO0l7iEzWWrkijXQXB
V6bpVp2fSboKrQYCoWITfll+E9+BWxfGqEGw+417suY1OP4mi31VOzxPl+bIOmjLEG4/hVBy8btp
CyRo+j2MOElYsohtwgFX4ukLaW3byZDFzTnoQYV/CtJwrRjpLSZ8g6dbm/lu0qw/IrgOjC1qQVsc
85Z2B1fiyiJNGY3r9f+vFVZHOWTKY/X7sXsRpgUNhsZvjxxK4VWSk+Kqxsqa4U33MqHcyKX5PUIV
M+fBX8HNU/kcV7blyo9JpGUJ1nPLioBQgDP/sutcyTwVUtr9Gp+j9ho3Cv4apL6OenxObGr45BOw
jY5oM2eFac0vS9ZZu9q/2Cl/fe5K/rSuJEuPlJzbkD9vsw4SeivdiqFA3ow9IO9RKB20rmYl4MyT
ENumAmkU0ZzPYX1ND2/Ako2cdL6+sGQZiW9FvzgqmlPZkk+T/FLAnrBYgFITRqEDAKvN36W6+JuW
WQUh74ck62mx+ftWuVvr8VYgX12X9KE37hJMNK1k9VpjYA2Fg/8goKqG3oIyQdnM5IFJTY7ThU46
7TM/aCi+AChKc22sRE5jNZXQ3keC4tTjd6D/pXeyNCDLf3yXF3ruq+/1A6YhQ2h6/qK+hQL+ZRJr
7KIqf8odS//CEIQuSRB+wO9gAevbAJUrcCdPYRo1fy5tjQ+dCKAv1qjAaUg4vqZkyMGvsTM+bvpJ
FKICNqsRmslJMrXlDQWME1yYLigcWE6Wr2+kiR0qypIf89FGwkwWdqy5MDiQn2akEfHTaAg6gAbx
94EUHtHC5ExgYnWspnALjd8X0cWpC0EQ5elY+24v75Y1Y4UXyOgjfSCJYurx0+0l468w59Am31EV
adyRqgrE2cHcpSibCah4nQY7ZGbu1O/5tJz5hEbosZPIDwWQzV1BsDe/sWrrqA9vSv0QGEVrGoqb
z8hHvAo0ZuRr9aEu3UNvE6oNeJjHswZB+SYxh8BzOT9Yn73BkaxxnFS84rWfjx5UkTNaXSg1sw/c
u1lOwFfwdhVXDNAOiuRdbpxskkEZBnMPmXRSHbxO0ZickG8fuYvxK27ZvsI9Vr7ddd/wKiDGBYSY
EVyFli6aonj0OuGE+1VvNuzQguMDOAvj1Rr7nnDeMDGfqVYR3GJ23P+iOH+9Jux42TE2wrQYX/NU
GDl2htwKUZS6D2zdYLdWQ9UQkIRm895rToCBMuFGVkzvgSeC3FhH64deDDt+PPEhLa3b0XHJeUQF
qwjKeGc8LD3dn9me9hR72PekOzjMg7bZTaZXgSIomtiTjRcvaP6+36fMEIgwCn7tF6GtvuNSnH5/
XO6Xe+G0bAE1k08s/REarMUhaYvQz4klPh3VNmlwHCvKhZ+jHX+EGQv4esnHZGvB5AB2FcIxNQXW
itq7s78NMbDeQNMV7LS14spCEn+ryRHKL/RJ1PCeQO7L5wUTZgYC9FB7lk3NhLMKNMkXvsXh3krP
B4gquVkLBYMZ4uHqh6Z1qxG0AMFmMNj+JftIYE8tOs/UOePS8WCAhHaTEF1iXseh6KbQ5KHlfEZe
v9h6+gxGBizLWxDZivPH2vVSwbbIXnIPnEQVJZxaCzxpo71FslzdTLMVDUjMOJekrK2NDI2ysgm+
2avjMhG79WiKAQ94AmzBeE/laMvG9sFfHUx0UeyFUtUibSbD08Gv9VuAGoEl7r+BHGgI0C8t6esb
ohq3Ktwpas+dHp+kAiWCHrNmwhnRSL1gjZGmaDwWhNPtGFV8hGNxunzuZuDuMGTCmY1CF+FYqcOb
1kqOK9RSui+8CQgmabzYD5wsCNUJe3rm52GS9uzzXjbPrZPw0yVwtqO04m10sBFGUYZwbmSw/uku
5R4KrOpuRQucr8JY4uN1YzIv5FB3Ouxz/6u+UYXAs0eGAI9dxiyo+Jr1jC+sqZ7niIZyF8HQA4uI
5XFBwvXGIcyrtIWK83nTmnEfMtIpXgYbGJo32E1pTy9BoAulTfRrOM5nZDExbkAaUsd/4Sm2M3yn
gORKQ036nJ0l8YRGFu/R/CaJgNzfolOsvQMnQ3+HO5e9ZVWeLJhgJnHa0w5T1r3LqGxoMNTa3mG2
G/+B0xMNNomdxX5ECYutttVkyT1w+LsAzjlEtHP7fYkAVFq7iQgwpozq4oDPPRdAgz8s5XTn8/ua
sIoMborkbJTecMsAr6Vrr1IhHxJk46TgEUfNbhFKWQlX6kQMQzA5P2VoK3xjE5uURaPYFcUR8bU/
IY077FBx3q5PR5YdkWcef5V3Dba8g9gey1sGkz4R9vHuuay4RIQoyyLiCQZgbnNR1vuOk3zZjcqo
FP56CWeaer+iJiyroDFIkm5QsXnni9xJcHABZYxr/7K2IsfByRXFsgLwHZznPvPIfKm+FmFTcawP
CRKJteR2JbU932lh61wTXL1yLrQtlt2SiuAo/eRyCRfVYmd7gPiur0LXDBEc0JSXglwWji0ms4vU
SvndaSHcUAlHiQie84q7GzTPuyTEn6fwb9vFlaIIE8x2JorGia7dDjYQn5ugZe8p7qCQaqLlf0fI
XJ2laYHgRhFHN9vvjQYbKwAD2kpmFCWIjWeXtfBA5OuTPjqz5X98qne2YDIZ0/3SwJ9yNCVcBnFu
umYGAv5lNJpCSjBukg5RG7GRgKlSTDf9dp19QAkvX2qIZ7uHfuuSKSfVGMKNSqNSYw7tvUx+Nacx
n9L+xfGoUkJj6pAE6r0S7uKMi1H22QjnLVWvCpUA00NysYa8OH78X+dNb6aMy5MelUZ469GhG6up
7W1WEuqKgx4mJXsmdKPTzTrPOLIXYY6vz4Poybnfg8FfPIGURtN9xB+u/yp5sB3lU4D1WzJfNHXQ
S8p5xeMuRbXFj1tV3Ti3i9ivMYPYWhN81aKhlPmNyiPrsbZz5yhvRFmraU1EWOfg/Ne92n/OQHe7
gxMdc5I3X0eWIQ94SiQ/rUgKnYUMk/iMtlaRxluZ/F5n8OHUrgn0FeCGYm+CMUFdvuMIdEXdyRG6
P/bcJNvylhtFcTngIFQsaSitmgdiPpip5bo49RAgWB1J1FcRF7ZEHXV5ahRCjOFnH4b9e6+tX+L8
K8AFxLYBt/BVeGUXUGgNFplmF2JEoTvOy3Qf6moKocvbJXMrkNWhL9IcBf+1nczR8GLxgK9JSXJF
PsrZQ3xncyJGndT2NoVpjme3RnTw8zEQbracv/9w7ja91oQRY9+P7kcxyFyHUehkCYZ6ZPsMkYtd
U2J3ALY1t4DQOgun5jGlE4+q2qlUxVtb2MVg6l2dL6T7ChGtpW7GskoeaOP3l9NVDQK4H1wv9oYj
ygcUcYM0O0ZkB4uLNcmRht1vNaJ4Cp8nC6EsaO1xStPFn8zynqGRea+CjB2xso0VE6zpKd6TjVRx
zJIEOFcAkWM4IEIBSiSeSJQFkFo8M3E5GDcjOeKc2sXJ8f61g3rJorKb9SeEIxsTBu6O8bSKTr7q
rcibrmt64Mm37ORbqLPIGu+ZBftgRHGnZSyw90qRcjHfV5+Rx+p8pXD9X3vmj0faITanXOvRglTr
sUfqI3v1g4LLKeyqSrNT9O4mrV7lIYVL3P0sbwQhv6txOSXa4E5qfbOnmhgDubWbZoTd/F3qizpC
NyPaAyNhCOPuMFuzdAka9hQkvSy+GeTArgevZO6WXQig5dvrNQW/n8FKAYTT3GZoD0+HuEdbHNkE
D56Eqwa+dDu+e1fYUTQCgmtOAd9Wx+nFhZ2arY+gOXvYvXcyZpcw70bLhZwPjB3O68QsgglxIxFL
nPNhBdI3HQ0fPbQPxq32xzQa9cuVZJJuwXn38BYw9wA/IQUcJ3KG4/vkx0t1GmjdpyhLKIXcKHgA
vITcwrRfEZZXRYfsrtrWy2wQ2DKG+GeDQzHvakvb3ibQRtDsMVQ8YoyMmR7XtnofDfp5zaG/e3LZ
auqtDtkS7b0UmPd+dK3qsoyoOihLEoddym4Sn4uMDI0WAv7QRn1RubhWaRvbNxZO6M/j90DGEA9v
feiyBwR3u3VbHng/tCX9KjsaYUlaMzoKKPEsm/PSQ0id7LLHJKH5JZcWuhDzbSZRiNaAymnIHSXq
W308bLGtXeya8iQUzOFOxUhRrPl+oWNXrY6Bpi6Eo3NmAwizKIU2JIt4PW3/l//Fw5RxfWqYf04b
MG3/vC+H7x1ic5elNaLxQxVx3Sp/JhsTzyUxD51GK5WY9pm6MuqQfmDYvXv00wBBiBgZMtu2w4L5
2Rzdn0RtI0vP+ubV/QRZpUid15n3cn0qZ7wTmZIOmfo51Fu1EhJjLBry0Mzzd6ldJH9tAyVkaf34
LdN/mteLMFC2YkYIVFAlbRyw+LRVum7ZQizynvdENCPFktMttJiT39yZMRwxNv73kcuNmOORTkok
uNs/2aH1Eo22TwaNJqk8pIQ8Jd7qaBBinhYTegHGQ7ttLCDh6Az4CjuMMcqb8NPfao/Bf7rdgO0K
+vpfsInBLlOka75q3bCDRDsRKzhBFlJ5WfLG3YcRpmuHmDzWVSlmC2OpyX9J5j7yXJivEdDK8Dek
FTppGVccEDLCIkVfewiyQx1xxw8EYvKPKtC5KfjKzJ1KE8/hue0AV0HBqjGxMyQc00sAzqqcVgKv
M5rjYwBZN8Kt5nVE/dDZsUb3k3igBsJcpQzatM6vQ7LGm2OuCNxd3hEHNsJsddrUTqpfEoSnrPRM
oRiZn0C7wDhL9iW011f3hMtIOIyqIumbQVVZlXBPmngmBwncgyIbTgMfpWNOK1/Diff0O/sVoXQg
z6AJ2y/Xq14O3YeQQxjpji5SJVTmtPanoZIfe5fECetJo2366i3q5Nc32NxV74HNkd3Enm/bghlW
TcIBIliZP3cGzHMyyEOxUBG/ee5ptZo3oV8gNkFwmeC32ai6Cqes4d/5jWg8mOBwgFwTAGj16Kwk
dN9cS3hVuRj0xf95aVop1xBRkfL2DAaliH0TcAdH5cmg+gjDvxBLh7XZU+F77Dqo0BshJr4c9G0S
bkMPs4zIZWh19VhSI8PabY54IshehsTYnK64+If/Z+HAieuyY5P/Ojh01a259HVqz6K2i822Cpie
AqAdZUT5437ykQryc9UFiIb1Dpn6UMCWueEdP81EJoI2i4wQYluQWJX5m8D+30SyMYeiHeBIefcb
oxxDOkkj+ZHdLeJJ6UgbsZWRTB6+1jOJukuoQPs6eqyyQ5Gni78WPjV/52KfZYCAOZxdQGhgLiNv
rvs1jNc4qDYbImWOdUtRKwGPPYtq+doe6PjGBMSkcULN5kZiuAj+ufzKasG9WF16zPspdGXGgQBw
6wegr2NmeKi0hzMu+y2idJb5IvxdMaLnEAr5ADlUUC5YuogWeJk81q9r6RjsFUDf11x/wCiJas0X
A8+lxcdwWFjKEAjiU9Xb98OqwXs6XaIxofdY01ck20QYiPdXtIwBPRfI3qCAyNn7p38reKgjK7FJ
uQQXxnOS1sc6veRrdyanFiJTB8/N2D5NXLZ2KLu2COxRvsFJd9GJgaMqu/8zzwaiV0wGLSLDlm5Y
adZ7eE2GRJ0po81+tg6FE4br/lq3ZhriPMf1dlxID0/8DrNKsEzeEhZsp+Z4dRX5lyFER6QKtu1I
43srYf01K43ZPf1ZseRNiLAhBu76w2b614JqlULf8lNUw3Zh9JBkbnXsbcEq0nPJFgLoSknElqSU
KjiBdzOhM+9nnyA9njkSwiVlawohXE3zOIbU8lGLtxHf8BUOGiMXTxSEJ1lGhvWf9Pvi+Bx75bz4
ugBmWEdB4BMNDoeHbpxMK/NCXUvanSYu37GvzJobHWGZuF0BIbqTLQBQeabrYLWZ0BcqqWZXM3jf
praACrhwRIeKKILjVDeayR+ulPDdE5ROHfftaGinGsOd6zmxf2JUTONB7XxMI1Lpw7rOSDXoQmIe
xvQmAE7x+87YMHnphRB5Y62JGfWSzPXnZ5lDYPwPvutp9M3H3LmDIHwRHphh4iFMACIg6KGwoIKF
1rj4Brt60xKcrSO1hr/Mbi/XJnU+CULO7v0K2tBpx+0XAG/tKLlrYVif6bSBVkGZkKDu1rEbr9nu
vnnbGBpCNIiM+MmCCkuJbWa53ZAFcu7NyrXaiErhqU4QbTZWI2ogire4xkV0olxAx0K2nGjyv9Y4
Vi0nx0FjCK3Q19nSUi6iMHuDdO8TyKYAYBCCq4Xca5GYwsKvamWbNFu5d0c1rRxguIUqQi9sZiw3
nWQUkK2iT1MYk5gHqAKEwEMR4zQHHuJ6c2GAuq4Vd4ZmPk6y6y3g83Zq+PRN7plZ34yFWypdo2Cv
SdY7MTfQznpwIMEkFwJ2AmQW/+yiG+wGi8OGTNjrDwDYBixBcckzUe9S+zdGP/uHQLxe6lUx7XRJ
lX+KB75nKHXuU5kUPGKa2StSZAoDL+Cl+slDR1FKfp7KTL9Gk82BjnknAC6L1h3nBL4gcSI9q84b
Lf+xSe+PhIDL8z5aXtT8zes/k9dso7QaOGawu8QeqkSC16PKfHYGDrtwXhFm/tki1unaS/ydvzI3
Pt8smmNDHGUQ5fBAJ0RuxazrSjUUSR5Z4+ELn90wklgxaeEa+gtiglEajMAdMlrlLElK5RAqq8+o
xnfbZe608HqmG5mxXEjw5EAv8tl8Cb8TtPMrX54aTZ6yqiu/OgTNodddPrnPa3AGrWn9yConALkA
U5Q4PVhnOZs+K1FAV0OoDHUm9v90gyoYGeawDO3xkPrMXpDd7ethXT2VZV3IvQM9Z8EvLBizDJfO
LPwOKsIalCCHnBRvsGVuJg6nWtY9mvRVrXy3LfA0+oV78xq8MXJCCe55uDxEUg0173yXuKd4vf00
ubpymagtFtAhfF1TKwc7k0zO6TTE2Cexes2bKILaIj/vxF7IzRlDPxbI6UblcJc4SdOMQpwNlOfS
VwsEf22KdgGmeYz1TRpR0uIaSnGdt1ga8hMjybUuCvMgSZocNTL8uJVDVXwe9bvI3UX+q7vtL0ki
CJpWlledmdbrAXKj+0JLyI3AZk3qL7Gf5J6qF/wdyR4iq3PdXgSgXx+6NclB3EiqRPAyIeSGefZk
/ZsoQGTtYUmkB7vCwwHlmd/4Go4SDBpsJsVSVsgdOvHa2sw+/iNuG/9YA8uWwha0a3FT71GQh+KK
snrClaBLdOmVRfZcmgOpL2+x7LyQ8LISxRdRwjz/MWQpaVsvBSch5BCgz/99dJgKN3exAOzNg7UE
1sx/bnLOWVIhQ4eSKaGt5Vb+5NZBqz/6q4wP54uaaY3negricc2bICxgTtv6gGq2AjNELKqWvgKH
4t9oWaaD1Wx3x+gKiq5X+KdUv6vXqoF9pjQIG/G+G0UKKcUxDlSPGriN9VzEkz4TbwqcrHb2l0if
gUv4aDy3GG6foswYi/ZlW1f8UURPf4q6Uw8fUGO4XZl7gflHMOjJQEN7XpW9oz+rJedRtn/XD8kj
9OjCK+S4z1HMLy1rRZAOwcBQwmwJ+AHnIJMvWHWbc+vlELYWt0ZhXIZSY8hmeJpEKYl01DVLy815
6r/5/5IulrwUr4SwH0lL0oR75lakDu0hFH2fiIdfT1IIh1rYXHL6zbCjW8FNGzW3vviBnkGnYREp
G6Q4NEHl91QnKHPkIFj6AK557swnw10/DsJd2AFM0I2i63mGnPpCrotik9W9W3cs0o7DyHyDJIDA
a6lu7cldLW66CkPTnI2liOWwZGDS2OKgACBjK2yrFFwoc0wO3e1XbxyKmYeMMxtrbdD9Gd+mEazB
Dd6ugfyiZMpaxuqTkgIBR2bPPrYV8ngodni5rv6Us4FedamcBKIyq6JNmdVfgzZOnoK3LF3jSyD+
/B1ue/iLY0eygQNmcAmwz+t/KtXO+SXrH5/9nBQsSvgcgjgZB9OeIRtsfEk3pyyUtC6wNOd8IeC7
viMZJTJAnisL/BD+PFtcxdCf7DIGFtue/PGdjlSBiZlJBcULoiNt3F340TumYUH00lPoXUmIbpUs
/QcrggzF4nL9/Yb/AGwfoSRJiQ5iSLFqQa/lBaYA8HDX63VxXcjlRHdywb9gXc06gCbm8+83gWvb
PlYSHRU1hKBvtq5WgpTBx+zt5Omdbkd/mcNRZtVIGlP0idA6xt+4toZryVAfquyS8QiNa7IBEbQG
P6ytor4FgegiHGVLAKBim0NxgcW1+ygtq7bkeD+w+YS4r19V0R+QS0sju1Uob0YU/s9/oci38ON5
0+PQWmQMr6/7AJaRKekz134bRiXnk2hOKN5/pTrS7BRuNKvBkEHHj93X4AOjwl4nNbZCBir4mQDu
ZU8/3BUXIUeUMV5UNm8jHxWJ+jP494ZbVQpSedIAqr9tIjuumc9dvc+M9PAumewJEPVeNPjVkft4
DymzwS/DHWcMReQTuIwDpzAe0Y50NYC6LH+8S/vyrqzyRBp7k1Y+9skO5Csy9YkerUEWXwXZ/ht4
L1LChKaOUy1p0He3iWlepvpsO5dPcv5xrXEAriaEH6BMMQOAmHMtpxsIf6pFEv+ylJpUV4XjgQeA
rkjYlXB1knFqpZLJyqE4hrjKe+x5T2xvYocUA9g/MhKl3FsQd+/OK7NUvWnWzXOq/dhibY8OamIG
rrhE1NiIkW+/J3YBrUZKagc/ZdOpI8NwtCMsMjpHJUxkNesqIX/71D9FZHF3dq6vkSd96T3OW/h0
xj907C3VnyGhP1rRToxsrrbq1DuyORB+XJXdyP73Wkjv/4wT9wGIToLFT3d7IJd7pyQ/tgt49BYS
kl1BOnYNRa4OpR8K0hRbQH8+uHIvLK4LsEGSJfOO1TaLnesygyB0atv6F5Mi2zxxNpgw/s+exTCF
8RHNzfJyWWYPwcyXJKzcADQAap595ljxhG48cj6ebQ6mkU/h0wS7CAZBhXdemJmysamrEfncoI4L
VDm4RENNSlQkoa9vojif3pecIzyZmTodvLLN7R+J5kIAd0Uc7FfSVr+JNSUjH4pSdNLexzYdET+H
YJRegKB47+iSJ/2IHLL8AP1o7Z0l5sWUxYOrJWXGtj7VW3C9Hun4r7aimpus6AWo/sRlhOWwhUYS
2Z16AFqo2j9EB2MKC+arqx+QMpO39HjrJpjXykjbK1Ft3TnXnocMq5Cb+en7yG3eKO0KOFZBuTTC
aTGIoO03vI1PXInjtRxWH1bGTOTqlQi77qn///B5Kx83wXC4VvhPRDQwWOv3CLekFMEYaFWKyEAH
ZjQzhzfU2J2lwXgZx9mjur2k9cauuR+jKjUHkxFcuApmKJ68Hxe4kpGLavndwbHzIVpu0jMftv5d
1hR9yJdffkbaVWZiJZbwM0uk7jnDxtBFPtXe6XjQ+kv6jnphdXerlykcUKWEPCJVdlQsztcZwbBU
55aQGjO8rTYote9m/QoG06okdDBNlhEkZB2LZ3hPoXOPUaztBJorOwpnGqSwkPjMiWDMFhhepZfg
SHegcPctq5O8nHiVQBijN1cn8tjTK4WklmwWbzcisS7nz2aeKV6wlEESsLfii0Zdk5PW5iB7Kd2g
OvpI3ikI+4X++pVPeGakWqEAWctJJy5uIgOCYJjLBjdjQ4w513resGWeIDkm7bJmMGYXF8ZSIJMQ
mG2hEfFDa28ccNjP1vo7ka2pB9PsB90s+qiPWaaQ1mZP9w2byF5KqpU1+NpBy1tEoBc4RBz1etum
kc+bTQpKAfbpNGkOg9o1mTNodey61qdRbZexx7HYUmzCp7Z1zKNCTeoyW3HRMd/q+Turx7eH4XVx
z/HNCKturqPMprgjwwwbj0qIJYNuVO21ufYlE3YtO+cH/x411Fhb5QHbMa9d3obIEHfpfpuBZi6U
e24NtyD7HTYjHwZIVDI5WjnkdLXbVL+IYzZc/+H5AVcfQR7xtacQO9TTwYcyrIX6IfQ4sWEt/V5R
iqAQFJwoZERsxMBxu7YgGpXCpFmJkRzQbTSjcglSdWd64/qGS3wPH81ils8PbRKb148HmIBW20ky
V/iuTG/4JbAPsgk3UDh8gYrFOahaKb0HKnknUMmpxs9GFZaou9zx8DihnonrTkl/4vjEQZaQrC+9
E/UlbLihawAuC+CNR4Jv28h4X3twZtO2zrvE5Bi101+AOo5PP9+KPkwNMjziht+p2syULOdN3qSh
fjiHrZEwyV3S/T2HYM3Rm/u0k1L+wzwISJf12PAyyDQ9y4Hcqp5JTS4rCX0s632neQ6TUx8CquYv
kodjgAInvXfXMno2m8/qYAg2KoKRiWcbsM0TwJy1rHjaayUh6lmWD521h4bOnhx9bAe6Kql41aJ1
lHyYuCz7erkz8cMPAQUH0S9E8AfZKqDpQe3vH6fJVb1XJgG+3DhIc6Bdd2+awVU9XEjC8jRl3WkH
qdjbJaR1l6zJZvwNVo0EW+hQ7NfH7zqjaWMkaC7bmL6/dPhCtrdMT0vWb5XvVv8Kq5YH5UxvHQ/E
7LsVeMN1+8HXLSntcCQpa3s9rnRdM/jQv69zcPCoqYi6YsQzZeiP8ZFjAQxz4cw9rgLwEvlXBy4n
b5t5bVCJT2Pj9yUIprv3PYIBDGlpzvSbQprgh2sGA/0Di/u6whVpofNPd9Lj9Gofrr4nQabJZfsI
hJ/4878TPmv9afAyAGmODKYmGlf42IgovxO9XWqVJUtErGryrrK0++S2TApOv7FO0os/UHDnwraR
o3Yjbe6dkwz0DWjiGdcy3dlCWNYBTCCJqD/TzLy5TrVcVvPeAdJ/TYKCzpUxDCmG2bUWKJRuhfrP
veekVJFHjuZfhyrz0mEbLanvq10LsQIxovk6PGemCfaU2gJNCtvVCyT23tu+AIvrt+1PaNhm1hw7
HrX1FHZrQiqAwYpWHOYN1fy+gRRGIylI3BfadFJtrs56mHlc/SxGS1t6mjq2P0jDFekH18H9XILz
r8vap2M6YMANw+jdb4GA2aaP7ufV6Bft0UJYrRuUhkxcJGD897RObiJolCQpzD7UObrVWFUfSNHo
6RhBYR6feUUw/XeP10CIiAeTtXovmUAtGGSZ83jyYRLFw4Psw2tgd2iRG/Q9KBd96j1AYBhcjB+w
EPvEMuW2HqVykg95sR/r1GJ/QR+msQ3FUNRidjgy/c2aif1dPR0tROw7m2kHSfqonc7xveegC9Il
FncMVXe9D3WTBGxDaFKs/J66G9xJt65b2YrL3GkqS9U9SlzFMlczWIyx7fIUP9mJPIrXpuCbfTB6
iigAMrIIEmliM+hlKItaPEcIoPb4HJMcurZdjdJlf+9azRJEm9x7Njh9VkX/Kdq9LisYrqP00RZZ
d/GAc8zORGWsioj57Yhx9DP8JPt5YPXq8qBhVq6jab1S5y4g+uHjXrS/q/n6dvVzU+WRR3SRGCX5
rsdP1hd0vyBu/YrzbqruN4nAJhAlBx8eA12ljtpnjbgjYmASrH9X3CIsLj+kPYOHpZCKlm3kBu5R
zA5HM+3ePv37HJ5bGFOydfEZiPcxnAcwFnrRW9If5QDWi/wF7Gptm48Be7LWDq5iUE5L/K5FFu/a
iztDiqRqsaejjJ5HMudgt/FM9dZZth8Yk+c7YKJBI4K/7zRrULspruqDgKibihlCAwVyws2zzi8R
Iu0y4hw5YgKhPokVMm+SProBMr8Kodc++IKs9hgw71exOK9/iJdpojf8DEV34U2BrAPZ5tzHuZAA
UAsdmJrhLptSCRbNNIddEzzlPXVDkif3b7FjLv5HllsM68yHDu7LrSul5GoJV2QPB7hUwTks0dF/
zC3FWF7FCSrvUxXIHMEu66GksemF1sqb95rv3aOzE4+iSQyIjLGbdL+tM9jMYsROD4MXvXrBXvCh
owsQW4OD7OMO4y4Oo70ombT5VAvLuElzYcbMGtL32FN+nNs023NnwMD7+GFLQG6SLBO5mCpbPXrc
QEgVAMxp5TryjSlbFDTfYeJONWNoII0AEMDOw9WEUkYv6vl+7I/8SjuiabjZSCQlLw5O4T7tb7T+
Ve+H73wsZU6VkH1SpNH3uqQyXXCuoLB33bOrPaJ3Y1rhnfAvh25jBwdIrB+89iPzqvvxF9+NwP0z
OuIwZxvbDqH8X44ZQl1wsUXbHhIcCB/Rl/RPTPbY23C3jY1QAq0PlnR1UmnoEDNAKSpH/NBIGEWx
7iqGRFSG8/FPbtdNoHL62Vu2QaqLkLyo379CRpu8ilr6asCuVVADO8M/PLKDKiXRoshKX1r9t7KE
xoLSgzBPa+CwdtsiOb8ENVetkVaCHF7f/ousddPso6UWDjbF+vopTnKKm+WWfYgjRZ6t/jp2+y0v
k0Vak9kORTGtOXKZiV8J1+HgBkSxTfD2ehdfWRhGpU3Z71xg4vzFVUPOuXDGZGStJgUzecLlrBVK
kJzGPMd8ZzjTfWe3DrEbfp3eJM2duPVBZ766iG7zrfvRZ7ZwdSaW/GawO4wX3hPvbl4LQo5MlSTa
bvhHL6Rzi9nxD22l4Gi0O1d+c6B85pjPTGY07hVSi5YNWKLL/ODowvZOcBmSC0W78aajW+VafpNw
/hX767FW/pJjhJ8U5gnlsImfAx0Qwli5rENRlqpuF6eRsX6Xknv6p6EGkikbX2d0zxyj6VhDkDG9
EAY+7GKcDBfpCjBqRYjy/VSS7g1i5UFSkhN4JO8NP8JzGlLngIFJgx8hG5c94vwZIjiJ4/3ZeDF3
n4RdZAsxKduVYvz9PXATqUSmLvvgggtiWCHEz1Dc7nvdkSjNtdFQN6iQcoa6ftcB17mSCo1fb8ZE
rMTGSfrHPksvmSnTKBWJ/RN9l3jFU+e1aBQI+ucQk+h53zFZ6mO2DVJxoLGAkVGmPymRKJifB5ux
GSFvld+eQ0oPCl2AqMbkL9F9+AzQxYCuDmklOwI6YsZ00fm6WWZszZ8/aVqb3BIPF+H91FqXG86+
UPwQUaQMdCKwQYPISBPw5zpeDUZQkFI/2uHGHhQUm3AMZRyvghd9e7IpIMv9igL98PBSkAhhNVYE
PK+Inu3hp8D+kMGUoOIjj5KLCfT+UWp4DzgBnil3CFtqD1AVTJ3C7u2qJoN3xaXg7Xs8CTfJLDeK
wVyNOcrzwM8vFbAjiN5SQhNs/FD6HpvIxi0auyXsQocHD31yK7C6+kWqy8sWkvFvi3U4e+KoEeRZ
y18txN9Zl0ek+iWjTz3ojbFoCZX0u1wMguul+toHXRUZdKpWXx9XfjndQQXs1Y2XLoPA5AcpFypZ
VI+wATVtzJN6F6rbZ0S16QyI7fhzJGAQb+qq8FUrVMZooq+EQFu70CwNd+Jgo6Jslsz6gIB6ealD
1ES6WRH0OTjYrVEs4SS8tUwLu3/H7ppv9ptcFYUe90k+gQOI+6VSzGHXu5B/u0W8RaFBP+IcKHau
ugB/Eh3W965Ru/0ANEkETNUKb0ZCS2nVEuNUXPfDCQgWGJfhvVdE7fGd4ZO4GmVVvE50diHYmdW+
xcstIC39bzEImxWcaPWXvbxKs7Fr2c3amLR13aMJ1QAEwxP+wCTlkhu3ja+170zXqU9GzLRBhUsR
S2LcWWpuueVfV+eN20JxSFG+2DLRb+TrDrBiYcam6t+UJ+v/DZS0VkaXPqt1PgxHyiXgOaOtulOS
eB2mE7cHCSntGWkB/76aIKO1jpCwu7yLUCJTovdAYky+l+qabvtjEGXsQ2NJgqaM6GnyFlj7Z/aR
kHT60EA5M4OBHPScQYu73URh078Mb0d6EZbhlpMc4oRxn7n9thDbNoN2Ier2Nap9F1WcW03LVutU
LA9U4pxSgAfgOFABZ8aNOP4hogIJ3H5wuSm9eYyQRjVw0Wr74poSSoiof7SamXxUdKu/TUMye9Q+
S3JvLH1acvDDgGcyVI+N4X8iojehtNZbTD0ExFAAuN2y/ZkcJkKGA4Nja0v26xjufHlQlRAybjnq
EpehsHYsYn96xp71KQEzzae4evtwvgkzyn8ONk28U9SgubI+/3L+ZUFe7g4fjAhuzJTzTR22ZtFA
lAdNkTz8Glt+TZBBUqPjxXibwFF6HZmZ0/LB6nz3SH0/E1dMxr0inalymy+zFfepVi9ND2ckFy1R
vd+8EnlBIc9AMEIG5oPAEctcbfFRSMFp/bHuaGQADQ5X5NgcSp9OSCrtN3JwWnPUwoxlOhptej6h
qU1Rauq9Di8eeF79F4OskZO4KiCLAGQuDxtWsfbzIMDYqysphGXeGskvRYFwQ4t4E0r4+E6PWP4B
JszQiIarZ2lLefs5t7PCfhh3ffZ2FK4Q0l4m82W7Etx6iKG7NyPSZvCvlEVIgWBPuMAZkjQNSNLX
cHbyDlla7T4L98lUOXNB+HLfJKty/dD7fbnTxXE/qz2y8uNkl1rm/WVj8pT+HkaVeQllbSELEpMN
LCC22uB3TQQL2wwSIuUtDvYmtunCKQB0EitwTahx3dIAy+h2hILDkIotectrAjm9upYNhQ8u008P
tVkbD4yfUAkTZZU4ejkFNYPhrGF7ODGmywbKMMbX+dyn1kKkh3gN5ezXR0xZoxKbXwYPmRtpM7ko
Xt2MfrnlV/Zj+yd9jvLLaSW7U1CexPIXEa2W8Z3Wtv4ysWKxSLSC2tJJzh0MfwFcb80j9mE4KLOk
EQNe+Zi0See/kI5xtdMWtrLQCF9Kr0SskmXdHpfE/IENumSGF27fcNK7qswWsQh5u0ffZVwX4G3n
15zaY4grxl9xMGggA5UGI2Y6GVCDuDpdTHYMVY9UbIAX1fhOsUxbeGND/2i8epnQHya9aZKqJ3FZ
7a+S7uq9dbyvH0UjlP9MQbGVd8tDls94EGAg1jivdYsyhL5Fxxp+YFoHiweb5V3eJr6PYHxanW8s
4kae4bIN/IfUL8lEJZl0htrXUL8QzmbfDbFMBUPdAfHaETeq14l5GolQYW6D/JxL+k0UqbDkxTMr
RkvgXEeVjAWsBx5zkC0A3tQ+S+mDtfWeJIDFOzJt4ujOqFFZlcoaMU5OabEtVuS0DsunZ+6+n5EP
pWdkf5a9kMHOwvG7HevpaI0gEquWFjB8k8rfLLw+7rCectlvNnJUH1sGycoeR37DSDuqg6tU63rJ
8tL6WDaLm6USTLAHrhFITaVEdrH4nHjO0qc+G1PRNs7mEkhEES+kvUeCJNp8RrfY1LXgz4kfCu0+
cGV7SOmV7XVxSzVEUKqFAYXTX43JB8/lTD0vWn8fgcm7F+AckgluaWc639IW1p0pCkTk5mJ1ddoB
yyTepGEToJQOB2rsM9LPrFeVUWbSaETbBzT6YaJlWo1ppN/XSDK9k8oJjtBvQRB9aTU9vDd/FSGn
6kJoIiELciGquQC5zpQHfdntNrDk7W/enygnbVDE3pZJfFfoelFRqes5+JsyIXGU/ecyn9i+cLKw
MZB0mOyM+CaYCKUPZ7WCaLyxMMi6F8e+iKli5oaaxWO7vNkzyYhOzjoDznvdIpU5UwzVTxCJ65i2
Xv0VquzxwJkxBX8/wDVPzD+y+AJn2KuFH+M05tOwwhxB6UckjYxMZAxbqzeQyOx5SrzCjBewLivW
idUJwUuE6mmZ1GHMurP4uQ9PIBxtxecQHzq3VpGFBcG+z3XftHbD2VdpjDsOGiG6oCm33v3c8Ihv
oikePJR4muJMYGwBugLtkUhsMMD3e8w46H1bGzpCFyXni8nZljquhcQRQQmZZgCqCAja4D2gUY1d
xSEehA3sXzIuMQlhvIulUzYr+Q7PRRWwqfc9pShZBtyMKkdMWlj1eDtieTF+LAz3KprDgbETQsI+
+jerJe2a2lQwWrwhNG0hDDNhkXCcB0m17t6Fc4dMJz5btMXsiXJRSSPBDitGZrIo9P5H9pruYWZW
OWCbM2yxBEAnIaPI8T2uXzukQKz+wuCTH4sHvadlhh8kxN34okbhOkl3e7N7rUQj8rUT/KPC3oQ3
4cKvKqqXUMO8QdB3KoQGXkVbQHw2yFfMAqFnODyNAg8DgsXvlKsktMGkqjpj/dk5U74X/64OqIx/
MEnrMmpkZdrGzw3J9Wnsxmz60jGr57nfFCAGbeWEipW5vdqgaZQJUQ49v8cyrbFTHMcJA84mvMhK
JPFv1OWoW0W8NmE2n34EYnYGw2kBcSBV1zcwNvrZWHm4T78BEytk9fr+cSCMhtnrvE3r30/fdGXo
YA36BljAaEcoGCA0k+8Ea4Aa/mBQXP+oe8vSu5Kr/1pgfOcesWrxTJaJHDCWheVCGeXhghJoiw9F
wIhr3yb5KZ/4W2Lw0Hwd8LFRXYnCvW0ao6mC87WopN+tvqE6gX1XnjiCWWjYF4dL7SXd+lJ3ad+C
u5sfZdSXCCH5u15NMhbtP0ONkq1/URMM3dfTkJ570ERZk2kX0KDEUP/Bl+5aKu5eGL8z/9+iMMay
5G1LnPRrlzDurXDH+B568HpdA5LIwKJrMBKGqQyMwEjTmUcCzELTeoDH0gVOFm064LUvJ75lJraR
E1MqH5G9uOv3JQnrLBO/vt5H1wjj5As98yQmahr03pZtcC9NCm+BdPPxBdN/15ARuGSaJLr8I+cM
cnaKJ3TxChFpr0YzQR+Dr77GJMy2wmd6yasXgbkwEB3GORd8MADKsqN5rGra0XxDMQXaHI/Q6K9L
UyPLKoBb4+ECYlUyr2EU1h98IDzbDC0vmStcIHNdPGMh0mtcyjNn3c6TGkXDQKLScyeuv5nhWTpP
uOLTRvzyA20Vbq7D1QSKo1noAyuF4SjsPS8GdOtBuChKMQvtW7ugNclIA80PlK7qnMdMaIfl3FtK
82/86yJmjFKopuTdA2ClFs8m5s+ISA5A5M9Nza80VbC/rdcYlrATRPvqCsBxccfmMsWPy3UyYnhS
Z7zNatSj5bjAPnxsn4BLP5B9Dki94mgtEQyDJGFDdHURyjhOkL3Bngc1MXs0MdaBpTGGg61F6Vhr
IrPJoQOJGfgu9K4A8PQpivqpMcndkPpKpKoaJDBZOe8gFtTwE/hgkPysSwh6RZsJ6CSzl23dgYNp
6gORU9+aLZDtzwKcdY606NzPDsogwAbTv+fp9Djh2pkTJ/hRldBRlVFNmYFYqblGpZA5WeDGqE1O
b1ujvnjj9n195o1c7Q4Qa8yxGjvlLMp/9euhBOrZJPKRg62D6zaC/pQGW2GOuim21JUy1IqsMrac
zR0ZxCYh/Z9SPtaDuVlncxtnGp9rwIueL8JRhP6jYVq233EFWB8RizyUSyzvlESOu0Go4M061xj/
z9Rg4K1XIBKACsKgQ1H1x03qddLfL7j5jsFrwL8BV+9CjEeuo6o4vvnt1elcD4ZnKRW68kqqihRz
CZjT9cRcqa4s+hzOFrM4M4WhErAE+2rOf+akrllz4hFspzsufnnCueSz0b02qysU9igsaePNruU7
XtEz5lMu/L23N+o94u1L5bivZ4k717U6ndizuteSal2h4HLZH6wwFmOGtyqTkyfh8Q/+IY++rgKV
dOeuO0pLmVmGI5MibXak268d62NUBmhKTaxukdAhK6CG4TD4N8DdvkemCI9zV7ET2AMH23OvPWJ1
a7GEpzYC2tp6QnmXKqCTvnMQdPhxzJwuvAU6Hx6krdFrjnYoLwmoFB4bFi9dvHOoqpKeOkadtxAW
CkFH8ruYL8g8afYR9hdlQRrTO1BnIcAYiLmDfXc+uYwF9JEOQBu+9Z3EMOg3rK3dMF/vvvxkrAx9
Hv45+A2d7vN8meKQidUqZJ+nDqrhME2zoNHV0LfJYFTRKmuaCW16GbbUeX1C5o5c/zND7ooH8j7E
0Y32hGeIcDtBhGQ/qAAooZpE03tVlWFKPb3SUy4VJVdPktqiTL85Xf5CbqtKBT7YWWTZs5pMc+dL
NevO6sPgihpblj1qAoPRg2mOGRLqVM8RWgnUefaD81vwWjamh7jrFjKucintb8L1zL3zHhSOnpIK
bnDUIkf0suUbKKdHX+PlIq/uyWdyOtk/P80gc7E0TSZY2uN6eCf2XfjfIqAqYDtXW1Yqqkve/KYN
S+QVFAkwpl+P8kskfTi4OG7zshhqbx2tT2oEliYmNQcNmb3jNz4WdPpYBbg3rAdmQ0B5mdDkDh/k
iZT1pNrll/f6CESgvVY44u8ng2Rx8XyKJBsLa0lVUzmC5vQp4nlm4CVnZYzYuNWkezDr8pOfHVj/
XVJ9igsQf3q4691wQT5Q7ICTIUmdYn1c3fzQ31nUTHKBQd0IsyyBSGO96sBXakccxJ5iUZkS+Cqj
YsjcpjjQKHpae2sBIsnowknsMBhxEqD3p7thFdCU32xqUmLO25J83PRF/Xch/g6ff0hvGvX+wU26
oVkOre4jFY9Fagf26iwC+tZTMXhUUA3HxqcpP+rYZ/pxTUWKz+GRa7e1fTYDBI8SVyXeXEIvRX8q
EkBTBASVnMMTCOZSLuuT2N1iRqpu4BmL1vLQ+Z94CanSDmfSkFuhnujU8+BO0JucBmuZHr6/q3sA
m/oyPzDfrtk8eFU2pMpLWKwqpuGCZNW+iv5gmPXwhyFDOhg0UMjG5n9ZmFTTHWUr9ZT+BZ+HLl2N
+aI1kKcjenoErKhQPAV3c3EoM4N7XJX/7ia3HDcKvPFE6SDfNm3JFEDMZvE6krBjXw2pDmhMpE/3
zL+q/d6U/VoV3dg4EwtdLGVTW74RkxuK5Scv24ryVQNtrIrpTaZ0uRdD/GkY6oqjX7oNLrHATZGz
jeckU6SGZaTLy7g7r02TGJduGu0XWIDPLEj19pWDgatWzIwPhJ/mxFO4EAC99aucITXJZqCCwjCt
2dnBWaQZlLnKcVNMXX0etLSH1IbrHUqh/r7cdALrrBuDdXvZCRSeMMfoZKSoKx7wVPP/wRKgPqzk
77+He7oP3+mAgVsZZArOBNh46Eo2t2Fuxu9iPUxtXU7QNKTYEpy9xJBgtKUPAhsKHDXHvcYJJxjE
Ll0LbvEnWHLJOp5Ynu7cZh8eIgxtUEzCDXS8W82+NtUBZK0cytoYINv62X2KOIv8vLmB5Lk2HYmH
P1lPbgiM9sx5U3wHdR0JNvCx9E8nmapGsIMCY9TWTjzdToRY+rhy/R3RrvYk34JmfwSde4qLqf6/
4KLeFwkg8G3pHGGePq0OaoauAOM1iCd9O3HameEa10hWgGd+0pi3x2YEOxzpKsq97kch1bFplEyB
5IZjApHX4BzEvXV7zAc8/Dcua0K0xf/D4HOA+Q5FEIXtxouyWxJWB0AXO/1h/JUvKfbYSEHvVAWL
+YQBR2x/Sx6WhfBjzLmGDx4BTdOIugBm1f+iWiMxETzPbblOg3u7L7nFsOXjfdIzPTvyY9u1M/pv
OGNSPFY3wM+dEHNvnXgdrfm7WTdqpXLKmEjtvfK2zhRY0aV0wif1qz8Khe0Loex2eqIlXKzinvN/
X8jxo0B5cPiGyeHe7JKWsERy6LpsOVnmeypJoJwHduGQ5hevUTqLLrIikdgim7r7K3JeZFLoiyWI
xS9hvNKxgX/OEmGTnKvFZGybD80whPgk/BeOAoTGJ40vFItZsdb3RrNk9BhNyCUemQZoPxoqS+9p
qXvre9DFI1RAn1vqgTLFJ+wql9YblqRvrl1kz4vV9n5bsMoSym+HfsUbbL8lm6LwOIcbPP3afdRz
pMSDeZQIRhGjVFk3AUpR93C1WVOv8VpZgk1zv2pyH+47kdIEZVhNQ3uS6CfncvzBadvqJ78L72HA
5CsHqUkC5DEccVRujV/k0S+MbO9CY8jeSuBA+dKraVAN0AdnPnLnAhg4tPKfq10tjEVwaZsbCGqQ
qS6WuVHOcjCNuF30ymOBFTCF+mnZqjE6lG5WKHche8rvcwSY10vSEf9yk98GvjWNv7suPux4x1fP
l878gLz8J4x++unPkLqr11YyDWh9C76siX4FNRg8sEnY4xLTPJNhY+lbzLaDoXPLx0eGuhyVqZ0O
VCtAtROx7xxKzJlTed1hhpUmPwlqWcHNsvsJ4WsxiTS+C7JoqcVt7Jm1DX3vyAmd4vjrEGtKdEfM
PL5mkD/5lr2fZ0Kle3l9qTXrACrjIdTsz4rfo2+XukN7cun0DZoO9FlUxWys5NeQsZK2umn+tvos
8PA8DT88HlRanCEuvzTR+bRVn8AakVDm0cE26xWiMk2ZS3FapNkNIkBLS6fly4Jzf2V4HahhXW7N
KsR3LeE1yc05av/V3OK0jJFAfD6vA0yZve7aNvJHx0UC+EGLLJPZ2s7scI3FYpQkvHF6Ezdc6uQU
NEaFlqN/p95BYzwha4mdfjC4L+kyjLZjl+P78qx+HwQX9WMeI7ncWJ5g8mRQnr9TVny0sAZ5cLcm
5ry8ClUxB6RMkJV+o7F+4mo2wuLmlbtGbPJMf6A5uTyH9vcojeaiSTjknRSjY7ANZiUAHbQacenx
OYX2rr2VSpmozq4XVINUYzIJuVcKnPRMaJsPgzZ7LjnhFsfB1bk/z2sZ3EuL8iId8OJIqfRiPJtg
bsMitGi6rEVaYMcrQpPiAT7LeNqDyUfYXiOVpI+49rXemjlgZtXN9BA73u0ts3wg/sVwZNTiZsdM
CkH9GOIGGSbSDiHFcyCHNcP6ZFBMGXIEd7C5nNua55smxkou+I39qqYkN862xqOJ7PJN063LPUz4
2YSecmGF4tQTiDYyZoPvo2TrkiiYX+Mil0clY0tKPq6no4c5kkwqtpKPlPhtW21gQZLk+JUoTNxI
ORn1fsZj/umCspwm7W6DiwbNh7BEQHu9BjwTumvml92gU2M/Casm+4NrXbSGGmr19khcjfYP0CIE
erNbTz1/WRsPIu7MGwfPLSM490z9DlPs+EY5bBVbdX7VANUBSUAIgKIwBIGS80z8xjEnURzFM7hI
mtfBYgBtJJMxcomj5K+siF0H7a3ULA6g9iq/g03ls4wD9ggmooKVm95De/oS3TV0vS/dH2O41u9v
NmYwX19FNtuNqzWZsk+XCQEEagJWGsRBos5bXPosaS6g6Y6VasDQ845rUUOjEzVNtpZk6fhvRa7p
Er7p/yRFOQOdDs+v5VL4z+KzqrWZ93aJMUJfntY9Kcyd6MAG9/xdd2FpS7spYR4BWWCEXfiky4cX
M1QFEmCbbN1nOlGxPdNTVV2DRtsBKe8k+3SklIt/d+mlKd+M3pj2fnasMhWbe8Jr2j9ZNX2t5T4j
71tiMIINwdYPU5meMnog4Zb0Xvqa6ovohh6MCFPiEsKuEtKwZWiD+day50TdTGv/j2RXWP4naKjG
q4z3xw18714geb4LBWZ9bCQB+hoiBeznKwpG+H0ruuYqoA4TJnthFAMQylmYkXZv8J9hiPvZqhBU
tvdAeFwJlQXfdeN0B/bTYopAeR+WVwo/+4DmmbtWMD7pnM924aXyF35e3+6O8FS2vd34rGsuAnM+
VFvEq1ttGkdw1Ed2KtXDvysi6aeC5mcyP/SiS2rworX3XfRCACNIIGRAuQBRHbAmTfuv+2oztFnE
+B3ihLOQGFhyQrbmqqeeqoPonCf26e815xAMwVUxNuX4azbfH7tl/7QDAr21Ukc108XxyDFyb7Ho
lcSvk27mNdOQpejjUsS6G1m0755xFQthLvrqCvsVXcWgcwfyDzfWKgfgIKHbFo2ehqsnk/ydwXGG
mn/tt1guJJ+V4sd0xIOrtdWz5ysApavBTSbbmMv39HIBSoNZeAqPpcKpFhXlohJnV6aYRhKOh603
PoWjVEDKBgWScqu0skAFzQ+m+K9ZVnm4JApKd/MsVeh7WQCKbWHJCKThc5CDlygQmuitwJYfQnZi
8+sIsIJ1q3uItmaZe+Tgvq8Bm77Qu8R5WmRfcoz+k4LcFTXEwsQBY2A3o71nDhR5g+hN3ctjrIEV
Cgc+24HwGfwk1B1AN1UJCBAJxkU6B9r5KY4OGQQXnksFlx8QI64oVZQL3v4BY+0srRhXSs5jaJ1v
vRFYJR76iIhPqHaBSEHPSqSaOqIvPMOdhyNFFWATzoiMZFxx2WRTEYahl8AeKmzgoKstXoXdHaSm
oceN0TNBM4PjyjheRkEIUcLlgOE3uXj+UsgxwVhRiTAGLRbUoowNJc/cJYUoD/tQFyLMJ912laPM
RX1a/z8+Koz34gsOu/CstWA4AOvejtOOkl3H2O6FCKrmCSX3QnXeC3uf6UFG9WxjYQWbBOHNFIma
WLsTKS+3eREbGyqSS+tfeJxIJQsC5ztszuW31TBjpDUf0YmK/2rIONOit1hZfWFovfRNawn7Pvom
TmEBSbRhCX4bhSqmT3hrxEQPfsOnDGGRinQW4N1DQoCLDIpoRBlsX+Hff/j8El7ESFQPQm3hm+KS
POOD4wUAXnD5pgW/pOrD+iFvMJWws6FXO9fXQKhHDdVhXexZNtZhCtc/douBxnkZ2rhJ/Q4S4g/0
IFsdTwQ0GYVao0d0FREImfUZ9mty0mpkaQnEF+m3eHjxNa6YFXqpJ8n9sExqqKhSZ1FVDxsL7MBK
CsEbhXxKQ8FopKuwh3JTe0jrUiVqg34HvvKEw71AYh9DZC7DY5jvLwkKG9v9kM/gU4fxYyva/mlO
OYuZifqozEWlZndUYBQIHKK1JzrPBPrwwxTxVG6FWM3p6m64WZYOTTaqOuyiFprvZlBZQDGI0w3u
X6I+DwHMHrzvRgAX13B8teP4IitT5c/XeOMC1y9bF8+H+utLjmwgLRUAWznCLT1VVzQimrVeJ7KA
bBl8FzFhNMHlRCCPnyqXm9FWJvO1VI+wNKHBGr5CVp+OnhLWsu5n8tHyVAJ3qQET3EzOWQFq30wE
qA1jOKnCoqFlml7ixXHiwyZJ2D+MSotl8J9jCOKl2O2IKABVCt+1+KmAoYa62IwZd3bQdRbBAoMa
0AXUFLe50/eqws9mk7EzodyiXfglBz4r8EAU9lg8cSJsoFBNytT+9uqdAed4un3QWkgL16K7TLmR
7ZjEfJaXG6exXBM6SjDTfDhxgHB/OcVmZ7KuHZvGDFwjApvdjSTxYc4tjTNnX9jperDD2v55nVR+
X7xb1fQsDsvbi6EweW+1RTYeNxwGBlxNzHB6rhFYirqGhPUodmPPgKq7aNCQpdmfRlV58mxGlnIc
MP5Pq+nIvrmORptyAXUXoZqp6Fn7QFw4NLg6gdIgojVxtpLNX0ArUuX/bIcr4ZMAkbklPygKwUGs
hbuLXZ/7ZdWIiYG5Kgrt6yvkWgfakyscaoTudHo6M4CGFziFeZu53IXZilHCvHr2B/aHUZ1Y9MvW
UXtxbM7il1UcEgkaQtiq4uJxeD1A3V+sKAoYZwiQT11ChSDDbDyVBVxHxK5SShG5QiR9sVWGDbUN
i7P6GE+5V2u35kmlPB+TzJjrovN3Cr0PoVQzEz00D/ADlj83WgjK5iRHBA2rl64YJ70MlnDX4soD
si4kg/iLexW3WxJw32zshF5OQ2CQEuJfqWFyjVoOPoKpQYXLcbbKWZNuQHw2NgvRLNkEOmnx5rd3
CzQvV6MIrZnMe5rJSpmj+g2bYt4fZPH82HmE4xRMaTuRd9/81vRJR8irHN+qbazZhM6VbYKHTyA9
5uV5z4Sqyv2J2zQY9g2AC2fY/wzC50QqKRD+mu5CUrZfS7jcWEHJH9eMGGwjqe/lKbHisXHi6hvN
1VxMapC4yd2N5wa6jcNIu3ZV4JWXqDjhz4OE/ZvCOQY2ZTqG9iQ2rsgFKCtoJyaFViL2Sg1wWj3/
E9FoHNHCUUzvlFT+Ob2GiTn5YwLZXxmSPHm/Sq1YKbuiKpv4IV7wJDgpod7HjqH31NTN1jGECl+k
FH3vzxKzKjscVHelNesxjpAifrWWUyLKZnZOX3qDRZNJjkF5w2owAGJeYUQBKWXsD45SDlehrFp3
+BjZwhEBPHglw2IYLncm4kNjIy3bmkHIW1mQkE5ct3P5izMKGmTwdKYOZwT+EmjOOucS486aPc/s
7uvKgNS9A49TZOQU/xid2sWBuO60NEU6wBdpPxOHNs3uw3fygmxbOhbymX8cnzsKtZhOnmFYibl5
lsTCYrk21TIhF2jEeAX4AusMrWzQZ2sRLQfY6APZzQSl82x035wGHqmz/MFWdjOF7ojIokGN6OYV
QXx6QdzsyTaonPcjr1L4oXqfI6y2LW8zUmIjDHA17hpfusjJZUnNiCMSnpw0CCHTzxKYVRk5a7TB
4JwMpZwLiZMSg//oFQFSmRcOA1EwbkHfcT43ZEJS/bM5VSyy8iI/kWFruFuxmZIcIbeG+l65Cg86
ax2DP7pYcRMgWJ1Sll17Bkmmzw9yOPBKxPJAWTIT52ZwdE655AUbakdEG6zDeHLSbxEOAJxNLW/R
IwBgoneI+riVb4JnZkmcTN1hqQsCpxPQppmrqPJEPZmAwDS+hWHs+Cb7sJPRsGWEsuf2sksPu5Ag
O50kmfBB97oD7m2v10C5XNR8B3RzOQG/zSkfcgcAhM2QJ3pMWLV0CE2J9uEp8iWysYyj6qRFE4Va
uKHJU9tOijW5eF9HKRgnocd1pS8Fpi6d76w8mL53pX8uukX5N/YSo/d61pkGQhYMeakGJG4giIbn
VUYeH/cvhrHGROhDfviEyx+JLdXy8EPYdm4vNgzU6VxaK260Uz7HZBgrr9plL4rK9Sa9H9d5ckXq
NfpExvG4nkcbSYeib4ns+c/QrMnX+tA7XBEEk/tphxrbdTaCUgC/oo/zXS0EUj76goWsx8pwsUIY
++8onMl5qok1LL45lxRku/U9ZD32SKRbln1Naed3XRS8MNHRu1xDINdwQEzfrXMp8qNBbNM+52Rx
uxlM2yodAcFz1nzwgykmIT9TtP2VM1A5iBjb6BniwAmBchlfhTgEjUeQ390uo4sMBSUIyoX8iuQO
QnY7oLOv8DhYn4Kj3ZFph2hJSHFLeyRn/OPncHsYvoAPVcHIAkj5aKxmVnmhYZXc43bZb/HM1uw0
4r0m99FxrI8d8Dm5r5D4XQT6slx8mp7BcbBf0t9S32RAlxqCS97CMoskQJSHSVQF+JkljK8hIi+q
836OUX3TfxibXYTcD0wsy32fu2vZa4ANuYEeWKs266MdrPHzAP69mMjfUzXPzYmjfHus3QeJzGWF
UXb38gFMsqnDV813c1JdgGyvXmxrxAW6nRNhedG0vaUcC68o9D8xJdTFj/q9Zir5ec3nAZK05By/
YzsJEJ1eA2f/yHJx4pSa4I+1D8c52leLlBtE2hVtxFCfh7mIGNUBp58tUXklaYBP4mD6HYzG8rxU
w/b8bYxb4fUgGJylsNwe27zxipODlOuwiZiD83F45XosVed14UUYbVqEjq/fDtCuNMM4DVNfen5q
ALNJyl5zlBOo4Wl2hsugVsMfwiUUSoPctd419flsV9YNcSykCHsYl8laZpwWr59OMyadLGfOzLrH
sePWtIVtZjwdTmBu3IwkxXRkHLBj28e3FnE+Zn2kTLjeM12eY7a9rQago+IlPtqZjLonr1zoIkoY
xxL7ay7ur+ZyXG47MAzQ8s5fBpIwnZDnRz2gh4Q2gkUy4h6T+VfPBjIw3EZzbQEBvzddacx/PFbT
I2H5iRPLmndmnKGUrdSHU8hD1rJG1BGLN9rDjlW/ZwSZYMVqdBfxLlbv+7y6vaxTWLTM9I5+fCQq
MhantLyFdHljiugXiv+N3PJuWhGVEuzvJC8W/hMBFfLhayfT5IeFpPBCNbIxBsR2Wsg4tjn1NJ86
h3ybTrYsxPi4eTXF/memKWEofQPcc9h1WSX5YccC1VrOK/L6f414SMoVMZdbHIJhr7L0o5f3732Y
ONn2F6J9mCcB3keAvFXO8EYtujIn8Kw+X3L4cv3Awk2aqn34cis7SYVD92JH5BlQu/kefWYTW3oH
+vXTiJxElKtyNHHW/NI9qLOYciAa1N9NhHVxdOzCLCZNqNZzwsLyRhPlQ8MXc4q9YbYldyRXPPsB
PndrkeXsbd88LL5b4AtsA+7vlq2IxASrZ2nxdNI/+AGMqAafPMxVTYyFp/ev2xnwPEkD25MLYVNm
6qTJFa3UHqTIh+pJ/5xpbdCg5mzsaLf4TR/D0SNecHdBPC0Z4p//txZqIHJdBR6vU0HfNXxrhjeA
6SWtPLufrgFYRkQdZvpJv/weLtTjtrOJDCaq0/R0d5Z55vxowSCEW3d0T8P9s1pF4cHOkZYSk0Fr
z2m5Wzgh5i584qVaNjYaAKSRGphdgRMXIwkYEmHp493VKggcF0ESdMkI73mFX54qCGtoHTba984/
W5HFgwDh8f7XFaUEPkwSpU2e0KWqIIxqoCkF4WV/GNC7DZrQD/ImVrT7iUOhoa5ZeglTlDld6pZp
QNscgUF54sLBUqiB4Dps3RnIeTSKzRMWgWQsG7Z88K6cbNX6hOlMqQoSDIG7MdAJvTJPjZiCadkk
rvrtVYZg1pxuGAOl0m3zalalHliWwCI1PB7Oaw4xthcBtMa+RRAwKDCy1Ee8S3BE8Fm8YegBhYeI
12KdlHLAXuLxBZ4TvsWBmKYDN4I4x1/1WKQwEKt6dElScLQ1kKaM/UmJ2q+bRoFiord7M+TJqJZ9
QQC7v+btLQSDiAg0s6wkZytA21dsWVRZCc7qqHehM2BLn/zhCmvvnnEnjZ4hu+e6LXX+Pn9XpVwi
KxMhrvy5309SEu4huk+Oi8z7u21p5as0i/lP+5lNXelmQscyb94AB4RPU1XYe/Gr/DC15jjXyDtx
9dZxLAJcPcGMcttMma3dd4iq7LBNDJxCIyqGekBIS8LAC/7Zi3JrgQOwEeU0EVUfQAzEs6nfCxSE
ZqisycHXi1OJMorh1sGuiUSRR5hWLKHTVFQpUbV/VECzkaYpfoXnD8SdzFX3PE0BGUzskojsYYBv
LlmjeIv7MKPo67mRuwLPpLCkNEj+JxzfwPxpiAVpzC8UP4Kz2PY1wE24IXLBMrx5AzqiDlarh9KU
8fYxhy+jUb68J7NEMh3Crt/SAJxHpcfqMIsGHpL2wn4IHn6mgwnaZC2LGDOfwivlMKnHFd8dNWtt
w/WEanVY5nXAyoP9rf3MnzOLhEd0mijh1xZImFH5iClaJHrmxUAW9buYpkhN4ElAJ6q4ph7ez8nN
iDdkCu6Rwuso68iYJXotDZ7sJ4LPA7MVrKDGxXpKE/LI9qWhrNg/0vNYZyNC8K1K+ER4UL0jVvud
KF7851q0yawU+hYM84uNL8HRdyQNcdU5G/HxU/oyN/cdekyeUS13N3ssDeyupz3QN1N/DLU0VUgX
b2iYybxHcVS9xZIzVwkLQVIRSkeXNGvo2yk4QaBDtDbv+Lkziimr8kchMrBgXoJesykpORdqdc73
1hAO+ZBFw0JS/LQ4d5OBSiwJdJE2cSinOFdtrLKvTIGDy9294jXcCzlVr2NxV2FYcP2puCpijNEi
HcMhCSmSJVdCeQ2wazMf6ae93SdqTZOX8amM/DIyvIG0dMPijgiRmh1qEUHmfvBhjeSsL0lz7PJT
Byyuh803UkcYqo6ibOgfnSCZGs1hFXSX5lgMStM9GIop1TXI7eYPi5j5BLbz/lnk1luKkFSlMGna
0Wo8+TGETyW/NmVMCg2NsTml1SWOMGWwnprXqe7pArLl0Hy0XTWZgt6DDMDBdDzxce6Jk2co3Enq
1O8iNqVSjUnT8+5ruwi8HmBwMujFL+UklSuN+3vBKkFOrcNbcPH+3+nrnEIKYy1DaZznHWOFBgvZ
TNXB12swaGXxSxZvrG5ulX6MhIHssiNnDQyUF5aOwZc7D94fzRkF3nfyx61BSIh+HOPkIOx73lvy
oeAwPEjnjllVx+52mJKf7o1Co9laqr3PEN5U6Ir6u5bq8cg5tk7xddGl/8ZAMNlRoWWxlyeGUFR6
SozNVLSeFakHELFNyGDUrItHJfwrMI4nEQBFTNAudmj6J7N+0+estAu6zluKQ5sLOZubcXiyIFA7
eKv5OWm8/gJ2oMcQvV9+eE3VfRqhu4d2wY6t8uLCfb97m+eAkaRmojlizdVwBaeoaOCg2bn1jqRq
zIBkjhfRjlaxTuPiXA5AT2luIrWRMAmxleOPEaVkLmwArXeA+zyaiGCLzeyrR16AXxMk6PehEt64
6x0jMNKOXps7z9nbJS3amhSbV9ovPeKAoRdnLmxxPVPcOJtfdPVCtobK42IW740Yp6QrPfbjc6wU
S6HEskrKOJqo8xTg1ojEs5pfZzT1aF1FWDC8PeHpwJuRyBXOaJIfqsUSTlswnkeGL6liHaNETvnQ
grqnro9j5PQmt1CoBvtJYlHv3aTL3+ytpS2BeXB6+V3c08IgxYxc5+s62XBN9OaVWhtXPTBvVmlm
Iimk22mEYCLEdIfHFoEjbUYtxCKcOnXxIil9hrw06cJdaCeiHM82cL+DHNHpddD6FQrjMnumURaE
i5BxU8T12iPBPc/lnl5nXkwnQOxNr36LRjmLY92ySwF+cpCzVHpYlDc6Kwmjp6laBoKRZUmxdaBV
B7VdOrWAQPKyKEtkgWzQkt4nKm6gtDCMrCBwbAVvxXnKtvE3dtYx+aA1QTzODFsnwrKTgMx9JOTm
gWaU3E4e6eBtykT7PXqj6vqijIJiZJUIZl65Tsng93EHBgiTqW+qSprZ0FO76ouzuvfyRaKjEPYg
Nws3aJid41qfp/PCHZzPaaSvfPgas9qaLrPvlP+ojwQKVGzhJPJSsoI7CbPY4Tpq6IZF2iLNrhJl
1flX75y8eZCIL50c3N9zWtYIS9uz92HDufsYTRlR+ThrKAKsvIrZGDkT22r9Khy9ngULWczRVK24
zw7UWKdKGczxxoZfjHdvgHLXUk2IAbv51egxVn4kG5Hl5fa1jUzhBYz8ne1fnOz/e4VK81dxtsb7
iSPXpdxA1g+9CO2VuJx9j59IkX/UriXQF2l/75wsK76p4Z6SUm1W3OXQzHwASsmGvIV1WYb5nsYi
P1A3wzBwk9GJ3t0kkecociz6aDgBs8+WHrVrugTMaQjd7NYHUwAW3gbOqiWjUelUo9c8iljvT4Zo
l5AFQBahH7mvbVHmFKPUdICGS64EsBEIvnvodIa02zFE0sw8sckez/Mg1oB/1TSxQ6XgBYrAFixe
8mKz/Hw291xMsW+O28w4M4v6FLimUoCdhkoef6fz6SV5EaA0zisdKI4B67XpQFlt9KUlsZnwFn1R
iBQLkPoELzGl7gkCucoyAjUwIpTUwLq3VCzmnEuiqACSE2aJI97JVphbizHbHFvkepLXyFHh8SEv
Dqqk1UPUZxwrt4SFpS3vBd4oqcsWOV1zpTI6R4MWkl46DrgIaWH5aSrOwdSciEuOAKEN++pW5pYP
vRPlqKPNFaJcB9dmS/gBxxmIEbZK0jNBKTcXNX5CYOxIM78m1zFLHqpdk96qullV2gXcbIb3e+aP
3V68hQfUDoBDEaAEA6ZOkKsLcnZuebHPj3a6+TDGjNU5tJEwojiwAELZGc1XPqW9vrXwAqHES43q
u1ZSW5JrQQ2lutpcA8+YHWqvVSfTNYUeM07Htm/8NgGVcv80ShF+nNUO5fePl7KVZF6aetmAR1Fh
ORMZD9zOEbYx3c9lyw2yCA7umj138SGqvOngMdchuYrRen8xmRdl3ZSiF+U5ZEX0FIHcHwR+/BSV
iu4SeEghxD60WekQw9VlCMz5/8t6d00StMCpMWd7YsSEo+48zCcxLZEPTZpmTi61MLFpvkerv42N
RGjje6U83s7spLiYPo42riBMIexIgpxruaeRAVJ36KgOdL+rkfpqk5PGLfo/D6UZC0IO+N2YIY/b
v+OMsVryLdma6iJtvAmeisYocoEUHA+9TF2bWq+BgDL+VYojgfRWRhBrQupYZR4x03LzAFCY/nSN
K0M+BnzQqdeGk1MjpPvvyxkCJ5h5/tyalaMbKyu7VFHSBBx7BzVzXweoijCNXVEM6v4o7I0E9Bo9
qEXdEnkUuPLF0tO+/GmSPu/xms9iHhmPIor+01d+1JtpTR+iGc2qjkFVgKZr7p0P29I3yAvb7Q6g
EHn1SoR2HOV70S11ZSrWJVebm0Hocy6unv2oObLvvZKoqF1S3v8ZHgsLA6hp7riWd05zp2bP5CLF
dNzLFuztds2tD6EImizkc+PyM7iZznjXgyThmNReZuqwMc+JtujTEeA3GKN9MWxYnR+tlIPVKdmw
YqvQyLKVorrI18fxGpmT39bKiGA+2GxJ4jlVK+m1yUGBnifEbqVFapy+IV8K7fA3A8m11dPcqil7
h1u/6+1eVNrINC9WJP/J7ikUJw5yc8//jFBWxXlmrcU73u53TQ/Q/aChOySW/+1ER0WIDD9k7uxT
yOuP6atOv/oGXi3iiJ7Sa5CSXPxhcZCIvZxu3HefUJ9T5K7+JiN1hojFmmnRG2KiFqVHOB/vC4rQ
taYl2/Rv3EyyJoFwkjRcejSlXqRSdub43SglXIbL84B+JIyZUEtsNXCjEu4mBaUNCG9UBYk6m0nX
mT4v0RAh79HwqKxw4LsfUkgE5csxEVJBJjjQ1ta9He3IQt5OhDrbkDD6vd45dBP+rUsPW+x2ss9C
GvMSqlVDl4BeooSczlxb1xFgQKTTxiGtdttmoYqxCOo6CIRE+IUhI7UsFnhQqDr2GPtk97xeLUR/
Q4I/DYBXF9fZ+ralge8cEP2pfMy6LmgK2tWVYEglTGDV+KjFE1xxjWNgYLSmEM3PlTtCMo/TRYLo
8v9YYX6eKVVtXsw4PoqH/TZT8CoRvuGbEzgXihjublh+5UM41ZAiIih8IeadSeAIqgPRXYbs1hQM
itkZ7WOB09HS2PPc2NYAK5loyiZi5bMtUS4wNw0YTDwd/a+jLVtcPmifcMAeNLFRDL9MzXkOHrup
/HdKpoHdPoLSYmQzkMI8R6LOTHvIXqm9r37CUX0Ew0XsR8h0kXgVJfVYqRMk3tqzyiViCb0wZ5Ak
KaX7zQB/akrRDzygcDz4c9HAMymdD2odLQZ2B7MUF/2FfIHqegCMdTeNOAvfBEsZKk4+sCDkKaJJ
FCjyiQx4/MWPcb/RbhRKeX/dvrlGS2DlWEib661LGO1V7sHREtWKANiJsWholWox8FTe35Jjnrda
BFDzNqF/1o1JhZFaukzoVK4+6KEubZZRwTqMm1s5i7UCYOsobjhjLr+41Gmh6tsKJAdvVQxazh0C
6qGa1DUx4gBvsi4bqDlRFoAoVcMg1Vva9X7MxDIpxMfes0DskB/5lvoZcgdH+eW6np9fuseEiGHj
W2kSqgQJnv/ZsTzsmSUE5lXfgNZaRkBHTWhOi4gyd+eWAo4SVONTrq3CKBqtdqM/OPEOg3BXmEjl
VvxKz2/4lileKnzhfoZ6fmgD3IaOgDxSMgHe+3LLoWzI+MOcwq646h8/4jxuTTvDa8uetNrlmuNO
5hv9qdM1LCRL15en3WWs3udOgPMHNG427pnm4pz3O1TheC2IP5awJ5Vz0VGf5kFMhq0a2N5Bs0G2
2OL/hsnHeNY+vHC4bAWm/nHkCsM1VSMfYq7wr1NqmnhB70YAL8AFwOmFpm1BBMn5hx3aww2Uvp0E
/shRPcQZC+4L/WLS2dyOzeynFUxV9b8BqnyKPh5yM2quKOV59wnr8zoHAxaruPZK2cW7dyuGlTCl
j7QsBh2ga2PeVaKKO/Z8Ch6uBFOIsg9hUVAEe0nthkBKaMZuvonfp5neKogyZ2JMHl17uGDo2sJl
BIhDzQny9zelyM064qRsEKns9NbnMIvUn2rH6qWIbRZUjk/Yza9KeavOi7ipw+dqs+lbMC5qOeKR
0vlTwEF/+VxrjEXA7Wx6tIzsro1bsJKMqOQz4YL5r5d1dWD+Uqc/YZAJy8EmgqjqOCy4pgnomuME
gcDVCi6oo+3hf2tBsopA/V2B/asK0nC9v6jq3K06qoHLE6DN90XAnF1bOUwFRt/ieR08QjAjknkz
9/H271FfPhr9PjuUXwGo7uyUjytaeTyoC5oV3ulHFNB2arZ0xd7M86NatN8UDkz/FsDUyf9ePxVw
u+AUhdixjFXAnVAj8ZBCizwRl++fKUt6FiXbr5S87BKLdr3WYl3PwOb+n6eTgx/P0+QogAX7rNf4
9GzfYavb3TYrlE0fM1ANi3yoszpFm9p8qfgwMbqto7KRlFp4NjX82yIxXszaaHyZYMxrupm3JNkE
E8BMWm6nUaE2zdRzjKFqNY4/6X1sCRUrFesh14YIs3ACl+4CXT6ZeflqKynQnc2dSN0W6LVV98Gd
PLHapI4VwJEjVHdxWR/Y3uNRcXJgR2PRjjl+Bz4NxqFqlgFuzzlTwlQzD3sPvxjdy+G64rqt2zMR
QQigwsDoSyqYA2RbnuBeohft9A9OHflVjvNLN3QWtRUi/30FWOn6JviZEyxOnYnpryyUDd4n2qT2
6trIVHTqbyNoMEbe+iezDuUHRZ6e7dD5sJ97ctNiOI8aD2Szz8mlJxYA2Y8bfvkcPcKghIuTPpRC
xoRvxYoJVLsl9F6FDsTxqXYBRS7RX41ahORY9Gjimyv2C7n2uTTXpJlp6xPt+bkrLYWensIY6cc7
4DFEP1QmaWOzmbOCdpk2N4itK815Zv5xC5W5ZhNetbWiRAEZbN3s0cp4awn6zZwOK4RrUQlT2uJN
lBAxy4gbVdERDMPwQOBKH9CMd9C/tJ8c5tVbrvhlmZMoWSjTZNV8K2DDKkdc42LG2nzafAbPpyh4
NsP03tzpILKrRzMvbc9+Su7RTVlU7Gdv+Jv7TetIRRhq8PySZpgus/LlMqkosiLPbKnmfrTU0GIu
Ft8KW+0fIpvEjpbgVGCIxBy+l1BkircCKDq5KuQ4SKRCftwEdP1o/5VIi42e4mDjc55ULkXikVuF
kncQLlikHmMz+Ch1YdtFklYHwDEaREQjhoTWOxa5Xdhd0AdnAgikfu9PEhICEr7EGD+KX3kKiG8l
EYLYUiJDpz38v6CKenEkUs2TToGrRNqCIonAvoI3DJiPtt2dq3QE4T5bD89emtkXi3f8isRCo5bm
nXanp82WcJRsIUxSfBi2VOb2Uzjl0auczFpYMvl6sdKrH4p6NFrBhciC5RTfwOQwkVS0nEs6+Q4Q
wn9P73RJoTQIRn45kbPDm4t9fS0HN36v9s4WQHL1ty5vVA17EgTr8KSr+DBMHqfCS18ajClB3Agx
DC6/qVID/Bnz4+FT0XkIBEFtwxQACGM7QDZNrehPD3BrC/bvD+GOHC5qOQkWv1VAUBUkEUGiDyY8
ORbny7yB8GCk9263Ha8g+5SEzYYF0rMssyj9v9LvzRtMNw2y6fkkpee5zbUAyb6+dyfUpRinVPN+
Phg1JYcrPFr3DCgyqTFiB4hHUZhjDAOz/nqvIohF6gjU+qbQHKX/D4gX7jn+qJJJq5Tc7OyosIq9
Sz6TduS/oybO39pPnCLedpDmIyNWhy9b55eURfuVj5mKJQheDkESXyFn4BWCvcOq3w5TibNr8eKF
z+WeTrYBnmTkcqUJ3Ba5WR6Sr93EI1EKfeq1o6hII6ZgW2yCsJmDy1std7YlqPoxUuZO9xrH9rwC
rkwnsleGBxNEUq1u6mluew8stNg2A+ehhty+LtBilNOzoXxKA7EBicnJxJqByGLp+Vs/50lWl30T
prLpdRZTULK7Ve18HOkrtI0/G93xD/MVZYHYS3dXgOkPgXrC1s1ibGOnvWilSp6QJ48s2sLylyPt
sCwmU2QNB7tt+voWNljPoOUi9uzGiev6gESmTZt46PLoP0OrziR7Mw5zGfcCk+DG4vuAx5GzoWeL
acphdpPjUigba2CmYSlHS/ZnvNYMJPF1CzNspAK2SaaxK/6gfo2vRukYD6fF+ZIbmZM9kCH2pFec
EXrwG0XnrjMB6uWVQHcw3N1pd0IOOL6hCpP2Ojkma2perG+wplwJDyMoRbdyPTVt6eNZs2K7PbOm
4N/i6qlCrjbnKNAky1j1lrq4ihTY86F2mQNY4lYwC/7j03X3E3idu1rvKzrFUIgjW1pBWVtcsPKX
eJ2q4Kd6dDkKY04wu7CSsGZImcL5kcm33zzqFrgtmzSxl0guPFRHbP2d5gDLiqx+cjulhrPgesNR
6Lf2psfa9Ngv5OGMAIqsINoisckY+To/LtyZ24BMq3yRRAsswuDcasUXjWYsRTzz6n+jOcABs3qx
ms9ht2psofgCMVU5PtAhHXEVFF5BvUQNDQ7/P2Lo/bmOc0JBa0WzQ68Bb/+HVf/BeghxXo7FdQ3n
U969/zVCP+A4z0FjESK0y84WKqOSZrDv95j2qu80IIyHoOszYDHEB4rb66bemezvF3g4GIjhN9k5
mcn4Z3TLyprd2a8f2wgaWIN87Dpq6Bphux/m3Lu0t80gMtBQm6cU6huYDqMrL1CZgCPS2Z/YxcyL
s0ErmJ3pBzWbUObE/is6vUR9hMMBc28/NtbEnWM+1KudbwvRN1fXK3LDdHRPQYP2QLTuovXLCuNo
8IR/F/aVAprEmgtT7SZ8HmnmXMYgHOSPn2hBgj+K/L4oh+JYx9r/7hpuiWTwmNrLr3fZZniy0Q/Z
4hmgrxUZLLcrF4gk6r7c5Z57YKI8dkHDRw6GRvTEcSJgLR/avpX16ebfZ5SmvnY8PeObv05TkTXM
0FKWZ8eu3S6WFafFxeVV+inrd/A17LPq5O1oVW/b+aiZIyFsGpRJAqQahrAv7Ago/iGYWstBOT8N
E0VseW2XZLsxAR9QwIs6tPzhPSDs/GMhgsl7UpM6csr4hoIiD0UrCG/kzeViCd4KObKnD7M1+wwf
BEvVKf+NjLA/o/7wGyDIZOiWXZfFM9Hl2UNlvPCeGpg+WQ759sbErDV1v86K64OpVO5DjU5/ucvF
4Y45gu/p7xGPyYumKkktAGCxOUjXPLUpHc4eDpQEWvJWMiY0+0yCtRCWwouSyZmqAuwQOMl8e5hW
X6RegzaiQONhVooIF3X/Q2E/7cAHY0qwcMt2aJ3L+xRDJ8Z/yRlqfbjmC+bbkxm2OWvIYlhdslDt
q63VUc5dvvoav+FkdKI7zRU/UeURi5h9CR2pdMGNxJ/hbBbS7Sj3aKXFHavN/0RQG/ulkVZVn2cR
u/JO2bntYi2DcwsjBf/Hl6tzeiJU33C4KeFgcpNZG4qaYkgaPDfgFjfzWffO78W2Is4uiK917YWs
sYQsFL8qUhqVOTs0vKW/Nqc7wPWmtRg1YeYUMt84KlZ//RpNQzlf9EKxgfzD4fORrn5GtMsxrMdb
CL2ytwv7jZxHKmP+P6ur8csa9YdVvwuWZ+6a+YqnTtjSJqtyw3syu/GsPtVrmrOiBACgu/0lDvQr
h3rzIWeIzFCc21kSWkLAnvr7raJ6o++Gjsp8zWAl+MZwZPiJjet5TpiFQvXsOjn+3qPovcpTbQ93
VYUKORJSDeiTOEiYFP9fPjSualQvsaKjSC9gb5lOIb2KUfIT8CUQmMeitYjjhdDjymUXloZM1tYQ
1sb9pLVXqUOxBGjE9qIB4IhyoMmCkhrDZKbwbUx1/H8+Ab320CWOgoBF/CmjNYORU3x+seAOl4Fj
uVkyYtLkyp4N5ti5zxEH380ZT/cb59EcLJ29UWc2Je+hTREDks75qZNiUQWrVgzWgT+kK5rufoay
w2Up808VxVDtf/pHQTm/Iqy9rizFBDgO7QPws6YZNmmtRSouq7Qx8fRG6p8ECz0MJqxX4hb6uZY8
2W8O3tq7iza+uDiSzXMo6Hciw4UD9GPbg1icV+cxlmVPbjRdLAdMPH2mYRy1DwGItdXK41Slajef
k3JHP5RZf0U4gaY6VZ9HCiQWB/a8JxQfpti25xD8gO2gBhrZrExTNGdf+dcisWS2bsPSYWLhys1c
LsEQUNI62w2/IO2Tf8EQrGhetiRfzBQRzL8PYXPO8Tg7ZImuvN+10bghw6Lkux/tLBF0JLED6jxd
ZhmT9XAF2zWV8H2DgFD3SYP4kkbvUqt036DNGUsw/l7ZbDdYzMnuZ0EBf/ovZPY9t3CibLmnqWsn
fcSNgMDfldFNtNVEajQikcDR16apCkyylnR64VhHhllo4FntGvQSJ2FSsfC+uAJqwm6DsSip6DJL
uBSh2Q94DXyjZ4GcJUjSynVN1DGSWWTHiGAN0VOW+/fb0vMJMaqMrhAlaXLtfa6CvqQ35RRO3UpQ
vQn0DHEDzcjfTvG1MgckTfnulgt4+MG4c9BBp2yzd76xI2PDYqWoYAhD+/dmrsEB4n3KCIJyi1Dt
vqhf1TFoxku6IkG+xy9UP4mrWW9xEa0maMygkTG4VYOshMrmXxMot3nJBCrh/6xiY2ybPg4latvD
v0Oal+9JkF0P/F/i3qafftsVQszTonnkfEhY2btxh5IwqTHgA6O+HU6bPRZcU82TTJAjPnYyWUWa
4MUshhyC62J1BO13nip+BfjwdGf2OuIWpWV3LVdfIeMnAKbBOlrWEJOIshzPz30GbPLYoRuYajtZ
guHhOakkvuq5v9IagMIpEUU59car19seqLQLXf6OGG9A1TKb4NQEjxrE2nW6p4OiIppT4Pldgxob
eOsgXfZ1jPtQhfH/H/ZGivHFHLrlp9p28C1flPnOeLSPspyGXyVFwnC1YTcffx3HeLVeHAiL7wSq
cp29FMNTsnPwS3Fl8TGmuc6G0ObiERVHQF6PgydVW1nqkw50nIdqI8Q7dF4oB8DNs8gZJxSG+skw
IeBSWsToDmM06X0YWXMFspCVR1AGn3masK/ZoVIPXWa+WwwRyQkTVtRbtxCu/OG99NaJYNayTLHi
Uqq303p0NfzKaI3X6Sg1NtX2jQ7if7CWd5lar3SnBdVig2jmkVJbTsuQXWDCiOpL8q4z3hIO7Sa+
ltziE7IjWNzvCYoWm3bgAizlMbj0Nhq0XzUcNQYui2gBVahOEwEk2S7EH8gVQiiqNfJ3sY+cdE3+
ynaduFR3hjZ3bRogIpw0mtKM7+ZvC7xDT0RLhLLRNGxF3OFoSK+L/OfuZs/INhannIdZs79FzMPF
dWJM4t9Ho7FCRDdI/0gwpLigWBR8JW10FIR2oRiAREiHgs2RZZwSILkjFkZqryH4qR2bmhqIQd0W
rpkpwsSaVCmz0VjORb5qjgDsOmyQ92pzr7M7tLv7SOLPU8sFwGZoKDNK2XI8fKw23VaAHEiBy7wc
ERAYvgnKSY9dZhyY+YpqnePyxn5Q4Wdhnbq1F8PtCp4xc4zfKuxd67OPIzhIiw6zeY1kWDeNkRAd
BthvZm4PtYR60SpxV1IbRbkwkGXjeVe4IFsT7fCPQuMyYcwYrxPSbbyZpowmX4AjMhr5WKIDqIhj
wkyF0S/WENswaQ6N+h4r8EjZKxiNcUXcw6uwxKydp+RFHvenG2LvA36Jh0gAMMXz7zYW/a25oacR
CZJF+Tj2p9liugAynzB15xGEscKG+uMec5etMDnWyH2R5pvspJbtGuCTqZroCeBZ7dVTlw3c6d9W
D2HVCC1mW6tT24XOCkvHwNcEUspKWzrShdCa3cvHKckahFRsMFKSgeEGapfW6MPKJ6tlnb0NzsHN
AS5ZTLv5LCMFy87z5x4+b3d6eWD94nuhWTzDQ2gQpCjR+JEAlbTeZ7lgbyfv22S+tHYhJLV7PJD9
b1p6LUY0FXvGhNBepAgbTnwjP5p1LGh5bcCiidQhnP3ayoU+2JKMTVds/2p+MJ2QY85zprY4jXVU
tD4PWpvMyw3tYAdbrgqiHSGrovW+KL1KwL+BmdAHdzTjeOUkGnt9jw7sF+AlDLYebCaoh42awNFV
w/Gbt3KrMo7/sXL6B92NXCMdm5QidWL+MzB1cXIqgoDvv+sWBS84NFyKRdEIjrSNng3qjohOoS25
qJAA2DOJq3bfGeWF9IMdFesMTctZMIMbLXRn966S2eH8iOZN/RO3TOETlM56EjvJYZ9BUsm664gS
dQwdByE1cy/hKk0gXXhk8SPIQIn393vA9yCxk7zs9OOVZFXWVuDlpFIefTHwYY93gSYh7DrSjwXQ
K0fnxT5e+9bccYn02vOdQ4NU94Z5GTlyK2Co+CTasH+LLT1iAcCvu9Crv4es9QSIU/EenBxrwQTB
nzdqy9m6aRwfv0kHlgx2MJYrTUZIff+fTX+gMZ9oBeimQQc2lHcb2oKHqVTRu86gpSWl7XWCjeVi
KssueILWvjeYAY8+DY4ypqA49SLQzY82aVdKi5JViqtIhU3dzVWupubkhlzfTpf23x7SlvQlGKK8
0+sGIWdkkBB3g/yibVi2Gtjycg4WdqXi3gy6OVohv7weEASzCeC2tquGrZvZOQNh2hCaurwFM4OQ
o7WNoUl4LGWkGYJ0ZmgQodPYwgDkUVUuUy9+c8nr/mp9jT8yMjo0t3gTkClL4BtM6Egm30F/Azey
d2nxuNcnkgYeKepihRJRTGXHoOVAfrfangbLL9rcWXo15TabzIzRHzzK+/v1ESji8IvSsL7iKZUE
XHGqsX/kS8aejl0/5P5zwE9W89W+AvGDMjkN7iL3ZCTik/MuR+K2uza7hp20LrP2jHHHyIwa5km+
7PRoCO+TROhS9ZODYYOpiBUIhO3pE/X/PbIcw0ULWkzGvFb7GiDKoYHdBVn0fhhw0nIgsfuMQB0v
sEoQW+ejzt1fl2NM7o7A8+b9DEZifTph8NbQ0k04QGVzkcmqKjzwIgRp7SkSBOGOBQNOdP78nsSt
tAmY2SAbzcYK7MxUjnGE1de1wzptFoLgBogXse6Ar+3emJKPT6C2cjUUEAgwx7urQ3v4oMfJ6+hT
Kmcl6Q890gbM9BGeDGUx8BR5XJ4s6ufa/aD861uu5/7LmliTaQfcY0VzXfzbkx0o+nNHxC1EE7Rq
WKz8xVLDDz9ynzFj8nXjnED+G60uNrDLqGAv6NwUhW7SrXOEKEnOxnewYiahYj/ixLZ85Y1FSglU
CaRZtE98wLi0MPld54AIZXAWKgco5rXoarm8IvBsLQ5Prl3LoLFK/RGDz1SKQAggMRX+GRfU7mkZ
AlC1oVe2BcmKD5iBl1WpP4hy2vJx4rsJMcPEJuvgat+dqwuW87kaCjNu93PnFScNVmervtAEwV+t
EisRr1nt2J1yM/S77h+gtH8lcreM1dskaC8MDqvZcdlXf+OyRaUNsu80xSs1ZAvBmlMaU0KTBY1s
W8eBSST010aCr3IitHRMOg5tmlbUTexIeTZuONVZML3n3noOoycycOH3vedZXa/XtjgpS/oZP6ZH
YcItbUKHgQBAXjKWne5aKD06LqfPU906RXVAxbg8+8tmjXxUEiSh8g1kEYoiTf59jNy5xoF3MDt3
0aXfpDeaG/LmghCQ09e7LFi5HTxSt4qy+N9hCNgtEq/7Z6LZjIoqf5Ou4VvK2ojIKQIvPY3L/ZL8
nRX47loKp60yUFsVXNGbuVUR0N259YUtr57vRHBJZohLOiLaj2QU5Y0S7hEHs3Sv8ULk6ckmOV12
jMoBrzOqc2kMC+6vR8cD0XTP/oHGQzRrntzJwv8IBFDv5DwUWISqRU38Z7agIP+wrM0KT6G167rU
Ao306W3A9iDjuVVtFEv0AeB0a2AvWzjTcKaxxUDCAL+hKQnEy0og/zXIS5whutR8dimRd/x+9lNP
dJynDCfYsWOUYUkntGqx3WbWvF6VmRZO9ALfeaBaqHJtM9yJOmGUWa8s51stm3fvXhcAfM7W8E27
whntnd9jdEczUqQ48+hI0nOUAODzEHjpaB2o0EDej82qcC5poikmgWqjBi4HpCSB0IOilN57LCk0
wYH1xvebVTh4XDJ0MVGAN/ogVLEvWzRcTf+mXB/VgpY4JQ2XljK9T5FGMaGAeaLiGfAWy6jukVw/
gJhDg2yH3mE0l5MQXOYZMjvIPHe+UE1+qCsa2SdwOqqqj6gHIBiBwy7jTxX5Abrj63x9YtRyHwyC
9NKGj6pK96bwyF3ypGbN43fDrGno3AZSfGLhopvdsILGPlces+PwEFbqv+lDnLgsMTfhWw1Z4eyg
X1La5uyxHIMC9go5EbGz1njRHTxt7r/Pohog9FAnqnpFWISHxcx7TauN8on/Bi+0Zks3CUazsxuy
CLBVVBN4LjPUuc8OMAdTZfW9pkItnYICt78c2EfNXZ3oBoehVpz4J+cOB1RkG+Sw9xL4OGJOYHdI
dUwE6IMWEhzOoM9Sb3b//XmKG+fjyrIz7XRn4uLmDZcg/mS98vOPsgMHo+ywhTXBkIjlxwTgRF0Q
VY1tcpJnD7o/M2rDbZjxKlQt8Bq3l/jfIZBayVyM/kT9QCr3iOZNV9WeffThoNt2Z7gWRthVjUDk
LdJG0m5Mi4zPdNJEtLSlE5oiZtzLUbumpbkLvNSRrCRhJBja3aB9vWtzr+9nJm6n0V6SF9wkjGbK
4HMEPG1nPGVnYRvRqaEAJKrC/bfqETwyythm90d9g4WHzavtFZ9BVo4lAp1VxVEOMEFX7BXubIeU
AOinLmcwY+RyftQZiI1gmVYqh2Avs3UKitox3hFLlEzs2hS0ULLoVFt8b39RRWXGeUMWW3RAAN2i
mdIlbT5kiCVQ6+Bht4iMla+SFMON6sCTG0v90BxiIKiFABCe5SLB2rIZmgOK8Ye4ToGYqYIGz48u
Ap4HNewX0jjnMMSWysnPNHdwp8f88o5d48uSGNJ5rS4Cyx5mcywm+iin9k9xUfGJLwsqRkQDvo6F
rcL3W/sOKu4PDSfGKhMVjL/a39hoHfKntg0OJgB+nTaR+SNw0G9IFU1r2fLZXluOXyiWwcFz2OiA
/02yRzsycPX02jQ6hF1Rq7sP3gs3Xiy9aYlSyN1Elh4tNFpXwIBxXplv7HFlzc120JFHjGW1K3W9
m8z7l1CT77cBzcHYilr+PO2LU5nBgSs6/jgVknv94UUcFy4nhpv7MCHdTOs53D7UhmSW0P4KXaFQ
UA120TC+1BIjJkrplx6xTnYL95owDTTKhPPYK+0Phn7vML1GeG24BDA6PSB1xomJG2lVYBUGZNNr
8vg1sTA1XgOvYZjV40lIHrTft8+lwRzHta9bMoGijH69vJRIK4fLExezSRODTszJzGl8NzH+wTWP
lwflQiWNBGsX8ujNmEge4KJDAYzAtk27fyGD+kaAU+E6+QdmP9a+/KFfJDQW9wqnT1ic4E3JpzGL
ezeSua9QiJJymb9fA/BODRE0nl5T7/KORQmmQP33tiUP9eI3+CUA/AhI6n4RaR4QjMjyoc2NmAqc
GXtTEq2K4oZqZ/HgCyoZB0jZIFwExCF4B9uCw9RKHMu5uUpjCknngXKhSVptb0SC4+VKnxy17K6+
R8pv8jU/mKMRPpXCiCUPTghWrA/bE3UtFl+AM9/5oBxLoDucOdUDvUhjPnfdgetEDHvaGOPDNf6p
tiOoNpwMcwV/y9RNafWlf/iVJQEox1LhoxmaC1Z2vVdn7D5KuvFaqgE0vk+xjy64Cd7KNEoFM/Xd
cHwo/+TDH2Vemr9wi2+1Gs9ITZNVBuR2Ljy/Q0QCMIW6UxSh7xwDl201sMBHEB1RzQ2z5mGNsHsI
jTrVRBxvA0yadMmKeiuyZ9qdPXODDi8fuP3SGKAZdrC8KjuxADqsGMLjFxjIcns6CtHNnubg4ian
g17NGbXWb1Ykplhf4DqYHatSqw7E+62vRUwIevlLWjGzv8eyQ64npvrziOpG8p0xt+GEecvabuRt
TI7wJUqjysg52eqr9Bil6UnI2UHupxkYS47tnIVTGIMfDT9h+0HachKflbvmE++LI2pdEAJSilHt
dTRkT0VYYuNWE+cyfj6oC8p4AKT3oWy6t6Jt8aai57GVn4mnqdt7lMz2DK9MQntcelaFFSTbGmPj
6F6uuoBL32YA+r2wd+ZR2m7Mlti1v0a3bAIi/Ppd98+PwZTNkW3SziH5jORBQCyxUqhOJOfRcQ7+
SOSLqXtshOWf1sUSoKhrhKl311ev8DxO3pFBufXDp3E1tuXucyBSoo6IOBC/6/ePFRIWQjuksOOY
BNGkBaTkr4x81vgDQYUga98inpZ8RHqC/oDrrv7+2m7DHoG7PW+I3D54Skan56tfG5NrVuGOOAPa
iLp5gKuKSQRN/9phlkwiFCEr2po5YBvKfQ2U+wGnQzSSv2cmyXGQFi+gfOnmnzM7cESCd1u+rTBh
/L8+M7Jelu45NfWj6WGM67nhd/bwtzoGg+YCBCASaV8YslqM+/nO8Co5PrY7qTC2xHaVHdcR0m+b
rSqIv9NwOvzx4+4O9N0xQx9oSgkech7shsKVN+0l7FlaHGOmXDfgzf1k4n/kXVT5m5WKs8MWbfgu
kpRJJcXOYxDXeWy1IgLResbH63dFE3aQhtZ5g9Mk66q1gZq8XA/+GA0sp6G5t2lzG2Thwj670iza
4WdXwTPa/klX0fDmYKXjE0q0iyHrXI+wqIgTIvJYSv/gmLSDBkW2qqvdB+65lMc5ShLsdS8aGYeu
Z8lK7dhjK1umKBiM2OQpj6M+fMsScru0QDPBaexhWO34K+w4tE27rWkHq30J6adZesDlMf3UhIGK
MOX1PdzQCT9b2XCGU6+QESUcSJGFZ0sJvnGvIZobU1buJ4r5DZJAjsZY4d/Oezwh8XAsddaowiad
G+gKuevBJXdcPQgmigwfSwQGYSvCYplac3j3uzfu2EuMEJJIRqtlcVspQM61KlcFYW0z8o5xlIb1
1BxmEXpiwVTno34XPNcrSBqmUifb5+bdlGI+HwA3pi5Z9dIXYbRqn3AwvEaBuIQhn2l6HzyfxDr/
lZuz53i6FacvuqN7Igze1mO1WXCtTsuG4Wlf5StOwYOrcrOP/fPEwBTOtenPB9Y1rug+cpc0CFUT
EhGZqNzz2Fv63jRUxNOrqaiDWy4lbc2i/VVwPGDSebIADv+E8MPhap/WYLnOu5CXfGQAL9hogWqQ
x1uVBt72Twgshx0JaLAfK8jkeGrvWW520X9b5bzXaUrkwTCeuwB0QZ+RpA+MMFmr5jUA7hCMTUjO
yIvveK570nmH6jm07zU+u4pvjttvUU2ZpCAsDzfw9qewafgtFr/5M3loo6Duce1feIGIvHTJhwZ9
z3rso2Ed8SJ8GXBDTHYZc95u51k7VKxhZS0N2igVtjmT1QLp13QNRI9Umi4a/I4/VbTsEGIFRpCe
Q3OS9i6GZrGUfQbfZaRHC1sbUYoZLhC092cWeNAa4shXFWeGDDODfJupGwHizD87LumGVunxc0Gh
KCMerBx5RWeWjZCPEih4gtmmkSDzFtm06L8QevCsocAO3YpYTQEsBFr76ysDm5pGZ4jgWeBetgrm
BGyvARIl+aueKpNf8EYk6ItakR99clM9g3LNcwHumHAhytf0cVl6r3OB8Lcql10IaUYxIgiZ6ss3
DTFSs5EfJMVjXx9QycIOMoESw27pbU6LnUWK6AbXlYak16J+yI3f7Zqel/WS2fVxaG3cM0dM7YhB
ngwUM++n3eAlH2h/T1zCI1PxqsHEBEUm4GWCZoCpehOjphecYOYUfNMV9qUUCRjUDDlCd8QTdjm9
t4lGI9aB3xlLp9lD/Bk9um23pltQVKnf3ApgsL2Z4yi5b5ZX5wHF8d0CK4STpwnBhtceNP5L8I9H
+72Z103o264xtrD8ClEFaIrb/3hv/eZkWG7u5aUx68qUClRxxAuqbFOtQgoWtSe2wS2RorhjiTtX
4AABlXZrrrFVkFXwsc6Xwp3926VyjMpdch9NECTnBqS4fMTa1qCMH7QrU2zFwnWneCnJUSDiZfK7
XVsLrNLW1OXbO0wyR+XfhNjiX3gsOgtTUuFBk8yCaAYoK5Je3rSqtZc4TLOJTd+0YkuCYkUw4mLe
6Y7hUXkkEwDYMstVtVgaM70Bfd4d2mocXMeHi9LMDgA4AyS+Fbm6vZCEM0JhEcdoJ67xTabtVCmZ
9urxCMlw2A3S9L83lksxKApWjISvI4FDqU2XIXTgut5ZLyDYHckpWhhacwmGQWS/GTFnVjMk8P52
9rTYpTG7shD3myR7vZTyZRaNGIz6mR7QDtjwIF/asEx01sKskaDvmeDLtVOKipLlTTODW8Z5SBXl
yA136Qy0BgskJwG1Ev6hd2aegXmPuIq9Z5jpaJUQPNsarYjtSVD3U3hf9L3Z7xCmwigUV/SGeHOz
Ujw+Y+uBBDuL/mzoP1AhufoekGONr+tldsUVyXP59bO23cpNjKBouVIghqOIJb2QySbEKKu3jLYV
cr81TaCMlmMMqG3Xr/kNt911EGk+vvhEExG1OrRCxARNXfcreaQ/npBXpVv5JHtsV2TNaJE8qO2o
F8X8TmG+Eg2+6X6Kzkm+NzFZO8yeOraqNGukcODeImelyV3cNkQ866/Z7gwP84Rhlg2tnlmY3G0j
kM+OZE0yv/Op+Zzx/fCdva9AybHU1itcXLvm8AO1VdH7AQ157NXHfrKuiZ3s/nNfztNnqw3RNV+m
UDUWc8DOPJpIYSiWSVM9cFVOOmjS7KuopgHY2KeC98CkBEOLf6dY66Xehhh8fuKPWVBeAdkjJMP8
q5cbuVubDLe3vyPV+5ldBLrRJhkjsg7whFf3cKTfG/rw/gQNk0c9oTEZrDmtgUEFbq1/DxhhAJpp
3/+fFG86PQ24wacAYHC58yM+RBr5Ja0Nvlbq+Khp0yKT7dvMtXRShe3yZBM9On0nWVQJjipYN5lo
twECOv4jzw22utqGay4dGgmhWABdfRdmKje18Qhsd+qamaPsozfV9HP9mUz8YARMhluj4KYj0oDZ
J5q6GWz8jmRdQeI/FHRuG2DtBqdSB+/qGxhna2JdGQCBVRhZJpOdmrAmJ77zeDNfMBfKepLQjJsz
PvV8QCrLcVequQGJKMOQ/0ROqGZfUrV5NH6c45R2Z1uBEBjuiZsPHUVB6bPmo1L8g5yBdWIRwWok
UYTonV3rP//pr/O9ULyQYK2pBhjrqMic4QNRfR8j8yFZ7eY51UmkrRnlFI/zwhrPPPnpVVQTkV3L
OebHNd9NVkT8p4KpPgAdQow0Qx679XKC8a/jAKjdWKntY+sSeisoCJJrtA85VnxrirzeTdOgb1ZM
xk7yiK6EUkvwFY6FYKsNcOcbDfwKhefZmN8UetcIJ8W44LSbJr+fSYT8w70ffQ2RMifDs37R9hoz
RBBJo/xXkvBgUCicsvRQRhn4UwcP1wQgl0dxMJatUVZhKONvvS74ms90bp3mhAKKv5+d81E5vnOc
8GtxvWRWST34U1ZB7aZao6uf4jbclpuBVC2jgvygpIIOolYPV003c8xPQSKBR1cQDxVs3PUWoruK
5LVOSDNhX9jfAkMUqc/17cfUO4VuL3ZwaNgtwcrZ0IzhG6VXMYajsi8z0D5ZFLvXvWIkNUXw5rRn
0OeiwjAWpTjhrdHuy5KZGRybO5wvj0rJDpqddGtyyCEvBK1DltRH/rxdkzvixNcTfdL4zKayTvIg
RsnG5Xk7BQqsj2ky5AVq1G5PxkvSg454pKhpDEh+PuSak0yI0p8IvNYIGudQMGQl+AwI7+hnLSYG
FJoKxzNsWG7KD2c/pRMUzDENqWKki2Mkv4U+M0GmwxAonxH/UrtQT0t9Hy6D69NMOjcmWCgYv0+o
CCVE0aYWO2wWbsTgdbOYzsmxWxzgOcgRXneDCQU8l2JGr5FaoKLnf/fwlasC3gCkndIvLKi7c5Nu
O/zEjHB5dreoV3kSf0T90JVtMilPsEbK88dvfhFLf0QFpy7bLuCgJXQNsBqHc6sh/sajU19RYgrf
veLFWqakj+Hf3p6AYUGpzYsdTFggLEp7TiCxyXHAEtMDtjSNwaqsZ/TttCa9auhHujXT1LyVIWxa
+xV2AlRhGvGQzyOLJZ5XiAMS5UdwKexywX08XDla6/EwgVcQ8U7t2juf5pbHdjS31NLBXQ2EAc52
HZ8HcH8t4QzlWxMkYeCLzBQfQ9r18YlzHCDWpzPoWpkBdwoF4CKFASUyyoDZB3BRuTQ3icrJKts6
2eX1G0l2C1SS+6iGfWogwYQETpHYHMKxClcJyItuf/BHOZzZ3yq/3SXDh872+V5l1/TVQCtxCuNJ
2SgK0AGSP2qcjJ4KmAbZ1CsDyYjWMvLA7iNgI0iiWqh3ikCgOyL13KA0+va3zX4AcEzsDvf9hT2F
F+pUoX06OHFNE2/ASpZogXWgOAr09WMug7c0KPxJOx4S+0YEgLiy1o2RAtMW3LY49giEJfyeWErs
Rcj5fpyRR4gkK0yXKj1VM7FBggd3QJrINJTWukmEdNvlMj0WA8zxQhuvKP0Lu3cJxxQN5hAt8c2T
mBVdKuTih2yDioBZbNObNerKW26tzNcJyHe8jIDVuzbB+1eIo8BR/oWH1GHsoKADwSRDH6MxQ2Po
ARmRy/Gg09Ay0cJqSYwtAKmIGptgxrh28ofmyuPfrrO0RIfseVfjAV6GmQRqZPU2cfXbY4IKIK9+
TwN6BPcfm0kzlqoy/1DtF7DiRPUz1sjWCn4lbtZq7E03GkLuI0b0bOG9yGXuL1LuQpDalm+MbC74
DAJpQCUF8/WcJ6xT7sHLrwpVBYgBiEQnN5IunolVChjwjyGff3SyQKXOK7wW4NqhYx0iAarltkAg
hcBswVdZc+8O0kJWosNuV2i1pv5B/OdbjDsqw0Q6n2ueyUSde/XImgoOKozXgEr4+WXK3l7FBU+j
v2/J8/cj+j58s85qaVD15Y41hM8XrBUUOfYPeuLV5spo+lLPbx3R7dtXbWie3SNLTV+2V98t0pgU
gWCv8sotfImkoljIz8lEcVMnreoEBqpF1DfwoQHMLjuO9gK8xy6NsFhbPxqF1SQgCkYwTWO7K5u9
cTkYaW3dFbm+uWfQWaujYzU+Sn+357sUqESmNV/1+flg0xhp591KaHWdDVxIxIHs0AJHUMdl11Vf
LRUqGZkYRy+HtlG8v2Zml+S7rjQOMVLPNJNnTNxQ123mKfYZd7mJ6G1AifOoGSGf6I4YYB+iRYW2
/bkHiZ0WBGgjKOBuliGspikAIiXCDVTTNgYBBjsrXt4GFHpUYHVeb11/kUtgkqlVqx1wfB4c8Xt1
+xJN7MqD0lHgobjJa0j9P6aqi/iTpcuXZtO63R4XSy5Z7mQBZN43PTT+OumIgRzfEdkheK3NDwkB
jTyaY8fONEf0jYksOfiM2rF2lC6/s5OMY3Nluz/oDvsZqJweL2jeAPEvyUr45LK2GuF/KACH7nAM
HZtwpDHeRH4xHYJoNerbj+yU/4Pu5tfhjgj0fL2Ara2zFv44mXxcQcyu3ySEcp4rawNnUo+JwuDf
ErlX0g4dvlQ1tJE3ajRrB/mT3e7Ebt8n/ex2GpCJsB+AxeHqmQm1D9kaFGTe8bwsX5WH53zwcGY5
nPjS6VJVqUpJ90saKY0FIWzYDxLAHkGyfts7OziKHoN+SgAHdY6i+VJfZSzIAKpuWb6nzzMDZlyi
ozQ/GApY0GfhYHdEby9RITbsz7eI8jMULQsqQNKB7m9KVb+m6PMjZdJSv9cWsIL2IqyKOlNbFmEa
ElAhbYXRxNRkogGeRckkURrE+h74/OzQMJYYJ+/ZyZDmCLQRpZCNRNwXB/Y87IliZQ+Fv68pPqq3
ug+0u9PjHXsqcGHoGWZT5qG2hsaa2atgbGbJypxWQoz4MFNcdhpqozM7wc+GqfPy2aRzZyXYYyen
/DQ8s/IoPCyFU6J8GPIbTI4PJ55jKLNqXOFBNfwjU9vACLMs1zJU/yYlczrLhDtuhs5BONV3qILq
jHXzoGx+uyjmFD5Sc9/eCEO2B0oSYU+FA8GIiMU7lbKzkG9VdamnKaqqF9/Ue8liuG4PIfGcMzDf
HXHw2XY8Dpg4SrX8BrGBzZ3w72+N80GmgJv/P2L4aGHCkPbMaApevSHw4lLSNaa1GbsTqmD+L1Yh
IXQDFUuQx4Tc/dmLl33znKu8Y2AqT6GM5m3fclhJrB5l5aYHfzcG+R09FUSa3Uy3mj4LeZujspUu
BlADHakyfv/RTRnNzGLhLP8/qC8wpePsALGjtoTyfi1HOauHMn8CG/SnhMJX7venrkra60nsXf/0
EOdS5C29Epx/5yvBtaF+FM4vxXUccB5KNwxaKhYf2uHioLtRmNuQzRfUf+gjAhBH1zPXtyc+Dhn6
rrIq6rWALOhjl4Msx0HqQpCmOuGf7hSYgaTmlTluOuJ4nJdV5Kop274/TRUwzeyfGapgTGnuSIn/
AE8l6k6xSVHh/e5VXb5Ljxr8mOYLoKWI3ZRmNIesgxIRa4cAkkCOxAm0dpz+/e++h40FIVUEnqqg
rWBdg0k3920qAVW1vrIpfmx5o+bY7zoC1OHctvd30EgFB4OvGq1bDGm2oDScUZxiwabYxXQ/EM1e
jH1+5g6Y1GZkMcXxQTjuMPNJa9SR02AtIJDy77jcKSgYGv6sPEgLw02vfMUnThxQ4a9/N18rQmQS
lrlYTYMat/Grl640wWTtH6oAReRuKMKgqKpgjEqC0buKsK1yFdRyHozfBYT4goxBbIWX6QMREE35
GIRRmZryZUsQNTvPrpgMd9FzCGIz6aDseb+7jriSIAO9FXlzKEaKsdCtGrzd/W8w42i4lX+UW8HD
qYPmW9ZVdGicirTORZJI+tdmHFPY3f2ryrojdYxtd5lG3mr3w13FA1gLnfhYRhP/IzS1yUd7fioF
SECHtkDoGSfKxzCzb32kGV3Bdzbm9WqOJF3oHBg7HRKR1gr5MwvaQ5+l7mqtwRj18F+c+5689QmN
tw4NSl1jssPWvN4JAmjGZSGRSyYqpAu+DoQNxGtLPdpTYFSRi+0sFLz+xIqrCaijifOVM3yt71OE
vFgu0IBtqIqWqm3A3F1I96AVBcdxMHoSfChN8vvdKylHQ8UJhYTlUnzAqqhJkprk7EuKE/JmxvsJ
I/+lBbLwfdsqIv+L3Rne4Z+Dms1sGak1Ruw+rbSdnjhmqAmp3E9dmzKRFbZ9iEedLc3kz4HvKhAD
taAlRRLzpSQJDhTHFE36jpFLqpFXOQuorYHPISs0I09QsOzOaH6fiRuKSq28Jg+v3l8/Aexw55lw
T30EItWwdMaTLT4UBklyHbAqkg3eJU8inJG/5DxpAYOYJF7LU6hvPpowqXayNNzK+8CwQB6/48Jb
o8RXgO3kCwTusyUOYF1zpTF0+Xih4M2pYR2bh5go6doBBw0MZzenfNe9GZxxYgKyoG2dfwLztFPe
Ubn9N2wf+f+cQxx8SfrEJCLmW7nwfgJtHvHSckRov81g2tVWx001gBQq7cIKRyJGfpsiidUenNWT
WLOkISkHQuDWaICtr//vCUSbESSHpzR6eAszifqZbgYzAof9TLC+D9/geYADDJWrrfH3HJUha/GF
pWXMmv5pJX2mYzwQeZFzT5SKdgqWsWm610I60R8SrhJmAV3wdowkajnfO7ru56QXI5zVhCrNaysd
fxPfePxWXB2D3vhRdslU78M8InC3p07T9z62DR9ew7+bcW8J+B4Lue8RZFodLdreh6dAAzCTvquX
ryClpewafG4pciRUyUd8Sqae+dQqH2XIAZesOvdFHklHYLnftGU42mDIaQd96X8bu1nlWyhvtqGA
WtoCDM/CWora1SngaYdwgH+o415vwJRtALmdg4TeMEOi1+Wc33eaLNdDF+bNUBtvf5XLb0rk0RIg
tq5S9vyzA7ny7rsMVuai+E8DypRpUdgUwLVAyo4TIzxHzG06Nh7noJ0bopvpAj+M/JvGg9gLlutL
E1bCxG9cwoS/5GnZFajJJ5ipMhRn1XfNRFeniJzEvmlq5DQ3seKdxGhMscIf18nMbbOLNWoFZITQ
klAdfhe5zy/EQ41gblidQ+7Itn/3JRiwivqMpgwC8m4ycD3X2xREuTxaP/l6nBskHqV4Z2FvitP2
0bAUXboldK0VT+DkEQFdlSSOn1dQs7PlFqiePFI5I9Ku3oMf+70jxJey1FWcgoT6+DRXjNxDl84j
zldwWbdPeDbYmn5uKm2YsooEuzgyG37tARbdHVdi075Z9v7q03J3BO+JBxwdVPUkNuziB1VF1MQD
o3l49iJpPbxvuD9bxoEIH+/MwMPMyQ0fUlRaxsGWDtWTLJ2FGOJxZkUZrH6l5f+DaAPKe+hTHUAD
rqF/TCUbG03Miy7dBiykbbTnb8aW1yYY6Ns9GVb3VSc6YqWE2MDeylHRAa/8p8eTvX/m+kUZZUWh
T+rqGHp7u0cDqpruBlw6JRo1glVEvzwYMHzEGblP5GmF6WIbNieOi2r7bSHIiczbeVFxh2Fw6822
fKCwa1UuEYPxQbXgdvPsX+EY1AYMZLvqSNeT+MmWx37ygsWYxNz34R8ib3c3iEVXRA5u7GrOLzEC
C2Yk9zDrJkB1BOICq+f2KIR7XXU0LL2o8VRPco0oU3zKle+uAMpNQ6fw+v+u+bqgtPUiSiJeBoYl
h4rLAX1oDc2DRHcf95yg5AaDEEE1YlqEKAiKOYEXfLVyGo+3/SxH6egl632dfX+H0NLGKe/OXQjD
ejOAjfCg+k5Akd8ISVDjjoBW7H1ebxCizps/KTmJWyDDyrI9ggSMAsneKpHGtH+FBKE1vwoxHCu1
K1CZm3aWnXx4PuoiYmtI6mzFjgOeKVa1beIsOvjwu5HL8YLZYFooZTPfp42GLXqzn/qNnoFd/4dO
IyFeV0oM0T+J0y0rbiHi0soMMxJJJC/zZ4RvgBwC9tLYKlUfhVC0q1/Oa5MeueOk1Dh6b2nr3Vyc
uF+aljB6oFtvyCq1RSetK89JhgCgLTwNpAcm8bgYarfREut1sNDA/50Y0QVbnLrdja47crcpJIkW
hX4Z0Dbo1C1kOTOA+lHhF2iGPzxGG3k1m7AsL3I44wHi6wX5o5+tQwwiiMyRLOrRMuQAC7eGawmR
EVV8nZPgQWGEvbL1IWQBEoLYmSo/LqHbSuoQCjec7azLBw/kLdjycsiAuXmkIW5Y5rlGGN1AKduE
+J2dxSVOCHVtx65WzDhOET0yfPrUkFpexH+bnFpmN+GvU3pR6Go9yPjf0MqXFshFUkP2kl0qZrXb
+CIONPuMlZGTcBTcsag6+Eq8WgUt2Tpie8EhzSMo6i2fAT1U6VFDJEhevvi4Pgaoukr2rkNiKsx+
unm35tg+QiEPx10uGQaRMpraPA6IZ+2v1Z9m4CmwY0db5z1ESAPszG/JIyk+8aAXVLJlE35/Y4+Q
yTgXYgkCQbXfBBdVrQq/TGsfb913DKIBNTNuhVaiutyG0sLAZF0KVnSOS+U5nikocs0hlF7sowHF
LQ+TBvOaerAolbD+3CzvF3xmX2Yn4J++lnPSGm0pOICyMXd/GQ5B7D1oP+NAIGRjSoa8NvhhcJL9
Yyg52iVYv2K6XDYw/plPQjTryIBt93B5Hv41mJxrTT4wPUA10Xsm1glRcFnRnvMOli/OPOK+Gyts
6c0qFJaD9uYMa0fNW+iQcK2sea3MNFgChEmfgDMTnGdk1u2RJpUGsdJxpTPS+HNh/DisRVOAf8Gf
UYPMuzVBydv6CSyXwWoKpgjLuDuyMPkyUtq+++83bBRjTHv64ofzEmGmza+QLtaH8DjyOO0lWOaF
vNjtuqV6lEVw+Ufcr8pt73iASEFobo8G3qyLeaYHd9PSob8qQFMPUQhJ0Y0gMhttG27Vb/e28+XE
4KTNBcbQxjPmrGYZXYyTy9jsum7rPVWk40L+96GtdJrfbHBk7Z5uBwFiBttuGV7U1ySJIxsZyrXV
Ege2g4MQUYap27WHllyS6gUbXN3G5vSJN1mzD9rOKQHCykTckaWcJVqyclubyUndiwgNPzY0UdKh
YoCfM51DC3+2amjaB7q0k41DBlkKGwxH/pOlDDkrrpeyqJREh4WPPxWy8Vpr+QVVfyd+FYf/On+z
mDr5jOHrczp6HH5xqgKrCfDvJ//QugNhAS+2DTxlh6OkrtAEDCIFaKbMjPiYEnpI+9vDeNN6/KSY
R4WXAc7sKotA/WzOhdS2c6D/TTpEG5IfmDwI+4uaSicC2eEde0pAh7J1GtIbhOC1RK61Txb6H7AY
FwRZOGXH30qQT9+eUwVmQZAPtupvMbunBfjNmpq/RHTyQzQIRCzkvxvMfNbAHgMW0XLgDXdqmf/L
FMN2INxKXsr8jnu2MA+Ud1DqxdbiQBarZXinLFS58ug1M0orru5vbsbq0YK1anmLuAUMT9MdzPbV
AvD7YglM0DYu/Lws7eBEdAt2940vshCEdAS3nVsG2HE1mqbyJ+l7/mSTlyFTTFdw0MkS3Cbyy3sb
nPKrXc6ohfnMi1pkQ7qEGW/IBiSSFAhC5Y+Ur7J+fkqXGGhEKz5LP/ncpNl63TiQ5ZJQXeMjybPJ
r7mh7GzobTTGFqyQXuu5SpV3V6kXS2nLrwmVCgGMaMCyw+7yNrwpuj3i85WevuIrOGoG6NXRdzR7
pCwmlj9LKv4zyFc/WwAlRMUDnNUyVVgWqJO4hMrylPpj1o+nIg0kxLahKEHvbmA87YeFRLP3I2j/
R6UUX6LNkhJD7sosO+1St+kA4DUZiDDJnhOqfhAuhLFu1Ni2KgKWmH1Uk8Ttucy1YugX1KLlPXpO
FAjcvIKW9IuHfmOmyjavVUgLvGLSsa4DXZgkclVJ5tqWQwPtSLs2Dbtcz1Ao25nT8pTNa7WGi9xo
RZjNEo4mwrM+aw+DZoAossJayYk9Q/C2mt+E0QaNUg3bkXlqWp/DLElwfVvUhABCrPfUpoBQ5Qyx
DYy1xYLNw6aYruuxR3XAal/jmQP3g716JuYQMhf0BxP23Czw2K8tBH/zYQxBQKkmNXTV2EJLt2HS
XwhiQWW3hdduO3+omkEzeNEO6kkGvRnJeSh/WHzuPToLxIP2DZS5kAyMSHd33zu3frzX6UhUFxQM
jksXOHYjHo/n1NK90XRWyPk++NGz4hP4aP9n9xV5IY3wK9XXQgW0zpKhAe8NCCnhj45KlaXKX0Nt
nWSZjYogxxpNi2KzigwaOqFxwjmfV7uAtfrgsvaXB/Hb2IIVmXHUm4Axaf8E9ziDWt/B6SbhL2SQ
Bhjyw9W58pEarpWFFU4DON9LlGDYbIr+05sl6MTHAbu44eWf/16XTrvF7r6PjqSM0ybM7Y5IMP1H
W9wLdgelJXhcgymWGCRYMMGujR9XVRqGVk9KX1bApJ8bMHT7RkChzR6YtneUTBDvQwM4UGmh7S7M
/2y0x2AzAuo44Od2zXToasXYmf2ZQT5Zu8GDs64NFPdtiPbplLAbllKN7kpyEJ+2rSwh5Jvllbxw
ZNWjE2TsQGWz6dZxg/FX6QQEcG9BLtjCn3Pzjo353bv/vYyCmUDgfK3nXi+K7xXkSs//qm4OSNG/
zYrg6T3NCFjhRpaEEBhwqsf6sXEViXQJdMkxFrpMbMR8mVLrPyqVsbJ+AmZ8wiXQjb0KIdiFoLAI
2vI/uUdBF6Vq4Dm16Hu25ibmvuAdK6QUv11P6xj6MhNiwktJLSLJc4a4N1oAyUhzK6cIAQp6eVEx
KRNJjFIpg7ex64LaYrS0AwIcsLU/GqDUrXKWRCIIFrCFPllrUkE46vw3D+qkK4Z8m99EEL38/w4e
j+qQLdh2HtR97QN5coO4Yl4n04sP6X8UYj6ooqM6dhEa4DOXcipr+wJ1oxFDweJjK5UkLiMsUUS6
91WklQgYbOub0I1Pj1eh+DvLOJ8IitaoKAUrZo0BwNvNKXJ1aUyNpEaj4SeeG3ejxDR9PRcD1BqZ
Zz0yQ9ZIrcmMTKPwENL5iAbmNaaqkmmCFTddPGOmEGgRLoJudc3YxSSs8OC/B4hLUcjD9yIXwQyW
MdCz2slE2BM6Ap/nUNyCkPNkmUvUESPRmEN8IJvbbIKUEyzk0vdAYJvIbXHArdAyDYMZ4wioqnVt
aHCBTAo5q2g+kwhpiTkHWfNy5+FTuOWsGOIWX9WbSiSiso34OvqsK5w/M+Z8feDB9f5vBr4ubpqj
NXLwXvr62EAhzLoT+rjLff+xePdGqNEVsMiRSk+XdHdzJnuDY3l5wwLRTzumHnUdJEG0Tzv4g051
X3cWnyk8Tz757+7H6QCZVvCBZE+TtrQiq93kDx7V6r/fuLGJ13kAR2ahBxAO5R1WePj1dGGcEu1D
b5LvWZ5t8fbZas+D4EzocN6+bS3yzTv0OdHMAv13QH+uElM59NafoVs+A8gY0RPMTF7RBg6nJmHI
24OBm1PrEU4bMeTE178ZNe0qAUfcChLe918Mjly7uZmAyUcmsPsBSucUd7zYExsinZdgI0cbQWKu
FLOjIRaX3ZgEcyNs2jFCn93iHcu+dBIQ2q7UY0NAK5l//w3NtwdNIbpvQjIZrgc34AFICLlAZ2Lj
g6uvdWIaof00Mq233Z+bCGVrNihSKxyPzA/QxsIO7xCgHjq7+/uZ5FpRGWtFV/OfygvnHETWvEe+
k/xxnnvU7S6C6LtRh8b2Qy/43/opjNxHPtpWOAtsutSlCgNR7KAks4hOvU6x9z8bTAdGC53lQwPm
BHHQuSjJwMh56rFPlPNcxJlEkVZz7Nuq5pxt/3DMXr+SBsqP69Tuw9zX/hCSKqzDHjyKRZ8QwPww
P5RJRmCcBU9KqTBZQRcR7ZPxv9pAZqDi7knGY6F+ht/u8E+PKLFKnN8hIpIcgvDQo3/QIlVjcO/L
5P9GLh4BxZgizRUqy4OCfhfdASmaaMM+o8A134IPZr5VxSi6nh8Q8IogjTIv+XPZ1h1HZ6Dfszkw
KALhr7S2AQvUcD3NENXTkVZ1SKgTWJf9IeRp92sa9eL4DwkmBvQHi390L++rhMfd9/Cg933rvtwZ
bDugatdOactCVWdp/8glK3V0z2MYFZPGK5pbN5htrvxsbKzskOAQ1MNTfx/LPNGBaoDjplKYMSuA
hrpUp4iCEQwvEc2fnE+7uPF0YAd65V5IUMEb8TS4u1o/5xyXF3HL+MO4TYV9q0X4ERii64pZLijY
xSRanIcz2F7/YwtlI80BPAaX5Uab7Z1l2rUkNi3XkRxvmxmSl5nNlMlSJG4lknvRDI+WuctTehyg
K+nIfMivwhpna/WQ2yzt9HmztAG6JKirYBTSYwb+t9rIg1QB7j3F4Z+uk8J+exNOiGDb8BWWrEev
4LVL0y38E2kjbN+6Gg/3ZKtY07ZQT/TDBFxgZbwVGNT5/kn5zj4dBFzS9PNrImQA/9j+ZRal9Xln
VZEYSUU9G7Kov1Ur8qdHq+3VY6l4CJ9HZ9Y2fRL4dtJEF0RqxyzWaOzh9D1IGh8/pLQO1FELoZJ0
e6Ug+teUvtKZl+VqvNVEof9xcLmcAsCV7KqZv9CKI22APhcxIjLx8tr/YXXzge/62p07CLX2LTHP
8DN+yPn1+z2wGccgEASLkBYn8tdOy6pZHSnkfWPclGfW+t2qTpOBKkoOBwtjtJxqgcf8+QJT2EN/
RsUzjNuxrWMbrJcqU5cmypkEXq56uDmaVCq08irumPDKgHwe5srIv25JpYpIJhwezDEWH11+E7CY
RyeklYbzTiALl0YGTKXQK16sQ8iUM3q1XM35kDGicEedr+QDUFVdpIP2MXm1ivRIlCnzSpMlI4rg
lbrPuhS60GnZbTB2ph9AWO2LpMAs+GLl3UgH1pRJpRWp0fQzaAID0C0EiAsdVxnciCmtpsLAc9TO
PnHHHt+xaU9j9DtPfgdeU8hL8whfDS8amzwOvkjMP9Lu7AqAuALIwytWDwNSojUKWJAZEHBH7lJE
jN579FnJFy1Ga0eKTfNPwI6hZythKPc9q1qxphAZokC6sYmhb59XariTlhuorTunVn9xcGvr54fx
ouM/gcjdR2CHtrIwhqWBomDfx8ecUSFSWRau+Bt4kdtB3/O9kDiAKenNFsgS5lmPpoug6YfxStU1
Wyzl1hVEqezjD1oBR+heqH/5fKfsIbpuADdRuOvIXJeWMs7sn2wd2XjZgwgYHrbbDD5iTMQ+P9XJ
axC7980di9mrmz0TNzy8g0DUUT7qWdruA7q1VAH3ebqmOjpkHXn77//Hy5bcsVKsbxfD5uENlAFa
Qtgz/JQPhv/SsigZ5jGXg/DcFfX+J87HQn6l4j9GVeEMefxpp6PdZlblALhraIK+waoppm/fPyd1
Il0f8H8VEfTjlv1oncxGUvkrdLY20+QYBLnvuSlLcu47Dj42m2WPJl/wJncM3uABRz0qmDCTTKm5
N5GbaYm42E4F4U88B6IxzI+oQzZP0IJV5IliHV260Poe7qjIPSJR7w0L1jpWu80aiyz5h4aKMx2F
ghozz4HohRx6koaJ3+JVlMMi8LQBZ+BItgsg31LoZRnNioNVgQ2NNPYrZcjZ+232wOsh0CYjPrmM
H7MT/ebGifu3ik0OnpTSy2VzzvOsqvMUS22RWGDx/owjSvuQb68Fsvyu2grQHR5155Fko1Gxhdqf
wPZLp55FX4bGLutr9SOxX39xHJsJidN6+KZ8gFfUVNlC750IoTRljCtJOo2KlyN6XzEUsHlfSI62
wjC+TdaqJQ44GNGm/PLs8v7VgDahzlK4ualXfwKtnYo8/HvlJtLfwfePjwEQatU15RJFASbfIJse
ltiwmLn/FWR6GMlH5astvkPQ29L1yq3XeIcfEsSUz+zDmQhyBihrCRs0RBkb4HkAV1quhlTyOjTp
aDQNNWSBT/UOuR/xfFhA7iukhYwQKrjrL31yhBzV1JGpp71fWaa+MmtfFSOCP8twHjc3NH1IFT/p
L5YilTbWhN5WBPXgEZlLRhyrzXPtJbdaZcwbbZf4cv7msZWL/pHUpwsYbh2dj8QCn+9hObkEzZMG
s0+FBj/QFRIm2F5s5EfFp92nnNWsWSSt8Rr/L7Rs6MSnP/ls1jNY1Wdembq8mJds++9KQOhJZ8Kh
/ecAw6goemKz7ZXUgFRc0gyt8WMh5qGzZj8PIcBES4RO/PTFQIkc6ZxtCHm+E1xXiwyCAn9c37GY
++NAYWoxhXNAFOEvzehYVvPTwcSgixXyr4O4kAs3omOxmAl+rwIdgdl86Efoplv7MQTE8EX2mEDj
nu1Ntz1spT9tHprwi4F2U0NLOzj/ksLka8HFsdpjIAUyQ57jU9JUPBJwZG7CYYuaYkzRSu8qf4Lq
hwxf6p1xMzvgN7IRXQ3GR7KzKDbnkxu4CKoT9qxcJZW8XL6kK7fmyzNk7CoyQgNEVLKmYhDgWMHL
y5Rx2rbzevQXhA0azSoINaPJIehL2KzUZalDg5fy7ulqRuHzAsXCFQHDDdDsX9QgmHx0zitDt9GD
yytrmA+ukV+ZLdbhcN3oJfdaOe4rkKcY3kaIDfecI1Hi/h1N39JZyWur6oPtCsvVYA53WDRih0SN
HuM43UedYhL4enh3aDrVSnUMDrXLROK1910JzrHeP3YfVTfPOAAnlPJdX5J/Do5/kvi4NZMlDi1L
+zIicfPrTX3B0zkK3cWPuRuyF/mzXoAe8EbZmKcDKR1zIgZNTZNCA9x8qJU0WT0zUkANsZ6CUKz7
KDk2c2o8TAnSiR4rkEAKTs4u5gbzMuOwrEHCmozu2SHVfhXMvmkLxPn0Mx5IjYPDHZErxF7fqvJv
djdRg6MGNznb6bdd7pWkXE1XJr5fDy3y+BrWqHkAMHQ8fEw2dygzhHXchWP222HMC9inXMAxeD5V
CRLnGiESe/Qtqwp54Nu2WAeclezyz1npoLZLGVcOFq132Zwai+7dgSkX3ZOMe1EpWDha0dqZd6oB
BasU1NAGAlobTGaOwO6jvCKJrBxIx+eB3MnRVNIawC/0CouWSFucqD+mI7ltA9teou17xUTn1JiU
btWIX+R6cVFWW8s93+hpxtG2Hvp/35lrm2ZCAafHfbTOeGWT9L17upWxlpy8eY6mE65L9VQwqrEg
lxh7Ej7xCFdWcjsRFmLSKmvY9DepSaDCCdPXjKHKPD6OpYLPnak+Ismjg+7WtWdD6DxinavRvyYy
gI/BFuPcHuJ8FvTzQqgsJy4lV8QSdOQOECU67DqfcPg2ouXCujXvNFLnQDY7hT9nzbjl8aKKYF7+
BqZ2cJ1q6nIS4EEVTbufj9MAJWPmT9KjUfcv5jCVowzStW0aYOOKhkd7NhmOxfcIfOmj7l4u3rKa
FnraANlcbnzDhImh60jbCfHDF1ag1nR543QzfFt/p9H5Mid7jCj9J2oEdj82ck8ZCZOZAbGvmP7W
VTEl/Krye/jlGDTGT3NtuiH873pNxM5IBdZWL0JIduYaNewOf+ajUxMspodN/UgrSmt7xLTvpXV4
I/CGmy/fdznFXjJm9gXWVOoPIkyx8I0iSvHwoy2PVNTEcwhwO2Y5PkmhGBGilq27R6d5oXAzM3E9
DXMrc4Cw8R56dACnRGDVznEBZuFHf89dSlwPkUaEWzlAm8ZLVfhtby9ZDKRFB0RtfqlzpXMqaxSZ
5j1Yhvz8nMyvdnypVwm8lbJKcJQWzbg8l26E4Jc4s8Ns7nma5EyOBJoKxd1iovfAw1h56cwM5jWg
jYwdAP+S+2tzPNMWNB/nHO75HTkOHaQ4EzDMtJ+CVYmB38azf+4NHLhAA0I9hQo54AglyqWPQXoz
uJ0vVXFMqq4FO1xM9modIXH2ifZS8n30pwXCTFKr55S+xs8IgoojCM98MX/DMqpTTTg0lEeoU2is
Act8MJ3pBZCPwvX0sq9TLQ/K8mXbM5lDhgpmiuys8CAarlwCsA3oaI33COx/J0HR7mI416h173X3
fVYTfX5GX/1ZgO/OeIrT0eXr7UL+Nt6IKGSLWwd/QpMkOvwvrHTxEy7irwFX4u+e9INknMxTgk9H
yfU4dsSPcVnALSocbJNTmLb4CIOskiQ2HdHB3rM+3vsmpBx37lICeB1gb/xfOz6iYUINIGspZqWQ
xAo2vzsXO2Xdfl+qZaG3mRuyImKnV0axF4elOnfQeyuKHV8VPDgUR1C9+8Cx7XRAkq0RoFWJ8U37
28y7071Qk5wJxAnD2UTlxzWk9vYGP36Wf1tqEBvZqswaeSkqXHhdAuB31ioIsRfnbW6xVMll5b9N
C+rS/18KrszRp4vQ5b9gK/bDa2/9R/V83o8HoMXoyV6l1Hj1zTXB4GP2B+DIS2KLAjHY6z90bMWz
qkPv5ga6iNrIRRwg7gOxIfyNcvauBGBPvku/1bNI/3Ysb63lci5e0Uny4FmuMW7ir7JqPsCk2Kkv
azKMvnvWuunNniA5a1ApPgkjUJ6cOI7GZ8lv90UT/KgbY5J1sJtDcidyZKqiX0jQEeokWGv2PrLb
t6WThZlVUzcdgtIY1DzcrkUMJHMu4Hr2Z5wjQGEf8iibD8BJvSwHJ9mkjVoK42jYEvJSP/E2RKC6
RhX5gr9rcG7XEcrUnIud/JfQE2OxSxxUTh/fAw//dBk/oUz0xRMKr15b6jLv76za8RZz44Rql5R/
pcnwVdQag5HF9sM3+pPxR4ZXf3Vr2EUxjOpt6CjPs5g4N6LKTBTZ6KF068tBpI8lbXLyKILXE1SN
0sxc9aOLl6RHXpA6YqgJ1Q3amanFJ2BXKF7w8XelnNUK1eTx2AezAeOR+cNROL4xvPvgmyPqphQM
QVQKASzk7BPj8lpSD3OAs4Y/ewFXYk8fN/GnILEAlXQikM6KDGbAQE/T40sb7U0F3jCXiAV3ZI0I
SB/HEYWrBxmUQ3BMQ6HsBFq6tXeV7SB7faHQjfSMh9Mu07kMvZeIUkIJgEC7qPGgVA28gWzCGcNr
qx9dFyNHH+V9wHmVpY7kdB+atnT1qCHqcEMCa48L/KFhVqBbP/5yePgyA5bJp86lbsNEX/hrLork
mKfmv0/2VHk6YmpYNVnMUgnhilptLzqJE6CBc1bThnb3q1ZxCY/B+INC7+KFBVK5cOUMhzeqVuke
dGy/IyDQWwKpMLdxhRn3ypDvM6VObbAPI2khESVD+kHCb+mb9msv+oyia17NPpJrQgLqRjWtGpSc
1A5c1l2mPybFy9sUs3uEfRbteHN6Kwy8H8QvAYJ2bNMMKommybV+HLmhu420HTZ7iL6WCdHBA2ZE
0DpqYChkiWtxt8DsE43Rkk1nncDhbseARr9TwYJjfGm5bhE54vEbwu6T2IOKNp55lJbVtN0vRf6u
UcCgRhU6/bkYFEs5rxjk0QEJAjGgD5V1ZYHwYE4l0ZftevDtpFcHm16mLoHxyZKXc9xeAbOO+2WQ
aOne8mObPQ//gmbxi3QxZUFWbiw3NrFMI5RKHbgnwbdFr5JEfX2OyXaYe78kgirPU6uGBBsyBX3V
kBC1Th7uVmZ/9MLtJqc/qsaRdDSvqn+sXmgCCEuOaiNEvjaRRM5CeNBe7N39UGiDFe1c8L+4HghC
maBkzczHF/soB+9folZJNzPrmbz3noJBJ2O/Iaw7D7YXStcmUyc8E9lAbV76oUI65ZSIqyj2NO+X
llFVrEyzbk6nC7WmXjpJeCI7Y/Ti5UueBS2qUdVrML4cWF73tGrbjy7Vzb3G7Sxl1THSSIis0drH
th/KfD2nD3SyCB+KD3/tiSdUEJ1GNExBYnilkAP/InCM5GvHB9NXhqY7J8aUMAuRPQBnwJqAxa8Y
tM/3M3fJ31yYjfiIIeTBcOfdUd5GsF8RlpG9S8/6SUDVz8DlHk4sEdyovh8mCYprhujDwek3Hez6
27c3oN2v/4vx/sIg0FMOuZng0J7fyiTfc50lPCDJTH2uTiGrPJUBoVt3i5blyCeTgX18zhSXIhGU
6mHesVOpZL9g+i5Sn2PO82y0OJO9MJSbSbdOnwAvEdf5ptaf8jfGBSPKWFsjCpEYQJ9/oOsG8xu+
lYr2b1tiXuyRkcJIdn4iaH7fDTDyRoOykcd440yqDI0ew+OD3azs8DM0hCjJc6Vj0ianc+KtLAos
cyeahi64reM2YxE54SyrOwYSgY7+xz/zlAatXXywOUmaPMJwjxkpufdDSaFqwgo0hQso571vwyTF
/oHFBnRO9P/Awy+UAX+9JrbDP5qlb0JcyLHhuH33eEWP+qkrXn17dtVuKUvtFMNlEjNMKENI9Eic
JKQoFNSC0xSDKTPREc2wxpAvvGg5SFyjIZoE0I31W5ckQh6mTcwobokaTsQ5/q5JV+mC7RUkd9LM
7QPSq0rwTjMn0PPVZz76YatKhLbwc+D3LbPBtMbt9sjDTvVBPYkSJBtVTx/aHunXDsMzW2an++EV
Q0qJ0ijdK8USKtqDF7rrNdRyD1Bymh9hqDujw9Qw7zZqMyLm+vee3G8ecD1rIbNToBd7NomouYA6
pz2kFQ5o1VJzxkbYypSM/LQkGm2RLn/tdQrP/V6ySVQ14gtZkerqWoO9nYRjoEd/GUekS+b9M2n4
id88H2cahQxTWoBisJSx9L5BCv6MNxfx9q360xSCL9pDdORpljL5uxEUjfs4ni85KT9Al+IcoqJa
+Kl+EfFXB/iuavdcVlktiApBWpF+CmsPd2z14ZFFGpYyrhu9F51JTAOjsmiI4dV13hy3iCJww7Zf
hoOXa+VCEcDpaXZ6g4vMeSZrCQNOI5spN0vNMJtyT34kMb+Wzkk6zbFdnjdBQBCkAXdosiQzqEFd
Wbgz5WXJVN7Fo9SWiTCrf/g2w3haJMC1/QCd6NeQ/n6G2tklw0GLkYW3GkWXGghGTu687rHFVthN
HTnyfBilvBYdTfluy4fnP+RjkMEOaw3amjiCu1cSLI6y8uS0xgv2QoeQ09livBPVe/B72y47n7T/
dD8EH70LrB/TszGc59M55YkYf/dDkGnMEQCCjmqmObzvjj2DbhXPfgV76CqG/x9RrDMP2D6aczSu
WwzzLQQReFaha9KM1hP0D45pMRz3wpZF7P2qhosx9/X3Izf9hENKmU0IEdZSFthtIjYyqvjcgVdK
XVVSd/BTLUvUUyfI2W8zqu2V/1X6RMLB2rMr/torbyH/Y/kjLd7oBD2nxBPZpXDVe8Zb/cvF4Pb5
s8p3VV2CHkpxsLDDKbsTS6Rk78wUCWYh31NsfsxjJWAHHVgt3N2Ud8qNEu0tvPVBq9wQ7zkiQv2B
KcIf8T2rUrjLFMjE56XbIChOwpHXIGfAgfF01+CDVQ36M3yfCW8lr7D7nzhUbAe1/hYSUOMzJKzS
+y2n4OyFqVHiD5GRZLLLkiwvqoLeJgDqwceLsMerBuOQdCTKk3WGgLaqMTrJ7dxH/X0NDxvOueFH
zSUcAH18/kVsUEbqzLktCnuTsZg43Swa99GaQH63ece2ZuW5vC81QTyBrAUhhv+jxT6bdpXvFn48
2QnAOZUwHv0ETT4MFjtOlbzNv1Z6kVS8e+S3rc3VgVp6Xs1uFLTRi5HrTUh8m201SxTwSVDG4g4P
/NyKg2i7KA1XVJGAPyzJjSBc6oKd02TWYwdFNb7kSdZXgHezAR3sOLk4eblRBtSyftVCvt27HLpb
TpWzOw1g9fuM6960qrAfiBNpmiDSpiw3RWZzwrLjn/4RQ8ATITf99UnoOfbyKnWEJjk/BvMe2sOV
5L++yD1e0FSEQ+BWgC4r/Qu98aBjPNvPShWTIoZYbcD2MVlM3uhw1gof39d4djAX50U1SEsfhGZD
pCY+XEAxB2BBSOJU8KrQmbfOz1deFQlrlzoK3E72+qhTFKyxTHF46XFjO6YIXWeB/fA2okv4AcXC
+09RpIJHK+yPj0zgMXIc3/SArtu9uJ2rD0xMNOL8kH+v1yjWVccX8YaOSIMDwJGaYjb0ZiCsgjBN
dWDIIpddKyqUnImNJbFUsBOGN/zZvlImhi5XxQJbFuxX78dMg/cW+1o8FzXVBZCuPZFYQHZnNXQj
IFUBnTe0gggfm523nIgDRprxQ4RKvM/aak4DhwUL3n8RUviTgHNb0EvXWnutaWo4wwl0u0qUgu2U
uFlebBjdTWyr5PPRhDoSiyh60CP1VFhcIMVXe/pfHSx7+JgZ3pJU+1nsjh8+9JsWuAbzkxmIaT92
mRwfQXz+M2WqC9qFEtLXQPcn44HjUwOXNxMktDu2zuNtWVAPjv36tRGjTKVROtSp5bveIs00FWJY
LI91OEfapg4hDsi3uoif+bOcYhQU5zSMJR2Xe/c6neACqUEcsFfMAnbXWSPN4NE4fb19fRK5zfDc
ueP8fCj7clCqYuFMKFZiUd9IZUcfEqFoNy/WidJ5HO1382uIJEjqIDk2oDQVeLQVwDdFWoE8od1L
CsMfk7aB1VPoRXH0yVxrnJMyrPw5xX3MePVpSG9utU2zDy7gJ7FAD61sBetCFO49YQp7rZd8Sp7u
d5Soea7wln2z6gYsPjNm2AxamX0E5wPyifbC7cy/clWE/xsfYoya6PoBXDYTOp4mJBklBOXKyQfe
LdyK3S8t+XZlUNjzkbaDkus2hw6kW4XCEr+5fgZ6bKaoa6AhfF2p179dQ9tjcHs4bi3c1Wh5K8iT
m6Vevsyv/6QDCjaT7th1H07ZKjJCQbYcBTnNyiPfna2iHlWw3jmUhRzHTYZQFzAVBi4Z+kgGbL/U
X/LB9qma4G+5OfTYwpmOgo+6l0j7b2Crm6jH4297IX8sy1IsHmmrRhE/JCbK6glMviUQiKJ9BMO6
UUDC7NZJr+YNIf9ZmLG4luwDXjM/XFwWpBBC5dXU4L2+CVQa6vN9iAv6vMyPdPEKye+eb3kbDnb7
jPFgJJxI7PlRlCVSmiiMmMkkxICZG2il13CLHmzh+/0uloIbBWWMPatVmLfnmhWoUvSxRncXDQ3j
6r+EgSOn9GIjvvFPileB4srEtJAKveykBaAV+fnrRlZgSTPxVTY4vlo1s2R8wWaP6+72sFlnfyjf
kznrnhLg2KSDbLtsEhfhH0Y5d1RHVjIKlWOEMlAIXq9UGzVuY0wnrSuppOSoXxmjtbTDoQZfeHL2
ribznGQBEzR6AHES1ujlWLsCZsEL4x7JY4lGGFxYYpXCuuQFJ3WxpjsjYMQxBXNdR722FekqYCnR
zjYQnCnTQQW+wEtuwe6pRT4EXBzWjVuh3vsrlOWu/P3EK+5s9WOM/PpfkzCpSF8YBxrhSfiNQK3B
iOcAfsol4aFeIt/y1mMLoKvGESffKfSsAXcQwoeTI9DR8ijc+dtdNBbblvAcSVIQoaWJDPQ2AfhL
Z4x3GaeJM5PLa1JBWelmC55AlX1OepFCDSEvHbs+a1sbVut7ZSPFBUpPRQ0lE2viQHELHYcX64WH
JEzd1kuRXjlyuYsAh8R22/fySFaIx/Qqs804yKmXn2Qxd8u4I93XBIx3vZnbOnD4nsualPidRkeZ
GcT5+th1YZk3+toDGZWOKPBCODs1qa8X3cVoX7Sq2WPujNflRJxlX31Aju/QKYeOM1K8UtTLxzM4
IREJTVJA5PAGDeNf4tmX18lirdCfHNinNG7xIRvN7HDmjLh+FvETLH06rBanWOyiBXxX7x4Wv8lj
E40ewhXQge12H1xV3cNO8pHuAhVlfeG9B1x4Y9MCKv4JeXSaQXofJIWPX86j0ZGN1bx+GOhznUad
WC2qfspLLgvCiU+ohSgWb2ec7+DFm7VNxLOdZh+28nR69i9q8vRNC0O3jyw+9DLcKkT+8gWNR+EF
5jvsmdUbGqE7nW3aNFzBWxTBK0b/UNKgd5PQud3Yd+DAhm7z0CWL3qaQrSyKYMOSufTH4j4/ISHo
+fNyuU+U0WU0/reQnhODvK9TQFMlC9NMLzA3UYG7Pvt8TXs9dzNVOBqc+qjqG/DCRbJ0XgfNZ6H2
zUgM2ox3llAif0LzDRcF4nhLNgs1vp3jnwe/KdU6c6R8/engEilz0/w25FbK5oB6DxSb64YUPfA9
6b84tvDCsCPTrBDRPjfZJFClRMgLXHKFVXBHZIM/ZU0vA8ZEshsrLD2wlNLgyP1/G9z5J8CYoGbX
otIpEJ5ojZxm3Vlxpv0K902piUx03uINLG1TfPSCenUrz9nnwZKBqZZQ4deHfLmYFsszQ7/UQSbM
LtZXpWZFxr7MSHCNdCXIRucqlZrRLss5tR1VawmnBd3zgnoAjHxr67KDbws4iEBUnUj4lnVBp2Wj
pueUbUb+juh13n3+4h9f/txOqHocSj7I/jDnEHNEoebQbMT++tx2WN7A5N5dKOrSaZTTntbX9aUY
NYWzl696bI66PsShcetBg1gxewYLlyZz3OlfvLujA5fDjS5bGMBxz5SFep+9NMvldeSS1ZAqtENl
Bj3vypm+vMp2G0044hk5bj0uFzwpt/gMc4K54X8cLDGwpXLSWxegJOjht8sy117MkPCVu760KtsM
m/VG7o/HdGFI+8V89YiGojS9fMDFzutzgHHzOTUs66vn5jWSyjO9t4f68YehzHokoyv3dTD/vJWT
ICznq/xEdqRrNqKjqCMd/TpCErryJvBWMP3pPSuSMLTciJEr+lGxh8nhH17aF30e//6ASZuChBrl
h0UJ56iDDJy2Z4Tf1Dv7YQZJNHINQKno3QsepFMP9Ksr6gdepO237jU61VTSVMaC53eBj7ckDV4+
Vs4hbPya2ps0qBcMIDxt2x555AuBAYLIVWb5y/AeEIm63xc1ftWuAN24gx5/RlvLot75VwOLELU0
KzDtnvVS6vlTBCjGqsK50IU/vKL9ULTi94X7Ju4iwYOUubve8mvLQaQWrZfckZtsPvVrhEl96vrr
9VC1F4e0OojcGbKSHMBJZq7lIpI4IGVPvIHwzy4OK9hQDMlgz9PY6VUD+SbbMSi62jsLUjc7skQw
2dmouvvVJLAIB0i2madKPxp7fLW2rUYG2rpYT2wLQkunRbrT5L9VIO/CGgDyBdOl+aXp33kSa6DU
OLxOYAeFfwbU9GW2bCT7HvVyIETM3mdJI8lOsxsx27TsYQWoDkT4FXm36rQ/w5T1wAfaTaKFyvRM
YIatesHGo9qe3ChyWN8cFCIvDxK2tiq88RslWIc8LXxWfzNGfIknEqAOG8aRxlRNy5UjxiliKsrh
szdQiESL4KLA9GSr/F5ZL61G9r3l6xBRjDrZemguDDmaTrVMyUpN6AX1zjqBM/L74QYvveTonF7+
E/9uZ92iCsL51j9TyEyzgryprkxuDz/vN/zkWAUNlXBGBX5mKISr4iiJbhm5NHCp2DceJ+xUlLba
JezY2loPLBxUzZjSz6YoTUN5S3I4eyZGHTVR3NwI9nRFptYBQeuTWkgNmgKwl3FQoK4caTcrhl60
aC+B5dECts/BuMH3kog7l4URcdFhC5D1Qpxj2zPQ9i61YMfbbzjNwjoEqm+t/1Pnh4MRuKk4s9+k
EUQ1wTVtzjlVoYhE+4o39blVNdU8dwvNmBjY+rfvOrMgmwE2dFDVoENnSiOO6haK9FxbSpLQoVHs
FxiYd8PU6fBCbN4X8889dAIcsAt1Hdo8NNyF9GlJHB2jNEkPBwxD+vPLgJy0miNv2AxcMoocxJ8w
Lt0oR8nFQ9Z6RmNOQPuPXkM/ZqhyJEvVeDMbOa5o2xksfKnbTcmHQPOSS8P2YZ62e24VNiuscfr2
PHtTcDwj1/jZJ4Z8MBBrr03EEeV2pB9xKknWCXrDpa+HSqZBDCkh4omJqYPWZSGnWBOo/nSl9LWl
5TTVAwv5+djGdRbAVCRFjOElWSwXOnuADWb0IRhc84FqCnNcBuG5FHuqDB3TVDfawiUoi1aiDHBG
c6MM7vQGxH5SYR1+CohJjr+8A+/o/FfCqxeesvbNFILRy/PhxtiizSGxV2nr63eZNxSM4zP7K6TF
rVLgy95oAWyzM4Y4WqTDtpS6/FjnTPXxzE7My+KedIu9pCN/QHGsptvqw7TGbdSptwKbpBOqDgea
fCQahM8g4gJawjXwM9I4tjibCj1CL+f7sx6FF2v2asjpT4/uda5oFyfcZnbwVdjO9pfjlvNXomDO
oHwm6cqBgRWVM1ml9gZ+JcxTyX/8/36cCs3F4bImZDboqVcsZ1cEkPC2JZMiwUo0sIzxt43vrFar
AUYuc1GwzjKRuqUJ6ZsrYDI08UizQYVf8E4DBGvxuBF7RP478Pn+ncWx+SLGNiCUdy35JMxbsapI
5J1vCBDmaXNfbAYVg9s8GewMdsFQxdt9yRZy9Z84sSQfI8bF7/38Lt3Idw3lY75Qm0ZXJyxV5+u6
uteWCVNo/ypucCvY6AfmIaLCwwYlvDMJP6YxwUj6F4+rYGVlIIQLoKlIpRoKHYWo5BlUC2tQsrmV
EefXZ7FakthOG9DcWP4DKyEqW0tDvMZHWB2bbXeqgomWbi+oVToWIL5eSiYP0Ku63zf4QVdXuZJI
4v5lZZvl+nUcVp8dhKFXh43HCoWb8+LRiOi0Pa7S1unzBgjlK3j5C63bLZo/L8K3eDqpzk2PZDDc
qUxIvJ3xQnlBip0WMCriYnMH+vaQTt8hxVf/0wcTFinVNgG2nFIzffW5R662YofUyPyOYVtNAuHr
qkRZU2Q+31z6a4ZvgebeZgi1QgPXnk2E/CW4INVfGhQiPpasZsWiDyuWPbx+y2Vxu5Q8ZJVeG2N4
Zw/tfw6bTXxkCAY5UNiUBy8l9UCUzhWiE/dX217nhVGDdUKtvtTlf3ZJ31SVAKqCmLtY1nljp+QO
XuCcF2xO6NbjMbkujiorHjnZkjnjRbQiCRKqid6rWcy2rFHccHuY8MwCS6JW22tgLFLlcLUuWOBD
6C+QJ7FECIR8rJlIY0Aggeq0RXmOmRP/WAwUubDCArT6SkiXAiBRSD23NcffH/N6WHT3nrsD7LIe
m6sHpfX+xlQKguVEgC6HIioNFZLnDTPv/v0wha/SN0b9DvwrJkByl4sNt7tVZID70z3qHEVNz5x6
MfITaouOabFxFsEsUzQ5shBj8cm14jDFSfIpkn9eEJ9yBCpTyGJ17mD+14sFuvp2nDZ5T3dHY3qj
yIozlPdwRDs5Ii5ZFbI1QWJXw1VOyh03p1eqZ3yFEZmqyq1sTvaWewuu9oFk99/vN7MUzLMHe3ow
UiCn8MF5Deo5A+5rVMxo5TNruGbOQD2ZSwHX+kDooyg0mYm32FclNe1idZJcPDG8FRu1bhEQT4oW
JDaIZK73owOOWPJ8cbElLvIyvZK77y9BOhee0PSk8SfU/FH3I7iKK+W4rhzyO3CZTm0fsVx36TK8
UKSsDwGgZssDh5mBicQxTAJdOk0vUqqFly2GbKB1L8ycCSVXXRn9xKr42IrdTKzpzz3m3joMqs6F
rvK7oEoqbBJPN/KRFMOtw/x+ZMbeZAi+2oY251/GiY2LsMiWWF/+IhGIB6VLnpLPWbDDGhfMI0X3
iV9IOZn+ZZNwwQ/ErTU1VtArNGdpn0gAPL2W2ZImCD9B8oBeaOjINKj9/ZBcrf6SZv8WuePD2h/u
JASYX/3SFvhVDPbMr/kXBW1LGyEfePTsFH4FH3KyevcT05rKT3BCCelxa2HAhWNwY5IN7RkvIfsn
/VEd8oWoGxhnJ7eS8G8jnXvmju5uZRjkL5s+5JCNHSdtdD8NcpX6Faskp203/f+H5IwkgzRloT1h
6J9Q/iNtwEWKUMiOA8X4FpAXRysvACP8o9hJAHVZmtZQmU5jq0wbaF+CGpmzE9lkXdHcAXo2/cpe
/rQ57m6svyDCQaJRouBqTSHVQDZ5CJIkuxHnchOBNdpDiGll6QIBc8O3C0BgvoDFdC4C/+eS65wB
DvFJDarU/pj+uTTl/qfyDv59lvpN0bpE7Wt47XBcb1rw7Pn8ce6ssgD9jW6rdvw4DF4lvAsVLXb2
vKDdSafM7vG/zjDvVAsJ+KeNRjE8/1ZVY++MHp64s8QGJydaifzttXLuy6MzRnvTT/VC372O33d8
R73/xn2B+t+cLY8Q1UJGZlp3q1/41uL7LTaRnYs/9kl5z8JSLT1vWEFDjqb2Zrar+G3C/2nngMjS
ByoI11559lSKhgYMJa9/VF2BAGSXA/bP+/3Hsw8OuyKqUQlFfXD2pHp9XQg5PKiUdqctb+PlT4uB
gDX720Eg+JRa+XFVY1CTzkH+QfjnxZzZtHTb/4F1n31d6ZF8TnKrRvhN89wl+JhRzixaz1aewgl+
/DXiNQrAQTjM0v9QI14Ugoq9nQc4wJPUag5QGeCgyGSdKoxtJwYe3P6OJewMMnGBU13y1ldeNUWR
x58awqxyiPQZrY85TDT2jY2c4fgviUNmVR2TgQrWV9Wja6ddtL2154Tvq1l4XwZlvmadcSKU0bBG
eJFJplG9NSwjtHeYSwviekha4n6QoJCzHzWEXLBoT+AkqMSQyShDwppWbwicAPk7faI3xiiO3k+B
HtW24T4RzUDOZL+Cr4LRJXDQEJuG5p3ufzVHObXhds/36PZykyZF5k96NqX1w+C3SiEYvA7t8CTX
70uPi+EuJHHjO6zEGgNXoXhxyN0Fst66Wr5KTCSKgUGoKEYZRww2ixrn5/mviJEzjgQhKOdqUjKO
tftBJLLxVvEh06UEGsiEuqQMqFfDV6ftoEB3wLxm5QpWl1x7Yr7uyz5kkkRozPCzYDxIQSHrNlEY
a8ou6jYTAP880uwXo4rg2ZcGZAawn0Mb81hUlkwne4sCm0Bslh4Ksj8Ox6tAgu0pwqWps1R531oN
O7cQqIum6Gee5QvvXrJz+gPRieriiXLfZ0JlZXmbo+CehLzB2p0Uc4JBI9dZm6UHCZanFo2Pqgoa
P75YZBvwYpC2TDmnsCtMRBFdqIyr/NB8u8ISyaGSp9+7t1UVkEgci5SsLOe2oq64ZTKIrzd5uqDi
uK8M60gVwK/zk7WLUlE8tcakRqAm+2T8xxI4yn6vWwwwuWD7hqBrZW3TF+8eOEFlew9atfBaj6DW
EhsOHZHWOb565QSTApGtEzKkV1zdqH0vWYJ1AJwTqb+NYyANI1CJl2a4uFljtXaGkB6QaSpXWp9o
7tzEDqjHoBGom+RcuBdqwGCwiUGSl8IHXdapF0vMWGdBZHgDDC2XOmXe2CbGdm/hDglzHzQdethw
Lngcbz+LJRA7HSA3mksgaicNcjuxrxISJdcwJRJ1KBBePd4aOm5bagN281dMyDlkzD6XkJown+2P
s0go/BOUcYQ4tCkrvMG3vybL9zk94b2aJHpCM6wtEIETFd6sGqsi1X56TdzMGuugifVRY87iNS2W
10+URulxHA4uK5n9QSke9W3M0aoUGoxIAWth0GDiVRoTyTZPL0i3zl/THAiOfVv6pQmdXGfx4IF5
41rUHVAWi0YboGCkSMNIYWDYpYmADaKkfMN1/5G9rkdBEjTunnBPGk6/tMHCPlm1fKu4s1bXXmZk
hBj4/AzYxyxtz5J7SpUA21ZkwUqUzqtocWfWPPmeqxGYY10Y4udNMEpg1QvmFa5SGYEjr6LTkHVj
W/O4gM84tR7ZnflSAD69zy0JOKLaweemUDlRguwyDeeywueI5o94PMhJsWgN/6kETOZrkhfQclQs
UBO3NtEIg873rRkKXjTgL3A9TKrt+PcZC0wAo5G854xEixvu2giFINpDhlDouiFV+ly+PPfBnBIc
etoRNRCwV9G3uKIszp6dN11DqO9XsPKq7fdoPJ9x1Ix/wVHlHvVyM/RQVkV7++nwpIUdOTrumkKk
QzwPaOWg+X7tp2iwfUAVFDZ0sdZ2wwJ1vstykcwn96DXxpeTdH3sm9GBM6MwP7AVfdOchm5lUtc1
qWcPfIQyrVkFdqATztiU/wtmYttpjxF+TjnBrZ3dyIvl/TIDwt4maxvqD2/QqVT55RYeI0PMLuNm
3SdOgRWU01NeUKO16jpNzbeCU7qSQ3kW2nD8gPFxbngyNDhtJe1zS0cwPoRBDFGyn8pW/dW0+qfg
+z+d6axLii5kVFRrrASIIeE/GuBUvvKNn3qj0VUoVoatpaX9wb5ToaRu8PGaO+29ewyeJ6jIYYm9
7qkSmt9fOALYP3QmjPXWbreARJnLhck1gbfDHEltPoWt8m5W1g0FozXwscBXdqRhMmJv2zinOi9B
aOExq6vkeuVDYMG2oClCJ/TkxzVzAR/mWaYbTJPPwbkTd8uXgDK5yxsP2Sw9iYI8x1FjjjNicyla
qJq5xkTZ1VEu76xNwd+xZ4ydOFgdcJydp4u2wi84tQ9D4K+mmgpSLCJtyojwQD+fJTjiBR+bmOIg
GIrzaoNsAaZP8HvP7NNjGytJtJynvpBLA7UdMCpnGu3Pr77ynYG04jt2mVIMweoRFsEkjbpU3NB7
4PY43sZZZNg9Ue1gIbkSa8+cgvjuFyR0zABK5tPOTUi+2jEFcvVSMwreM9PSxi4nRvzSXFxJbbTm
+wulpYza5BfYzYcmn1pkSH8bByKqANDgO4ZkevzPstaIRzOU7lUYJ9dfWSOZySwbkZg9DgqRO8j3
eNe4Rb5VOjB14300RDEHGwKKE1URKtpSRejzJ4DdI6ZkeqXmh2hcBDRPUY9fXxoALE+eSio4+GgO
dABVQa8u9FwnA+uUWOkFe2IXlaTT3Y8p95i50mYKuzW6ar0ggf/O8gD2dNsS+rV04Ok8cw9GJXlQ
1hWZMK6E19PZCvMfguvgYiOkoxjes/3D/xYUosWYm/9PU6J7RHizq0IsUV8ByeToYGAKzmpCK2OY
Dd0Lv56hb9Lyw6SjUxPJDSypg2y5WUs4g9t0NocTjvgnLhYpKVQFQDytn41TlikGWDd/u9mlTH5M
rY9LJWS8rGv9/SZpfKekNpuYqDBW1Mg5StvBHZeDDEJWSO0sOTav/48au8a6IiotINSclqq2wG1F
MdbII0/B4ZBnTaU5X6nObvfCo3/1h1t/4caw+DgKtjiqCRPW4QGweM1Wr1nyJXw4dDFq8cD1LxDn
JySd8gMPx0/tcklU2F3arR2tQeoPMocilkUIiCx29boJKOPv+2iROvZXcXAHD1BaT029DvxaUa96
PvTvWfdPy2QGSkLMMsTKvY6y5+RjvlmHAAxDs/5mGi/LdKtIEuqO19TYbTcsymNwyCR1C8gdOPOX
GWAsLvr2ViUnIxWDsF5V3GkZZGjBGY9SY+TLRYs8EaC7qGy23VRreGSN73Dww4i7i0P8zF565580
GhPryNDRH+KJ75tR4p+jVs4Y88GOp5NUUR/d9QQmUbnFcVS4uU+nuqjJMcTSJA/HTE4ccYZRqE1Z
5JWVixX8j8wnynav2CvCBapWlV/z7PxSqu1R+e69Fg7eyTSEXagNm1fn5MnSJ9u6iu92wZNyAkEe
pcNX1sfJpbnInTQqyo0IV66X+IY+4e+47hK0BXJgtDBiXJ8yGnPr/CcQhanT2avPHpK3BanDpvQt
LGYrKIw1lbQC62nRwZ3rba/+eGYCfunF5HrH8aPChfgC+vYTxVCTYQm+caEci93RUpkNdpw7Qats
u+T8rDjMYlK9Qx4EHLV8/fPNZoB38s+SeiOZZfScW1TEHgIep4Kh/hdFxQYiZT3roxR+SUbRwh/P
JdJfBPrNAIqQHqgg3ouyyimmbUT7PKKuxenBNzPb8wMbqPeDAGailG1OW+wVIXguCFLtCdcywcuT
3jnTsDtFvrJ4slG++77xm7TvYXMUSRRQZh+LGsF1+4ATuuSfwetY6It62OQmHmGEMod93QVxD0vs
sgEVi0q0EcPp2mNO7mNIXGP5gG0q4FnEHvNl4mnpmYkZzLjNzp8JueeCdPdSS3t8D5lOgLvY7sXU
6c9/YqMxpaQneU+a+ZTqMX7yn3+Mzfu7O22a5G7k/eo6gRg/CmEfBrvf3ulizvJeQ2rI5MO214I+
grq1/MgJ7oRGvQjWeGo23eweRjHO20zc/4tRGIXx+KMJMzo73xiZocJApBEJ8mzK6B2V9nfGQLY0
cKQce+DNAKt1BYow6epbr8ZEM+CG/6DexhmHoKW78nG8HlVWnf6dV+8WFa7/zWXPDw15X/IxjlXX
GmZ+D7FSsXtP6kFtJAStM7mx2ks67wv17KVvfJ3xmxdLGRQRexcKhOtp47DYoO95rmdf8Ym27U14
ljnx4ritqrmGUJXIiuLyWJdr+6EV1sCBONFXFbYPpkY0eOzDUrCE4LBcX5c+1FBqwVFojddCkE9W
MY4dl2REqqwKMjudLlHnm7nRLyHts2EX9Uc7hv7bWaVh+O45We1nPbMdL3T0yBrLnwXFwF2U8jNR
IU2xykXJ81O5hH0/xwVmKmvPsLkTmYocY5R2Fi534F33GPu7IWVfOzxGpD/nOcgLz0zUbc/Do7lz
iQbmB9niJM0XyvyXBDsoRfQxA4aIZuCW4Y4Uvvufbym0z+45h37L+F4OSK9QAZzgOzpWpFgipp5Q
Jfw0TA8PQ8FJS2/hpHE20gRKfno5nwUVCcQFOb7koSQ5vZ9rofddZ3LXz74ydhGFDDwxs4muxWtH
47LOvNLJYJoC204JVMwl/c3g9NY5JYcgCMOiQdRLXFbU8ebqlV2yhFpuuynMmUu/17US9+yGs4cK
c8KoVwv0qQRQxDDE/lxdVhwM9IgL4v/okhdw2krHhKKaljqWMqQ1o8iiRsDtELbrRlwv17GNNJBf
Xh+V6RrMuOV20pxaoq5Ap9Pufgn30IyYDg7kFtULJhMPRyVFxUXjGW9eHvCglDfJQgvMUFxd2Mjw
Rv9mprHsqrl4mJHhQ67dygcSQR2MiAHqZeCWtkBUcd3axDc1IMRgk01w2k/H+glJAjlMZO+gAFA3
xZhNre34q6JTkjR15Ulp/oXYB0qIZfINbmojXh90JpvsMVr10dQFL8QsnqPvYNzUKycvwXOM5l0G
ODLq3Wf8MFhMvrAWmX0QOIJl/10ArH1EYlM3a6WrAnDlQpsS+T/xXj/Zg7EeZIgQ5I1tlwxEwDUe
uChp4zNl3FdvWXwMvoTLeWsTR1Yqld03Mc9Q2V2r3VnDM5B9xppXnIZG3BRr2ZDvz1EA0qdLJTtL
CDSCkknZuIL0CgkIHJM+D0lUxEE4m9xbZH5LEJwZm+XxeiOcBzCSdyIPLTsWBZ7BRNDeOdBZnKw2
xnUW6RaY2WDrJDlG94gKYyFA7s1VcJFdBZv2vvIdZfMY8AMP7Xv5iQFlVo2Ftux5DlmoJwRljf5Q
gv9f9gGE0mFkEJHYOHsFu+Cp+6GxzhBh5hHA4P8F6yJbC+qNm3zQCQkJ6/p+jkxfKj6DvUoajjq2
/VlWWQ/PE7AUvJCRk6kNUVdeyATGBb+IdfN9amgMr9eJP+1eDcvO092ZhEXzw98/+pZ9y0tSZIGv
dqP3iWPDAoVoPJe1AkGlxb7owUUCb00lRFkjHYXukfivec6Kpe7CQFOJtKFxz2OwA+6no+n/KDUr
AcsNjnpDb9fGOMx12cmjVdopmY8DVVzAyEiox5Iy2BisOopQDeR56L4s/BsuDIqMRBqRfsmTIINt
+N67Rbw0j6VmSjmWTed88LfixC3FgRt7rABHj5Ph+5AhLx1H/WnXjeYYqqu3ByXDfinno2zoj6Jj
eWCkbzVwsXDDqhsc49wvHydfF1XxDWTzELrIOkxn0c3R4SONgIxadO97hb2OHoBLlfyrokqmmZ1c
rzNli00djmf03lv8gTUHbniCZLhu7CA9ZnRA+elcNyaQ0zizB6+AIqGegrJBfe6zJ+1Xb3lo54TY
1ISmYfMV6GoPkW8MRjVg6hBL2acbQ926JN2tHCvUxX+NIVSYuGHWPWU9Lt4isQhk6vTDKS/QFvT7
8QTQmJ7AtbHG6uPHqTe6HY2nnUHlpde6GM5C95A1ZMU7oDbdPHHPPvMGXyTtSYT+naQuG+/V+rqs
P7JDNK6rFCDWIg0COReNYnb22TdCunUOId7eKzb9a0RnxJGb4cynOqHOoKS7Z9E7iqeDKAoPRsBS
Ty2EYvfQ0XhD8wUOyxV2Q6YaF62FPG7E4YCmcMGX1OQA6ykA2m52rrHZ9g7COXqMGNK5e7xql3MX
mK0zAvMAgZ9CbN11wLzzqc9x2RUuuCr82haPEKmo6ydvp9B5/AqToRycUC5H7uAGdxo+/oWEpGW6
RE8rvPibC5g4rUHgWWNdc7pShGvIpxSU+i7pEwu+2ZIbvFwggzPRMDX3+d7NUHE4WVxsP7f0bCZH
EPsSGSPaSsb7/4PLOI8wOePR/SBFydF63bE8C5ZWWu+h9ZZLLapyhFrBsPHUNeOdUCmXV403R+9M
s2kZjANpQVOpttDcX5FHAXGM9vmTFmXFWfJFivtwm1V0/dM0XiFrpahh0qMz85wDgNaftEOKgAv+
xuzavVpCJR7Akjhl7f94+4GAkmH9Be5VY/5M+7uYsXsdFQ1KVYbf8vy2vXU8H3ZKbHYtBftHBd+p
jTFJr67dwigcPCVI5eL8PRCGhOWvKghSLo/RiwIxpQ/TlVQC7IzF4o5jtzzXXGix0Ki9tOn+BURx
43kiRRYylWYaGiqb7WNvcEyUOLjre5WIoEqTnTFzE7Y297amqmUcTKfd6UQ48lriZNdbYIfXk2Tp
qnvpHF9tVBX9vEEqvgcmGPk28wZlNbYXzYF2G+2Mmw32zqPVH2ocUGXfe2120hguPvBGJUcMJ7m4
+w4Bxj4OUWn2pOl8E3EVQjvVDuJBz2i3GnSrt3PvUeEnTqHteC07OpGVqijCZL+jIsPk637fTZFm
4FieLs2i1TpfcqZ4wJk5fCizkGFPSb3Qmy7hx9a58Swbxxx9zcyG2/hLsOdECkYesHq1MyHyln7w
kmsnDnk0rKkDUT1jkMNyCb9Etx3LISd2r5w8wdxitufq78DvMSyK3AUBG2SC6+kSFWN4WUX3lP76
Hc2RaahpD6ANzK01Ad5I95s9HWzRDW7hVmZ8wvKMdyir4ttunuu5jTqyek1bn7wAMJLdfhU33X+1
Yj1MdE/eEMlheCr8cXNWtJHYImUucD6D62PSR7Ni8xJyUEkotrlWcHgRh4A0b4zS/+JXAZmOugHk
7ahZf+KWFQz4/BKK0HAiaODDNhKJ0iHOmhgDQQQP145RfXKhF+nVG4v856r8JELB0Cb9XODep+3T
TFGQRB8dbnmrFixgAADnHJ0JsQnh6sxc9J/79fJxeGsqUAfdpkzhu1RvJ3Lv3mGeve/T/J5WNBJL
EmcOS9JN1fve7tToyYe1MAr7TWDLrf7K1sMTFcl0GfXd43oGC0vvkAUSnlwAr7iO+KRrOh4Xu77t
Skx/tp5Wbq7RGAmD/aotxdq3FuP9tBcZS2uaxsY7mkRZzq6q9GpJArArcnBQw8fdH1I0qkyCDYnh
uncbwOlrsR3emJlym1HFp0xwxz2hfUp0rmKAC700r5Rq/22ubmfNtT6dFoffmVPnWZXiX5Q/ohVV
utV5v7UIgCH7V+9Qry8NzLTf4ygkLzyTBTMpvmTZxVsHN5w1jHcWGrUVdod+qHWL9VCy5ksqpN97
yVFmMQ1rMLRIRJaRqGZCQ2MhIe31SpHm+IYj28IuwZdJbiv5JpSiAMbl4snyqA6oAl/dQFiSOVOW
yhXocw4opyXKuJuJzYmb+7U6qxze3ohNkAKo4EFYLWep6AJ7awFgX9EUNppLjS2/EGGVJTfy5bJI
4eI25+90OFsOK1nd9onNYp2ZddykSHdj/U1G0eM0bO+0bkgExNRhomYpHEhFXC5uFotawDYO1yFd
Vu7kXnDZBHEbKvsAwVsE07t38i55yoklxARwCvk68guEX2QHtyIjQJmRgZ3muN/53I5LClKdhZ/N
uW+kOO1tb037p4anjrMYyae2MDaSwbSAvQ/vudJBJzWa6weDjZJGXMDkXgHuPsPi5/QwGut+1xgY
vqUTrXuG2Pa6cN6ABL3PN5+sAEHfdeNqBoq7+OU/JxIgjVGtyxGQL10vbTiyjQfbxkdDw4tPc32h
HX7/AuXvGq/CF4XxzxQSp13ytfJObKOpPdhCp92KGRnNHQnehGocs5Q339yzuZ9xk/YsIDL4ukco
bYIYGbo5xfHOVvmBbxWHlP1nOya6VxBKBuKw0G7R0znM2RBFa+cCmeUWoo0a1B65+Tyuk9LRkzsA
C4OyFh+BuVK//9xL1Ax9dB47JlQXPWX+LbiBWp+gXhwMrq5V8HHaicR5oaHcB4gnz9RzXRwTivll
8+mi5jx309D/zlA3AhzrUqfjuCI/yICIbcjDpLzPasm9F6yJu8PteoKfaLma9K0lH9Pu7ZRV+aco
Gxzzv/LrYJpNWxLHH2EN+Gbr5KN9GhnIRyicRsoS6gy7D7XU9Ko5DIQz1+MJPxyL4xXZsA+1RSjM
LgRsGhvmtTRJAv9qDzmOhDKWfAN/g2J4YAzgM5H9J/kxI1qTa8n/U04HND+u6/1u+ikFb1iw9hNT
RhXhiHjWP5EADxgeumVPLjQBGUijK4lQ99dlUj8HNF35xTf/TqnqlTFkzLgwDsd/u47N2g2ga5Xa
gSWwCVaI/BkNdlk8KmXMQmMBnuhB8ZGn8+jS1WrEnV7DR8xMW5HxQDnJTwQfo93YklK1ii03DWG1
SFwwq6AQbad+o0Y1K8qWn4c9qjFNEkMoh89IRz0Vm/l3WmCGug/R6K4BZhXLqPnjw1e5t9T7rNiX
Plb/fZApeXUIebktP8GrB2XCVf7vCY+xb81TtnoEKRIzpLSFEbSksp8IYfshNRIGMK9H7cn6Bnv8
sgGdYuGfDLcgHtate7FD07v+b3ptPuo8TILz6vcoRmJh2SRRJYNQuD2DIh6Pfs/dpCL2nxK8yZAD
00EwKDar0LsdeppPZWxgH2YHjBTYMor27IVvvQ5d1pI6GQx/z9ZBLwLM8jIF/dI7mnnZiXKBeNpO
2CUrJ6MLKijZ0YX5/sZsNu1zZmwUw3NSnagHKz5Hw/519RYYZAuFwmTMxLbMBG9H9ijO4Lk4h2/G
40WoKFNkXOj60LNDnkOdY8WY0D09aaCCTA7Syw/p5C5ZT0iNDpsgGjonsnhAJAGq2fHuBx7rDaCG
8PAuBxARCvKaAymxsUCrduBRNSdnNLOphFSTLp97WeBhDvhG2HP2249RLARe3QgdSykfnVkNGHDJ
JODdBvZuFEKDVFtl5sRQJP2GzxgTLR93WoA9dNxO8nrZLgeumVP+DzuwK45LUrgIR5mmOPOitQkE
MFFh6UVLowk3qriTUSKC3S0xZHreKqe/ZAjeb3tx+VCSdVSk1edAjxAVPR4lYIXcYrBYmHdrmY1v
9zzP1KP93YNkDZMWiftvEMbeQvVpTVYTmDfdKah+XditbuY0uXhItgWbCMjRF2ObcDIJXre6bXbQ
mqJ/Rja1h4kHfcCuy1nv9hnRtlA+irY407euhiMKIRUM6oYTVyyYfqBMgYpE5EEv+T/B055aS/kt
6Z5afSlMY9/jqnAI6UzpIqTocfCX18CA6OK17WoyedLPIV8+CRaqscTK4VAhps+r7/XOVKTSe0qH
aZ2ylGewkCvr73Hi/6JX7IaUkEx5m24kq60mp/caTrDIKLiVLdcO28mF/VPxwG6De02GhNHdpWDX
hvSoMSl5w+XNJXVMrSpFP6gQpgv9zStt3eM6KaHPEiJ/tW2Gh6f7Xod22+2W6+KnRk33+IE6xRRB
p2AnzuCNoOj7LX8f78upd6BiPsL3B/S51v8x82yg1jGSQSnzTrrt3ZdUmggPv6dSim0nW/3TKqyD
iY+nMlqfsCzSSwzJJgViAFziQp2bmHGLd6G2eNsoAXhpBylwytmwZNaBDCjDSUmeGlFcNF9yftTR
rABZqUlXICCpD7E6+zc5Hik45ctww1KWtiUep+8g+dUcCOVem4DtHSdHrVTjs7FMV/Imtxrnjntb
gUDZTAnddixFZjas0+204DFFG4oCTajpwgPvQ5m8jP9aoqN5RhVwPOmsm7xywdr7U0XjHi09oQY5
jNDBi/hjp9KuTfrUh2hxdtHggdGBKTCZ71TeYYxD1UCtifwM5m3Vz3QLc/B2fXfDEUBoh5EmNGsY
8CRVX2RZqhRj/SdWN8t/yR79RVikJoptQhfAIJhvftrlPW1ZyaJWBHziECDU3bUc7S+4C0MDOVd3
gP1S8ogwuBb4ji2RydlMlwsyL6uChehie4ibgV0qBqXxO8sHi30ETg4GRru8TvA3Nwo3LxQN1nT1
HLLyL6rhuuXXjT2Y/Yc9pIoM7baKqzb/tocP3sSTQfQNuGeokdIs+LfM5zyAHe0f0ua/BewaD6BJ
aINhPajtykSLGVffAHqWtq6aIKq8iZMMCKymgOkjpM9mmKF2cl7NpQesjKVWwGUbgw456hFQ55zs
Kzaz7GZice9eeQwDQMaNTx14ExJZvc35eeepTB3XPv48pKsuKZEb4owqbFBuCLdsIxgZe18oTP0O
ppoUbCxENadyNjbtkzKb4U962Dm9QTcEGLj0Zo84zHo4IW/zmOUxt9NoqC4RzBxfvGL1IeKuL82g
oKIWdyCjcz2SV2sCj07QKrFeLYJ0EjSMLzyD1L2UsI9NHdqvDLy01aTtVtublGDc3kxZpUpoDpe4
Dy9B3fqP+3WqPaM35iwF9TFOzl2Je1o5z3FnEENQnKlhaT4K309hx7vMYFNM12djabA0gZhdJP38
cdXuSz2VYioQNLf6tupJFLPRJV0SLTHqVbRtv2JhEdxEm1zolkMeHledwU2SLXrVDHfYzejN32kO
2CSetU7/ZN+YyS5kbfPvDGUq1OVXAlcBb/f9QL4vsfjg6++PgFB2l/8ADoCyy0MmlT0B2X5fJWvO
37TiUnMM5A7yEabQRsqooHll9mWAQh1ETDHDNS9IkxaobITBwKhW4ybj973jHgClv0yTsB+s6HF3
8ea4ECgG7VnK9idWRo1typB3ALt2hkAEXpkovsKYG1Vsz2Khc3JkqMOcfp9OqSs9eOOGIXjXgLEb
iL9M9SxL/PD5JsdblQo1gq1UbEZ9mVlJJ4ug15dTG+zOaMQ45UtPWd9j+0eS3ipNa06g6cWPwj/b
BgnV53xHgfCpmRBSLfpY9oqsGmoN4UwTseChoQAr8FML5kUQXe9zQ5Tq2l9wDUr6fiIRAIhofvev
CefFnhofmVA8rpU8qmpL2A72oNYMUyZMu1fDfWJhMpdnSG4zsOqiFpauAHM2uEhse1ZKu7k19iaU
DrYB2sZta3uNR2IPyQvZoTdxt7Ed/PpaaVuCUr2V84lyUK4FW5Oe+FdAkKEdKmlk9Qban2jWictY
Bu8NIGbdB0wd6v4Dhye9ziCV6UDbS0LwqfXlmdoOoYcbUOUzm2Oy4eBkrU4PduFaWPnCQ0HjNqFM
1FNLSfp/jXIU8rtNFrgDK0O0h4N/o02lHMY83os8pZmcdl7VbzIYtPNZFuj6bTTRx9/VXOZbDMr5
Pc8xUKdenBzGKCNc7BeXax6F2JLAjRAzJANa05V4RNQcbcK2R1H4TUDvCcPUdAvjR11aR1GPawoN
iAtIb+jOFB2YUKQqaU+tFzy6p3B7kN0W+yWogo/ixOrwHa1YquzvaDf7ftH0CNkxT/j3gosTa/2H
UlLfnolym9wOhHNfeG/1TxogSDCgNIFeMv50X4LKGX1Q10+iwFgdQI5giyYrTQ7RK3HMzgAMP42d
8DbbLXQ9BeirThVY5UG3DrkdhZzpiNy5qam4EMg9U6VGHV8d9HsWezQ1lDeCmvEATxpLD248mvw3
2z805iF4fS9oaix5+S1cRTNwk+DO42umcTc5HHL8kBZn7/hz3mOMkRTIOHV7LMVMeTs3KCtqnRJC
SwcXV3n+xnD+1D5WBS811RiXmhkji+3PyhpHIBXtj9fGyLuNHwuPbDcL1SwpVx2b6M3sMCxDCTtc
0qDOjGBlg3pm1Pau2YjapBhipOG5HZybYgVMR/9KWsGLD6QLj1YeIH8w3Hz/4duxk6epA2Cea7ds
1/2f2nKxY8e0OwMS5BcBnyih9EN+PeFzcMtB7QCnKifsp3b8KyBuacOOZhmQSY/mb35mdWoG254U
UHUBzouzBLtXcDZ6lWXHSIPHF/UT7ojkESZLQCkFTZbm+KFgiBjqph2Vzv1tUj43Ob2yC5PDnYA1
9WDXkoYxSyEPzCuPQxfKHY59KTx9jP+GtF4mthg97O+MvN9HAVwyXKobOPsbkFI3gmubto1mhyls
ZMA1eNiSYBPeuFHfMX3lVZq/GKXLCkj6QyBKNkIMQ7azdUFI/IHqL6ww+nJgkb6T5nfrtJs8vV4v
EUinyXI9JoD5mshe3A6KZKa4mc31Ox2gyKK5uBC2F2zpdy7AaNEJ6qnpn4OZrDCSt5KzYpZZVdkI
kL2ovunE94PvyYX2M28lcjZTqTxr/mRWMJGT74o2IU2BLg44C45U7gv9yg4DZB8eAs1pHQss0Xaf
LQI/H0haqtUUERiFRfSRV/zJg8dh8TRiS/JYFP+057+4XrO18EfmguQMi3jX986dBgvKeOJaVw3f
nuiTsLuC2UU7h7zmLly/QXTjhoVGbwTsTlfSct92jHrdzRPBdJNvCt0HmsuFjBgcv4RnM6hzHbH6
EWg5uc0I7KF0jBgn5GPY/I9EhMF30/BEsGq8TOGcnJAkopebJPogXO01ia1OY710lkEDD0mooWr/
mVNQQbH0gTGFJHlbFAOMjHznb/I+7HMKnno+4B6z7VVY533XYSYWDeTSskwIUiy7DKFMMuNccPbh
K78Kt69V7csSWVrOGgjrEvSF0CN25sX+1Hx3j1LsPtwcjJu59MGorMfwXKzIi1w1zE1Tc0MRqZJK
kdEOccbOHJvDJ1qkA3x1uRQWTPer9eF+C36wenTe3zI1JGG7egvO+PibUiLlu4Q2nhNG+nObvQgD
MOJ1ElXla9vDGGTo5c7SmbIQ1fAI/IHXRsDzBMCFW//UxWnral9L/NmLVoydZI2hNkTDQAmuEi84
sbUU8MxRLtV+M/wRmLnj7ZAhVWDG+BK3f7lqHXU6TfVF2tsuyYHaeCOTSTu7q0YgsBkEh7HKRYjA
bO1BzPd39wB2yfmp/yPN0iqGI3fghlq2pWjpoVjplPne/dbywjMsiRoSwESMOk+080CxqP75GdoW
gCs1BmZxzUMmuo97IYD9OsTMagSp5L8ngbEYTmcO0uanfGpLXvIxIPXMtp+1qJmAyqVyWqbdaDY3
glZPle/mIcjXLWbq77dD4Jo1YxVLYil014j0cg2mbt8jPRUlpMuqDJwHb2LC1Mrb6zhUF+K+KLDQ
fPn/aLV6rzRYTpdtqsIj557M61j7vJI1atY2nU92Cp7A3G3d7uW9IIBL0tt4rnmzvG15THe6IgcB
jn+LEufuL16a+TNWeSuQh4RL94AlyzfI0DrOv4TosgkCHWH+N9gU+7RsIRTTH2WQB7CbMglpq9MU
FFQ3Q447bYUnbDl/5WPc/BOCkl6H+puL2S0p/fM5VYkhTUgBDk+ohg5zWQe1H29lFOS0Z8Guw6nm
TQdrDutQ7F4G0VgTRvwcT7FyUXw3UWpLFpWSTPv3YbTt6YJ4stRmjiXbbJSTrPDvbEzmGHLOFdSZ
fVes/F/fOguEADda6HjCu6ju/V7JQ6k/jBL0Oq2mqMTvjy6jnCLnbANBFnx7Y/DJ1kr7qKlczJp8
jkHGcwJMIuClckyR/A0iZS5/1VkXWeve8Fit23TxJ9dOk+MGG9tCAPXyJT/qe006+zX7b+GLLrEm
dHyeUx3EbBH2B6zXWnzrK2hU+tfhMR7g+GqcafTyVrn3Q7lPWK4wSTh9870CvjUPJMj6XHSxQMjY
7mQBz/QcGAW006YkQSfTNGlpHsPwKR8dnC5V4l5LtiOvt8wr+6SvE9TVelKIUwE+pnNPK6GzRgA7
TnnsB/BxtFl3vcA07WWuj7HyDNI0xft+u4ahy4GU55gPdZwtkg74Q47aqhxgA/Wv0LR49YSKHlRs
A8NvB49soiurGNAhzIJCLzNjx0ZJBK36B2dZnQgFE6o6S2EHCjiKgqzdwbuzhpMKFsh9beCNDwu/
Uk6sbTNwflAssRsYSTE7jiFtqryJcmdhoUopbYb8oO6hTc1Mcwg/9kYAj7jUQHoJXXW5TZS5JH16
UM3bwEjA0cx/qXqV9cLeNfxkLkAO3K+66DtSM+sRx3FULwrmWcxMgVOIB3vaiZitcTs0eeV+c7p/
wDezfAZp3xogQ6T9X4t0xn2XBm/+fo/WdexAt8Dp/XB8Q10ky4uoIp0KTs0RIamVPipiALd7o118
0OMP/VmcP0rKIoVeGnWJIzzRaMiDWJ7jwXmbDoZcSG68oi62DHbH8rct4C0QxY2FKW4fYpo8qZk0
1kWlqPbHrzGe0gKslrKQ6Yazt2mZoakrRERliIBC3x+dBY0+QwcxMaPAaZAe6h5iD/G6UKTP9fum
pdaLCBG3KV7uejjvtEM3Ao2/AJT31+CCNzwdMgf5ioduo2UHPe2+8tccOYDeayyZyN1VL5PSRhQv
mfECThlyz74QkdYVgh+4m9hxPwd1FFI6WQZb9Z1TDka0NQanDYS1P8mW0d5i7umh4ZrvJHMnPHCo
Zim6h+JZSs94V6PV8+HbiUbSSafDYDLWxlqi0dfP7hGsUW03lp2IK2oLJyCJjrkhy0E+Kfb4137d
zeSr51/Yr68cJ4yngzqhUeFI5ZwYJxHbsIwQQLfPAIvmhDOnEeoVSnjiZ7V5RkokRPuztwkdqnjC
BDUT8uaL74zOJtFxZJ3rmNXIzfJSw1SKRJ0qoaIHQCBzCkGuXcSuPmqcyiVub/QRhgAp90cNWhos
62wgUmw02hPq8J15FDn53vYfU6ykunVL5l4XRmXD2wIOZqM4Rs+oBnHUfjtju3eGv7XdcnbxAIn2
AwqqyL5r+Tp+VzjK/TD8d8YQsTvVVWvhdtdpRnUsTg/ArbkxIfDw9hOgKhOj0qvcrVJWbxBVTfUT
pMvHzeOzo9SKBFlpH4jvs7SyA3OW6bYWqyDrNw6neZjr0/mpfodn42nbvoqTP0wGzwiz+WXG26QO
zhD0Yslcj8HXNbh7MZe7+6qG2mhp9qksvuAs4DTiKP4QFgbGd7T2HUaGnHN+CLVorhZ40nrVENYb
M5yYUcYTRRvN2Pwp4B2XxkfFBTiuiJ+iCdXZodZ9cxMMamT1Zocx1Fk6M4y+kqWiQz17xJ9KKswQ
n+374git1hm13teEXCwerqF6ZPFBCk8xnj/8VvBVWhYNVFkEZ581nXOKHn4e4QwtThf8R8QpaaVm
gpPYXzT1Q2rBocOqUF3xzGzTFqcTAVbFqLgxNcXXy24VAqBKGnpHjQ2PwHHfSiWKGug1uu6uUtn7
N3KLQNujP69PVTvc70kxBkUl9ADLjTuNEgMzsgf23PzNsWmu4Epp/ea1ggDOu9v0+XM24YphrRJ4
Y2JvRaE5jzyNQ8zV0BXlRxwN5RE53NJp7/QtK6ic7E0DXeFWYok+f/LY6ImiXgYmCq6RMRZXqss+
34C746IdGgE4OF5cSpVCFwUarvm4TH0POdtrVFMFYw1uTExByuCQymRgXUbWUWQkR451TofcmeH8
G4GQqPWkoIRmq7wBJoLO016mFoDY9qbOSuyg6xWlUrFYLyKnhpgRQuYKe5OgYdkE+pZh5Ghk9Uit
udNvpaPrs3I87a71B8GiOwMbC609MkV2OMhaXkyscB45+diRkGzb0LgXkatDnKsQqu723DF0kS6r
oGFAlb63sln1T0drUu32RUHQu8PPW9dT+MhxqlAqoAS6gYl7QJS0WDOQMdkz2M/L+sqWlsVao3H6
zSwtwIoMeI+cq427kTbxLOiO4WXjH6g9hxZUSbgFLbtyM2nlGqYN8XA0EYN7XxffDK4Y60AV3qOu
6uk2Y9CJfXcoHzk81QFy42SudFuOhL5EaU8kXEKwBYabF73czXt6FbFUsiUb/R2hlN8rxTglL7Wy
FXBqCwZPfJa1x6bRIfbE1Smjc3A1u+zrCCIDIRpsYlBPT2KIwyLZ4ymbDBTvXlF5yjHzpiLZ/ciL
4V6bVhzIA7Qr+MHOK4HbQKxZ/STEFaaM4a2taGP6oW3OHbRkIH+QXYIHQdhRrtVAmbSGG1VWJj9X
mMeKZtOTPTslpSOX8Eb3XKmkx1fXTTQt3iBMlxluGrNAgJx2NJBV9KJ5o+dwKmNZW4GfOoRzBoVU
mjyRwBJoxM2LyYU4O4DdnptUhZggVBJxp4BeW5EOdt4LrrOEIbOtwZt9xNvZCOq9EFETPjPS6MpA
YZxbUGyVeUGW/IseX1eRiVaLUXiQ6ju9Pdmmk0Uw8GEBM4Z1LDGf/wEKaYVpQOXhxoIKKIuGP+Sy
HSlAmDDvwC49eNSOjc1wG3zjw5WYKsPMRYWxNibUooL2/+xJ5KURhAGXJvkXQZpXaAEUlyTdPolZ
20PjguvCogHwqk3xRA1672pdq7E4ksni3PlviLYDLpTilU8rBAXSVQ/ep1GEsuTpWMRKAzi86RdE
G7IuNUV587hr7JbqaRqabhzwyIoYVBefHaJ04+7lZ5+560KkZDK6ikeOlcEkbuKN1LtXfgNeJW84
uhxudrVBV0UiJJKEZ5EAY4lbvxOxEL9TB/5jsdUAF86brYzvphzAVzt/6IvO591Vmn7Sp8fbpf01
upi5j3wp7FgaiisHFU5lcFMHTUIQJlllrVyRE6Gs8vZ4S+GzuSDBnZp0skrRmzcoUML3YTsTZEbO
ib1/7kt8oH6BHd+HWkamrKSafjDPie+QX5qq1eJ9vchPEB5t+jKNF0g13MRy6zmc/2Das2B72gyO
bvPK7HXk5uders916cDdjSOmjOMDdK59ozTaFwdO7qq1Hd8UKo9jF6MiG6D31BkZBfEeWAZJ5XO4
vZGbSx/CU0Xq0tj5QUBlpwN3Ei5AzUo94bhCWr+pP5u0JnS5OmHSN6g5YaqxPIpo/za4LO2krL7h
HgiEjARHrSPUmnsBjSAin3NuZXWgakiatrGlXPEL7Yt4aCBjifsveK6m18b+oZ8/Ob7OgFIBMKVd
MGZbJVPQAhIqPg9hWR1T+94AVK5JYKR1hGhgoNLl8Q3QmBrLXmwWhLtlb8ZxXojSb0SBfMgDMEXL
cjSD4KKNaAFY1F7jrTdkVlGJ2krvfxWloKV1uaGlAwrTq7UYfQgjhglY8xQ6EUeOLpADjWT0zl/7
FQh146bO1XNl9f0uFhqtWN5pd0gx+VcnTTXJ9HJjko+/AuiVUORVyYZpLdqxlPIlPFZSl1C0yf2F
e/x6GFF696f1TTegBA3xDALssybBVwRSrerLWGlWEP8BBtlnvdNIJXZwLAsw/UZ7LgATcTQVdUen
yHgrYu7hVwQQaTQvKwJ1LdMHVILu44RA1/5u6ADojivc//LZ3tRsPRgGf0g+zM5UqvwFW779i39w
Wz8EXw6+ZW+TtVXKIho1WDldt7HZxQe8M1g6usfEbYSiIZ3/qEg9vikx+VircvzxF3CMY7CZN/Lx
oY+439Nruqc/ZZ+pigNrPFCECrehrYSOvFH8ETafE3XRTkVtfdtKYuESzJBn5EVAxCRFKsFpwqhu
kTh5GB5FGteDi2TXWh6RnJXsqHoI/76Hoz7dufybxUsBLZL/Vu5pu+Y55dQS/GRRaeRYLE5n/TuK
ijEFwvxl0srGjbR2eT1LTmw1UEBxgGiWJ0XYgRdKxJ7+Ix4Lt6eM0CWReGX2vyXFMNseFXGNQQ10
izdyKVWA8K9iGQzmqGIMbzBBLZ5ib3ct1cpu/3Kz3uuJP91n1JpXIO4bKBpTUUEDuJlAb/Kg+F0b
Amb+b6PgqhMQqO3tMlyGACNR5lcfaQVUterjpEzHsrtDNA9RWq8/OSBpK5NFCb3gbStDEX8fJItx
+QjE5wjysXui+mUUee+bECZFmc43ljH7EgYO+acipX0c4JaKH+UMobIADERjJh4nVXgoGnMBf1B4
zveplgPNwBthn1xflSiajGgAXjDgF3eHPqwF5crLRrtBV4+aKfrVYsCyOZIeFvdq56apbaP+IVUV
QZjOrg4N3x3wqCwikAyEmH14H1t6i6eQiTtbTl+h/xHGT1b7AHDTKCeB8bxP+bosVX+SRJE8ljIu
SDqZ4/NBrBKenfGPl7CThiCiZLJ91dJReR+fjWtufQ5IO3Bfow6WmYttykVsqzR8IEMQyHXmX75w
b8rcJjovR5l6rRtl/6P7ZzWKOkBdi0LIVGaevdmQXzi4FTY45garH3O5QQu5SL4bpCyfL8UBSiJD
zHS9d9Stn3BNtNamlgY24AUmQzb+9Yr1qI3D59edumKVaSyrcur7fvlU+pipmlXBpkjhI1Dp6xGH
1e+sUBMyDtF+/ixnOA8SA1tlM67nasJVM0g9vo5ldCzMk0oQ9iu+MMoz5o/An/uVZ+niHs6SpMM9
6ipySKT5uHgqy1ZPeG8GMqkiVimUYK1rowtxebMzkJ/mUC56SKW5rUFUzqLuaaobe+sIPJVYbzOf
BFLgToPAFbUjqLtR4aCRZpfYoUlRiegUKL7ja2tZF8RU2r3B9TgqdQMQ6kAPN/KOrRWDBrO01MYs
mIn4fnVHCbJLhzKdSvCL3wuit6aAcEpqhg+nhJ/AmZ0i0Yw57WVMtN+N8XU9Fu/Fca8d7ifwvbAe
PtpZCFVIk1DdQ9ZyYvZ5dxso9WAM2dbiJD7G2ziu1A+5kb+rrPl9ptGzZJigse7P7wmj7QOj5GmP
v2HIt4qDdNhTElAqHp975bnQBMFgL8c8veldYmr+oyg3SYHlMlTpr5ILsqX0ZugFTxCdMQiBgD5n
3t1ldTfZAXEbPvj4PElSd/uePBg7+CH32wMe2unQDzFZRfnnhZbCnfSDyYyWOmi2NIhsCvjw+KG2
740vK4bTM2rPfMTpQvbOWGmgU5McqQPjh/d6PucgtuixP5i+YRqysNFhPdHGDYNSjQkrqYUI6Vf4
q59icu/ChWEZqXbm9Hm5gOzXg5Xr6BAckQtlS01z4b39dT1r/+o9EQuwR+/higTN8j1wUyRcvF7h
BAKLAN6Vn0Sl0UkYYNqsui2tLkjiqXn4Gy1fauxIy+27unK7G3Drbz7zzwmhnY5wSxaEpan4TQdk
d6cSpGfHqVA88ymBDNt9MpqXbxKkzZ1sjb/Jv8EIU+dYbAqh3mqIY0oGOhLu8jWAw0hE4stDT6nu
ZTqPMstgvxYm17dqi2XuG4FXWO6tpIF6BOMVd1iHY/MxBsUBlChCbmD4WLUTGAzaSyKeavpvPXKW
aQv8DFDHhjdp1hQRJGSYkOv24O6LE1qWOA9BD3gSisd/d3lt9IwvIdi/Bsehi4y7534djwDvAlss
68HCNj6zMKFcCocVUzpMl3+9WB9yzMuDcNT2kSE4RsZW/JQMQyKS4+C+6aaPJSZcvzDfUyoYluzR
kCyefzhHwtP+oZettIwMPecjJRGA/X6ANl+D7IhyO/g8RpOSz+0Ql/6GhfDGYS+Kvw/5faPkx/3h
/uHOPAiQlsVmkWVc6FlKywIkW7q5sZd0A60BTa1moiTMhRS+eN5Q+EZAKCsXDSioTTqKHDSbBuVI
VGkDAA9ccPzMMn7TcirU5U9HmCQ/qZ10Ym5//fh2+hMOqOvfJ2lWA3GztPqtsbM5hnRftHyU/5tY
CF0ZIQ/CDa8TsGeBoxxUfQNvJmVZiFbVVHHwAR/vRwBeSgfWuQPhIhyqEifHfYyR6m7QnpeBXNJc
Zx9ZXMtAJu4wzh5XkxKrQqdKGKYfGMf7QgTfqBByv7gYdPkdJlW+VBdSr50ZIt+DB1W6ancRyY2h
K/QE/i2NYrf9nKYTHRqWHxZvnbbAMYr8c6QB3aogV+d4VnwradxLLkwgCs5GGMSmef+sQqe1D014
s92xocbNGigyyEG4wks03EEHdbbRJYtjgfCpxgWCfr5N0B6zuMfFFwBewu1YZ2lVbCTNCrsgTOPI
7W9FS9Ej3aIbuaJfSqlWNe40GDJYEV7dk0xiUqwkgY0PRI1CYB8ZA5oNAwYxqyNKmcCaGcmjwpr3
UCyIeP1ecu6qdigWdwOE95vsUX4s42IdClWOfL7hDb7LuOcKp/0yLGdj+wGAPn3wbggPMqisKmyq
rpRjtkXtov6bGMJUgF4PRizn2/wpLQUe4oYb51GtYkxPwUWHCrCiTUGf4MA8wSjKpq/iCGTWiJxw
TZFI+Du0Nz9zi+7rdpPN2RRwqFG4KVBgeRoTEVrGcTrQVffjM6dssSGDigAi07MDSeYeaiuYnR3O
mYYr51l9uLnOOEmPPV51DIXz5fpBOdRkRFW9aQMXcFN7I1yRbHigxbj+sITdPmoA7x4KPxJC39jH
juA009/2uhe2Ryo5ELGQ8MTur3Dv4zd+vMyLZJ/cPWbLOcda1ckUA25NxPy1U7v9OSDCfxXWPY18
iw9ZtHIJ7dHhi8iggUWWd3o36GRwXXMIzJQAbRvzJx+ZabxH0ha8RZ9oTJ0HNHm24UJZcRlVi4xw
W68aQgXMTqWB61p2UyZ15kUpzZ+YJmdWcsY7m3S1LLhy2NT1PKHcQv+sh7A/lPNgGNtSLKgrTldF
m+b9nuHlnbF+NqjyjCmomWyOzrcq4vCKbeJ8XaCyQt+KUQ3VBPN33V85P/6HJ1FwWhz+gjbuahZB
bk+C0awI+tPrcSNT1b+llEIdf5wiAIZbIOc5vvxnAMYANayMiQ9B3Y4Z9EXZ4o3xHRDjC9bwmG0n
Ma3jQHmbABgnSqLqLEgNkUNA0U3vez0ZTyMznZs0nBW9cAlbzDah8Oyty/Aunm+Nm9Sl7sl//X/u
ugUE0PW0vj7C43RgC3G2rQfztWma/X5+OWrAufDlaa1q2RySSq7OyStJlDZCuynp0Abe0DZI5Zp2
oEhcEKhOOAXc6YJTM2MYlsiBw1CLlzX/+CLxR31pIUnAUU5KL5eIUtKzDBYMwGuhZF0XeQb8tq1i
Faao8yxoM0eDPOSy0/kt+GhyhyGR1baEp41RLQELo7B/omyzcSrEZPdaEe0qKLd0GqIOB4e7V/bu
CvUlzM6i2Ssj2expglyI20QGun2usLylyRQMPP78WlbhHA+InXnwj2A0UBPbFbjZozV3x4MQw/Zh
+fhjGKTr1AIPtC6MNXN27ftfpX/NDtbMn9cttbB1MByDkQnTXOoQiIc9VS+2t00wzIh61rX/j2fP
aTwSW7dq/KnfkF5dZU0pGWEQo7tbO+R2k/z2aMr3Zx+pZmmGy40hh6JPwgBxGOMY3uldsYaARyee
oZIo9dboaxhCV8Mbc71LpHihk8bwufL447IAhRllyryJfRItIyxwUz2b853767MclYvmKIwz2JYc
JG4f2Mi2DERibi1VnW+HH1addTbhivgHNbebghS1r/w2ZWVZBMAvsi0amGGBW8mQDcFqVcfCXyG7
1yBQU0S03aGSVjoGzJxo/YNcYS20q8vxCr2ZisZ8e7aIkUDXOCEeRykHuXeL070jkDUA6DGXZUjL
MtUQSStivZHgTj/jDvhgU4RTwQvbZxL06/wShXXKnG7W73fm8zoRV2GZfMs3+lul9JmsRdSmI38J
vISccdqEPUrXgbbC858SpTYLXFc74+D7ZOrg/2dNhnydjvtE7EGTER7Tv3X6o5IcvEXt8aRB0KVU
fvydjEHkmKtd8vmXc9QqQyfVHw2Qv+luchBonzWWL/AJL/hn9HryS1a+qzlQ4+p3YJIvVSIU6yiQ
a3Aw3FhIwVzkMJ11gm1A5VSEwOLThoxix4O5DnxjqndECFyo3C/gJcpnN6YO89BdTMSciqRGi3QS
heloEZ8bv2R9hANd8sV15GQRcDFDeZ+LtPpqJkT5NsVtVtpTzXTcXRJRyHZNHfEVxeiAJgJcubbt
keoGrr6dtgzo2CAE3Bb1ISvThOemLbiv4IwADtW1YkzzWzGMnW7aN3lTjCeKXkEivJj+swpN5KrE
LYMWJI5B1aPY6vr6wuLFfGOj66p6Vrey21NEN1p0NKCZgE1b6SSdJJvtpmliwD4Yr8Om3dChtZVQ
I0Kn1ertGkdCB4g+AVohEbfGT+WovzUXhCY3op0ywEBW8O/wkryOcd9VQSYno77Scfda6e/RzhUC
GpYombf0lRvHWan03zNsb8hZJGQo4oFnP0LFBg+QRTUNySXPVNMv5unU//q47fjjkSOIRO8etQdJ
+RAAWn0HxTFCA5XnFYLf4q1yol07JPazMHVThTdSv2KUl8onGcPArsK21dTgxXe2fFnvlxTJRvPI
e79xdxVy/SF/lZZgZNyBFmOaAfaKYovOmHL26wE8v3ouPFhSXAV2GMkPcRn6S/0YnbGolsLcrVe3
lQ2TxdD2KJW+aRzgCNOuiJIYs+4hioS+F6StpXX1rb7RK8pCa1PJVzQ+dI5Nur5jhT7H81DKhBTs
HLfLZ58wk9auSwAe7NSyJtrTlgrFvrjuv240Ci6YDY+owu67YG6fndypBYjw+hScpW3o1CbZl/EK
svjppSUbGpsLFrtOXjbw19oV1oiW2wOzPrObJzevsJpH/6XYTMvmyFplSfIwHRYv9P6aZ5FsWzW2
sLe/61mSHpt+WOvKq2f1jfclxfob55pHg9yZi2fWJdw9seC7ea5pgjK7aty/2OXt6Syl0fyyRKpr
EdpEg2yf0K3oUOFeSuaIxJscgLXMpfsNxvDi81gwgeA9FytuIKkzE3dbwsMzYvCkV2+QMkPVwRX1
snl/nVxwwJEW6xzwnZk71A7hUw+nly9klXtRHF3Ui3y9reMFifg/Dg5ORYHDhe4UXQp/T66PBHWz
kA1fOv/IdxYm6TKQ4/OZXDRFzNky7FzN6T2oLky1pbdezNfuYdiOdDSc9qrhqOeks+1oGHL03C3x
DZybKnl54qeaI8wC2rRcd039CtnOw3cAe0Dz0PV5pWnkDKGiQ6OFfgw549/uyeaJwwNMMgW5buTX
W9ZNl1MTKAHV03WVtpchgQQxTPIYFgpFoU6z48Vg0fdPhgmnI4HDA5cgHIcwIKOtKkkwkAlYvw/2
HJ+jBnmOYgIdhUAQtsC5/4NIKTfK2+nNNygNRfrMnYvPN3k460um4AdMldD7Uq+CoL4GwI8096cA
UNP5bzT5SpksqazP4jUeZDCU/oDS59RgSN7vxI+zx8loQnnSAJM4sYISHWvps9rTS8sTivEpANxQ
KutAVcEs50ZSn08C/or2Tu0cBS5CC0Vb2G+B+9+VPJHpQNL7fD6zmWskYCfVFdW/Km9n/SoL3l5K
ZNyt4KpC3uUr9HA4UIYg7JeSp2h0r4p5RvPJhLCpcLwuP5SBl6D8IMv5z/kMs7sujwFiOsMtG11s
EnRRmfVSQim0r6n1cK/30DG1oldiQOxBK/EAa2ngnCp8sfPkv+HoCcqD78hiDJ1OiuaEGocBOuCE
V4QGENWWLTwU3k9huRWoItERq6zVGWZKyV3EG/7pkiLaY0C8ll8KohiemnwsHDh7EYbA8rA34+K3
hAFTM+0NwqrTJ9ReehLXiBR31gid+bPKcN0HAS2tvFoF9ZBstMjmXIs/rjpFi+vJbbRPxDIqkWCD
da6JqTww6CFbvJKNFUVmIV6b08AT+0nibzguxt0mP4ZNSHipIuA3vffda+Vnzbv1Eke5ns4BtHRi
K/wMYosHZ7s6MvPJ9CLulucNI9YloAp74fTxJ+O+dWtzhyiPWd7nuqH7WaKPc43WdY/V2vqvLYsN
ejrz1Zsyv+53PD1mjUVXBCCQTpKSso6K/4D8DDasLv/szX5AYRoBYsh0Ajy5wYBH+iH4HvxwrXS8
cNoHNLp56mLdWV68zDjsJbWQf+sJKN7usFNdH//zedTMYe8TrnS96mE5FY4VLXg0mtS9j+tYj3cC
WheE0EGrZPIrEzO88V/GqnKRz4o/GzWsh/gzwXcSZfTGVdQ3TM6vhlM9qtzLGCm7k485O4N54vzs
kyQmxnQdGLWB16wnmjLUdl1i7U3mPNYIB/rNFQBX5a8d35aBaB+NshoAptqevn9QzTJu/x7C47Zt
XaGxywJxuVeQQKAQECHo5WJ+Gurq0N9mYl4ZXAXPOSS4NutPT3cgx5WNHK6PTS3e7uCej+tJmrys
ba6g4ixmjQ5Xh4xWibaU7XX6WfFmb0le10PgaIpITLzBbXGNTawNJ6pRUTW891icHLUqvGW46avP
Lf1qC7J+vDQDoIhsUEOAyKSsjqyFRsgrmQyLmywqMYtMJGLMEhA25JPLblMnNrOSvB5Wt/IECsw9
yMXnmcebXqAnPliynQ6eylj+O7e5vhQOTnW3Egr7vC+ipYxhG4mqfxVrSTzlFaiLVrtigiWQUF9J
/ZZC0nb8rmF7igRxxb1NcEN6OMnkkke0ngHc/tw9hHGL4RZwjjtUTWxW9mDmsIcFGUc0hX9zMUlg
w/wjHrD0Ff4hxzorrfIQd0br//Pz7TeHMrqMiFeFRYc2gVgy0lKy0bpmbdaeVS9KM/OKJHgtwcGm
HeMVNSFQrhPxv/N3SiBRaK5DTTaJis550Pdcdb8m5Lrf2mP5E3/p4Nexs1/cRrjq3J1tf3/qpd9d
WEevIsN4EgF+SHfS5raoLWLgCzUYOW2FyXR4qEr3odSZRvJVu5GT17uVa5eYUUO1iJnTtA96Tltd
568v+aTGAeeRGjWYojAu3M/m3l/yvFXMpD3N0WEI3iEavws0pUvYu5gpKzX4sJjp4DT3KkfuoILS
JlWIaUS/WiU+9Fl47qGSvl6EYlDwB4KZYNMm3ItnG6Z/YgLn9ZSEOE7Gfc7vKa774+ZbkxYrbEBy
I62B4jECIrZrjaUoVluVZzcIxWbaYzl4LE2WiOVjUKsjQv/dYM5NC3ymE0v157WxIxAlnU8uBDYd
lPBcxh4uD2aZoDEpoGgsEjRG5Wn5yBJu5n57ySHbzidCsDI9CU8U+7tVXMHPz38qUWrkzsd2juyI
Q4ScjxKRWVV68rRpQXgyLgX2KmnBLwM/NBFRkjLH6P327hRlX2y6K9Oh7B+9Um/Sm+XiyfeU4vtC
mdOpNdMFWxS3pQFpdi1/0RvaDRUEy4yszosSlEVSYbXL/foo15u08vS82ntokWNdQ3oPP0t8YwRM
6b+qZLq461Y95nmkeu26QGOHgz0b92oWkX3zywXMuMQPYZKjQJRiJIL2jhASTgJBCDjYIvsCOIN5
rIegWhZkZu/HZ038l4w2iISUxlXTkxF4SxzujOvJ96WGK3rYPoICg5EffC4upnTiaglZ0D5eEne/
9JtPQgugefBc5r9QhJ+fqwOi/a+sPX27gRyOr8JqgJ2otFYW21gPOlPUj0M3dXtNbp94R1QpSL4Y
+it7PIpIKWzjPhBZEzg1MTNG8FPJvz6NQ/50St1f2jplits331zee9ODEKZGozPM/zdf6miIOWxO
ph5yOoANybTOD/bVHJuhvmiYgdWN1skcvy0XwfdBg54IqZWXAxdflpJqZY6U142mbe/blt1hubK8
/inGTKqtlRNsCrukaQmCIAxX+j2fwRwMVPb+dXAwCoJq6K+rz613Lp2emre1yEiqL/xLIn0tFZHO
c+z7/wnAdmF6M5HdrrHG8v8Fa/IaDzcZJY/nvinxNLp74KdmjM1G/iQLZuuMigu0etxA/7ksjXDo
pFX+S38UuD5k9dWLc367TRQu87uAo6Jb7AOda8BgHASWHUzd6RgovBUcP5aHEgOaiN2n/M2RtkDf
uTVxe7bP6w8qQDQKL8cyuU5kGEY6m1tgjqTuM8VJwxmRZHNoI0sDTfAabz6Vtv5ONLyrqZCbmRAX
nZ+hN8fU4iSz41a0aqDdy2v3bk5USwpMJIegwmoVw1/AAeO1fch6W1gr/IqmK1Y288erk6sdpX/v
VXvYL1Y9ty/TAg92KFlCkKVCc+2RVq8cdzG/wtBqIg3qwTZliMXHKpb/SwWAU9tEk0D2ek0/B1tr
WuCiNGD9CUuf401SzQcFSOm/S25O9YSArPJscB93aUs1euMmkW+4TeUdcgvAJPqsu/fzkd3sPkfV
5hcM4NZvoeCYKNHiXdRSl5VVYq2ENtLh0K3TtPELCVfKPZj7zWFbvefdJ6dStf0KBe3lUpxroabH
DJnzHdqAf5zToBrDXQSyodNZS55HZT5qH+3w8MIQCqE5HawAFgaufIiqaYMKbP3orN1pRnafSF8h
EF3FjB7puhKqQasoJy9W1Hq0kdxX4+SyxPZQFMbZJ+WQizDE4NeDyQxu9fUTsLzDO+JKaTlc7IAE
50gFP09UoT1m9UtU0Se1wT8prKkmWrACtsVptunuwNu/K8AXAVXgcpmNa8TIXmPJS37zqNbgDKPe
34qn5T83DAmel429VQ7LCzwFAG8bTnoiNB0F0/uHOqsEEEwFTppYW20F15wkdinZJN2WaR2dOrK+
/FXOzAP73LW00sL2SM11pVg/eXARx0xiWX0UWjJpaHnE4wn+PAp6MyuiORUWey7ipCjXCB10Z6Zb
0CT3v37bY3XLlXkBAg0iTlecyecmxuZPobi87qa25g2KOalrPtRZNLWaZ8MmqjxsAApBRXsUrNMU
QhNM+BuG1IyOuJIuVfn5yjBOQ4mk4ipvlv+HKLg9Ejl3PvT12oCOAIRz4trPFr2GfAZQB8L61g2t
lXc0mGOrgH39KqGoUEn7mg5wjJdokEhr0izYLLPLFBgouydy+lzNEyoPUtMECDSi2BAtV8FVBKWm
FfzBDUrAZshCOA9rJ1OJNMI+nEjutLS28B+6XGMFT84/KVJNuy0TXMDvtryYZuL3udMFSk4qVJN2
Z74wOmhzUKO1D2OgE5jh1dpi4yNO9GenSdjC8Uwe8KYYBz4wQhT/KKGWs35pudJHU2ZtsajKZ3rX
gtBjPUi4tW7olR7JM3+oBvQtOF+f7vodemSP2ArKXIdwdZjN1u57cMthaT+NssBmicfAdWUOqUiI
Fq9gl8diW2AhB/FJ5ESbOLqadHQNK//DCRekjvX+erWFIWdFlyFhJdSJ05HJ+HLGb+qRxJywe0bG
tJbXEXlTGQu9yvcqNrXX1njN7Ka480cGwRj6bIQljIzz+IRJOqdymr3aPUSmcbO8xseJUUHyUO7l
9kkpH4pOAsy3CuECEYk8ivtuGljI61YLwUMyEIvNA4Q1RuNEnL/Jn4OtKlmkX7iGTaulckn0w4IJ
nir7BIgQ7/iwc6AlaXvK8OMummnudenZ0iMCmUrXFnRvM9BdBZNNjZlg4YYx/dyi6OAQ3Ow84kND
YxAc0xZ9cU4YTFxkZ8jUPBDwflYPOJ44ZmG275XBFkKkV6TGmG0pJOae6j/ridZHDi8kv2BlDyLQ
ZjeKZ60IKSfHpahYoWv7qpNTvEV7LMIqGXtbRG5Ea0p/ScJCx/8FHq/9P/trOa51eKsl2bD62JS1
x4hB47vNo+13WL52BhL/bbNG568hoDWZGwL2ozE6uhVfbag1GjaTQiABc39K9tJ+s5K6BeGDLoeN
/dr1pazyI2emNjw1ZVO1iw1ROKxEWudpwQv8RdbGUWZ4rGYYdJ6kAypd+yYv52Ky8IpOAzEzf25V
LUlMTwjSlsqrnFXW64F7qfJkC60fUh5OZp5N0wu2rwptJApSk+HJAXH3gfEQrOIjtoBiH3J6D2EC
+59rrLa74EPpocV2k5Cz6LGB0denkdXcbxQmoTGZM8NN3mot5sYy7i2zrZRE2ALKzpnbreMiEVIR
mC55Stt4/t5JelEe2L/AJQxFCQs0b0BP4Eeo+OOkJr4PcXQEDpjm8F5Xia7nVxjy8yJthQWMsrRW
nJZ/YpeKi29h4b8JC4RbzAgBl0R++2v8NFqvRBUXlUxRf6zL1pzt/WmTtXxtBWAbBNxvQzSyhV/S
hPqSyMxmUo/3U2pUFsw1um11R0Qs5kqUzcCHp39Q8mIKqbfaAWU+8JqG6h3fI1McwxudlzY8KjB+
I2ofQamO4BG7cCS1EfjKpZZnYKwQri9Cc3sfb9nix9MaiwiXgzLXJ1Fq3BGNcBS7k12cXk+yMRPh
XPQXojswhQvRHbs5V4U4p123MZfZmxxmyreYV7fqXDh6CDzpIiPtxi5xpeMFXTgp8jXFOxY7Khu7
wJ/XZi/uAVVrk/7+8sXSeOSuAcoIS86iZHanUIIbaj5DTbHW8anWt2LA3YCZvIrh5KxetmlTN/mb
eafVSglxESvA3rvicpsfGjjZr3k/fHcabzkREE7DDP7j7zOSSCoXp81gytPhYhJ3BZtITxUBCQ5S
5AlaFKgdF5iCZ5ShXcsTxBnKyti2wMsHCqmOF7wH3yuBOSgoxjTpkGqWEFCwvqaJpz6mVXP+T1ot
IgSED0uelXBUrsMXit4jjStsF5XtFWJVp3fuy/jhGv7oEzl0uqLgpffkYeGPeLiX9ixPajp5ud2H
LvE0h4RRZIR662kXy0+QrtxMoMw0ufMCzMuvLAyoPIOAnXYLLs+UPqeVKhIFyhR251zM6t5fYFDn
xM0VsXJ9y2MNg9uhRFa7pESFBDJ3nH7285Wwa9BmBtG63noCzoMjz1CUlC6020Ux42aDZ5OBOe98
y936/8etSR32V78giJjmHlc02K8GVJjaGXun+fK9S7ph1tVFnpXfGOMoD4LnJE8eqa7lp7YAZG3A
bZhJUHrVC9yDHll0kqYoQRkWbP4U2X1v/ZYbrH0V82sOrtA/LSHjkoF7QPe36cJwlAMB5DNX4GvX
vX0+MUSpoglSa2akeedPvA7F0bYzImMiOB/dfDq4wlKqQqz352ZCAsbb4S8zgcDJiq3STGK+ZViU
0brUooiL+swtQN34Fdv+DLmDiotDpfGlymv1hiPHdlNDbBU/H2DekMru+MdZp1jijzXNnFszuV/o
qAvQsgp0NwQNpF5/ttdEIio3oxOmQ22tHkvbYErGYw2+s2q1j1uVMAZrBcy2x5HwvAnfZe0F7QlT
TC/jZQH9IL17b7KsnzM94HFWs2AE4frTd2tVoAdkCwBtkNvTj/Y3qe5vM24ILJ1ONOl3GVRz9iya
rz+kDmLh1e8d4TWtwcrxSMiTvfQJAzyuKxflYNRLtvJ0Xr23txlXr8tgU8mdwhaBOIexkvP2vOXR
U6dkNfKxzQ03YR40YcxkVH03mlKJQjBk+llOdBp0yoBhlpNdVHfCWyee5YSKA0B5qWaJUvWG7w0Q
nXsBO6Z2RQWMY5+yDnvb5plJcWRQjYjBPfKf845Cz1G5PeWEOE8FbG2On1C50KGJnT5ZsbVQSKDw
VOHGoMr84iOwQswE6hMAD9eV4Llj5Hmf2olAvhakWIQcgR7oG3wBQxVLnqoVIjoq+cn3/2q5clY4
F4XIDkjROEndlBSiXa6YuHZm0Q9IQOL0TF7s8Up2nBfhQigSNJ3WMihbVmXQQ6FB3cZiUz9hajs5
Nskpvi3Y0jRhckEsct7Y7I/lhny2JAnR/C41YnQYQdjdMuqj8CjaDv6JiT2pCdqOWyOqDx/i7ra8
Wf/nROUMNpOh9n/obItEerQp53v4mxrAxvCidOF4iNFSRQSltosTEQ4yxxp/maDFpApSIWkyrbZP
nGwAMwwgyrD2L/2HoRdO6xkEWh8dq0F1lCvsrBfYvT6gC0nphFSD8PL5ZXNPsx1s+99kQRszWhjk
3fV4Jws6JlIJX0adrtBha0rehc/7xlyp/vvJpjaJl30lBdzad5ReL2UD8Uf8muXBNXa2EDF8AqST
dxVOYdZ1RTDYwEXhcJHCJVdS6GUqpp118xJiWb3T8mMP3bsX7EWPwB3CzR4zAYMtuXE/jd/97P20
6eY9pVygA/5f7IeG2kVyvlReFaNbydpx1S6klUJvLa11wGFrYjvkhnSXoFKl2FSZhb0nvPhaEkN4
0ECF7Q9cuMeVE+KYXdC9EiFyNLVbyyXUnFXxmsThctkLAM72iFm4wuomZrOdYdKbse1khb/+cAAi
qrYPQdGlqxM6O/UfS32Nd60YzTD07LUtJ0QYz9jUlDGyJVp87mv12Bzm0KkixD+T9S9ZFCrLougg
4KpbaFyjbvbyZqC634b/ATM8FCsX46zH19RDrETdW6m/y7Eiea4O3eD7muV8ME2HjDplbEDWmTsz
5kT3rK/uoEQ/Y04TtiaWp+uhyWJwjL3evkHHeFBwdYoPESuy6bv5ePjHse+R21Cjztb9aYQsS443
1DlqOTHWm1PSCO+fZQPptnyRCzKCChda2kUml8o4+8jDRTO1Jb6K6eUiUKg0n+VGduDQziRe75KJ
10cfiS1GtwimQqPzn72DxnOdc7aksGkED8RM5iCeu0GZCL7rdbZzGdrowX/CyZpGxlCncimzYtQw
Md7Xwp/mZb7pjiNCdfPCWgrizIp1fofZ+w7OcdZSt4UkNx2xyt+it0q64KglvzwD2HvzuW0AYvnn
jg4XOs+KyftOhMR1ECJgLyl2Xi6HN6btuSWG6D5YmVgWJAn64BZtEDKK3SvQZBQtEKVAug5XjxmQ
vJC/cLiytHMJ2ty9FnIcEg1Da4rrIsD2z7mpkZTKUu1LsCaAhRywe7TBCkt4wEzjImSTndPDK4DH
ciuLsRM1Yk9PkSpYrNIT/6/exXWxhRlKni57dSbF8s8VFDfcuv8VLEiBoV1IzAi39WpkXK+4vqsr
Qt4z5MlpmncnSNNOkSJ9Ct7TFIzsg2QE2ZgmIjq9fgc2ZwLyhUBZXR81yPCifoWXDofs92nBLIi9
nMxnk2uaymiEiq/srA+eDqpCye+s+YTBO8+QVxDYCLBxThrg8u+WyCt05229g1sjyIpy1z7w1ANw
2Yk5bTJwtozfn9gDEaYMV8vQq6e5klQUu4mLideHWtdVoxpOVKqY5IvI3aNpmd7MQVK/Nb+XHJ0j
3eIOqVlR410IV5yAOCpfyf7LX99FbQvLPdrLl6LOo5a9wDv5Yeqdyly6Ucr6ENdZCj01BhM2Idst
+Proo+IWLfGmSNRpwhlzTYG95M2hot06sQdE3sEK8QK6HxINXyQ2dEZKOPj24X7F2YIuLZQ3f6yS
B5oiw2F1MiNt+SxEIVnIO4kJX2k7FAGmaSDAhQtBrSXvBysiaTnKQCU0TgOQB0zRDMtI/28qWd1Y
Gp1lIFGD607cR/rQxBrBHDjgHP5AwwhREZnSvWbZ6d/0VqXgSIgo9uZAYGjoFjSS6EomzCSOVGxN
Ai2CEH06XOFgLBERGdPWWUSwOXVsXWGJhGk1nwxCb0RCU7mbEgRr65lyQ0XfRBtSGTE7SBdhNE8F
5AbB8uFKD9VBa4d3MUIcDwtJbPDzo1vu7Sylqkf55D1GCQs9kXCFlvW3wtx/d5MmuNLl0CE0we4q
QlbiJtqAZ/eJ4xvC9E1YeIDJDsZZhMORDQ98kh2gHdSJyOZfZa4u86+Gj3YLindtQxIG+U7vbOz/
w3bo5B5tn2z0n3j++2t+e2FtbZ+JV8pjbRf0/hkw5J06ogWOJyJsc2CsIvroNFvHW8IW/N4fFI+b
ihMlNIp/itfLqWxv0s9ed2qINWPq3pJjYhsJ6uZzbwPCs89vFYJJe9pRFI3GAsChAo90rBf4EYAc
6Dt6tU11vb5IBfwbedh5Bo2e/5UxLFvCR2P5qd8NPwJdZsSNPsj/L+wptF4bCTMQaAQrTWrVoYOX
k1lFvhV/4e+ogG58TrcHJTLv6boXy+SGHBvo8IOCF5zl8yehVSwa+Wbrdx2TXtF5BTjxcLVmiQXS
8l1KppFiD/qvnxT679leQRiru0+pztjGSMUynitg5AjCnWMRnz0z1tJRbkxCAWSOboqNzORBObmA
MICJ+BdosQ2dlGNRe1T+Nm/5SuP1kGZ2aTAr8uTQGIx9LybZsrTn89GU642lS21gvji9W/b4V8PC
4OaNsVmf/3WrQoP36XVU0TcHbRKJuNBT4KAXzO307qy60i5FmIJaOcmLDXjkDG8zJlOBL+h9CdZm
zlX4dG4E+bL8beiOu96kk1Qs99Majbol+nXc6vKqKgx3TbFo+SUlps2r37l2fTh7rtVT1a7ccD3e
Khl8UHWM3gatRnEeSIFPsGzqVmvdBOzoe+cSVsioHZQdSwhkl4w92hudkcl8fzmXDU9z9afHQYMe
lJh8yp9iARDgw4qPJ02KgW7NJW33pQfn78XQvEsCyHrhgpBQAz1lZ1VKd6n/XhAreVkAwDTuarnY
07+nEbh7b+pa5WTiCLNuTddE1NCEcNHv6sPJZcN6OaKEMETFevWiaBGifYHD7RaVnVjceIMEe783
znijEXnsgxUd2UoQBW5uCoXluAPUo2rq6jsrBHdFLrDOWOW6052+RWVXsePtxQREjqE6VYFA/OHL
UeCZq+7vcpz2Y4uLcjZHCkRMExu3QkwO9AD6H2ecTjYnaYRo5XtDI4h+r1iB5l2ZCf4f3rwMDtKd
aFUfX850YCrFK7b/HkkU+r4YjoaX/KOVZDx+RjFQXgoBeG/K8FXFXSGzsJ4RCb2cTi14CieB3opB
WoFSEFixi7qwHDWPyiJyWlVJXhOAHwa7CzhqVGTzSOULUNGBuimKhFsaEtjG40fO3z0pEyvMA5mY
5H22N4+HKEedfTijcle8zu9O/+WXnwCIPzz/0tMt4rVnjHA2INU1ScMhadF6khDdCgGCQrWVnFxj
+f5B+99dPa0hw395nc/kabD7cBE26FYApCY+tBM/4vfuIwjSUU1oqnH3ok0itujS7of3VgEEvsW/
OR8wW43x9Y7uE7YShObnCjii/tgy4LHEYMaw17OkqCi7pzb9FIf/9J5KeiWp+LIP7VNmvYWfRdSO
vtZ+ouJC44MViUb8eOs3TUQOOD6x8VUnjTYfeFGXUZgNjeFQJhRNrQjkQs1kz0Mu8TW81D5nVufr
DfOYmzW0V9ksFqfekGX+vTnev+LvxrlQKdGi8KyRIC/QpEq8cX+b3C30CTv7zpxDEJfhZGQrVu4j
UujJQ8KdiwgX/V2RhrTUQAX8MW2zoAdrqycw5WUv/5lH6TDND3fRIFzbsl++jxlwBcIyUzdtM4oB
bDmdmo/hDs4xZkwZsvcJcvlq0th2RfOas0VIY5rp5NNxfAlTSZoSCENQAMYOsxczWaXy3zxHZDB/
LKHZVH9dvU64pVeaXaNRk1ML9WOB/AhsPLSQp58eOqKfbpnJO5vd8N3+E2wE6tLjNc6/W/O8uylb
3Du06KpSeodI2KYP6/huiO3dw9WY5q8guvsv97hb1OgleFLkM63dbHttahTnd7S/kb2RVrfnNdYX
JHiSIGj8WvLoaRC2WTgKMltUuN/H5PoxP2bK8G99SLhgAq9U+s1DintIdLP9FC4o1/GbLUrBw0xs
3PeABuvCyiaLj83+Z3etXUkwY9bEe8Gn//Zlb5HUuuVRWa6qfb/fGwwMrmFrNE0OekIFcQ9u6SWN
TO8PJHNyp87lgMAgCbW5/+qW12Jj01Hx2Q+gcud2H2FD+sVKl9GUxkJ7h4SUV5dkjoPFrYjxE8d3
XLlVncjqvdED4IFoue1T2v5yXWy4jdIkvtDhPTuAPpOQP1e/JZnPVtreNsaq8SVX9fkU0sbp6WCF
CdeFR074SLW+BbS470fKRKzi7aFh2Hc/C1X+ntsUF2HeCVI0SHIYZXltChGlb5HFTWa7lNs4CTWc
kChLGojwdYteJ16HKFDIji4c6Lhc7OpBKQQSW0JjKrDC8g/D9pk8trAHhmbPRzkhfuntGJidSTxk
Z1Evj4mYrcM+RUkMOlSgmAiTUbzLjTMReJ4ZqwSq91qFvkjndhC1qIZGoxNJ6ma/nRCtwtISZGfR
/a3ZoZynqkt/DObmacXBFTmEYSPWgAXg23pJ4/hb6qK+xhQOuKzmfDrV1fw/kLcmkxCWQiYi7Nch
iOYCc8YVatFbaegiUQ6cwMD8kkuTdTSyqpU2IAbG6tIIGjkbLR00r6QLLWRnKK1KXwb69Rlz0Tqv
lM3cspG2kls8X3mDieLKhnjRTj1XgfJ88IlyK7QxNO0GKcDKH4tCW1oa4VoSsJcxfuBxjOGXFJAa
/d4/Qgm7do0aeLwiwT41cbrFqq3yxC3yBceyty+/NVoesugWYQSvaoJmMbqLJaQNpu8G+irfw+zn
LPy6HCfcbOIj3LymFHc0/1vEyZ1d4oqqtrHRgn9gOXEgQgEOVCRc7MJuAt+ud7X8B37P7r+r+TM8
xmEPVxCl04fKFRF0ZS/5YepeUuGoi+AAyWZH9FDXkGhT44JLZsjJ6vgUsyjvIa931KsZD/iFmqvo
DPazaF9vCZQ4jIz6hV0FPNgnPiRdvfXSs4pVteBNMOexkWVtBa09GXMr0sOreCKQDdEVyXuIO3gT
jaGQKowwdYdxRcJiPpOOQpqlZY4uP0FnpIOJHMDUwLPsTYExvg5WmuCYQyHAv1V5CFw75uSrhDdN
GJzVQMj9W3K71qV5bBGW4pROgrIClajQiYxhCbex6zJVSp44V7b5E2XvOy3Rco2u2QKy7AnwDfb8
4vvIUCgttwfDVFnvXa1gnZnbi2/hTRwICeqw+xRED49/P79hn5OfE+y+4WVvqS2E0EnNaPa4F49J
5wrGL+V7PosWkBuzDqVRhpShiNeMFqAcaYGofhP1uhuCxfIObQhlVjzsOMAy0mURSsmBxGVhnwxJ
/ev+sg6RMVHFdiugUC6B3NBEK0dbBLNoVdGaNOhuKx5lnB1NhChgJSkpaN2JIuOg5sF7dhGoW9Fs
7cogPdFQulZhvlXywuQEXWJ0sYuu9w/hHB+JwmfOJjrbiVY4XLvAGVGeMYYFgQ7chTjJKnhMGt0T
kRMLrnsGpL8nbi6AvVl1nMuhR1fNqCkQRpbm3vZ3C6QaFwYksC8q3HqAusEVIJrixifZGz/8xWhB
2hZdfBWnz7Tc7VzKLhmNdXgwkJamlsXYBxmfys2+tr892TubnPlDJi+vSX/SnfrJ2gjtxqoTYFK/
9zPmG9EHf7xPLdGyK9iXqi68H8tRyd1Oc2Tiw3f/NcXQp0e0ltPWbmNYP6hVGtbrr69qVwwJw62r
W+wV68ECutEbN9NScksLQHMBhuXcTlu8xyqjFhERAckp3Py6FVMpkR7hp345Y0ru7Ttf1L+9Jto8
IqD5A9vcxf+iFk2DWbC/W7DYlNFU4tWCDgdKHUdd0U2D2nZUJD+B9mFPnrWNFs+3wyTTSNmC5ezo
DSrdWc4gXRX8a2/Cd7hDEkg74YoBZ+UAhezwIsg1ybKmou31eF6TqSuEyI2Xa5POgEv1ox/dhbxO
gxSck4ivJt3xF/wRbMhEELcTANgdySQSLEXQiJyvjzwi6WcoRR49vj3puLFHXDXx6SrV6vI59Rv1
xNJvK9lb400mzFjmIgaQcbgoIlADW1Dfflr6jUc9qbJDEsK6lczx+B6+7kk/G1HX+0WMQNj54xBu
OeqKlft1o084LuvWEMv2L7Y+4uNnvaNVXZ2In7c0pDbRZf4nuR/yVGlIfg4zlvNhMCSbn6aU+e6C
4AT/wxzCO/UNWW49b/QYjeYTmQ71hmxQ8du28WN1mlQdjL88qR9mUOgvD3oDO0AxudQ+oAxFQuZu
WlGBAXJie7ukVgoNrkASOxFpynEIT7CKFuLbt7mNfDeigQXwH9MNMAmQh5MGF6hf9WdMNcNjs0U4
oWznb2F2642ScmUgn0aREhP4yjk7aXS4Jj7JRFvQkzhtoEAc/A6xutfg8WVRWmjMQkfxYoYqg5Aw
Fj3gO8sPWN4rjW87F/0AbU6nCoOsgV43Yge6ebuRJGARplElAmJnDbpA0bq39eBZo2nEkaPWZuuH
mcXf303X05QeaqjLncS2lSGMegYjKZNv8JTEUBY8G9reTx3Bjn3doa5/kK4ieS/in/aAKTLJxaKB
6oA6TcXZ7MZ7iA/V4zh8yciub4DmHUxvYmODvPCwE1/hPtZCE22rParykGyotJwSPejtGuQx2L3O
/BZCyg6O7E/XwV+aIIc51aO3kN2X3o6unTW+Vs31Fg2RI1ZO+h48I6socp8oakGReDtV+JA4BPiL
naqWSQHaOs+8e/33kKwwjoE+8OC+MKvwsdWbjj0Xc+7P89wfeZ2zsgwU0ttc0pnrMlv6aenwHvIm
dVoWsMtjA1ggrEEtmRWfnMtEtHhNQ78Lu0Gw29SZGmzvTSus7psYM5Vr6JobjxIYUmpFarjKdgHy
bu3qrTJbCqLYGBKxwWaMdeWUYU/uhOikdpqzhiGwKmBvqIsAzpMwmMRqITrIpZyeKQNl2h1Z79OR
91HH/QOOXeUgIEXYJOHNmB3Vws9990Z2qs3g38ckoDTORazzkeMnc4OXd8fv1ektNkVZzbk9EkMU
pNVvC3KCT8DNSpPIm0qcI808jjB/s4J8OKizEhVLvd01cwJ7Jwu7XAMsv8ZHNZNXebqEN4jiWdy1
0kZw3+7gAbXBFMk0NMEmy2tgvpZzThshQB63U1f4PVo674uFXHTHnkiCQukBrTTAiE71Aq4/+Os7
rl1vRuhVSIw/gmL8v7xy1zKJ1rT5A57kYOOWqLIUb4LoSrBbnw8Zy37nCrV8HPEmyANtChXE9pBT
6RxtCtrSozzQteFe0CIWcZmKu/V4usQtQ6/5sDpJ/aIOQRc0YIBphVI42zOyB2+G+Ef+oaCc/mtD
t5SINmDDGfEu8YtuMGaUCMUx8ApWQVXFG387mHZIPKgXRHGo+09/s7IsaJfyfVNOgQqrX094Fsdo
6Jn8wj0kx0RRG6HR94e1oqo6pjzLuuER0LWhvDn4W35KK/2mgp495fcQmfc/wbIb3uHd4dBJ/JaB
tjpg7OSROwOcTgDgxzty/dWOtESiHs02VxdXn8Kp+WrkukXcgKKR/gra8sKxt/SxiafW7dxVAz/t
Wv+HXlsQiAILQ/NAWdj7PV6rSsPyZi3L3KVCkI1IP6PaI0W8zL8GFMdYIbhmVafzKYbzmVsZyWN5
EkKCxQp1tSrsOHKnTMh9aAijFeBSjpZnLkGDnAoaiX8/ICW96W+mQmejnyfsIvdIBJ0e6uMNeSvD
SJ6Ic9bveh7KVGsfUEtvjk7XiHGS8PbSlBI63S4HOejatHzqPMoZIY6s4TpfH3c170RnQAZIqnfK
ueXuSE9Q7hk981HRIwVLX5MMDlCcfA00YiaJisdNXgO+VqldN1Y2nCMpxWoBaPHqc/SLyLaWCyIv
pHp+aVWbbOgBWsoFBzrk7INr79+nX4sqOyLn8TpReEp882yZ1ACJhwYCMAe0j0ovEtrhzxP/W+zB
xQHiOmgHzla2Vgj65hyY3dnZO6McsBPaoz0ahHoTAFjbtxcORGf87JW0UG+tU2eE5CxLmpwvt1FI
8GgZxHAnJYCMe5grhSe7C94uNBRzEozxE+twv/OLhajj5iQyZ3VtYEeXghXLDwxf9UuaBQYNfINx
Q8prjqHC82uUAP0NV0LoBVnazGqRvVvwH2OYeiZSMS4ZZ3guKik6KUIofCBbDv2lIJXQhWsYJA2V
Ze3+0Zm39Sr1cFw9AI/pGbYci/zpzRkj7aGm8giGmCBKrU6NT9W4rSyIrBhaT/RjZyWsVOQ8pfMN
f+N7f34A1GC+0jfNMKeYuzTfS0QvJ38o/s23STbin0Sl0ll75sP+Fv3IHgP9warmrzBhHlMd+BIq
4iS3007g1n2HOkU7SQyCThsnwjFhg588yM1y8PJ8x0lL8TgP3K5K1oAU4BAwIEjFh2wjUKBHgjk4
2cwJp9HzXYnvba40VskOQQCS3O642PBF8zY2Xx53g7fOsRxcMyvc5MBmcmUuEc0OEvX36nHL9Z5M
cBiTYJriQMbvxYivHMU33xMQv2thpnc4m47lqBV9pUZzE/REu2+DSP0UoAKF8XaplKEoIMk6plKz
iAAT3uf+h6WqAJ2pTX8JX5ZNPfPzSYjVd4QErDNti898yEBwdDl1ydVokaKcs26jSA0CLFAYP/9i
GGzOJtTI1tD/LBs6bcil+0ZpaUihsJiHMOirhcyheTjvxqtlruSi2/MivgykwzbGdBqOXvN06Esq
86iJOQHDi8CYOuGcSIvsjr8p2hDukkW2bmkWh8QZAq3ggDfjjVHGDhvLme9N9XkN0O7VWygP5FoL
28rWeDVozT2T1Pbmk+u06YzaV1ZhWENjxi/DMPYl5t3wOnG89YcAF5L3X5eH/Sv921tlHfHMa6fF
joo22bkdVw+SNpcQI1mcTJPH055YehXK/rU0q2o8Y5SNEfPp8y+26Fz1vZpBVPxXHyDj4ZMnCziS
RorujfzEe5gxwa5S7g+hrFQ2tj0t/8UH49zfoHgPZxuC3qEhqIqRk9sMYQ7R7q3a2DSawRf44B+w
FNlxkbi49X9RNRTDYiHnI5B1HUTkUzjr1Acw8pJm0l4T/EdHtxr5X8qNCT81TYtYjDQoYyToBCOh
qlkzz7agT7QVOKf15t5aIlQ4/jL/Q29gg1N/6XY7cdeUKYLI/KqJyS8aw4xoOJR0+EvUGO8tmSSM
LuZ3wHW2TqWGtV/LzTFpQRX7G34tojNX3VFz4V1Xe8a1j75tSsZUNpIbaw55072hcmleTLHvCROP
hs9Ji1Iz/G14dmd2/3HspIEecp/e8GNFvvBB9ohTYT4CZeYov3WDWKm1bvLgiEYJYYc6mKfaRkcl
R21Fm0KEwhb90/E98UBPqVSMTvrmdOwbKimjgUK/S/9YlYHQSQxPdO7XR4QWPc9QibHTmB2dZflD
YOTbZ6eVt/i3bC5Grvy5p1JZRfR939F55jrjFkUDywQ/tDo57R0bcvRLABIPFDBqeLhXxmkbmW8P
C+r9ZZ47liDDnIwtshVyeg6EDRUbkFSGpEOzJRYxvx94956FdjBmK5hTIalVM20ifpQRJ+0XY/7d
TJ+VVXF+LBx0HBSU1mHFi2bdLhmbG8tvMoR0wHRDfafHGpU6cyj58Q4MbE7DFgBxlIVgSp57lLNV
BEVg12apv6oqyaz96gg41Y1QgPEOfaCdv5XR7rsHJSAzbF46bgmbHUYFEuiT6SEBsgNy1IC6d422
Tcv/7gYdousNQ+tz+oRJpg5nug/I7OCsgqjPGiPzc3BFR7q77a3F13hYRL+vluY/z6DZ35SKnC+u
IqiMrYrNeO+bBTeRAyLTG9HzA9TmKACIC028efQ2eICjSH3oTOFcBFtgMNRPgIbl7ggiLMQpCXaS
vEOwcirmdRBKWsJt+j/AJxkZ1fXD4iu/AX85sj8FDFxVioSiQLpsbPVJ7V5fA+cciQTsVMsvX3u0
wYzh6g0PmeSNKsdR98dM5gSM3yN0vHD9H8qkzjpwve8hVc6HzJcfUQinA6ikxSPQmPPy8mQxaT2r
AVatZ1k2w9Mwf5+Ygcrz1xu1nRE2/J5nc5rujO7ntIPXxbyRr4PiCjWneSMadxmwuzCTarx+cKaX
U2+HCKicPtzYboY5sqSg9vqS2CFqjQm8VaxZjGGu9WABYieow6Ldeh4K53CxJK2y403G2KuAgSva
QD2OiaqbCrAkWj3kpQ6xxFdV6WnaTMHWyy2zPTW4TbW/7OsL/XgCby4lpFX66iH+SMfCAuTivnTX
zgIBRF6e3DsfCHAiTKVNSco7FvcVUNSxjrEPNzWDWjT59U01uc+I40kKy5UOkz7NrHNUM9o9e2BI
pFqnX//EATgPy5UnJ2E2dgqWzAdTRDC0E7Ad4AQjr2UY23uxMFdM9jRtzoAd7Xr58vZBc9XCorkU
s0K+tRe8a6gXDy1kmHXuBuU7iT1sLU15aPpjI98w0jM+OdkRqSr2HWMfqsOe/Xq+U6h+9g6o/0Qw
LeQKJ8jqkl25njFIdzbIhLtHihAnnF2FXbo7BtXOGeXMByVMOG3dApOqnPUwbmkNQoqhBMV/MhM8
YwJLXHAV25o0yFNiXIBr0K84NG5baGU6SfxW9Z5XQHTEazkPnNOeYkhtsAWJ39Bo2rOdEFEUVGp/
+t2QwdZff9xnSLW73TWMi9ICDaSRaOvbQJ9hQqrHjUqj744Es/vXppHykIWH4tBjfPWlfuqbYtt2
R9l9UC5fTNMMhYKI8ITVk2/owx9n/r0vLc6DWzr8f5eYF7XsIJKk6MQK2FZJuaVgo0B12Wg/ABdj
U/IwgNBFOy0GeuQdwxHN9/Y+JHSuPafO7vMG9QC3Vs3vxlO202fVqwOFvLAr5Dm1k63UREcyil8g
dwDbHxdcAvh8E+zA559Z9zngbPA98at+G5cMhTOutNWwo5fOn2nSJvRoh/cnrFBEkgkWR0Y9t6xo
YyAhUB94Osf6Dj3D1DxvhYLqHI0iniXc/kH3nKJnFBiTQqmWTKIKN2yJxf2Lm4la+2cuVOPBPNjY
muEELHDF6T+QNq+0VDvicQUwExWZQ2u1+XHXKpyIxSGuUZ1GjxXBr6HcUsTGsB8gNBzXEyp80exs
jGhmSSWXFm9pgjy6Yt31LSLFP8/1CKMdR9KsT6SDbcfv39gPzrN8Zp1OMZQj6avdYSFMAyKqjKxm
5hpg0XBvMEozmV1cwbzK9tSE4T+wWscnpiDCXF9wCjz+zCwjs7O8M9hgCMvxvt7dLuKaFEyzHUrg
0LhPt/BkS7KNVNK5B2oIDxIOH77nfiO6fOHeIzhV0AHn5vRbzLItEIR+Py5PbA21wvG9d7hjhYHP
F7Gr1CTEea8vt8wDGe08KQ/Kx49enTinKgwq/3J7lpKX+XqnGuzDHAjciDhvi6qEQmyMU4djswG5
sKMJhA+IC0OSp83vBtRVGoYMMtlfyB2fxtm2v6C4gPK2auxDmPUTHfkEmwvpqPWE6HCdgJONSMb4
HP3ci07JWwRrCmjKnYm41tVy6pt+a00WhjTWPXZvnlwdKAlYl9R1EJiip6bt79VyvBJQxYAUDpBb
+/j0Z5TDLx0q+eNMCv0U3KyHUNXujbUvkGMY/baDSC0LC0sweOpJ//WTKFfOEUcyTZKBzQTQBgD2
kPfwwV/+9JFM/uf14c8niQWdFWgbB7MgHQBv/lho2A6NY/RLafFxN7RhP4hwXjZd8PtmgcmGOxZN
UMJo/ZKWqX/06gLd7cQw7vepYk895rC1NG0iPLubvVOGS9/a/IxrUBLQIQ6vJTj4FYTSBNk19FAJ
l7JqoJWhPZ4J8W/4sG+Ro8quWaL35uXUpKdxd2OusjlgTL7O6gSYUrBQB5Txr/6yPd4GWtHPy4My
pGVYBvc4D5tsWITWcyIx7nLsP/Z4k7Y63hCoIr3XxEy9aDfLj+zICSrQk1w+lh+NdZlcnrlO8E/P
a/FpCKxO2E1s2Fc8KeXVeAZjAfSDY9JOSNxWIRua2L8hqXFov8OG25qHsiaJiULqAHJJzhqvQmr/
Z1n5BhFSLh4SIDl8m75yge4kRUKOioi2BdfGNAho/vzWdNmg3ne7zsB/3SNXuMvCpkhXt0ZjtxMY
fNS0+NSt0fun+gGTtdw5pUqYZIPS29EXPU/VYJCX1w0QkAwpSxAz/1v+J8DcR4cQwzsgPwv/4tH5
Y6GjgyX+3F2XExgPtJdoGCMrR7cxYScTBsuBHAmq2z57iB21bvkAxjrHsWIADZYiavqSXaFObHen
imlIiXN5GV+Xh46IKrYQax7WRuKx1DItIPeUu9MNB9jdYDIyPbrBfgB6UY+kjHo68p5tTjYoInkq
uVr+4bAj9t+T2Oaz4hva8sBHNYIxuy8VNiwpk0CbgubYDFX1frniQeaqjeeqDe8dtnDNCR0pxbgc
mYajz/eQT+DTQyi5xwjbfVKqB6cxwthqi999EPUZLx7AsYcpElTRVwSIx5LI5uZA2uffB3pT52WQ
Q25o/EvdAnk+w0VKLOwJnQfCPDTtIuijmeK5G+YJoKO5RVfiDYTE+mHnCD0770rnpfo3VRTcWF64
Em8egvlLBOvR7s1uaRE3RkPPErrlc+kkupYAOpHx0V4XMvJbGxC1eTm7rKeHC2UZbTHHaXR5q3g3
gDQp0DR1PizAw64HDunztSmQpE5DFgI7OxR6gd2u+Z0e4dtZnTW27YhKmFfdb19K59zEUWb56aHQ
nxDei705webAhirnPip/XHDpN6p+mlzVN8Y3iyEpDpcQSQRN1AiPxSWzvkJgbIZYKvRFnyjqtBjA
D8Q/2KkAWNQNQD9MCiDdmVGpNXxVmJ37HayK9fvFsYYdZsfi6ms5xAbTDCZrKFCLsgXRZcBWhquz
iqkLtkkLPUO6W3Xyk82bq5SpbZyoY4eQ/caiLPKbmMazDwhaGodB9eNdddrx3UO2ztpw+bgIoKZ3
jTud6V/T9LZy1azgePHBjhaVj2sxd/Of2zyXwYHdJYs2RtpKeTAs/wL+llIgjE7e7G+kYs4k1270
w52EEZQCbWtoUQFKbvAJICQ3+2OqWHMmq+L6IBhytd8VSyobZ0QE/UJPXeN3fWwyeolz4roL1zZB
rNXyKhOC3rE5XOU7ESdC6ebqiMOfxMVCZBndk96+ICdTwOPAlDwo0lZNuaaPosVsCVfBNssXm2qF
pE+v9Mk+A3v7Wq5C2eSqjPLpQv52rII7Y1zW21KwVRRvjzipOGXN9nbx2ohrWqf5MHE9VdOgjyuf
UAd2vr6Q38XUJKHXsnAmbASTMrY0Ed7355Hb5jTy/QOVR3ch/PDt0Fr3YPu/s3pOdjj+/aw6tcLE
b2APgOKDt84Ic9BT16qT1NaxbMB2OclwiLWyNLN/8K45/HMt3AWJjsuM6a1m/UAzGOqUYAkbf7mH
ia+cvZHK47kOvzFjDpM/4/WJZ0mhJrSe6FscamuZxARuyfpB402L/szEh+o0sGzIkv5as6/RdtER
GFiDGCmmhPrdBeJZHpKFYxARlOQsmMLCix9twUpolgqvQKbhHLAoevIh4k/HFHqpLQ73C2u76XYI
GTcjtz5TiYIqGkNyOyH4NbIv8JMc9LhiJho9/EqBg9S+tZ7F5NLPAqxCKY6hTXnX/oiU2oggXbuw
MEJ/f2ukyTwBYQdhGVHQRf0Qa2D8JsfcYLNfmBohjmclktmOH+9yN2k4DG3EmXE8HIim3fuiqrQn
knrtF9MjGvKYjJuS4KadD4O7IItTErOYEyr6sJbhu9gVPFRmAZlCS38ExAbK8up+v/nA6ZFKozjY
C6+7buYm8KX4NwVQLRwdVKyRtqPyyPLwCGx6ZHUS5iWi9GU+fBSG9NkEmi5h6ag102wWqZ1CaFRo
wk/9c3c+LFg6mcjzUrQPPmY8ZIiebehYZ5zH0gb8mFixuOGDR47PsJzw+33c4TEE7qG4yrvgswVu
Mpr8hgTCqCztv6Ua0ML3R65WyylFYDJJOuhXXmfctf1ws15H3BR0mB7YwYNB9JW0iluMIwajHW6I
SwaW5arJs5oK647r9rDl8xhUfXCE2bvHr9FUVdjFcUXvHomHO7ZYaHjk7fYPhm1/ckcjdIf4gcin
wIoLEhv86Qh2f9Q/yLNa67KvWiyLh+EMMk4yalekV67Sy3mM9riBBf9OqqXYiO0jMlUjxlxHqGFb
APi0mlk5Zk0QVNvYTOY70G9rJHfwAQ/q+vwsLRZyLstKuhYnu9bK5Mr1SvKJ5JLTiTpy0JVib2jA
EV5Cx5+RGb2BoA0aUHWyaapDIXwprLFt6OevG0mzXTSokE7ej3966z364QgjZ8sa4PeLncCxkLbg
ZQkVNXR8XoaX/uZpcPvwIWR05lgkx5nOZ+F54BNqqeHt5kzqXsry47x+XaDILQ57Hl6DVTCKCKnS
sFhe6nEhn+f6kewupQZLCBehVsZ1qu4w1dqxnaGfA1dai9M0Pn3o9HR1jwLFK3xERW9FoWAw79UP
+3938rS1rrgs/hvnlpym7xc87J1P9tIUoHBNdINN/WNWFbowu+Jz/YCb1jT6t/eVdMxTjPyNFcEt
bvFMX00/BDnV0UpOvrgSA0qWi8hzylrpfA38UvkReGO+kQ80U4FWvttBUxiYHQ5zFJrcsY5vMGUx
E80g3mT6vjbgeAVeeTWzTzyiCZ00xSdvSV9V/Rg1liOaRDBD64TE8cC0Nbjro/xfRBNUYhWNmoAB
8Sk3MhwfxyXH0U3Gtv6jjm/5qG3GFLl9dCfvVrQn0ugeuSLl0Dy9GJp23bVtiW6jzicg4Mf7xzrH
tlpdmIMZEXgHCUZgUIOB1CW2wlY8eVM+l7Ltqef1/ZdpRNPqXny0Z0B9CkWXrpDZPKtUyHAaUxUA
aUko9G9qCSbSTpb0qkpTNOOzYQ2q9n6cmezOc/R2NmoUKyunayagrdVi+28M739iT8OK6Xd3qSe8
dFZdFLhydqtSDFVa6r73SV2CftqAM0sLbBJasF8kYHWA5Kj4vryPI1/U279ZKFRiklnvt5yfoZBI
M5CZNP6XrpYQ+Cl+zEc81aRyIgLFFwrJ0lHu8KFM6vHG/MHeKC2yLIq+e+Pcwk0bSBgZAsq+TnGE
6DpVcIP64TuDw4qqNntkeXIZLIzNAq3BoKcoDF9CfqnL0JN3b7hJQVrko4E34gUSC1xOUzyrQvqT
+PfU7fLNQxBfXeeLxE96n+XNhtJSplW8lb1slCZHRakK17c/LH3TrXkgTzbipnFjvZa60FUzv85q
4t7TnWcWTOcRL+3y8RipBhxLNoMKX3BRZEaOaPTZcUQShktm+bDKj1bSHXnQ8GciRFkkIeKm7akM
dERC5keZKL2Te0LpaS1tR+PmD1rkPtbH6ZEypgPnfJbe1clhoMcqf90I73rxkQi8FIwkrj6drnGt
SQb4ZK0gvbjA0WuCGcuRZ4VgUizgJB4BpLD4JIOBmRAwVTJaPpPRragzdJN3OaneTf2pJwHom4Nh
ATkLwJVHi3jobpDd5tctp9xLX0YMBbKYQuubE4V55qS5/4OV23RHAjEm4Qp0P1OMcpetql7l6KzL
FER7D1PvkjOxTGSU5oZOiDPP+ZxjwmK3TFgXjWsJUY4/Kq52SXAZXHXlgrPKioAFHW6ZVugwX39v
4EcCHL+km0Oilean4QwyElXySMas0Z5tDJGHlKzF1DwRpPxbTvpXixlLCm6eoK1bJgcJHvt9jqEa
nIsDhfuM+M8LEEkF6/EthE9UeIcXteTBFQDqjeVEskvg+gKqJ6nGLeIP+k5pP8J1kVOQvpub8qA+
em02QpqyARoll0aRtN4GL/12qYc6Vtf0SJNmoCIZGoT6V1deAIqS7QkJzLd+TJLqRx1eQSsMSUXZ
BHoZlqscmE3FdMedNCC9gIsieEYK9iIgsQdmamJr4EQ192gvrGQ6JBgb3yRbP+bfH6gvd2ti5yLt
arEh8qbDfg3XduZbIE1BrkJTAMqd3W41iRvaGPZWNsm7L/b7adxu7WWRNPvpz9FRLYzhyatyKnyM
btL+34fgPRIpaZyEC9Jpqlyodog8MeNAIn1CcsF02uB960mFFfw7w96rC0IxPDaqk0MUK1kkaa6w
sPpXKCb3wWG6pdAaDvYhWLIs0HHofynga4qnFJ8cGCkjiFed4WMNpXanCWT83xVT0/OHc59f9SSZ
ocd7IRCiI1sZ1PznIMXTmsMTS94Zh8BtSoGRy/bKw1oUXQvV7TMcn/CZh87Rp4G4ZNeD6obb0uiF
GiN4T2NQmxQCCo/90chC4rmsOK3jZk5HUTFHZFeQAwt505BzHYcpjLqL9YGx9Uz9v1POXi40km+J
vzKTFnNRXD4Q+TCgr7bkao6GU3JqOVSXgIqPp7ntWzUKfl/jmRjWqMQU9J1Og+lSNaFZpbeI2DBi
vVPSwZnfqv1UxZiXLjDD3pWr/lrR7XdAtSxvl8ne5FPPknD7jvAztZamemHS49i6SFufhMmn8W1o
zYqe8kjRNYAtlxga7xDcvM1HKcGRRdUmNwZ+KwgLJeRoyJFpa0uSqndka4aIAOrPCZw7ZUdwSXm3
ONjIhu3qjq9D7Dkf7+JsGLxYzQF/m/oT2saqZrqNXsWNXU9QXR4hQft57DTCIsL/0eqtc86q6w6H
B0Q9WgrtO/qBCmA+VeXqhL3ID0WM7mY+tBKiweMXQO1UnUPL5SBA5ZK0vuMmaz3V3eiQVgqJwmB8
IIKugubTOqSdVZj0okkhX9I0mQrXGIymRJz6btG4K/wGNPEoVEkEhfCzc4Ga+347E0tShtUqsNgl
/uqfDjKbR9vNTYy5NWOGeLXPovX3MjmHgTycoTq6r2jE8S8mH+PKVfoCx7tCZ8ZHZ4U0F5KGkEEe
thpHiETr7zXrab6SffpNdI2x7l3FbZ6ILA35h4uxDlRObYgeHR1bFKpVKFpiN7Y4+KVqQKY3jWX4
yCmVLxDTRxJzhte2QRTIanKL3MfFn/eKpsuK3v982cN3F0OYczUQ1rrdRiO9yuQgc2LQ8+wZhhwM
MfYuFJD6bPQIGtL+3bWKgevEcW3RTfygH3RVFpmMDBaEWIzlqlbQK39Z0874klLEmi42DvDv1ULg
JkNY4LWg/WaUBcXJrstGmeyw/vYxV624Q7Zuw1nDK1Xd4Em8pQoYNEyjXcaxIGYhMHtedWKa72NB
IHF8w3SfSFz0gx/CDM0691/YAernmJ31nB5zZUKN56r5u9L8PSYzlEjFDIDoEaslj9V2HNvLZfcW
bLYVoY0ptvZgFP3m5bql8mFCFfhnWyzamTyv+UJ11kFYaRy5eZUVmymuOR07rD5z8rxeGIzkH82G
isCtdeldQFMXlWUYV8ScB/pzsDbM7cCMUdcncVrXnObuCyLnODDkmt6m+z7hfNzKFlkHaQExIRWt
KB2EIWTcaJAlF3h4ZkZbsc8m+PhEk4aX+8r395Htxow36qUTWz5ROI7fGgyA7M436fdOl6QeI0yn
NxfDQ1Iifl1AHLuWwnSOQDscrsJLur45Rlfd4z55w54/Pd8dU8FOdb54Irl5Za2kodqvHYMUsHWf
yU6b954KBNoEpcMC69kUJO5D1teey7b0+3S4HtnmMFG9keGz8YgvAePfzc6/62LFTd8eskLk/+cd
PBGkHpeMe4k5MK+GrIVfV6bMQSaxNJAV6CBASy1xK0s+oaDnZmaG5OL2UlQgBOJnHsOAwxwGqHyP
t/4RMJDiHIaQHQIqAt0Rx3n7y6CKyrIZsm+ID7tuVGMdwd1hVy4bkXrhF6n6hoMhdrD8moCgEY7P
x4XQJ/y5C6dx/IhzVeWTqgQONBSCpT6Jw/bzdHlz077OEpROuRppBAc71N8TQEDOQX5KAHPM0QfI
Jl6q54uAgnJ0YLyGkgwVOflQT/xM13y3xTmwh5ainRzr+pqb2H7daX8OzRmZxCvVQ0M+YE+bAGnu
mUgNcMyztyPx+3kAMJFBsj16X2Z6ntwusoGtYj0l1VpRJT2Nec8KbKXeC5QaHzxdUsnMbFyd9YTp
sTkPlZXj71BK0/lnzMT69cgTSeQ+VSzridbFIxiglA35bcRDyqPGysEl8rpnCaUyvOw7nWQ5s9+C
4noc4RPO2QagS1U1rNcl+p2hV6oFypdigPyh/1kKjurhbXioqPh/g17358FfApDrQiUfZqdqVqRS
JdjHAriT39TOW/JsMOvnD0zl0PdlvYREDtHO4DuLzyidm0619i5NMRIpODWSHrY7ad/rcWGOSamC
Eu3LxuQLEsyk3vijEd82uiN+DZjBmVVNh7ReYyAjsPyFkQVrLmIYEPc74RRnbhN/FP89XnWWSO1c
4SdR6KBzOY07fxVMA63LIQEBMBUPhViL9ZpbBAt/wRenF46U+ToEiAk5CtO4zHOLQoct66h/iuJ0
CG91RluJGq6kw7KI7Hi+vF6U7RVaRMbhq4EJUAbSmG6kNCdnEgULMMIO8T9BMF4zY2zH9cqYtJGh
QLtOSyJdN4+HhCZCKFjD+f7owTAcD0jBzzCkZyG7wFu2cmXdIRCPCl4xykBTPLdwhD9SEKxOIB6C
wx24/n3sz4Fa22xKFHqmHjZ52B4Tb7zOAcc6ghRMyEfq+3udy7MiLJ1kEqHrmZekkQAowVrW1Cab
CKxD9K5SXruSZAt3TQeRTw60STPJz2fob0KqSwmIwvXVmB3NuaegPbMA7SaC9d3n6+SO9TQawGt9
QC5tUFsp4+eLmRNPbuvk87pEIr5/nSzjtdLaM5PZO27TL3MGbQuDnQVWDGXcW2IFEo7BrYevU2VR
+rOYSUt9BDwoxREwJeu6rMxTxojDxmzDQ+2WGbGVzqVT/4a8+PxrWmc0XhqVCUj4syR89wjCR2Ai
3lVuvXasUEyl3B2X7FkKrb6thG305sej8WQIEIc/tFPANSJwXfY2nej2UJ4/z3uYV6CY9HrdfsT+
KtXCDXa0um2Mr5bEh6s8ZVL27d49bHg0zChiuE/DQQEDQflnEC8ao0po8aRm2GhBoiO432471QtA
X5BD5+3LVYu4FtDPKxRLwITZhP1VljTHRjeIy0Bzbxw5T8a+EHYnSANuVanc3OnH0VPE5rKlOE2H
LDzqVD6BMWdCrtfiJw0MEHgCX9/8hOzSbc+a5X+jqYQCn9xLYPZyj58C0URlz67nYvSbBgabXCEe
jYpKqIxAv6P9UU/T6T5sCyq7fCaiVRjHHh9yoeLkdGi9sx1IqVSosaB714xU7p2tQcXlv+hh2Gqw
Rd/pu5aJMUDsqPu1yAqnLNsxVwfsTfDnDeaj0ZSh1p4dgi4UorzrR7Js7hQPWUjTsJaHOPRNmHF/
z5t7x2nVxAipIX1br/AuZk5R4XN3oZbOFAAR5RgAT7plZhrlNeNoGMcpch2Nd4UxvrritIL7sw3I
/0JjCFRp6wK6e/IdWvSo8LaX7kQpCmf3GJAs/Qg81zstHPemLcNa4g1mui0yhtUI9Nr7Sy6m/6JC
iv9rNSFhc+4fmCLE4T1BNi30uVfznU3GnZM+fWEbE6pkPooX+eYDgo876eq6wgJiSCD4TNIM7Ni+
Fxi/r2Xdu1QTcZ7UNY5ai/3TzUOiMSahftOM3pN6Nxlj/zIjbCDCcsuwIohvIhoZzNtwKtiHNQZK
cZhfolufhaUbnGsTsR6oEH3exKnkbpvXaaKKOt4xCbtlso/Jcl3pJJ138iLaUhYgr2W+ICMzxl51
rtbFjn3cNqJLQG6PKM7Q7+1a5sBgY683ix0SGaKcGRBmPlViEeSNxZOY3hmJzjl+IvXDxG77PzYF
5j+Iv4zq+IVXEpYj7cCPyl44ld1JCpc8mMX68IeIM9KmGYqTJtLmhPD/b9cxQpiUl6hz16AHHAVe
DW/H4kSuvVGGeCTllouYSOifnGO7upuOOLAg4J+t9TsTCRr/G/Uzi4qAiUlM4cJpBvx02FLrlI3a
qwDTmMhGsItxLCL1PZ7OkxXRncSxM9NRJmJRm5YI75TIXpFf6yBjDJZ+y+BMId+BDw8x+/39NYYN
57oxombzHuCNVvQYBBaqnEql00r+x7Vbi+wui7k+5KOvQsWhw6XvvOd8NzngXFJrFIxg5LIWg1em
PHc/EBY9PLg7TtpirSxNHTF1yAUWa3qXYOWtX3/Tyg3ebWS9r7fKB6bFNGeXfqwqCSBTYRfWeCwJ
5c1p7WVDG3f2bqZJWo5kPXKNRI2sNLUMExvw6km1t3iaCc8Y1rSHsi91eyG1Oxj/MK5lynJGfwSP
l1iivZQZF2cbYk+qwd7TeFetReuxSJrtnD9pv3YMCAWyNj0qNEBJ12bbY9lvkfyNPDQdiWKIDaJ+
is6CaHjlikODcTkboBfItIF70ZridqLCJ4PdfdCcl2utLomHfdl1z/pPRABPGmx87fMEUI3JyXLW
dXcy9WegU7gf6UFwemSp2S5WOJJc2pDocuM2mfc6yJReO9bhTaTeBF8lz8HTg4WkL+jvXZXnxnM0
RBSVAX6Q27WTsQ0kWJCMsor6/eFLT2ZmjJAlWQUpRNgEEDrNfU57C96lxqOh6BrX9yCVdoyOq//P
OO9cYolliFzwKm2kQhwvgGQCrQQM3znc5GFckQeVNJ1/8wGjY/EZVjcYY7NVnwJO2dXTHWghFkUE
1Q4IUEgVwLx4oeg1bM00LAFTN4wXXAJczhcUfKOkV2I3rohBcvI/QW9BtBdIHLp6YfMZYIo+eYya
VWec+8RE9RPGkbQEVatMOHmc5Kt3pbHYgoSip7QzkCoPFNpkLKop9Lx94T68w+alqPLTpS1PjpTZ
iu8dst7W7sivrSzgmMNPVg5POSh4rWpIpqIoQZEKkINCcJmlSzsUpshdKVNdX2W8gSDHu0sbS2jf
lSz+LKlKpGkpzWeqCeRQRj5JfGMLngzHiFQOZh5+jP7vzoj6xn6JB1ZQ31wcGrLauvQxzpdkv+uT
Mb/Tjfc1Aea4+6n5stBAEakcHTvBsG/4UkI4xlFYhveQjGjWRYM0o+GtWNBqLuaMD87Zz1hv2eFl
flkFvxbeThVrZ0nyN0uqXJeg1XsB4rFa2KPy3hZ3ni7SaDspkvv4E+vpKbcaxorIF1BITM75cA9W
6rsY6qUw8ffz89j6Zom5ZB9UjHziK6Ur8dtxG3ymH9ibu3pyZoW11sM+5NFlKrTSwelwDQxL8PJH
d4xQzv+J3GZycAh7a4Q/xuK6BgxBoMKJw9JPfsaz1DW0AoGWB8i6MsQA2NV5N1UmzemI/SDuKjyx
jXvZGlLBE8jmAxKaSNhaxgPtSSmcePsNsPeL2rdJwdOuMjoqY97GFIb8h9paZSHJ7jEjvt6E0VmM
t4YmWNjAnOcdRSIEwhszacM0ZVGXSTZp1o7Y07pdZqIwYmkU6sjm6rHPnMOp4Jc3kky8x9od1q47
19lOdmhWGtNFtWXQdARNkHqEXnPbPDLlKFwOYs9un4SVeWFvc20scY8cQz3FexAu73sAQIQTIyyt
1X94wctSu7Zs9Shv6bn4ePC4IvAmDDzO+chYnS9qVHR+elwjfqGqwRpelZSxWo13HP9OqJuHUIi0
dG18WiujnCkfmfsh/G1D4b+y8IO9j34WEwLfZchhPcAIN4VKd4Q/dLGSPy1KQeqps6HW+t0DByLJ
IEqyMTOcLnOdPewpV4GNmmbXEHvTFbsIR7bQZ+CFmO/Qtwmy4eQwkFyvEt5iqx5I8gRwK4jzn+Uo
cKiBgvadjjCu+iziU6jT6q4ir8KkES1bZKvWADPKnblYIrXsg/6tx0Z+8xVX48gB8zVDGUffsQ7i
GCQ9QKhKb85yvW43HcY/H1QKqsrfZtMjYheEWUr5U5+sfD20xZteAWbZBUCDxMz6XuGxUduCFJN5
B2MSJfk27aHCHz2c/zdiusrb6bxqn7648KZ+D0vOcf0EOhN7U+V3KGQjb0XZ6700hpWgGe62to5D
ORv152q7j/p2ZQh0/F22iTqoGlcei+kegZptCAMSEE31n20G1rZAO+Vdz2emlujEpsVPNOxz27VR
gR8R62V3WEhKsorQHJWoLCsRYHtJ7XPKZo3NAIFaP6MZtFPsFNKZLucPUmUvFKC0OFsOh/853k3F
rBmJBsKM2ekYDlw5XnEPjmsWWBhNPh7UB3X+g4uAn2OGC0Tt3oxDW1TkInWJX/KewtR/PiiT6Xkv
7cgQ+iMDBN7ktoVcEDKE45b91ZaPc+AqwmSrHOuQuE2cvNmyGJn8quPSuFC1dLa1bpGLMc9wB/ix
A0czjM4HgZFk4ZAtaBgtVAyzehTSL/XbfRk9mvD7VmyCgn+nbLQ0l2AMCMsWYkzdhpBGzWEfxo40
bOKYzKEoOieY7WZDPLKwSFwGvy08iwonXV7WwX0pBsGEmiKR1rofE5DwrqrgUwbbbO++sLb55IpM
dQegULjmtSzco+tVTaoOuO2Ov5q34cf2N5GeN14GlpuMWXVNJY+5k+rzWDVYM3x/Fhx9OMPTvkA5
N2upM2tCxfoyxSC5t7WbGO1WnXUgQGk4geUMWu/gkHHAGgAy/j2zEpvxylD3cxdj3aEBAQ4Z6wEy
ORxq4vHyUtQymM813vEercaqW5L7Xb7JXH6JKMTDa5lEDrk0PR+yNnioM4AnADUcPp4zOdVYsadd
+yrRc/H7vSav7IkuWbMsimmg3nbWxUMyoFP0MYPOpSz9NXmO4Bv4XfE9yppxYRbYqBTHY7EjqpA4
SAZxbSvvHZyAAgIewlLjd6l1UVg5+GfGgF1btHtomb6iXyCZpRoP7MN4T2yTXg7aIdfQiZ2dyplc
q6lIesTH9sA47oXDXcAuzpeMzMG+csek26MeS8TUQiHK1itb/2qeuy/cHAFbfwjFXqn26NNzXwrG
E4wtL9EaORHpnpFfhVmUOOztLKbVuldTVG/m4RZ2//sF7AONynLW8GTgns5sOWeH2NE2YED+zm6y
vJXpwoWLCx4M26Nextvyp5EWhs/KNa4v4gQhxCnSK5a5zUWHxs/f5Rjzf9SE69uEPsRuzjEVFjpI
QifvjpJgMClhtvhxDXabIR7bvC6qM/xqPvTGuyjikGtTBpEuRJkqpnELdpLIkYTT0D0qz8lIqVc4
u1NFIHWDVq1k+75h5MneijUWbCYWgeSS7PTNoY4VXmE+Z7Cp/u3EkK0/hBFHYuLYRuqsj8es5A23
c01fknvzvTDLLeE72c6+VY0wDOCCpo0Z36Tw4DyoezfIPffjgr4mFr+QOjXUzZCJbVlcTeFUV9A7
tUwmpcriaZmAsJPoJrtVCNkDEL2fW8OVwv6RzJE1xdrEFgMrCu8F2gmBVzn4jw89BCZSO8cSOvMJ
kOpdcv2P336k0vyv7QmKfsbES8W0W/H3jyuYRcXkCd3glcEXwvKC3cMgzPuLh75DD4O4G8y0fBUz
KemWnz6zAOemimBxrNW9KoJmPbQ6U2Trs+JIjNZouRFKwfBBqb9+AMqXaDH/oeBzHxhxnX7T5t5q
oFQkdhevefF2C+ItFCyGJzyEKaeWZqT6nEnhxzAStU4znfyOy8PgzDhM2BtSLZVfimrN2vGK5yUK
nepebHI5+4keGMQLX95VvGvMm8ljSTEstfWlgslbA51qIsHeX+gxVcYvqyom7Z3NqFmhL/Au8ZtC
iVjeSW8q6WzFvGLfMkArzMw5jKly6NoYtRQHyQ7G8TYw4zLTcifSR19M+ToGd8/RgV7IdTRwA+W2
MdRMFqx04r1m+twrhGJ5BnEywvcc0Mnar0jAtyeUHwN3VP9DpVqTm2ja/ZRYeiDeiP7xhQe1V9l/
UQyNTnlf5Kay9ugNTeOZzRqcoreGBolGud12FFikNz9VfaIEwDVdKXqPF9UE/+ECQZp6w3xujLgB
tk2qrpKPkCJ3lWjiYZZVdtVtncI4+HfoNY/FoUVfO/GdGTqvH6OeuyBqdypcs+wxhjzq1nic/x97
rqXod/b8CidDL8Nu7Jw9E1CnCDvkEWFLwhIUSORt4e+t2ED40YFSbxLtWLNYDtGqreg4WYLTk0cv
c5NuGWEOiVyMjA9vXOOw2zIJ7X6x5rG3Nj+G3+kQvT6MHkYld/MNpiHI48d1u7SVr9Am9QSX0Kox
zf0yQBS6aM2EW/172OYGQVyyjQ+3PFv0mbfv7ZzWS4YYB9D3wX+wbO0IrDFcq2ypOvWjLhgyzCMS
fUEHFCPoh2kcBHIzC30k+TA1ZZh2CpL/S3BY4h3tatlG3YOQSVwyLthd+JlAbF2NGOKepYjvClWl
xhRDO9THmFAfHzQy+/dT2sh/JxIdd6RtETv68kG16NKY5OVPlazUsjJcnO84wByB7KkIwTYBo69u
f51Gz1XynCVRcj9UCxr6y/b8HeJxVUCg1jfrxpYrgFV2t0BbQ3BSNMx2MJHcwS3hkSGIiUNNF5kz
dvsQLWK44MV7EQrJnz9g1LUOyP4dUXBU+ugjzc1OeAhkWCUwH6axnPV4kN8+Pv3ZF9YVNodnQECU
zCxm1yOV5k8AEGCw4TJD+Uyz67J3umtwlaNCOEGQzLu7MGZ0VYC6/M41pEhhH4IMocqmhyYOBwT8
AvwvKTlruLHqYS7hcg+HL1VK90WL3V0H1veWedUnQE2ECCR7zKz5dbe0Vs8GFqey6WqnRGYk8u0p
nCr4xwJ4Atpin3dDKvvcCEOd8pNRn/niAtvZtXMasjsDmnqAVvNlFWaxW+fGbztyMAb8/VrcBx1q
79arGwXmu8gM20WqdTjdK0FYSjP/4YF661WoWC5Ai+LZD5ju6x/dORvEoPXyCOOYQ7zumDN3yxLG
1CBJwgW/e5a5aA61YsLi1YNTd08wnVK6sRbzHE5MOlBcZ0HAZCFNOMpVLURpr6/WujKoAuGEIMB/
Bs5u60bjzsGIbA1hiCdIxcMp7trKsn7g69ISkBxpGoWIVg2oX3Y0WWairRZ5fEWWDMwPsk+FhVEs
kHnXS1pJMqFPkrq10DdkGhJaLlqiI52hxbvealOoh+rmMKwBedIRZLZ8bnhwNI8b1NeWvGxT8t+s
tsYiFwpuSxxdjN1bri/7dCliRaqGRKlfxHl7DBYUwAJ+kOG3iFnW00c3Z9p/Em8zAT55YWRFHq3X
U2YLM7V5G5JHtJkktMlc7+ZiLvTcxA/3Y2jQAoZ0pgvS580x/SQ+YDnf9fAWNuhp1wn+KxD7Regq
Jy5PST7YeBPSbH6hNm/zpK+c7e+Cgc85n4KrguQh2dv+BgGLhELPCFEE64vZgL0xc+/tsFA/NyX/
IuvlVFH8ZBTOKJvkaBmh8hjv6deSVuuIC/wLQ7sU4gsy/cUlLCephA38uwucy38kEVwuIoCaQm8e
4sW9etxQVPv4MGxLuakjfxuSJxVazfLvTJsVnYbgKhD54OQvBPBU0MFvXShJDf2BWGb97RGuLNry
MhhoSor5o7ovPA1oOaUNglSzlzfjABhrFTm2puOu1/0o5B6xZkWEsA+kMuFHGWC6E5cunQJoiUkx
sejjVjR31QTOtFBTopalPvBTeg5cR/iiKvo/OvEsExtPSAsoMrRiIgV0gI62uHIwiSAazGZEjGHq
fWooGFzXPgRkfu7l4r9Afw7Z4xpgJCtj6VVHlkFBrxadzDnX0tYlkH7ZQoatMq5cvvaf8f+KMIuo
vwLvWgMaxq2U+QZ8k0XiK59Za2RjnTPEom2hphcFSTtEkD9Dr7Qkoq9augsSuAgb6aERRbQH951b
D+69VS2kmcsLJ2c2VDUzogfUdmSYN6nCppiDC7C4BqlIKHgOYVIJehfq0XM06Ci8mYfsx1B59Lwb
0KObYBnw+zirfzqW3GrB6GgOrZobTFTe8h4hTjhRogQQmpw80ny+7WFszlw48dMalzBhiHm08cVv
GSPcuWBowbl0FtGy/krqN+q/N090cP0Jcw1N7nJF/OKSh2APQKNFSpIMeB02ar5FZjKQHfY1Uj73
w4hxn1KUp4GKnPCbHAAgGfsgHJG61cXn+nhlgpTGNrSA5CB0KvkHJHDWW4z7PlkozQdX0+TuOFEO
jkxrs3D3IWrBGPD7Axj6cNCVoxeLDV60zLdQ5J4EPMOiyysdH6aOJE/0XYxsDQHZEI7+jVnAaHXq
pmnxfzHAYEzMzX4IbLyt5slCejZiSMiCG/uyL7InRAUM5hveo9oZNFAdCnLev24f6+TkQwLMcDvr
JmRQ+/jIN+uee5VNd9lEuGaSBvNLSElfYeUNpdRu9+pW4RlhNPzF4KuxpBLbYhTEi6EkyYJQ8Esi
NCwyOY9ZN8voPSe3PBaB+Jf8gK5uaRAmll6jwDUK+XFzadE6XPbSZbCyTykAL4IJEwpMuSl8fIz+
KWr+F+7tTGZT9VJrmErf552K+ISmXfunT3A2y5gm9B3oWAugV5nyuQdfPQOdv8dl2Hwp9BmQQcZ2
kwe2ALVUDNR+V3C1YBNmc3gyAmUfeNoTeXaq7Fzsnx8ugzaNTA3sYHl9beLQBR3b7ZnNdrvAsswR
hyZwd0bLZsNln6w2PtPusNary8vnu50NDamR48r17rOsLKCL1EUjQ3+w1+0lWFqvQnjgsF3Vhhsm
j9cIDD2aDbWc871BkUsbY+H1anGFTwz0sxl8reARLoUH5n7ZenL/hoZJFuMaduEdRbtvlEiHBhMd
GkHZuu1+BzT1t4Z6skkLJyKRSlz5D5ng8GeYxiam1AFIzCL2Yr2rd7mZ1as1gs9rxIMsnhsL1hNS
Bi3BoDJlP6wtnGpdR3NOAT6/3RTV9gl6aZLDkU2OWCcCORuuPpqxz60xCtwoVB8ipSTjpi2q0tt/
Ct5GBM/qTvgzoY9/JeA1hQaP+IvGC46ROle9dF/DP3ictJlRxeff9gTnU7NSpLpilh2HwtmAdO98
z7MRRxT0XRYu5yZRl+hVQx73Hr2G4PPMVfqjBUUYRjCvt1mvlOfqN8/G0GJxUY/G48eNTElzpGGb
G/WYx1eUuCfxIVWEEPSFIzJ4N77k+cpJZ1C748x/5kAi1o2pxlPlPew0Re2uv1PYzDDn5Ritnnf3
ZzFoxMwz9vQm35XRD5xD8GrRqe4rk9izI/3jgkNm9RUJ08YFAW3e13RE0kW8S/gCHxPxqcwoZuY9
FV9MuCe4KqSLarnKxnDgtVc8BJ1XAsMXapHGDB6r4xq6M4GCyex7G+izdjnUxZJiZc66eWUlDMeA
d4oTwfDanPMNuzvQWGXmFskS8uvMim/IHQ6Jc5PaSYMblFhWDEBh+dB/fQrEyyLcoa0z8rGnxGiQ
27VewhlCDv2u5o0JbGvYHU5XQ5pw/Elyg2O9eOpQKZANod5lhxkzmADnRx1jX5GejNfVYst76w6X
JpUgHGjsWFt5ZWlAgnT0WzBB+irL+ei+gY87sAxdF+FKkSARrcQ1R2Uzq1q2CMOUVLvRrXxI8GMV
NS6cP2Klt6TIgovv4kWSTsFerbBp0Ct4P9vOwtVLrek4bRYH+ERVwEeegKBZt06CE57fI6dQJYJE
iTGZuO1NtmF7gEgjwP1VpQsQv8a4GEIy6XMJyQqqzNJSHh8bBDB1jZ1iARArpAeq8kAxI8M0KBYY
lzq0E3dH3v5MyNAyRtD/qiqOcHAro+Tf+anb8wL5wp7d8VPNj5ndIHOXK7U17yWmLE5HhVZ3bo1d
W+BTh/AVpXUydXzAD2y6BNA/qPQeyu4jVHg2ssCzsNgBWcDun6H4g9TcKJt8vX22PrZdcdiyeg3x
j0p29w61OrKPYM0XEuihWAB6XZw7Tz1bRUnYga92Ql4O5sYhHV7q0O/0rWUCrtDwOhELXi6hFezw
OZNZNaKeBjbtg6+34WDJKNOGynV32FLT20mKHvlFvgm/ySig0/f52qj95ydg4bQr1IMUxW/ttO6S
yrFPdFkHhucLyKT6FidbudQ8uKsfsfLvOjdzfnSYgFuN/0/Tt0sVfH4OpO2ypUdJudbhJUAlHNi3
/RgpHOXDUuTcAALouZ6CASuSG9rDErc6RHg/lyp/4zCwFgcmPptRBLcjaNfE1YXZ6s4bc2WRrTAE
veUjeY1jwT1uInJV3M9BN4Ns7RcqoR87Fgm9UijDxcznOcVjt5gyvuYwBQdlCe5YQx4DREMPbABy
Zn1Q5IEhhd0+yHQnA8BOl2OZRpg5r7OBAsZ3/HWMsfg3bg0pj8ZIq/HSPoop5nRYZWtumaNal0LK
y7gOaEDJBSc/RylGYcTuelZob1FI7GmL67u2GoAaxxQAzfdrTwgwFdEhsSBZkIKk/4G08VMGrcuF
2zW5hchO8zxvBlbgSyLAtj3wY4v4hrqZdv90Y4Mvb5nhAKoEWbrjkMRfEpNcjNDLwOoGnR90UC0+
li8Fu6WRCO83dcZ8NdQUIZKcn5y8NyJuSmrsmhBFbA9JrcDsfsmuPZsgdIixzBXh6VrAzf2iEzdd
5nK+4EvuXJmhZtl8ioqR59Q5K4Gtzoqsy/wWQEovdUAApIGFJQqC0zW6dTWkvHKe1Di2WXxFuyNl
SFcH/J2EProcN0bIqoR/rWM6EDQjLv5AiGVZGH7LzNJPGJG3mG4FDnkUMIffyy5Ut30ZZFrtlWNx
HOrviULHNzh4JuEjN7pdjkWp3CekIe6VbNNJOTKxIO9WPaG5Mt55A5OFB14yTZAoAFlb3A6W48h/
amVgIzL2lfARq2H4/NfZoNY9RAAESMWAKnfgooaa3c6O3tZHBrBi54Sz0/ib4R5Hv2Lte+T/JHqI
SLPhZuIgKWR1UO/fCv2CtmnJVxVhKyHK4x3uWDCzMTJwiF13wxkS9Ge5mqi46LZ4grYShwL6W1c+
W7/POfbrcoRrjN4Mpf2YT3mxxcNWNfr/8zRSQgLsVx37oaRl0qENirPXiXxXdVSE6fuCg5baOdiF
to8oGtQAwLBUrdCZ2bA0l0NvLU/ergUEPpQUuRS3mfLdj+d8TzHHIZt7yPOjJomy4KkKH38ZJPW5
Aa1liC8Upp7FV81bo+5Zh90M17uoF6hG9LUhUFyJ2OtDHuM0Vp+EoXiWJzNMRMupCTfYVKN86OcL
TCPF7C0g6izXu6kZFK5vE9FKPqsz5SVv0+ZB04naqiroco1MarhRWzfk0I+ieNa+4U2KOcvj0jmw
BRNINwahpYgPE6Ia8CY5SEb7ecPUHQtnDmKX/ft7/NY7XRqkh3eEOrvueZrflEMWU1wImUaksASt
An7Vc7ZlRy4I8h63NXkY3yq/QHKIzflU5OyXTOihUIBid4fOFoXhxdtdApoCyK2r8KjdkTfm3gFU
DJTt1G8y5wOejPz5XK0S7BqFGWhPd1F/3KcYPGwK0LheeM+s+iyRWUJRlD9R8A/OKS+Ors1HnWo6
jDd1iHfJlKJXWDUiydqRSTAYFBq5R/XukSHACs7EBEnZsnFuN0CECkBiU/s6U2xFO7J3qdm7Lc/2
/F+SUxa0Z4DtboMSLifiscNEqD2NgPL1EhZFECO0B3gEaFjaL+swUI6wIuG52b1XV6X0TvKW0Mnf
RUagOPB8Z+u2uTih687YhGv3GKzvAE9nlUN4UgIuHVds4sV4Rp9vKBRI/uXvs4MLP8WCozEelJi1
RuQDL6ZrDNGcU+Q99Wa2poV5X1mbdzU1SyaGcNJrzi6HTqyMyx2R93nvDgA3Pb0SfNL3C9PXdfEP
BzC4KD5Q/x0TB8non04J6Cj8iOuAjIVsQxFGkTJoo5EQ52zdy+tBih4I+w9edwVlEZpUpW7tw2UW
TxiHf+i9W8yTlkiJ02nhULVTavpS8kqHC7kwaou3SHPH8Rl2MIai5FIczlMYO9UwPDIjn2Z62G3u
t07mvWdYaWYIL/hV9yNFZzOd6NzsTB+PlEiH1qrGrqRrMTEatCyUjhPyO9+BDqsomM9cer68uH+A
BJSYhzWXxkixltwS1GRQn0/mtQmXy4fGQ5FgtTFKEXYMotCnAvp9r0/BppkFF/Si629e5P97dzrZ
At0mx0Rn72wo2jhNfWh0EKXYGokPf7Oe2qf/ZPw9pj2Ov/WE7y4MamKCrPz8yCZ3tVCFJeqZRk0z
/C+PC7qi590I0BX8X7cx6SoaMKj5ElS3pT0IITEYIyrzIzIIlZuh6+4GJjaKKwhXZXAGMXalta13
6tvF22rBjj9rHtRLWoF8wVqvEL/hxPgo5jT8sGGcFn71QV7KKjMvB1Tq/QQYI4nF0MA2M2awYb93
oK8nqsS0qWzP2S+PqbxSFfu2L5VOLiU5nnCm11i+s1b9SUgi9FQfXC7PBCbA7BaPbyVfpsuJ02Lq
o2TaECijapWrkKssOgOrf1y8wh7CNOfllLNBAkt+baI2HbnlleFM0ciF+EdJyupWoipiFrT6xEUN
I4KXkZxNKJQHeZNgYYEPWAjWbkScshC7g9hvBaUxstWh+G2wlJJaqkjRAnZNX1n/P6BFGlD/NGY0
XcYqesuWcJNSSNGKeK0EdQ76iouK3Zy9RfSJ2Ki+4zA8tIpc7im6aMX9cwRSN/Q4xFMjt6R+K+8y
RAXCwDfGWyBmVp2bduUPweTGAlgBiap1eTiArb9kG53W1ls3MXXcbRKoKEuZjdrMHmWf+vOY8WcA
YS1H7i6Y4f/E2ooni4Mw/73jMZ02KtG1XAu2YMlduBcPSXH+qU5zR9/pY6WI1en4QUYGTgEe0kAP
i4whTZDy35JfTfki660bVBSrY1vyujEcZeaXFsjfPuLhyAsrYum8cZDgaecl0J57VYfLmq/w9Cni
5+dagMmXqTozzXtIEzrpkaT9pM36WSKv/hySvSlBZ78Z1myvjj5w8IhvRShchZq2kgdoc4Vf8Cdp
RR1sKpHlplha7+DOnYvbbLORY2pvFcjScK9vsjoMI77IeJDHeF/JTClR5p0TNtyVuU89QSnVUi8e
f/qo75dJviQv6ekW1AvnfVtgl0+HA+T3K31otmhlMY/Ohc5C1buErsO/TsL0mjRp1+oW9FmnTBt9
03/vAyRTj9ycGpjHUwo02Vuob7/ceSWDVVpU0mKxLkfo1wRCjUvAdy4lxmwyv+YetvdULEgrx5Jr
qnPPH6ktp84RXb7BXQcAOkQ48/j4kmZSO8GNu7psqxOWAVuaBYndFJkn7DvuGSiCUWFjwZ26qGmi
zuygO9YD9pd0Wj9y4QZAEeWBXb9UaqtQ70lS+mw/6I2lEdLpK26jrOxmeHigYDiY0Fj9/TM6jlJo
P4iH+9ndtCZigXeqtNTZ/0PXGwAPWs1ejNf5EVWfa6fjX0sOCywx9Rew/8jIgGEQBC6+9rUodlCL
RLjiZI9xSKKQKahBHc22PgMztIQd61XD2Np5lTr7UJgJwT81FC7n8CyRf+CasACXikc9fBocXTb7
XL6Sw58Nks2rVlRbgDzbYXRy5VGGihn8O6HWS3MCDM7js1anPfcwfJ020e9o3AMrS8bb4jhNQ2Vp
VnKYvhbiwd6hRgmXvbiDgSDaYA36lcdczHlmDdwxRLL+zfsW6fDC8WAgDtZfR4UnS1q6z/Gv7jaJ
zeZyY02pe/ifOdUbhnGqZFbszI/2QQLi7m5C3+jCopIBxpQz6YV4tcuJaLxNm8+qktYVTPWGoDWG
vSur3hBS6u3VhiKXR2WA+jwfIDXsDKQB0Yhp6ObJWEUt4Gu1QXF+OesD+8dTyfzVBIYG9BYPVTrK
nIw0ymFoRPUOGOmYnNzndOfxwrXg754yL2HGYQm0amzbPeCePbNp3qW3iuuYF/HGFQT8ppZyuexR
QU9qNvwCOK7Qoa1xpGt9OzXqDInLwdaTiHbF/0brsrBnG8TM2kxpTLT5VR5efzPOkqYJdTYFCG/A
a6piSA6/0vzBBu3QZH8XwNqDHo+G8AuTbD5m21OEAR2F5emJ5dx7EwRqZu5LDR+p4hYBf2JCZYE2
DwI+mh7eUpG54ne187FfQ0WxQWoC7e6KhcjtGfOjawieoYZxeEjktKbf0Ip65GSoLWx+aEfz3J2C
CyfAC6rMRmZhHFO7OYd1KYPL5kmCIMwIw/zW6qv2oU+jsNhkE5sZOiC2/uXW1YEYYjzEGF3WjxvZ
EVFnYr1mqQ/wDmq32VA5Yq77e87Khb15hGVPSpwpCWTzyY6wjIJqSjCduNEW5ch193tdBDJc04ub
c/yWtYv/0oyRPSmi0GOefyWG0cL4dTNMUU7O/2bTuzp63fkjfWJhWUaMQMqN6lL46pKYW7iALUoU
JDlNVHv8yHvvdDFIF4/uMq+SbLKYChqSO5Wv3fSzp6Dy//GdddXQGJ5JHATXTltmIMtfCKc+PDgF
Far71Cv4hk5IVYQNxabIrGDulrBHqsHL6aOWU20S30Y09aTDxgPMv7p8iURi6RITW6nvf1XEVVxc
6HDY/LgtgRintdTs/iI8PKRYgfqdVjzT7YBVhy23YQZxL776JjXE3DYBC7KN/c9Nhse3X3ulylLN
WqK+tX824QSlK72c5A37Evt2M9PMSzxWGs+DqkZMUoGFFwNCrkEUKlHiBpuRCRwInon03ZNM1d0J
nYXaefvh8LQyBo2kX1/2JuThcGOKRkFZTQx82yK38nhVwjps7NeG+MeKZmICKdDADpzVhgzmpyDG
SUJRxloidPViksOEVbC4tx2SjzfTJcZmUfOUSIbc2RLWpuU6D3u8+TaXytOKlHIYNCfcmL0OCSfj
N2HGsSeAvlJaWE8KCBqdUihABsRLJ8wiTNTnXBCd6N11EnCaxRRf7UmYdQ3rs4cIpUa9gzxfUOTF
oh3zjSFseAo/GvKLDQ/qv2z4HGpw8bKSpYzSAA6CyGS5OL+1dQ/uHMZM6rb/L389jH3yGYOM6agg
Y5e1w1nxDg+9Fp8cWJ6UhdsUFg6derTAgjRdinEIHUZ9MkGDSNwAs5ULJ24qAZgBkwhgbeLaQ1YN
2TxPcEC8LmmUYYTblGP8EyEl7VODfh3KWv680Sm4LCzfMCK+84QGJTSfU5PsJz3+LbM/pKt2+I8o
mo2rrQx3Yp04V70BqAJKjew+beIEWmEtB1rh7YIWlAwjf3q85XXMhHZIKxWRDaCu6dqCNpL2Xjrt
kWLRUCyhPrG6/ZQ1+s1n8URaVqD6CLJ5i+5Ejyjdm2AAJUklm1KlsZUHIrmyHAW/VKQJfx0t9+5U
E/XDWN9+eKWK+UmoqdS+IKmoulZXREzDKHci19kIPFzD4hwoHbAPd7p9xN8glPRBg0UF/pIAZ+FK
iFCKPWlxQksucOH/W/ql0jFKDME6PBWHMOh/vovrVAH/T1ZZLThOrz4KfOxslPb4J/WBKoSZsI0w
BEZAINx2NSToVAKm1sjssBfC5fUUnTmul1d0ZoQG5rf3CHxOmfS7I92WBKkA2VHpVWNZ9sKGR5Wh
APEgo7pNg9wYC0Z6WBCgktlJK8hchyYkqIGhcmbI8AJFYmUpYuvGU0IFLpD79RgNg5RTA41X89du
7LFI3tici7veEvENPNiuJnxz1wlT+pLZcAjcNvzKzYtNv+TGQCr8usSl3T98bQgMNwLuXnnubCPT
dn8Ip22aoMajCNKmlxKp5y9tBlLalr2QO6xShAs2CBZpJpLf84zj4TQgderuj5PERb5go4PfH0qV
4gVtkoqCW+mLJg5mMEnl/67jOZZkzZtTu81wJ3qU9uJzUEiKHDB9Idg6kBlCyQKmS3xsGQQKq3Zz
7vVjrl+Fl80aooa0pTkIFgfgXWZCbk7VnjOSBxUVzpryuk/1vCiTfIigzfEYyfx25ODoohJUFqKl
qJf70H65hSjp7YMlmPydHN022k2+3uHnv5c1SLguMDMIKuBquvYaT8Bxbr0wJceoMsB6COx/dg+C
dpzP/QQMaB16Y19O8P5zj8NRtRfYnmjuU/OiKM1bBZe/LZQyyHbUp0xoKfLroMDod4IoafPLnjgx
GnqE6QcXmc6a9PNFcSeiwTbrTPd4VnKQ+ozBvjFrASgHYPYYkLtqN6slvoOmhGrU4NKXSZtAHcfe
lN8PVUcrc9H/DfAkit/e2gMg/v8IyVwsU5WRsMtos7IL0OUSlfOgQI3mZm1pZCltv3VIo7yrQpN7
/wKf0JdLXqkUSLAqF21Erc8qJey2rw2T8vQhnYdyc6RdBngBmFVqe4yFwENJcKJRVPjOzdFgofCn
8/l7synUELCM03KHyzzqjmL0U4mWH75LS0hpupdDV1kB6JgisytH6L3Z1t4vDP5UGArZHmVOv7Q0
bb06OH9vpHVyAXX7GFrljFmWHSbJ9kduTDpMU7AFslmlvzZkW3/m0RVEMUafOkIM3IBEln2hF6N2
ZY8Iv4TJiKpCh4xQ0cKWBfw1ikMnj+rzfDws5pqp+XKDsg+gIW27Qmr/r6lh1CPAHLxYegGQIPH6
4TWVKvSUy3ttiy0vI7sTQp3mdmMUkBSkPtwc++srF9g+t1AZmpLjDy3n2bnBbvti4OMXvOPqruYS
tK8L1e/VnBl1MpuBRoo4f2x3xFonYVb81yN8YH46G3r1TG4YLHjkhu0OYmMKEGx9xbCmIQ4UCU2S
qX1iDYH3ahd/mV68alXIDSneUjHBTvjN1lXACEv7rWufdV9TslIYiDJsVA4GS+5yINA44Kdb1bBq
fnGQt4Tinh8S7WM04cY0xVKlMJcgVQWMB0PD6ykOUK9Wrb0XhEqOTbVCQ+A2NfRZMLkk2PDtnvTr
KzkzqJEjCa/xI18BBTGoPHjpO4rTpOYPYUTR/EZ2oUyyUiow/CFOMuOTQxQ+dkY2CwivDKAGomWW
BfLVgaYjUsBJdIOiczFXDnK4ZDf5Z4XBzR7ZDDk9YPzcyBNQi6duR6Q1oy8V15LXsjVyQSFc8+p0
U7swMzXvUnw8mucmFS1QesGD7DvuGj5yfrGBYrZQqnCyCVczd1/Q7EBq19lPa6CoS0Mrr46uXTXf
S3Fln1exaGs/MqSSL3MQUTZ0I+4FiSUyAfjMmH5fgYyDzF1XloXXTFc+6ppe6nqNjX3RXWMyvdqw
8CmTzJyStTAidMsEHwUR9+VKE2IX1Gd86s4XHaCLkZzyKsALPgs68TFy7moLXQ6Qdl1g4fIpSuWr
o11ohQX/Ol5RQPoEuVKeBU2tgSQEF3q2TiN32LaAeWnGLfJsVb7FI80W+Y5dADNIuiu2np+H68RF
7H5CkFmtvyhtgXLul8IMvmUV68zL3Zp9/vFlN5bX3tWvJ31SeNeS9BvCu2YCO96/rO7OFEy37rBK
NKYq0O8OWCDoxkfTrqwFFjvfCFSTEO0b+dZDMEpPMFhgDxt0LXYDMIcinm6jf6tDFscMsF0d8hY0
u3/aslWJAgq0NwEYt4zrjAZNjJaGR90AgctcuqzwwUcCv4S8W4KJF7IE5+VG9QbuC63tJPxuU535
oVC17lmXFiw/HXF1mSTIVD47njFXJhhBX4nMEv0u8FGEzwNXcTGdqo1GefyFa5C+AxSlWXt5tM7N
AzTys6sydA8OGIVr8QyfbeQbJ78UKC1MB7VeU77rrKcgYVQ2ARouEPt0JMVDz0Gz9OJAd2x2JY8B
ROnwqWOSVDqSVDPN1/8XeubxIpe8ycq6EBmbyCgYdtzBgDmOMPkdZ+FQmQsilI5yiZqzann8elPq
Q+bji+TQ97NWdZKXwm713D88233y9OOoL6cKib4NlgqqvtVLpyTaBSKkI4haSE7ovW0+0YZh4v+H
MY2V8Q564O/K3Ip3gs9Lm2uYv9ipgFgdBF8cjJY3GRvmBtwTDveddELbN3K01hKiNZfjCCFFzOLo
5t1AjKggsnNGz+Kw0L4oJvF/oy9/VN1uSp71Vq2B6q9+ILeoU974OB6Wbkm11n2gGBUQAACVCQUS
Hn61ElxnN2jNhC0Ig1Zy7/o2a2Uo+FsKbAiOIYN+dQoHup7tWXPEhThzFu9qKjp5i1fQCr13czHL
ijwHxKLugPv3rrlLCsuPNTGoOCBym8sqzJClbaWr/GFSbDTJhWv5OIzoAEGv/phMzGQ6BN0n4xdH
6Z2TQzdoTsyO94OgyDvGpwxdSAEPoC0Yo7qX3Hzl0H/oWGomuye+7zm6CGV1cA7B8gwNzLbVet1+
U4FfVRh3JMN9KxQ1PlukQcJsnOa1HOYlkcI5twuXnjKCIdqbhS/D3ygosYMZ8cU8ZgSsALrNt6bT
JB91gURF6KyBrsdeRVYHHmxPUh7mLDgps8ZXCjKje4DIpMaUj3+BC6pIwBsXmvtkjQ4OlzWlMPwX
EnqPacQekBgSBVLOTF/B4ui+QLq2lJf23++/jMYomewLd4UO6HcXidcmz/HqoKKuRmcEo9WgHuzu
f8jTj+I1poPCpsJxFVhyLeNXd5BKDR13yNjZrIDhaVDhcyYhQ+agRe1DCjSBimL2Y2EjE9urkonA
2Lf+iG4eR3RCRBTHPV5H0ooDexeGBFR9rERHhSTcYYgU+k+zoOp/wfRH9NBuMcAtLxhwwJueQBT4
ZlfikGLMpfXPEtpeyTt+g2CuDfXO1C7ZRvvgPC83KLr5+qO7HDZuqq8yyNH2/2P0Qbcjg3ItQvH3
jGiY3nDk/97UqrVRrCd/+N6hUqtIkQAu8noZikQqww0z5QyHrk9YLky5l5hLEtEpDOZQkUnnC26i
PmxanROvMdPZP/6wzxZrTQCC59yMvSfzHFMWm68OkWSemTpb32PdDN4mXrcXYLFyfsZNSpNcfCi3
Wiw7VL9n8XpBv/K8cwfzp/NgYtmVNaJYBZcL/VN17QrEYjCiMC/Om49XczTaj076PJ/h0TwI2ISK
5+GC+XomnC92endb9sONL4uq/iybvme5SBYcLfnvLQzgL9FcHxEyn1IHBi5geGNHNIUWvEVsAhTv
eUwUI7XQWu3cbk9uR7WePj+GYS1l/u05lKAIfZ3j7s8ChGvtLD95cSOVCKCkXK0JerIUq7FxblYS
DM+GG9oDQcisXNXbuPdt+4bWlhoyo1WbbmXhJ1LIXwoLbSa2aRxs+63JwoPgARKfhUN8Z7V283Vp
MTxA3+YAr2PdpsNHt3rTeF3W1YUMMSEtJr1C+dJalWgUC+LvDYBa8Lgibh1XLhf6p2FCRjS3D35F
J4n6UF0qdFMD1OWJpEckEKrfj+njIpxxhtwDqCBOG6oGtq0cibXAmmZB3GqQQCAYwX8/z0q0fiWu
q54iXHKvp7UYww5HrOMH2O9c71so2BvOHaJ8MzO/xojgYIyMAYtJeoTwxUAj62xKglTigBQ85CPo
7gzivW363Yr6GTaACUh3nL3cAYt4yngW3nu/mCGF9EYbEtW8VvdmYDuMsdVhSuHRGACtrU54tmqH
S4fyGIQ9s8leAsX+b8Q0T8nws1A6IcJpWMSNt6mXtvDpsIDbse4R/TAMWCwreST5npQetvMVkaj/
aYKRxMHp0M6rlWN4gV9+XNaI5HKXvHuqw3al5ZNDV/N7n5awSHjKNBAsYb+d6akBNfMYGZeqwo/w
993eogUo/leCyKfbGVcw68RoI/TMiAu+CJ9/yp/QG7SIM4HiCuQHBHcDok6Wq4U9B1evCV07bfu/
pVWVrBhKVyU+85tsSNxIItcQuoDBGPlON+AGzmja/Ka/C9Z56JEAUpPMUgTGCorbW73NFlhed3Ya
3CQVMU2pCym6bwFHwCfUM0HTzcxhzUMkKQr4AI9HZ0Ces8yWxpMDET4L93IK7lMRXQ3If3bcpo5L
hKuHgNkhlR88J8DGWT1WINdNID656IBfThR4ICrq6Z3pz8PVkpJBrx6ke/vX8NWIJ7LXtInszJk4
eMUo2/QFTbMJ4H0OgGLpousI+8dCS3JnNSDpnZYJJfiT6zUEs0ka8PVej7tcRjS1ubjTwGO5hg3l
XyjyACHDIx5ykQHMLj5U7Uk+ll5HqLvHJzYjIvHtgVuzEFAMFLkUSSIGnQwz2Fi4VhKxy156q4eX
OH39xUsOrPC7l+H4BJAWLozvzsTV3SK+eySipZcZWwAht8UMm96ZOk9HGESEHOjDqvLpWTEZcKb8
E/nVBSfZKo91ERmu4o4kf/KruYGdqr2PAsn8JAt3chNSDKSRQJ+F/WioxmxzGqky0gsbP+Uqyahz
2S710dJ7W814nN3YEO0eXyQsfwACu6FItxcufmQ+m3GUWwQ8Sff2XbT2BbOI00/w0ofHZUpR3T8B
Jj9LOR8PlCN2JNBz0RsfTi3qMAlAFseM47HZAOc0gOWQaNTkm+ZADzJffNTduhRaNZTz3Z/8tcsl
JLowu/oi3MrBu4ezHElfcvORbnfNc5mn5udoq4ickvRTAqbGQUrP46IK4geNrBljkVPMLJ2+n5Hl
A4DZMQmcxutlvJF9eht4kH7N+6Oo5EZNyTnqz6M2MofGT/Uehno9NOesKVssBLnfiE4t3ZJKey9e
ktJB9htRWB7lLwJk1/HUyd0VhAA2wydaJnhbXu4X+HT/we5+m932PwaEX+cb/vXtlRRMTFn3dKXh
KPSvusCX8Koz1DZ2XBgIoI9s8MlQu4x4CTdX5FYJp8FudJMymjH6k2wpH9XkKOwKOvuBs0gWVXW+
ohj652ymKWww0WitbAkEBcYu3JQcEuWf+ve4C2LBuUesf29vhBb6NAxyBW4++us1huKw7ECM1MXW
7QDHeznlYBw9oy66zhb7I9YBN3DolXLovLgjsNQMynNfY3ErN5v2MuEeEbeAcELi7+f4VliMFCeV
mYyiHlruz/YMmu/mUn243j1XEer8Kuu+GibAHNUEGbR6BfPd4scS+RbqYfbKVITFZeY1XjMPNpCb
dPaYzH3dnBf1uwlhLCejaqF4kCZu/yjYrMzDehxBHlHkGSEtPAQvEwghiepa1wDL9KFYYflHUBoo
xK+oL+NzPzX1UbgK/isRy58kWET3SqEP74DDOjbWfW/KZt4Ng8Z9lLKArHvzWjeegb6cZ+lVOAb1
WIt6QVzs5gN9ZmlJ5OFPw7g94ZRO5C4pZXcA1fM+YfZonMkl42MvlESDq8kn6tAnH5RwcYUXiMqB
VbUTXbfOgYm93rsvr12ZN0FHBhrr3GMPdcfN62LxMOqma3q5QQpM4zFTYEmGrdcZp9dMimolmevu
LHr84GVC5w4FTSKWLnmidJP4vhQooQcG5U1ZKS5LAPvRjLQFGwJnfbvivqOizZT32H1nw7xK0ofY
dNHVt7pjKu55yT+wZIzDOgx17qL6HIF4oLcowyNbnqeb+qq2PVpiS6ykbCgqla5/Xrwb68fEPyPh
EBE1Vq0B4ckukxAVimVol++beDmaHIfXLSIxVv8iA/zzZrsodmVo2jDCMlD8z6nDpOKDSME/Sn0o
EI/snQy0IoV45d4cNZH9NolzOG1j4dH59ugPT9q55SkHqiLZZjCPId+x1ppw8QpOliur5VSRRjeQ
N3fgWUAKKjT6ZI9KRTMfhknj3jHNPw1EsEkLoETT0zK6XTPOPKFwu1u9xN6CPT5lZBfHC86ivnWx
6e/Q56Eo1HJD0Bto273hKy/Fi9l6E7O2ASQrGSE29fB8Dt7C6E3vqJ41b5aRqyI6WreyX49T6xVv
xCkgNaCF6KnTaj/1kjUcdV1S/oaSQ3OEwF+liwcYdhdgsWJhqdbM0ZJxwo4/SMr0QUsJGLgL9zdr
Z/aUNoBeBmeWx2rYzfKbcrGzP/eRmtR2fHxQvFmj5j7H02XAi7+yUNzG2L7t+2fTBAs4i/AGW4KG
8MmBuru7w6yGQKhiMgAQrE/rm4bJHnnIQbKf6MyA/uV8ipOTW0qA4MnODKTB42sjHv8Po5zYeCz7
W0XBNCpzlWTQWmMRVnmdhqS/juLDtkvuCcBu89LLByMO1GiuXhgbyIAEisNrM6W6AvdJgaWp3jwe
QdAL3RmTKMDUgfoOuV4JABB+hGNN5FOnTaEKZpexOVmbjbCwDRyQPzR2NLLqew4rPTIH7OLxTsVs
/Dx4UNfK140L7zJuoD/eaMNO4bwWS/pNWEeQZDth0tT7BCh53A/omSWJuFVPylkmDEUL4xZEu1R3
ZX4EMREzQKYcB7YMfw8oyE2xvaw6huiN/fxz83JX5LhRAmPmQriFgVtGTQN3NReYJCiW+HTBLvgM
KTaL29pHf0SiqgaCYgTeGMLFLZaL0G8pXD3aqXWcv2IIrQ4Jk+iVxt5fEIzp8nh8a0t9ikvuKaue
wC4yDKCGcbrup3mamQZIkdMwS7birXNkietfepjaPxoVNph0YHKiXZS4fh1iP+32mnh4bl5d+cog
8w4Ms/KRrUVLmXrF5u28IczHy4mp6aQUoUaW1Hk3E5XhJe2JhYAOI7V2YA+/byzqW+lmaLidsfX2
qbaafG7+BZ9W2s8a03rrXpXOLvP1ohRwViL5MdrrdPRNek9AXUt75M+NxMtRwhEv5nnFWMcsNY+E
BTJ6oEwBJyQ+TG0apezMbHiBTTpgZsXls0z7RaWGk8xELvwK0e2vK+OzcfdyZ74g6cUHRKcMNPQk
hrR+hQIqXbr63Vtyy/JMKyADZgj+jeDwBg2JIGKIPwR+dby7NPH5WMHQPA8+uoKs43dgD0zMLZGd
dVlsAW/UpOUVyPL7FhXoTXVXvYPyu+bJwEu2LAwY8gaPB7izM45HGrszy428roiwM5tCctnm0Dkf
mcUrz6KeV1GIdRS77ZdQJ0vYXAwj3KuOyEir4LNI+2wT+gw5bpw+k+CGamDmenCe8iQtqr5tPC6U
4PuEd4IFiT0kuWeKCh//AerVF5I5ETg3C7noXceUrj0Ni0H26U0WTaw5wQCFLvbBzTfLUGcAItg1
JmjGPitjZh4h9CE1JmagiTQa+LdDxMb40TY5hY+BGT9x4zAi75CTekj33Ww37Cm8UIHMzl2xQLWx
I9AblVBJowORye5WTjxPWo0Uav1cwpsBucXE5PrstN43RQYc7KBHxTjHyfSCWNebbzgjyIpaou+y
ZSt0E2eAWaa6Df2/VTYu1KxemTXS03AnXZkvKmD0+yQq48N9IqxL0mrWcckpMoOS2rZr3ipFBAmN
Iag1fRqtuDB0V81N8DR5oDU58nXTLqqnQGI+kjxlO/qpw5YK+SqBRlF4xcV3cDFyW+dHeIj3WZ2g
xvkPPoUeNjdObd/G1/j+faTWFW1m2ji1uzermCps1D6MKSJxBboiuE8SigKHJ51Pv6AXfXUNMJGv
h6d9WcG245sBKmGKDmXp7V8ztLTbQPz9XjOMK5Xf6ONKiXKjCBVKQUGgXPMI+Ccgl/xoARnrHIKB
aeNjkVq1skcCkQhwQkAIpRWSxPISztc7NpUT0tbIKdFecwpjhF0g58uK/OWMMkpnRjwlpX9oLOA5
3eFqxCP8ygQRehremFd//EXsH5mc1/ZWdwOGLN2MFk/jpQ3FuZZmQR4sE0MKoadxh56VEfs104K8
nFw1FGOuHz3ykRgDHjVm5s/tIiUwj2aYOM59zsNdNzBOtVrW10j6e7iGTHDINmejpLOY1HAGDckA
V7z+bf3XTxdoeBMIZyF66yf4VNth7089MbpiHx0q4op9obmOuRktCImVkFbLN3SRvxne2VXIYyS+
gC968wbkKVYGWW4OfmrflsSbH0xSRxKtpwXrYxS9efXBZhDmlbwou9FveimA0i8CIEy+2kSNFpCn
9rXHZZ7VXehSIT8XjRSh/7U8i3VkhsheaS5LVimb8OEGMjFjHLvWaWa/kq59gfxKfHOqT37/PrIN
RGQGvEtwYbIGhMg2epMAQ66rdCYaXN0FoW0JZNQpuauAC27cPNNLdyrg3AJ7qQ2NMo6BV29ovzMI
XbxYDRzNbnnQ+NCYhkJFC5piwGVpkoHGnzo86S6ZBHHZdWOljUDb7zuKcSLKqmtoEG1e+hYl6ixb
St8lu42N9bCGKnNP029xXKRMfh5lgXVIKEpFfqOLnfglNEVrWwLS2cBcD6LLGg1OOb9cfYUjoxkk
5ogb6/FInyf3peAkR8bLoetx4F7A966Ri4K5EJk3vzKwgQEmtg69cJH7NdHWAl8tM+nD7gvFIFPI
wG+vaUpQFX8/KccrExls431QwDh1qe1LhRuGFrN5RN6mC8+uQovmVVw3u9JX4z6hsmf5JAyzsgYD
gF9ZeodDTguXStod6VM/4lcdcrjsh28nSwtph/0OYHcILoT1Iv/eLFV0x4yXu1p5K9VipZO0yMnT
iagQMpxDRh9XaUymdisOotForo45WwszUxUdv/YiXSyG2VElWTJblRJWSVq53NhSXQoYsvoT/G7N
HaYRCC0l/nhApFLVuU+lUAcJemZqOA3VjQbBDcaFOdR2hG7RT9d4tf0dgZ7FHQwcShtW1A0rF6hB
DQWlQMf8MNM3Wd0V2umErS7ngCNv0IWLT6qJldO7Wz9fUyJVW9JiaGm7OYtTnVpp4cMIMZNIJsyy
Iv8vaQKmpoQUldFomasugseZ+FxKAZ7wdeictzeuWe7h1BaShFn6ab7UtCJviW4enT53GQx0Rgt9
HFyM3UQoG9zsbKMg3eDrf+vMvQrxhmZ9Fu6XrmsdEYeF97UEgXfSUbkq6WoG+3/R1or49oCJquqw
bJBKD2CfLclOVxu0fjaY3BMPzCHi/CZ0ANw7993yZ8MzHd+YPbuPvlfMrDVB9x7CF1pkl3NBzIBY
Hlaou5YyW8t80gRAP7AfIsn4+N6g5zrDxR1LO7pMVHgRuENatxO0UspFVPksilWQqmrT8/6RsqiK
ciz6k1Su0aIQcOIEmzuUZyBrXogd8lqxoHWGJjJYifDayC4RZzj4KlKMJDXHlRD0wA06PF8RIa/6
syP8OMv6LMCNMkDoiqrbwsZaPOJirnK8X5SVNL2llKRAoXa4o0JJhYbc3dfe95+2SYnIAZ1BaznV
TnAiFiejGVl1oQYILiYlv9OLqWVt26FZ9FU/LSm7+ap9uVN4sBdAMMUjg0RWqVXg5le1xbIfQ7lS
2b78JARSZnOgmxYf3HP8NHd4k20+xUz9bdZyPx3TkGbBZoJapg9BajOqYsSpsbbZdSMAF1BD5guD
WQ39iqykUmfdh4IzuWbijeuJh7AIwldUGEmZk3xrQOJhHxYbzosRWz8rOSzy8UV35BqNhGlXR2lT
XnFrv5oXMyBBGu+9yFSH9LFkahU2anf5OmExJ1wqBkwE+povE6WLf4ZWamsOuJZP0qIOoC1RDEAE
Jchg0qKYyXigLhhSMgi+YzYRnqkh0USHNUEGcfJ5weqAIF+4yvFIs7eBUwWUR0F+WFx5iKGHpZN2
3ssXrVjTeoCA+92VauZn1NtH/AHS+GZyt8vNbLtsDOmK9h4CZa0xoY8cg4wj9hpypVb1gllIAWOm
1SIATjdatw7/pxojuvxCmNBYWXi5xUxS6uM7l2/JMmQmifEzkqkBUUw5QFFWuHaYWsyVZ1g9md3w
V8bVlK/IVRq95O5q9ZobbHsYndLicJq9e2jbuC5aPVqAtqWfym2A7mpko7lqZBsvOVsAM1/Z2kbB
4VFCBrtiiGaZMB8jN2n6ij68omiVcQCClnsT9cv5DITi3eJ80KPH9wwDIGvGHk9KJdahDlo6pTSz
qEnfjxLqRHiJZWDAZsE8/EwFSUfEBly4ZKHzlkfHGJ+gPKj2PhwFWTnNIe53Gz+OE2Lb/Dew9RzM
lUe36JcBobS5AoOyXQ7o9LmxhI0Up5NRrE6QG4CPFlsm/fXsNkPWGbHgIDoz1xI4fxniNrcLa516
WbOsMKCs4xTbkmwh6OLaQnbpyGyEoNMX3mI6rjmC0CfA0L1co5U0hdczs5dGHuKGCQQFWqbdGVov
PRLIrUqY03wAoGQwfeLhkzSaOz6UMcA7awiBAfu9MgbpnK9uvzpVlZ9EyPIQ9vO9scRC/J4FP4sU
5wN46bMM9yV6hjIbWVS55pIcCafk5GwBh3ZXV4tau2vauK6R8dcGREXQJXeaO5AqrC2YlCUJWxlZ
hU2E8DWwIV+L7bn9maRvsiR3vEXeUXpKoeAyLndZB9YDIBQol1ehuqI9YgEmwa0zqhc+bI6q2Sz2
a1WOCNbtpwP+ss8dk99sIv6C6JrOQd8veyfCuDf6pUTE9/+g53d4tGKNo1LB8mmPTR/DkarKxedy
CrhH0P9GU4AAACPh2JtorkGvh6Zlxg0Z7a1MMAwi9Xc1LJKTLrZ6FNqMEpe4vWNjD2cY05m57DG2
Ep79STuU9gBA8iTCRVzm6Fm+s5RdRE0e6PLxTUNvG1dKEsxmF3Q2frgE2zrFJEOcauBZt5JNBxVs
rp5PpRZcSgdg756DBuU81leE3gAai3/jHwocL3ZBnSfVDf8h5CRKgvxEdxi6Uc8nH77dPv0T4ypb
tdEHp5ClFfeRwlBA/KAva4iz2hRBjIWNTPW0wbBGMQ7yBV0Fj2CLd+NTYYnPN4SelRbv4+chSbzR
fnbThyzYeSKzsdpAMhccNP2nu8yx/Rk8yndIwST7QoIh0HjubOMoPpAqsihQwpttHZJiW07+NRzc
R0Gm+P+w+thERk7aYQ+oDordombNWgUvW4Qm4Ptif+p++QMUclJx0Ykwv4duh7DMm03JzTQZ8RZ0
bq2HHMJDCmmtqSpOq5PNv9ezd5cOm9oUr3bkRZJ4RxpWdbgu7kpwzBs4JqlItJW0TRz8TAiM4JPg
ZvrEhYXHAkDGUHwogwM3TgByHNbqUtc1pghsYcf1YgYgLbZotBcHFucfwbmkvfppYtRATg8LwN8i
5s+85uNSn8ouaiL+lgio4VmXLIpkJprO1eDr3v1YjxDNlFhYFDaJzDHC3vFtlWEA+x3IVOiZ3o0Q
APPjejduA8b8qEpsfzIMb9wFnc3uoGmEanpJGz6Vq/5mZTslfS0m6dA8BWwA/yduUFUhKnehhi52
sep6khMFBo3cn9HYUo/jIDd4/LU+d6rAnuUwxIopn4MoBNE/10srDXmcacT5wxkrZXPyLgAJ2fvT
8K7MfHIfNCqxXH95YJa3F1LiFoJp7F62rM5skHo5JeQT//wxVikUkrVAzjNE4JdI/AKddMdzgxBl
H6GiYcuIM5QC70yghkm3Nbe0e5W0XeKlioDRbxm73C1j4dFuvm50wMqPl1tCFtVvVMucw9S9G4SA
S1wv+/Hz8QokZppePfuxNsh5Cwrs3e0AgdcLT2fU5A+z1vn5ablDMcJ+1eooW2bQWEKk/s+TpWMV
J6qo6Ukn1HG9mbSOtcz46fjagXL0kB56Xt+8Lh8MiQc6yTMnozYHuTQMk4Jc4rFqPyT2V+eJ3Mww
kcNOgFxA+CsMLwohKjYjmEHkVSNOerL/s9unAkRUOiVyflgYuzC4tnF5cY4swVHDeolcJF/yiLam
MmB6Chsc0HLIazj4q/DUT0KS2A8vGvOzPraX4FgLYEnDuf/FOaHIASZuTPDDtErh9Nhg/f6Dphd4
X9CgPtee/nsl/Cr1DVUWV9IFnNwWYLqCSaVA07Cm2dORxF7JICqS0/aTpxqP0KwsszPpQRbGtHIg
TtY2/BYM+WxoIDw30w2XmdAKb5meOAG1gyjtT7C5m3+/KFJx0C9pJlMplAopPbv+GgAVqxW3ooVs
H815BcKX1wDoFGUY2uYpnYdFH4xLhJQYbsYHfe3yJkJlkO0opyhNn8CpFEX1TnV28cM9vekqLHZT
waMAA+hQeVgpofqFQPlq4x4Z9oxQe36ki3D9eO4dxg7D8OuV9vOACXYlhxHv0WxGddyiqtCypO+H
Ek2Sfuktw927KHcl26nF/g0M6PhmbeqkH9VgB0mjmQ0gF1D3P829B48hKck3NUrsvb5CLcqpEUQ1
R23oyRbWc+11K/JizOWWW/0zcCjO5qokeHsdjtDFuOsakldlCLx34QREErPNf9DyVAu2IKpkB8zg
0/6HdtNX9X8dogM+slRa3qeQhQLwDednJ/8A/gDwFh9sMqcqbKOAh/eK/p/7KStpoU5wray3ifVC
sOyfTRv1XmplUSjv1KDwV16ykScYOMaI03u+BVaphk60CYcpN3tRyOkzsEQmGtCBQvtPantW7Fpq
63G1cZVCQhP0mNd72HJeMo/GPsDHPg9Ju4bFTKxMNpNFi0cHo0777EwAhTneioXCyXoH2AzHF678
VwIW5WisMgbmf+K99wZVQII23jICQf5LnupbIa6gKASAc22q6bwKIvpi/83aC7Xnrq0ut2kIBjPo
cT8hWlGhh0uqLSpiNzgffTf+s8O8rB9qPiqnxzkOxg/u/72+zxlCa1EvNTLN/aUJR+wR9ABw/d1q
jwY2IPUl7GXR03ex7GUfxLmMV+dKUFkMkNHsPmK1ltjJtdDyK+ityf0FJ4z/+/AGw1yu2mgHhi4e
fJ8Dnwooi4yicPNKDGjrBaoO/Lb9a16LHkVFPBBAgd4f9pZJJ/XQjS1FQnDVrmBBdEr5PfAXKqCn
nLPC2WgVU7VuoBUCiMhIdVuVGiAlgsRcTI3y2Tqcv2mDVcogVcI0KcrLV00wxEVQjJMpxWZ3bhfe
wfLGHrUYqv8dDThKNMtSFksmSwjoqyGx7E6iAPfNAMfGJsIm4b1re69vPMEYb5iyPlnZ9HF/Qfqn
1iRRFuGaDqwz/XxotNNzWNVkoR9RyAyfwr0+ydBpZ1EaVvcVaB0Sq92ypjIj39SzNnztjMraAhPi
ANUoZoZy5Fzx44EYBo8wE95iBO+xwALrsfCQYIBnHlGX7kKWLm0Y2crBW3ZCUiTDGIi80Fpzi/Er
UtdLMBly9axD/K3LvwfAu9jom5+R3/Y9bKhfxaVO+IV8IOouowLbUPyf8lyLMbdB8abQWiZD/2le
ZM7zrNiFzJ31s+DzXoUKi2ivLqZ2MFxY+kAF9hS30t6ZUiEyHTjFW3ku2tVgGIy/DvHpYZDaBF68
W/MziMzlPy/HOcGPGdkVGFVz04SzxC7GCmuiosb5tZH31LYUfx8Hw78CFlc5efX4iY0D0v73/y9n
0Exz1p+Zwj0teY1dbmUvuiJ/lBczyOLyzlxg+37rDI9bDAJi8vm0JzZ8SEquSfQYqqMONT4AeQsu
nKGaePOgLro3sNCPtG2KekoX+K6QfIA2fXk/AexsH2iMdxfdGdLqbKDWO2P15ukIy/5Ift8WjWmJ
BHnj19jyUA1jfU07fVGgfvs8joKzlNEULKMmZp5HOxO7B/vLvOKrfbXPgdhAK/Pv9krZW2XNHU1d
wwm1yLbNe5+t7DUWwwSOQHKNk6I8ZX6heBiMTrVr4FZ1botprJlhUv8YM9S5iqivRpuYXra38A9d
I0W1mT4PIVrGw+gG4cAf1OgTv+CGfBsHdwYs2r1VRT0mcJmBdilX9UdVV2BdN8f++FSxbqIgXwFR
QmddhmNVrmv7PNntrJ/JrEpn3VN5XII78yZfKUH1G238PfEdSQh8XGuB/YrA0n2fbvn+ohq81prM
3K8jy96dFyLKmsWIzQ9cwZ84sosmk2bxu9YzWd1lZNKA61c9YC3mzJlr7Zj7EGp+tduHoYOghNSJ
9Zl2KRT7CNEhDz4HaVsG1KuIX79RNUjv9GggxYvL2OzsAKNh1isTfMGTeXPPPCkn245ZD8+pSqvD
3fDjo0c8waUSm40el+PyNNu8nD9602ShN0MsdvHBWVYYG8zLd/fnf6p3wQkWmMRfMySupTEQ99cL
kdbjmSC3DNyWVeSohrwrWr37q428pNzGignZ6e5JJCs/q7HxtK3poB94pru63JUwFa4o2n9dP1F/
hM9TcDk81ufWwVReZC5kUKoxcKCXkikbkhdTrztlozoNSTW5ntRdePNiQv7chM+gpNWPWTVe92DD
XKC/eY2nmJxpy0prm2pv0p214jg/UW4ppLtwKzDKy6MBfr81rTNL0zirmr1s+E3KuNoW8ZI+ykxW
ZVXnr+M/b/tOZ3HF4uDmvN8l8VGrssgriGxMXkug/S+f3NozYn4j3/BROU3qOIMRWAXlMwO3BZEw
7dNPSs8UbnsbXCGDYl3zGnzo/zji53rmGWr50Om2burFH9Q3CnIouw9de5dsQ6dXlo64ubnBsZjn
2+MsKGn9U+C1896IT1nrTUgTtf3IlhXUspKx1Fq5xzlsAh+f44fdJfiIfA1tD2obiMAscBid3hOj
H5Q3tuJmOP4W/MRrImYa8Y12+N2lm88oEXV4dzMlYD1GRJ2In1hqPPG0se2ADNcU6HXZW+xbDfl9
ZfT5TjNY3Mg88ZDY9FnbK37B8hCmROeh+D50X3NoWYCZn/N2Q8+4+qOFlkwhaNyAqrsfFPuu/RTr
koV90HaYdf6JrqPj5EBNJ3fs7B1zLcd/52LqwK+uk5xK9WTn6kvIED858qZwLhUXxFivrCefEhoS
PCiaDaMLNESvlLGXf6IHPer3jkColVPbVfWdzDq3oAml7SRJSaR5Ocrmr+ttB0/wOFUCglhmbvz6
mBONJan0jipiCQAMNeTyoQ/sa5VTx9nycz+GbwwCSmxFcGkcfVs0DvxPGx+z44ikra9MF/bV144W
StveTnQHwAZd7l4sTutdQbQp2otBX5QXgtZPDxcPvA+2n7Ig/0oPWkroXG1ijf15FumRm/mjwkQM
+lLB5m+G5GDDkvKH2USB5fmxSEjN5LiK5seRgKj9kwPfnkxxFGUNsDjBg1s7muSWcF31CCoMu9bN
vLJ8kdYFwDw1O+oEoi6lAKzWtkR+OM5hfO0TyhavR6UQ5lypKPU+q8wh/6kNN1kF5f/fyG1elXMB
GWEEUDXujWUSRFQJnsON7zBkySZrAGrfp6UAdSaFI0C/N1QmjHzVpZQ2sXn4ZogihURtgosNCA/3
tV9vjBE5TzeqYJCYN7QQLsPdBnKhvR3oPLIbwmSd64PCiGDDY6D1PX7yXMgX4jCJ+hEOUoN0mgtr
hBB4klGVHzE/HKunJe83fK6jgy3nUI70MjkWqWcLais/57i3nXVi1Hgr7Je8A9SG+TDDVFgOeZ0A
M6f6kAH4xA4sQK3vIrwThfBHR4q+cU7p/VxkxNyEV2G8GuBJlDJU383MyDTofvGmLJ/2IU50haYR
2OsOOS8yrFM7HyeSYB5HVU+jsYfjILvO2zQk92N6dOKPchyNVbyOqbI+bvbqfVvU3nwg01TAEqUl
94q6OrY2jHEdCVmsR8KUVC3+RHK7t2d+koQunPd8YaQe0plfuKXmdpGuW+GyRhVIxGgE3zFKIq0j
t2jY5BuV0MgdMbQUomPZWBnlN0eVJrf+jMcui95AufGUXW6H5oMLjpGa/dpPqSH7eIylcFklw3mC
qcwKOCMRsG7P8/g6BDfe9WZUWZ50zXc3NB5Q+HQGll8y0CGftxiAmKSrQaYRNQkgUSa7+ellbKa1
j9TilF0u15M86bM/4l7P6lXvHjAJ0n2QP4JuHa8KMmup5n4QPUAa60vS6EfCZEhjFa/9dvCGsCDF
22uRCU4+BEX++Qk363Xxkc8KZLPuHKmBafAM24QaDXwrwudaM+3LIBWrktiy0+TwXWi3hMZxAGc3
w/DIyGrGnoDjQWGsCjggf9Y+tevl1v1kr94fY4+QYsh63JHJ2/IUBTJn5wnqSaBCVn1kiKNwQvdl
lb1e9oVUgZhZjPzf08go4fvM2MfiHnta8ns66mB5x0SACeU/8l0vY0zveYSJ929d+ZpfKuQoZUCq
i4WHd6s0RpjCWc6g8aY+lBjeJl3tzZTPRmmZOOFSmGf2nUln8kJZX92AzsPnyzl2az5sJMUYTKXB
fDOjMAT4YmmzH7WKUSVH5gAF/RgelDyj0BRMWz504zte9aHvmT+u4Sdd7DWQgM4qLbbJsGiKsNm7
fmU+S4t5QLDQTNBxqYwYIQY4IYuORiT5YCAhz/FY7z4xRue5+7jDHZe/ZV9dMFmDIUb9yMA3ETc9
WnoT/Q1M+1dqvxOAPLA/GXUfYSjrbHw75ZskEqnR3o8uinu1MlxgHaQga5xdBXxnbfDSIvtndgkn
5Lv08T48DXocDMMwN2okX1ahGWb1GzUuNPSc+pd5/CJI056yjVVbj2hDA9/U9Xdcr0iLRWIMfIYO
hguHjohM6s//mS01JyffPRbbj2+pTaTwPaKktm6LDZRdrvJxr9OrDOvqrQEly6M82wN0S2IANqMZ
T7fjIc5hoxy+MALvmbOTcF/3FV68vZ4MMiDl9cTNwYS+Jttw+b+9TJBz5+7fUbcbG97aZLhjsk8G
uItCdwkl508IQDIxkr+pZGgg5bJC+1VPeqjnFTCAZ+ZSCRe1xjWzkndxGrsNN298WkJC689Fblym
8NSESRBq6B7IkpluInfiSrMSBTLLjf1aeGNLtI8nR7yBL8g6mDxOBsKE9980JgdWtIhwOQeFU9yd
+hXo2h8g8BBxQ6OZWRTBVhY46cDK7BfFr9GGu2J5oe8hMMQZ0TU4fmWKQrzxzGoamp39AY1ZE48l
697bata8c9J3UeqznczJ01e/CFESiXrsIWF1he8FPAFZTm/Mq2/p/SzbGnNWl8AyoNsjaimKLc5y
Oizf91zgS4Y7KOmtK0qAnRG1l79E6OM1ANegpyrqzg2F9Wmo5WJ8pTUyYLzcrwlxS9d2cNuXAgYh
FQqMAPvDm5Ob8B1Yne+EXFC+mi113VY8YTvSJZ73qWJmxbK+x9lIUc4kWYVPv4nAfu+3hPgWlJE5
ozH8nDzOCYl/RmabpY8oDBqgICwQtnNQe/2JhDEu3Id5JwpJfXWixR3ZmcIWu8HZd4e3eUZvY9dm
BxOcvONlplEXxqKTGXoKJYs0MkiUMPX2o5EIrwkDN6VcKrzmeCvY1AQ/S8r6P1ue43TZb3/p/BWC
EXyP7SGLsVwgaGTsq3w9cW8kP/cpwblVvuGya8Brubnsn6gtsAYUwHRzJnj+ewo/OiHxTPF5VbLq
LykssVI1cqaNiAJeqU05umA+55D6CTuM+Mcx0URzS6Vx2Riop79+onVVTsMngZkv3zak/W8n6QQE
WygJGhcaB33/YQQeftcORiIwuJSBw048IElKsyFIW0DDy+B/BLMf/kTh+9lXHspxNKQ7FhQSvMuV
av9770Go9C0NuGuHf4HO85dt9aqb4bjeKPetnMWTWWaXcv4XzmUIaE6rXdseaa1Mk49kggHF2LUW
WX5tm/1c8VIQLhfZ2TpaXnLTjdhGue4h1/TpuubcGQfcY/qe7euLdSb7r2aKUVDlI4zw00mEdaXE
WrOBNFbXwaTpKuwx/PK5illlMGh6TNznoujdz3sWiInXcf+B6XyGEcx0vDaWz9c6SEImXl2WAHv1
aq/uJRnG5tw8ocr8Ym0AzfTaGh+fbuc29PxBVkHE5dKJbyA7rcX9JBp9/P+Nzq+AssmzQ4svWfpK
TCWyiCRkPvIIWpuYu1GmKVdfAtLCg9e86hpKoCamA/LOa5QYsae2rAnPxMEP8PRTDlKqfu0DnYB7
L7OG8Ir3mFWpKbnT4lbutSbB2GmaBL1sttgy3XfsiJSC/L9UGz/QtOpAKVoBjvUNZ4wjUZRWsrzI
3zGYHDfJWPYtMH0t1RaDVBXZwlVuL7nzylXGlvaJkNs2W98RQSCB0S5i9boKd3Bf7moiQKrPfBUY
drMFgKQv8nWnAV3zE8yxC7F3AkCc5SPtGpLg4bbBfl0OG67Cs4C3pPozwV5I2+rZUhdZgOZ0qU59
OJKXfGrLlG4FF5cd+UyaHFXiEN2ID8UF8o26GrKIWwSMYo7JEqRZej6W7BLp+yZvf5lqCxhxrS4n
+IXuzl5iTjbsQABjmKXLiYAwi+QSErX6l051hyOZ8QjrKfIuKWqwLUug+9nOShTXkS8QXXAJybss
fuRKaNPqIoiR3bSxFg3GxbADXuwU9ARnr7qf0l4gI8gwR3o6CavQMdnHB4JnTDHcencuV8uvbhaT
jp7zCe3fqLXbXv3WSA9VpkeveivntL2BZ7w+BWQWk3LwXcZ/BKOejWi4n4oFlVjp4zRBG+HK+pXw
i2pDiWDj+yft3udryzNYNI8m97u8HTfJ/rX0l034k9YgE2blCd0Ltm5fMg3jRKo2HHBV0pWVXR3Y
zEIGRNvrA0YUAgjzj0soXivj1uxieZah52Cc/iLX+bAO6UkpjOePKDiLESNGRJ9HAEz98Q62+G+R
qb4EQLYMWdHM5+a9WwAXWrZji5BKG5iZCbp4N+Ny5JdQUVwSykUqDccYc+E7gmaP9UFSzTRnM8Ps
rF+AKTGSasqWuCoFz1q3ptH/AVo4kupo1uEIvtXY0zKHEmVIoVCy8MnkWmX7zquuLjaHn4hHBixZ
w+E3/FvU9GapBYfKgAOoOL+ftkEZ1+hiCTZyN2Avvl/BR0BWLrFMMdJPFrr6IVx1mh+MYUvCYjq5
B18L/CJoZgvo+4MrjhL0flGfaxxzE6KQb3OTA89cf01zMp8SrzZXAIizfY0+a+UEIY3bKYjDQN5m
KnK+8miOeIHlydzTv1U5UJcPtPe49hwLfdrpk2VayOhv/E2ZN6XtPcLuV1FTlp8LhOFwWHHf7lkp
157JyuHIolveBjfxlp2QHbLWokryhRMGa3sq2d1+DIfECDuSRqx+MOsV5nmg1iasx7Qon53m/D1R
WW+UqNjG77S68h2/4Y6SDsQQTu82HRwogc/7jj4jZLlkPO7Oz5BwFcYFvwj1GVJDB7GffCOdkeMx
6tj7RKNu4X/rsMFPkzSp68K12I0KLYr7JBrg4F2F8vaeCMy9NJDtcgrdvMlsYxX3j4Krubhq7f1y
jFRt5ofCxeqm82LSz31u2QnJAepRwE8mtnLCK/LTs5FWgWmwkMSMRunzU60i3OqTR8tdYGSRF8kQ
8mS0rQE1YomqkkcdUOQSbmKkJMCZDRTqCVH8x8LMUi4N+DPBzhVciRkn2ZvcrCf3RwmDj7H5vMYV
mhyNTatHrYIjaF2s9gWUYpL82OZ3gLSPPN/z+wnNDCSnyxseKD/dHaIs1F+y0Q5SVaAjKYgzvHW4
y/UCr5eE1bl+U/JJSQRu4xAP5HjKKels2VOcAV6qdUHsdszWFh2/edHF/92EvmgOXJ/GV2VDFEEN
AEnZz8WW1kL9Vu09R0n8b+TRkd+vDRQp2WROvaFAfc9aP1C4rGiM9pMT6c5WgqDYCufA5Xqw+KAt
mRbd07djHSkcGsEQlLDY7vLHh4dpIBrr9b0xymkadFSMA+1YmHYlgxtBVlNO+b8HnUGhcQdiSw/j
HmAAF9FRrPHQr2tHGypT8WH85tzz+9rN+X7louAgrbIOUoi1wyPJNPIPsahaYHlyJn/Z9Kp0Xh+T
mqcynQn4f1+5h7FlCretzhs7k3CSg3C2zrPhAHEQgyLerm9oyr2KL/Dr/oYaloFa2WED82nSbOxM
phn+/BUE2prbIV9eetxlzrrAN8ry/pvGld/CYIn20g5UzGFM9enaav4WVoi+bmz+1TdictSfsIjZ
UZ7NLWcKtjkFF5QbvFgTLWHDjskzU+4wU9sIx9y/ELroi3rytFNP3XvvBJmmD/LAhhnR/PcoGQPz
gi82W3qoZQTKbMqFnGnBIyfsUCd8LCAY7/4JoQ2epbguX35RKJ+DU2jQCDS0fUsiiLv5I6R5UX9B
KvcVB+GAR5GuPJj6I9aYRvYdXa2nSJ4ofbllS5oyfvuOXq58KilDMIx2aisNpepkJxX8MEm8yCfp
dwAYFzgrqEf7NQ1slChDXPKStXsCJc8PXaRoi26xDkUxyfOJz8frdI+xn6Cr4Fk/Ak7rrNQYh10J
kCXP5mkrfBqxN6LX1GpTnQrclUU0toBQbJYg0uNwmupz8ZgNeNaY0hLJFp7GgIO9al6I0M6BP1+C
hbTFXMz6uEN5XMpaYjqxI4tXtxCaguuzW53tCR0kMopujpqAVHI/iPo8hCjaYchm3nkLw5NLqi1S
Xb0+2VhOXDuqqzECKxNa3ikRFLw//CMWqS2OFQhLPWz+cM7aGNlgsKjqJF0AOeu7Qt97QKXJ/b5c
amA4k0BNhQW6xztgto2cdveje6HK9GyLhJ/pSqcT4iRwJk/pxiT5V32EJRMUcdXrI/8oKUpIZ9Qz
EZGmkJE8vQw8ywyEQkXIXUVgI87Y7aky+/8bwN9yiHCWtTJGMW0zGXsWN/DOzrjv9ZVkQv8h7zjQ
COkdvfdgPDQI2Wp8vEN7/tlqBc6bls2hdGorycOzrkkTHRcolGXPcyHqNAueNXYJlmSGnl4spo5r
j11zSxgf9AiopJQ+SbPR+y0ka2vrKBH/lz1wWq3VD7zQ4FiLSiHZ/mZ7S7i7TdYu5krZZMledt7g
Rv4pwygh2bt+JUF+TqfReDRp5h0IsFawiXBG2x1wyFovJFmp2UKHwv2/D0B0rWzoRSKEyAlsX4Ex
/aLr0WvGosMJ6dzrRJqHNjgxHP3O2pDVUmdYypTMWxRYIfkYfje1Fs/zApWVC7aP/nsr5tvxYpQT
xxCJLMKF+8/6De5PT8t7RAKS2sqwQgX9oPDG1ddi3BLgpZoJzy5ZjLO+57/grAA6a0xJxWu3wDr3
NdDgotZvVJUlDV3IdcmO0UPxCKiR+fFcBDEJiaRDsVpbWIl0LF9GR031QT0fmQIpDNXx08zPghtt
93PpYtj97p8BQmacPwb8EBjABZkgpizQLdpOu0yYoW6W9Y6iwsTFX5D7Y5Zm8Vjv70wxSHwiKaB+
oiGPEL/UhbgdNl7A+QEm4weD4lWwIPTuvWKFQa1tACLr9dbuN77Qtc3+g8oNuAqNj5tdyAU97O43
E2YEtajiK6+4dSTWW7Rf+3J1P1u7RdjeWjs4DNbgg0/wqkIY1Cgiigv8fCPjMKO/yE7yjTzVFSyD
lksuLnp7QPkvSCd8ZHW5tHwBruQCZg+OUF4UM3oQwiBFBfd7W2+3lGy1CAA4VDB0Hn4lU9GnHmCA
bOdnQ4dOZCUl1/A2tx3bI3Cu0CX/sq1/FsvlGbAX07eqHTKyspBuKxW4kbmZZMTp+FkCKrW3QHTv
TNALnckxmCJuP+Ey+c8NLbpkkJLFCd9fQxnFqxReoKWxOJHZV3hwcf/Ta9k0y1ZJJ4k6hnPFOr9f
q4mII14nzAU+XodIPXYZdkktJDz3rWrvH57vY8D4GR+SkjanoN3hrkLiYC3ANZcsi0oPqoZw9cSn
DR+YoEJCX3Q/WBTd/6ZH2Xr/TPAtAokQTt1rOJXr+Y/3ZiGSmrMEkqZed/nk6jWcpWQ0KI88ov2a
7OqB7Kglxe4/QSDjRwMuaWpOuvdOVlTeK6yrM9PDAW7d448QUQgpjGjgzjIQr096kT7Ll/pr+a+q
iF3uH1/ynvFmUuxi1swBcHlxrqn0wlRYpFDRH0P1cZW6Kn2nCvjXxbmevJ7hZG/mWYHPKQ29+6+z
m7E48RH2GvEcYMHgjgprRlaYIMaB4EfTDTs+wyipCpqRAbIItea/QUf/o/yibMyCTGeia76rpcAx
vh588SLREitHSfdpXM1dv2tDXMd0qEqMvmWKfv9DeeHKFhH9iDHOi/KQUl3p1poD9vwLuCqUHHxb
UlJIuc0fx0C1hyjnPfJ7W/tNmeVlymY7eCI5sLiidBF/slnPVnUXHXz0+uJXKSjeA2plniuSfmmR
QMnzYqgfSn6hXiI7+3XfJCTbkM6NiHYlxkv5uDJITxfSoNIyx6Ts2WHNh3dqAo5zvrI56462ag3u
kyr3ok9mUrpH6/O5UZCobBMRIR+yN7McXFl1fc+2nu3TU3BI2vpdtFIDfcNosix2ytK1R3cAQS3x
a74SilxMaZkVwEoP0UYguFyg3w7Perf7fUmaN7AyJWEoHSFvToQv+clxy55jdrDgxXMPy71f0i0y
pD+xVQCNHwvzAsK8NksAKdaAwY6JSkB6pl25zn5Xt59Px3Quc5raeAyTlPu5+FKkTLyTeZvmX6fi
zkFPBc612bDX+Zcz4AebslYs+9XEPJDegQ2DvHEUfnefiG4XVKX2EsZwyHmDj3gl2blZl8vYOJq1
PRWQd4aA6MDHXk4Zd4MEL2ijXk92Sw69KCNppjxEsF/fm7kWpGGp+odH5q4TMkPivaagiIuDtooE
dQTJb6uCLznB3E8rtflqBi8VzlJs38ZhvEDGEP4SDM7CPHeM4c0zGsPpbkGxZA8W0kYVzlnoW72K
DV36ySOBEY1uVzTceaBUfD1DjVvyPfPGbRACCsG34bXs85qfkJ+oeTNiQDvCRoTRZF5kFPqWLzpS
R2f30l5BEQFeT7WG85tFczlog2vFENd2vGzlcts6qCAIlMMRddBQOw94jTrkR1RPciHen++bJbrf
FHaF8LmzT7n+0WC4E1JvalZR0YS7rgdedPD5rHz0Kkc/CBNEbqjtfxKbuLqzTeNvWNAeKtQpJQ1V
Hwp93VziSiI/W1Ps1FQPYm7gb8H4aTCL5TBq5mgYxiv95jPbIdaDE0VXC0aCWIXF8wy/o5L2m5yL
x2xhHR25jpJ8tAJhfZ2w5jGGPfXQ3GtfVXfxS52XqcWLZPil6eVv8Wcuq6wYnbAitHBJnyTIgit6
E6XdN8i5OFohGF4t2jpRCys8e043TDegw1lfZP0HNgLMIeTxMh5Q4E14D31i8SBkdv+GkqfM1zgm
uKsbRmqySACPkxmJHAcem/k6r9Pk4YdlIaQb7BI/RQug6iSjTaxN1RISQ7ylx1eRuVl/+itPgLAn
AMopVeY+JsKjwTniOlWDx04skl30GDhDbLY5LhvWGPw4HcVSvKzmq+25fSFCO6O0fBMzB02cRqE9
9f3yuR7N/fPDGqQ67kPOxp/ioksr7No6de3DRhZwEq1czWryF8O3LznNNMBMrC/9FOTyOhdYUbGk
KHbhT5JxtgXfB2Wta124vma5HdONy0TDer3Gwn4sekUiOIYWmcSqY26LGqk1nALiehVWYOnh1p12
7JE7tcPzskZeyxg99fumLTwFQPuAZ7c41wc04g3tiETks0UH7bYVXbZ/dq01iC//YU/H0nWfLEcv
yLhva13eUR/XT6JXhGpKxjAuEZMV3r8CvbDaJcVd/aVjkkTDbbeN68neBs1hDw4JyeOeSsKI+zWL
jTIsQWctfPc6PHFMmbYgztBWDH3oxAJVpyvgL13y0nC6ZJB71uxi2p55dlAIa2gZoHh342P/1Kjw
24eDNs9RQGqtf1QhwyqXHtMvRKrHdMwFL/pvfplCPkcGnvx4ux/qcUlt++7y9XxWxHiJ80f7Geh/
R47VjCspvqa2N+k/CbxhxkguJsZCw9U1LUr+DR3KCeeQH9kaqAEQkVFBJRPAO2yrpY88YDhaqYEJ
90nqTFPqkcdUFroU9kJOpVU4MgdLSz8heB1H/sXQOGBgF46X82nDFrPqjCy6FksOVWaLZ+/p5RpC
TfE9R04py10ZqoM4ZN0tq5+hbu7+E9Lh5HZdpjeYc+01vHqTUq/ue0U/d/2NB/HN6ApRcqUOr/EY
MeBpUFvWGcdXVQSZoaJoRffwVoQag8ldPxQdCHJou3d7DZSsK46OFDcnyTpu7ZPUwC5STpG8Jfni
MQ7bAxN8noHDBIjya+gAsjj6AbrVPzST7UHslk72Xj2VEzuGg3jjixJY6kGQiffYnEiLpq9/L9hh
tBuCMP60QTUUesDqwZYZQI+BV6nksMnEgieVLo760qwa4oHfln10TuVgKpgFu/N3g1VFtknE/RdQ
S2AZIeeuC8/lcaNiPlDHRxOSOxrLA1t7fHDh5edAgBgAvxtI0idQDP0OiJhbgBglQnUOsi7pqmO6
IAShL62htbDTPxmhzj2jp8q0qRQBpCBaGR0Xgahf7V4DwTp6L7wJGiVrdM5nQ5k3Zx9gDOHdaoV/
5fJU72S9lc4c9nTxC0O5jL43EynxUgvphV+ubQ8eIuZ2CFox9M0Ccj0eoFHFLHhxv25xUpBP0uOw
As7acQusRJTdigbxIy5Gk92Kz5PYT5hcCkR6h++lGdS+YCQuHv6AJgJQKsMW57Pj7SW2zq3hNfOf
Ql6c3koXe79C/QzCBRlaouduvCO4gyjzxSEXOIHUlkM8c3NjBOpBAXnR+MpiQSKss/V0u8xmqnvq
0RGXC9hfpv2WKEYVrhYZME/FCL8ePI4WTyL8tnWJSJjV3r9vODoLL3XnFGTiHg25k4NqGKQ6eBsk
FVF4bRam7ZtqhwRR6PXLtFo5ocJwKbSpxXYCfTZgJVPUH2q4DIeB+azCndif+zdw0pMCYKpo/u2U
dstHUBXaI/7+RSovYo3jNt2HiPTydKUWLg1SUJ9lQXoypDEKuftQTrhOSRetNFe6boFqOvjnOsec
DjVxKqIg8YNP1cv4jl35dpU/p/5DHob3UhAWkpWVw2hvVSo3HrvJBM692OdQFsC3C8zDLH8L6Otl
8VdEg0fTy9lA2KM+J2GXK8mdb8yRwUDXiSxapl7m5GzdJ2nMC4zjhrEq+ZkFAOsDseABIGdJfDe3
YIsu+84p3g0uKRxqVIAhQjGxcB1oXgBS8pfBUin+e+apOsITDYJNB9cn/0gdmbNRwp9G3+Be/JQM
4/bWAjRrBXy0KGQuOiQykCFXBaR4RbP8/e6ofcbmmfHnlrrVc0qcdRWA1NdafEqJ4DMxoK5BCps7
GSvpO7QDUxfUS0k9aNlPCDI7WeRHZVdM1Riq4fxZeOIU7dxG/IUVeH7K+GEVaXeTo5sFRIxkH7Yl
HEC9Hz+glGc2nE/SQ7ZUJFOKZiO3CUI64MbrDej9xR31rPYB3w7ud/a3Gfqfsl/T+VTnuB0s0hSU
mZcimz+MFA3B/y6m08a4vz0qqiFJE2gobF1GPUsMQhkIIW0//tQs9w6Jf9Diur3JJeadK6SOoNDl
XyEcsPTt/ofB2r9FG3rJIACERajrZWw8afKct7QAxoQrJ12qcwK3LK2y67aXeJFi6i1UCDgXTqAg
K+JMESRkjVvKq/YLAAtanBuSHLQGiXFxll5zmZJ9WGEeWOYB4d89+AmJ8dK7biq+J/BPI0MR93wy
nXEsXmLQD6gfWGo9njUVP8P5vaysjAiKlmq694ZdbqItsrw1sRXC4SwJP/4AOn1i7pOJ0y5zgy0a
vsAhpmBi4mSzbHWzCuLFwAg5QUbtIKuwIO/fXeQ8nc9RrvT+F3xinRtpwm2w9vdTKm64LgVKlyE4
1j/baRP/tp+wHeGJ7wldYqEXUULnc5tPN5nkTaxd1esPMxdru+ss7Cu97TJsr5k2GjDEPcOeywiD
CePF8zkgKqAKkFUWSwk1FKfLskuZkQmh1rIDa4HUd49Tv0LBFmIQcZHj2f7AruYrC/kcEOGapNdc
ykh5CocW7GeDFL6RZEQ92Ti9JThF5nvGTSfbmkIJGX1ugAbP9yZjufKGbi0xDsGxDwQ3PGuogUdE
oHdplP2a4THDTWxQukOqwar+prPfrw7EL4/Zb+LSYAvFE72y6KdUrH/Y+o2xcISgAjqvg47aW0fb
7WOyAytQaFmaXNMGnumwQH4WEli3WdT0h/J4HhJQ3P0FzlDeChTdJNFVnm77My5AT9tn1ORYoV3u
FABgc7nXHV5SoqXPDy1TTmXObpsA2d7PO16TdjErTVNyOFj4nOo8cAgMO7gwA688+f+uMF9JNHB+
hona1gCgGjCG1uXqeVLDbc3Kppccxc2aF4Jhu+kloxalZBLIoWuwJLDM1/oUimodLCF9EmaBMrfu
R/ZKAW66wG8ZUcpgQ62TtjyE8ZHTEWWxhGyMZ72qAb6vvGLTBhCGe0Kn3mcb5CdBaK9GY/HyFWIw
i9HpJz+OU3H05KNRa57w7rcjyRos+HpqrQU/LW0lKv4jVm/C4jFSIkni36CyADG7fOvNk2KuYWgh
A7pGcxNil4siCM4uXMG1Nk8N27P8F6IBrh80O4I0WcicGs+QobrbESaAlrbPHVkwRXdRsJ3PFEGJ
4Iq2roeAVBV2Ih8vniVQpkqJqRk3Dm3RiNpzxK3UQfq2UaCsuEc+6adVl+KBTlKwXLwct40WXhZW
ca7GbRMbq/6KQo60a2WxGaJlQ6cJXQM7/gJn0BjfdwOHVaC5kIy6mq+dPi8o07YqjMa6/FRCo0mw
zS0v2eQzuPkHBM1WO+MhK8uAn5kVi9TSHcdoXp2Fx5I2bdn8KIQIANhSqEFOwHSQ06Y8pjo6kkDe
P49GinpaRgmZn6svXSFaafuM5vaUXFCsD3x0PphAr4cnzFMnsee+aDr6wrNYnkgHHpBLsuX1l2Bg
KvdCmnsa2Yb+MDxElItbgagQXSgrykQmdqpYE4Wgk4aEZU7KAtswJkmjxnpx8Z8e7PxfSTzG4Vvv
N5UtKAk5p+snA3abMkoifQe55rT8tm7S5gwO04MTqbXuHQQzuUsx9Yha6gG1lxgim3WUl2iuPGwD
gXvX990tbd78O5cSMv9fYMXXWRjoTsiDsSfAVAbPb/xJJ+wpJjAkpMVS1ag6pn6smupNpOm3fQYF
oMqdZQVVQ4UkOjL0y52yPrU66hO7uBWwupgiO5NI4IFHA29BbFM/ygWyUYdaKcPJ+pm9SlDMB5Tk
DTdmkwn56coIB3b8Q6PLzb2e5vLSzzrr2MEu8uWaBbABsbQPX58mIUKW1MrogjMHvwiRTmFULyQy
MrOKKuU5LTOqWE9GNiHHLH4toSIrjJlDPhjQ1Dnz3piCt0X8lVUw6Xvt7PNzjoPOra2ek0CUBx7j
gss1AW1jovb/4ZDHeRLU6r1uIWHcyedSeWgjQWHk/piTy90gcg8ZcURV40WUMA7ilAHCQ3N37Lut
AL/ZPfysaT3wIF0q7d/qznFjks5XPCiYDHOs9LcMd1DNjtV0PAeBSTsXVSKp/QeaOjRh86DoMlod
uRVQwg86IaRgWVG96vgRCUT/Eb6fuszjDJFlAeGICAEQvSOnE76eMjYBz2n4cgeGxml6lhbgePiP
mY5XBK/J7paTquiyKsGtsuJQ0L19DAM1bOx8T5BvK/UrhyDRCrBjiN3XWDhA6RDFuTMem6UGa0aw
wFVSxJaaaiD/QMTj9yRgCR77xrlHEYVjG1Otd0RB3kmWgY/ewSNgGW9mfl8NbuOOBXa2ewRMFeqH
55ELynBK47+1hXUzi9Nug7pAMvLOLdr8E7wrbx8IOb+pFasiPQBWft0bF3uEpUTT3EDSCBpiH4vX
8lvZLhVKZGGpROF1dhT0RXw6/VfuFZg1oqZR8TEGMcpmyM0le6qfoIkEnjfdqmQc/JXy7G3XYLVj
BIyt9bdZXg7SMM4Jkkz10ZuFfsH73/Tl1Bu+GgPUdIdKE3oPMunEuFj3Dx8Vullr8cxLAw1Tsb+0
afqPPSUJ5463+/g6M1bUrMMf4YqKqZl5VnfssQQ5sZgZLkAR6VzCqQn3thrWvg1rad5gSLsuKN9Q
Rrdcu4SMe1pA+6jDBkrQVscSsxlfkSRBN/j/CHzJN7BcakXJ8YdqZF1FBJMUJYtQaj2YygadCn9S
zQ1O/XY5PShmx00SVjLmSXn5emYYeQOvM0BaKVb5TUabaqOfAZeaWq3McZ7kXlreLvdiVy2i0V7o
1Ez/ONpbXLRGST9slkH/jciqJaV94DASwG6ZDWvUlslYRycOAyxiz/cX4qPEOoKUtlHpE1FJAxH0
KLuU/15d2HWwUyzl6LDM5dAs201mAQN6OvyEsN7YjnPSCAJDM8BDD3CwZdOCgKPX7Sf1THSufKym
IFImTv0i49IudXlgUbF5y6FdTuwf45Cf16docT8BF0ToYrHmx/Q/OOfrVi79IoWy5hRIXSHabi9y
r2LKyqQUX9eDfygUw2EsvSAPawhqEHoqDFV/K+NGITHqtuwYlMfC1eB+4VUwT9xCg3T/VZUfcj5O
tNLQSbt5HTi7bK+Mdy378rJ1S9mbqZxgAsj29SENy5omoGT0Socy+o1fz48sXc5aMqI3XcBnqU6P
Pv0/+1exJsYJ8QKWdJ07kJwuNNJRd7k72rMssF5RKKD0fuSXFOu+LYMkmsftCYquUjuCD/nc39jf
QkGsu6h9VEJ2eNw0WJNRZbstpU6N8hwBg1oI+GUYJw72bukg73GOgQHjwomtU7IOR8nFN2r9dokq
3z+EQZJ+Ml2rRClCsOzx5D586MKTG8bX7UJH9Tqcgr32D8VVO2Q66vSQSyFwuh4PiREdMhkUdLXL
5aT3hCSVey6LkwuP8mr6VUiJY+pay0e9Eh5bFzTyYzqVLa+9U5Hm8+VrxRdLL/OBjefp5HOE7GOA
KU8IM45IHuEww4rERBu6JFIPUckqaaznR9WnW+kW/hGTIRBkpStQjObGJ0nQ2nsjlVCBMagyU8/t
IxhZf15I1cs8cv6wgoKlgZQm3uGPCxy0jO9/8iE+l3nYsAq0DXb1RzvRZ9Gr2pJls+h0aac8TcX0
Gxc6YZpX2ubp72L0Y14LoYTWCgXaf69aRiHKUbH4lollmL/jvJJw3OTb6EiYcTH+f5KhAxQbEgPP
mQVwS4LTy27zzMpDmYTpW5OuJPFYIcJPEZpuUO5wwcIOuXZP3JosJoFaD3fAt1WfYtlAYw1Rz63C
KEIAY60sp3Zimjp2LAAfXxpR/jBouQx/dQpxS9lmxzuECwF9qI18aodggitYzyaTmU3yxj2fJL8M
AadWDqvcBHls4cFrMsy+6PcR4fiEwjN1yLB69U0K8oZXUvDL6OxLlpwD8Lrga5ZFY9czJ+fU9bek
0E4llY9vOUGmHe0HXSD22YTImV1X79WOtBRy5aOTB+PYd0P429o9h6ZSMpl7M6i4CUjuuoR/4+ys
syW6as/mKZv7TanF4+mj9UNdCMxF3Kf7YAzpkGHkg81Ch/9FaaP3hAnxXEbI8XtZdPconT/+l4yd
4vA7hPQtW2miMmg0LwbXPXevByuqqz/nhd9U55YGoZ8lWHSsVVQkvGW/hzXba++cx5Uw/+vJdWF/
BcaktaK5HJvJ9hxu2U1vTNdqwL0zFlTdogOm4fAQjJCvGAqi+eBMCuif2C4R/CthAzc+uS0d940c
4qGgoq63pVlIFNs5C1CVPMzjbYXq74j8Wh1artVW8T1TWHuui8eV7vd1O9NwXr19UZCIpsIifxtJ
W0NqCPx7n0jRjtXuxDaFRnpVDlUqhitNfwGru4Q8ETB5XUXktO9R1wK6FGNmijo3ccV+h4OVhLEd
NTf4T/DOc1dcQA57lKa3KYRDEoV8K2Vj8EtXUG7shGwLK0tC0KVPuI+tckEFlXR1+eXQvR1/zNsF
fIlJOysSBljsYiSWYFf863VMN3QSW6LiUgVrHYhv0HqDbFJ8FejxJBsexqfIwIhN6TMI43ZNqgyv
r0SWaVHFSqD6YD7+kKX7GABvuytnSKGgQGlF6LadfJKhpNZsrGVrw2UjWQ5SOU7ZQKSu3GHbgnG/
AxDF+JgxFAeGKv3N+UOrYxpJSqDPUcRYfeqpkrf2lmquqlS2IGpuik4ISnFaa5kSV0v9TqAp+gBP
h0ievwNyIF2r338gOvUQi5JcQNANM1LLYZnz5pxx2kgaRPIVNgJFyxKiscKiBHloHvZdnAluHLkP
xdK0fnDzCZXJxQMr9jdhPDi2NBM4TAm5fdDEZzeFiPMn5IblEjUXNFlIZyrG2rMgop19TBD74ux5
fRhCm2wxW1LsKPdwruHG2ZJDKqpHQoMeiMeSgfIzhaFBSlwXTLmY7VjrSAaykMJIhgLDl23AccYK
4UsjRToZoPPpoKiMvXv/TPg54EnTL8+/N6mLB9SzSeY3S8bRJzNL9viaTGpVvl2+sRY5vuQ0he7H
Y+JhmSA5yNsQaaFyRvnrtpIWQxCZ3kWl7SvAv/Lo0h28Ni+OU+NHOpEHFItXaE/oGHzsxkglkaKU
PERddB5pQNxlJG6t7PaNWmhMyogjOtOhF7ynOVg+mB7hH1J90BdcQULmWGyyRoXAwCoYvDqL0uAW
5kc93Vzldw5YmPBHX3xidIlKVEoMA01vc48oIMzJ35dpLT60AS2BBd64tu2Uao1DLoK8IUvebcHh
TRXq+0KnSr1LeUgNQlYIy+mC6+FyGDGEwnm8i3HA9UYVWYtoldjNtE+3mf/mCtuMoEgP17IBAZJr
f3ZkQOipnsNMbvwyvcyuxOsutUuDUEDRdRqiWIW9WOF6OwWNSPL2IG1jn/uXkph8nAOwDaZVGt3I
OBZoW+JSlgrJPneY7dL2sBva3nW4Mom+QyC4gEl0pFE0UEav9+78ZYfB13A/RtIeQO3i0LtDa1ap
zmRZ17h5NYHpRIhJ/p/QyLBU7kcOE/+1my3wIdsSgalazSKIAGiX1ntlQRfR7bErTcX9dGH9fZB0
Xk1sPB9LzZwMrgZ4Fp1Z6Uyf/4M9H66QDgq7+JfPcbumtHEYqU2Su4kYeQ0XX5e/CAleZJ4VpFoW
G4KdcmB0XY6BT5GfYdkWyOTSyVnwuKjc1Yzur7YnJMfMoE9TdEKWLITl84XwQoL+wpr0NoFJFuOC
O26RFTKg+iq4142yG3zjyHmvaX2qg1YXSmmn+KPzxQJwwxpnaicOMLq2ksP7gvdmC0bGVKw7HVTn
vxeFeQyKg640Oe4/kPMCtB6tyBzFFirSrgC53ll4zdQAfK3mop7HkSiPlY+cdW5rw4xo9Nj1VdaL
lepl47Og5khow+/fIlCkbJpP66EqiQKpgDWNu3t2GGVPTBc0ub6F6wO25x4c/RC2LHdQvoJ2Rp3X
2ij1d2l0OiVfN1Hx52yimS1/QvnM8NCmhY0nTiNRphJBH0CbO538AUrDNp++OLyFekoQ88qYRjeV
LW8VcDJiLrUXHIxgR24kBi7SoUgoAZiSoE/bsvWsQlarLBFDn6QD8kYRKl/B4ZRWs8NhKLTRK4JQ
w/64mMOCRXIznC+DCpwdiAhdZUHZrkQmekv3Dj6zNSwdXilWYsWKui1inH31VSq7iaOh5ZRaRDwM
UbUyIb2S+ERAKKesGiDS0ZCXVahXD47fbfSYvFUrBpjKsEoXMG465HESzUKWCYmvNSsUirq/dyfy
vwNPanSkbqollRAAP8E+3Nb1SYWS2a+sCkxleWAZV+qCmrt/bGIL8qfBa9tAFuR3mGezTs/9mQhz
eCT+1PYCML3r9jlQeG0VcXH0Ojy8yqAsTY/yAwp2u/fwluBuwmko1CGIrEVsCGxzBa8RXw4QLFN0
zm4PTteoUjOFRR9CpSc0WPJ8fR5Lis7qGpFsVU0EWihAGSXiAE0jd/CWS/zrpZIOQQ1ibshgBxtO
aWhgduBSNQ3en1Z21yijBlnGQisZNuTs4EKPGeL5wVAnwxsekoffJ6rCcESqjAqnSVl2HIiC6v1Y
JGlu6C+YDJtx/GiKyOtzzE0uWyHwh6xPNhltuJ2+Qqz5PXWVl2hQ0lzjFA8fx4mqbGARaf+W++H6
VXhURUBRfCIferrizhfbQy7Q7i5fSadNW21pUbFwyqHtGUtC0rzQzfZHMvwBRYyt4n1WrLuWDEih
8ijHVhJwjIKC66LnV86mqnkDwEeE6eXdxDqCr9Ns5D3RZcz6AdjXkat/8kf3WiGpx2vtVFGLB98n
eQJA/Saw23l1vI2DZWfbNDGX+cZ9HfaT+vGMfHsbQF/zjk9F+t0c8xgCSMwUSY0AJnobsROXqGHs
oDPb07kxAF9/+ld9FJ7T3xCRhTFZOkOSV5jvDRD/QSusnEV/JCZsh5hEL4W4EM9NPfxIibS/pjtn
fdZZRDWrKWWmfKlnkQmD/ECLhmT/NYyV1cE2zdSBeMHIX91s7HsTlumMORMuqVRzs/hNhzZiSrJb
MeA0gSmmOjedu+2wpxHz8vmFAtenIl42hnqx4yubmCrrzRDZzOWXpw6yk3UuiSfttbhIjWpPkZ3k
+X5JK5vGUGcIE5xpyxspkBOv6216VYBdHhB9kvd6xdilNpi+Ocdb19Xuynyw6/FmBMBrL0wr1sL5
VsLXjdms7ZOFQu6iAyCpWhidBjR/07MVE3jSwyieH4P3iC+LMD2BH69LNy24pqkNMEsVv8b/Grzi
Vy1630lkQm1khAMIiZg8g3FjMCQo/kKRH4fDsff7jslOpd8QjKB7bzxLy7g6E2EefhUtNZFBVSH6
h99HfNmTpLKLQUBHj85FqX1N0NnJSWOyr/Y3XJ8mcI+CD1UgDyNJvfeqnYfKNj8UaBq7ASd/tsVz
ZbzpIchesMTkpjCJAji/6HTQJjPPzXhy1Yo3yf6laPWmSUe7RfQbiA09D5m/5su6Mrt7gwzCBFoM
F0vGdRMGUTSObw4CY/zbo29/ZwRPsj40aOt83eujJowbDapKwQ7CXjINwU4gFEYJTbkMMB4kJGaf
jWJc55OmP7BIiatlhE+r0VYL8YonPhR/Iv0zn5JQcYMT5GnaIUcjqCmvxC3r84KxL0dbTD3cuy9b
rSM5mxxGCXQedkKncuBUshsyMUvR2uN0UPkxHRiJ286+tyH9kh+Ua3YtBd3Ptwk2SP9SIKBlDIic
Fzk+m27Tz9cAe+HHNBdqVutBSdVQox9vpiBpRqaK4nF2zzog6h6/AMaCcO5S297j6eOCyJVn8hDa
yr+CTT5ZYy/x9rm4usa+7mqRb9FCdCvAy5aLWByTALfHnxq/VdpwhB4pKHUkffdc8cpSAzD7Z5NY
y4IqgiEYrfBi7LFifCSiLG2Io0Er1raXRfAtZZ4YbbWuWEsWYYUUhl9Lczzn5lp7WNJYnZ1a1i26
CeMPMr6FNTg5ZjR+inSVTOXEj80nI9wjpMny9fZmqBojUGERy+g8BUca4532qZxwXQILKKmP/mvl
9W7Ry8D8uMoxL6ve+jIxvvv1ipEUWX47Kg9NA+YMaln3kzaessUBdAkAbVHwjqI7Z4bdJNPfDuPP
hLRP+/fA/uj/NjKV1Ula6zGNSdNyinNbkrr8v7iScwVaBaO1dxK+Leu+wCTnLKMxgJZUU9YFl2KP
8CoIzBM4wvzaGA329MC5BvjmnHeLzlwv04Po7XqRiuzTc8849rhQ5RC8RPBzJVo/hgCvghimsV6R
qbJBIiZ6CZaZDjhIa4+NJYGCImLU9SrVxbamfkB8jCRAqqVl9lvm7FzqNN6N7EhbZJe7RHIdjBKu
37Lsb1XdWKhD0omBkGc7WKne9nIxyvLlEimAnepNKChVZcHrOJnRIP5Z1tneY0pJqUiIWOdX6U2T
3LkkI3pZrywVPUB74yDGT4GecdeqOhFby5dfzfMb+D3DQf5yq5PCDMXbcRAkGeoAl7/VFftor7DJ
NaF+uHV7cOA/VFHL4Ld/pnyq2HZ/Xk/rseJ7Fnvlmd3yS62A3fjPcX7YVfMfY4ggdJeVqNrtFGXU
irNGMQTk+B2jrws/yULIUbD6ElpsM38McCPQNSBYWuphriIr1PzpjBb0mbpl1Gggu8lcfwiG5BSZ
APYC7/1ncu8Sv9olVgTcCtTuRx5MSsCFRhNLrt9GYbdzCOviHTw6ToVeGpf3nx3HetO+Cvj8HoOM
ls/57QLEVdvuRBMq2Q1zSyBMPCVYNTrSjphbPZuVvP9RQ+4+hM7jyH0JIHym8B0EjkPiJxHCpyO2
uxY45bkc3gaRWfCpidKkvQCZTy7ogtHY/bGIU8qZe0bkQlyD0wx7R0g8WRwy1Bs165Ve3JqcoTo6
x2jDdqTIlf2qmdKqkMMK59qSdkStbl0yyWzJoFPkYpQGmDfHm1OT5ZKzf+xG3TP/1clmzWReLieW
cd8EW9CZv1Xcj4rg97kQqgkmpXpq4nQ9q0cq54ZgHdDBQWX+kbLuDNCIirlKO+oaMhOEZNgKuN2p
4A0ucqKfGQ5HeaZTXknsvlI24Kw/pHD0ivLCwDKOL0PYRCc3CdZiOIHHOmOShHyjIo18VjHYEcmu
0d7EQWd1ht38kQuhgrJz5qeMW3k1GN9YywUX5jeNbMdw3G6JcF5jSl0MIYCrCr6B/tp3r7T5GI7+
l98W8zTBz1mG2PIwCqhV2n9j1LAMsSzM0fO6eLOu6P5rKaaOCJmlCTxt17EOSGSd/HNeuB1nfbPd
M1ykPCYt1osGjBqZ2NJt/kixGIUTmk3F3wWCN813PKK65gFLy76t0NGFvRJ43C4DiWemuuUv1Wi/
kB1QY5qThWB7nDpKP6KDwQzR0rcIZt6KXRqu/eLNb5MnMEX3J+R4ft+qPnyYgJ1hPYVCAd6PA5sr
ZjOT5AF+6YV0IPkvtZ/w029zepDW504F8UK1fWsiEzi2WMvarpjvvt84ya33KLW6oq84hUGfP7Qz
pnYiUpB3fsKV+n2SfNPk3EI0wT7vNrrrtfccb361rHvTLvdBJ+pDLg5zcgzVmmZxXPFLgc1mOMLf
HwcEHspGMQ3dcEU60tCI2P08W535SXAPpaFCKi71l2/u1Tfl4+kqC4VrqmdwZ30PBEpw2px8XC7e
poG8On8ZJJsfYy+FRNMPkOsJllhrssUJUysF0+hc/kxm2JfzknFskH8KkoUk2CWZV0cFo3TzfVFW
OPUKRKGdv++gH00yF0G74le8lctIdQzaaI26qJAKgoqtBJBD4c0ZgmftaNRy/CpWHUf+FbwoRpw+
CB5w5hDsZdnhX6f84Ow0xgHyxJiuV3JzJnmuP5OKm9aKLbbJ3OFPjnFy7A6LPohIENzmH+p2Jpyj
2AJdnzuYDIW3ykpGGUXUWFKDiz4nbWuNJBsayFVGulXvWYYiOxoBuGhAG/zuMsiOvLLCBwo5d2s9
XTa8G/UmjTJbNt0azzyVve2hxf7UmsiC3EW0KeB9Ud0wWR+m7VwUdUNpMlGUQov5ApdyV5hwDFs9
EAHEEnFeqp5pBBAg5BbtdLHEHblI2qiRX7BmXpEj0+w3tjGIC04rTB9p3JKlEtWSApKeFBdE3Lak
FUHQzyNRZ4Lc1J69DMnravO/WHeaXdsBhmiUvCcBtx9WOS2GTPsmhNdY7wZh9M5XAOczVtqShJkp
/UIwSrhsn6RpVOB2LyYN+SmSFG0sRxZVB6iakd3hM5UFFiCS4xEQJxcXCCxXWKwiIfpApphda6h8
jto/Pulw7SEF8q39/5I4IJQBIt/gZnyw4346XWy+8BFcscjKt7FchYCvrkE5EQSr5hqXxxAjQ15F
kQ7gOmXIiI0jfY6CEUTwHHF/zFAL9nsnps75ryPVI7ZZaL41IWsr8LZEFuSb8SfCV7giiw2UUW0/
IyZnF3sldXDpIj7ULRCm7d3eDeinjGrYjxw+nfoQNncTG/YRL4v5Qnmy62X7ltQD/nJHcAhBGMaW
ZH0Ldtgs7TZauW4i2MIRaseFqOqe1x0/IRBwULPvh8Bx+gfcTK5Qd/UUV5cKb2LqOlEIu/aWbd0d
z+ZhEMs46bYHbCHztIkxOND7SLMBIRiqLJbcQW21qi73H/7K3Ch4m7YiiQ3kjZ9U94X/yGLWRKmK
7Q0xdvBp/2le6AudI505k93N2CGrJtSUOutLE2jauY+0zZJtKNMyH3+CrZZUoWjkA4UCMlWWgPJ5
fBwajbWwIgmJzk0Z4S1Y/cIWXgM8ryX96r011S2Z79HSMkNgoiYF8UuyrAQdJBbjBgV/pade2nL1
s1R/zFj9K4xFIogqPLTipkNZAQYAKC44bTTNoc/yqUdIyJql0Wlpklraf6DGeti0KTOYb5MBT3f4
C38N7iIwUv0jHAyiBjxmb4VvNVEqpD9UqIZJirnvKi9/SZzzdy2LlNSADoFBHWI4vlN/wh5mzuL7
2km3P64AFCm9CyOa7pp3CDvmjhBPGqQbqCLAt+2AdGUiVrhAaYGe1Wjvg2KDQvMLeEmxuVVmWHiw
n6pLWsscLuiRZD7FitoMXi+8aNMjAjVigbFtmWHJc0nebfvhmpRC+j+LIsnhdKPaf8Ai9Xrxg6GO
X3KIDVmCt33SlgVN9tRgnhPbJkLAxKL4NNNJJ/QSmQnnhafTVJ8F9vvIAsrCSmZvyZZwrsa7Cb6A
YozAMZGRrBQwwOoQooPbk6p+HseaRBaFwmL2r4Px/aFcgmBylma4QECWuUhrlCNRk1SP1GbtQxYR
7EVAZbFM/HQPWXJhY0lDq36rK5OwaGm4Qu/7WLtjLXSxU5ZFRekEJy0woqPYaW7WGYR8hIa5nGz5
AqjOsWLVHEI6vDAnD+bnsZtsNDRWu3feYIw36GNKW5WsYBvu9qdTxnTO55KjgOQ09ur24a9J9Fz3
mVr0GEDjJ0BQmhWmquSLn9SYq22PXCbvKtB3toSUegB3t1Rp2ydwXwEwxrvIw9HjkLLtrYrHhpvP
MJo1GvuU/3Qq+T4w7oyiEfK436O0pZDDY03qsiklLfd3//fo06asQx0U54P8h8/eJSoZdu46oCsy
P36SsVY5puWRDmGJ6MaKXRJCLhvFll72gVNkAPZdgk+epabRaig0L29gDHyPXi79ZIs1WoyWmxJu
FR47dyJBwe+Ap1ljzxbMldFnoJgAEcDUhgPHmh63+CtmyEcCAJRFgCuNnFC2CbOzmPKYg8vmUdWg
qD5RraTRyORA8FSoYpQQ0FlRFpbUgK9KB08Q/KkNQN8YbQiy2PJCPI9N/Q1Gy17+NHNEKyyGhGkC
VPj5nB5nH3PresOvUqRPkhPKc6JATh4Kx51UI3bqMj8l93mZEAC3gYRb6flsmvk4iKk6CUh90PQj
O+foofTDCRNo02edWYHNaKYvqmpAhSz/qMkFvgKLtmje9XkJnPJQ/3xFjPJSMcW8IdS5Dc90pt/8
bZf0R8hACV6gCjZSAk5LxhqGmbWBtOq07HfHUhM+L98He5sG0qtXQN+3YUV6JXcKGc018WGdrUH2
hW6hpiimwElAR/25QRvleykopJOmiz01xVed9XIt7P0jTzb7pBiTMPaLo5bAr5O90wv3sIcEP+HD
fHEOoAoN1IQxRjTEL22T7ACNdfuIgZyGEpmu4KcaG5fU2onMSaZbKVPqRbpn1lMkbsjWmux8gUJl
95vDndKM1vlSRCh+BTQdk0EooQ08s6bi2PBLzkW87XDKXy7WZ00fm9q1AIPIQ3JxgOZY16qJ54iW
JaHCjp9umpCFkU5XXM7GGRvBoQJNT4t8bJaLb34khI9dY9zlJiUuIX1806VDiS259RwrgMYtmxZg
zZFNV07cOk/5YtCV/Xo/2rC7E+sY1qdzjKbCkpKF80AhhyfBatSyaF2VZEoVw75JV5/A5KiJFww2
XHDqmJet4qS/+p19yNc82fjWM/DqiuRh+zw7ITvK1fEcCkXXbwH9XEoAhsSyG6r4QnPbmP8sh3kL
ulrtppZgMglFcMtfQ7nhbE1EkdMdV+mJUkEvmKuP9YfjadmXdOVEPJOP7mfLJ2m22OsOmwNQK6qd
jz/SOXSkVhXGADMZ4K9R3MmoUmKqsxisYLtlRgu/26K2Wo0bUBUsaxlL9gPDh7pOHxANvicOtwjG
NTtohODvkLkbdS3RM8unRJu2w/kO0sTDhHrljvSqVeNNi5R/lovNMhmQStxf+gvOpoORbXSGIJYj
mRgqLnX92rzm0lxs6dubJBw4a7MO1qjjBP4wX9aljE6YvZ8dJ8QxbJAgM2Hh4yg6OXdrv/jgb+Da
8Bl/e4aSy1FwMp1ni+PL0UijNYNLj02vHA7LozaatyOt16WRssotQJE3rYpnWE+N5XqkAqaaBD9V
A20zRZT0v+GZLGoPI9AVhHd7BF0QlE+FcJqwnKWB8YECIuQjM7wminNerPY/qW2G1m3SGbZClnYZ
w7O1N1KZ6jyEnRuljwE7CTE+iVIQ+qlSZ1hshb69nQhvQ8F7HToEzWdqo8tsOgocXILeeO9e+xMX
04wblu+XTNGSSlBjMzIaOUAVB0Q9Xw/tJB+iSLCdUERe2AsATCClc6YDC8zxoj1LT/NCWpMvmTQk
eHEtx5xSbr+8PspH37vex7O6WJv7iBTfXGljbVnJFI/70OAlGFFMNxE8My4ZauCqTVMx/xoSEnJb
Q52mIQFpX5/HuuXTsKuw/s/v2mWsu6i0wQkBghSK10egrWGhJnV3HynMORYsHjugLzcfsKh123ZR
ohrsIfueVYhywONzDvl2lOWfp7H5bLdQIwiQxIXAZscM6EZNPF1TGuCPkEQwqvPDUAr9bvt/VZHi
ouCftyQjzjnplE5NKDjg/SnOUulAgzxjYTA9J6WD6kHt9QrtRUBMQkrnE6FRwcqhJiujXBeT+ptC
D3C/rQ5NPq6H8ilBnCPNtazrXVd97pYG+K2rBVu5TdeknoBv7UlQ3v+gnyGbc4HF/lpFF47LNuYt
Aoojvr9odHNOVYMeWtHhelIMfHWAX0pobSMsYm9wTIRmptDTjFoC+wsPI1Rg6KYsdlAc9FsIBsJp
wb/VL9CfGgL80UE+mujZjMUzn/oaCZQHGbuUMSGygRwHq4NZasn3k4frG0xcJhyC6Gp723Z0brQI
1GpkgZbvlT9Aa1xCdQcDhwGTC4hg8qQLzIiDWaanlJ9KGDU72YrGpgQP/WNvgBBYHRYehrtY9ibN
pCukdbtUfEKVq3yE69v4gPn7YMjf7mTzHEVMTv/h6VEdxwoC2mECp9kIEId2m3EDv3xjSswE81i1
tv6/2xNvIPhYrsKlhLflMbsT4p2neLczrclwcONdFfI0+znIpp5x/4p66ssHg5x8iRh+YLCVyb9Y
p7Q0BUN97eOQMONtnaWMB/Wzzlk8Qu2K17Q5Pv9jkwmidl7FwU0ygO1/mRMW01hdtnt5uDB7dYrv
Amft3pe/DK9LcqUB9s9r8QWjbUNYfnS2A1hIwkkML7AGAMGiAT1lNzBkoisw4Y1bZI0rlZVge5f6
qul1CwBCambiLy30a9QvjCozgRKfihSDOaENrP7U42d1LDbuAdzKJb7/7/NKAHq0Me7GkKT08GW/
q3Ou7/halCLlkpO/Qf+TN4J1ApV/ODp8sbFan9z8JmdsWHDNkxYGDAfo1AIkHijWejPuyF4i2O74
uwZYNH19iY8Jn3k/D202BKrEqbNtteD1ZdwlaFqN0gv7fo/lDwiEdZLVhjyXXJ2zIp8hz49fm8NL
Mvw+wwzZUdxCi98YKyhWzgbvemiBZ9CK5a6prhmH4ZPN4piknuwUBJmxY5FsmR/TldZ/uTVvbQgY
0K7IJMgzMs1GcgpmSfcFbX4HsaT4GK/ySYlERW32qhtQQBFbmk6xS2HOL6kiqWbCLMT6fxM15o3D
GMcdIzd0bN9PFXaYSieajArz1K5XwCOXxtQIZ3YfUgRoLMMhSKzPUtzSVE1+g7HDxyjrwc7ELKeb
3xOviueFMIl0EZsdt46uF76LdHQzrthPDla4kKvq+8a9TOE4zAG1D16MrPiIdCqJeWXou8WZbrGK
gGNaK9gbSneFqsBz+A4Bqrs2It2jnPZWZSjdw6BlvNMkgwOZ/gIHhWZNADPs+rDM/j/YVCsws0hI
lKmebQRDL/jWP20EA6Li5TCwaTj196qilJTkYHki45L4aHEzq2QDoEJRRWcdo48UUockcS3DuYV0
ZJH6+k7gXJMd3EvS/G0pa55YTUZM7aHunlxVpwdFnoO3xzXgFNUliDYtK5YMV3wN9gSUlCO9tEpA
St2pt2CH5JQgRFTyEDGsyKLkVw1rNJCyhlu4DRmereXQOfokSz9iu84sHGrvjIBYuY/xAzzUiusv
NP1Qoa9+/1Ftd9dw9sZuN6skxa3KD73f9CK5ETqsTtte+0BqPYJFVGMUNT65Vyc8WcNof++Z/PSB
vSPICBALMO1KgbM+uSz6SH3XjgJybuDqpktvnskRqIolQ4HhJL44SYpncoysbCd3E2TMMJo3wI4M
Uhp7TbLuoa0rsnW8s5VtCFVo8DP2cw9CASKg5KBxJ84KqX4x0OuHvPhUp1gfvlx0Mh1JtBQLupnb
aM7bxHk7AzJai9+yR6xcxdbQYlYUX5aLV7kYfC8tYtWdfi56sOjSjYS1ln/xpndfxtBiiFhd0opF
1WVCbguPWMkS/jTp/Ti64HtPm5UVnnlzYTG6/9LNFmS9QO2uObPAZblpoj5KPuJaj6ffeTXeIgpS
KXaF/bfnn7LlekiZ0zzrYVA7414YJQ7sFpcW1nltD1/z5Ch2TOvysHXbFo61U2sWqMaBr/xwF8JC
xqsVtzxn/MNuzyXE3BofgxQqVkzxwJ/Ph1GRA9/6h6MVt4FmjcytNSgGphBDeTgg0xAtUGQm2XqK
rk0L/oeO8gocgHtZ4TGFK7d6wofrjJjsy2ZRgaXNKKXeQYYJr3PrOLTSTUlmZVS4h2ti+e47UleV
188XwkXelsIMetV13bPIPDlasxCQjqRmOmVxTAnc8PhcZ6tUfJMCczWsfMdu+WF/xj6fo5DQx9+S
3nn2i0IKDy0aLdAh0Bbpym3s4FX/SYg23/NVz+YYc6Fj7VvSbM25ec72r6BycGjKdEBIeqAJa482
C7EvVO5m1xWHIRlrxGoxPuq3/l43DjO0KZ7rIWmd1g5A0KAb8JcQB/Ra6w8/Ig7sFuDaWZxlStFO
l8jc4gh/Ya2wZWsOfHJm3kJbvgY5qqlsAefhNI6Nub+VyBKiBvss1h0/yBM95kHXLY/AtoJvi7TL
NRWvmI8bMDkyWK4H+TrjHdPlVOT4iW/q6HRONfh7+z6WC3Z8Zc8UrvSWcneDlU+BKXW3C31644sl
RlJ4/S4JPxEVd88jUm2gwUug3Clu08DTphpbrBvaF8u/wQu2rrH5oLnil/HW73pYSB0rtdqDBtLX
VUHbX/7Cb5Gt7enzjdB5QstzkfGPJSG7SL5hV9J7l85G3Wd86ruzO9W1jVUp8QfIDOl3NUZlLfW3
ZiPlkE/1kmwf+bdWTeqSYSProGOckkESq0H495ZdhVg1LThUaIOu6g5l2EtUKN25lLBv1+zQVpDR
TtfeqeZ/x2lvWQQGK4nb0SAigzcJojF3X/zVZsV9l/kgTYOTu3SkLKWg4rd2YgDqAJypbgcuFizk
68c2VVkCHOqa9ZPVA9Iv95Bn8w/4JON95LVcdrmuMWeViCcVQ4Xa3O3AYENMRNKu0dCEBjlVPEUD
YoPAv5YLA/djZ1NG0SkRWcw0WvaMCK+5LGTZHJeoshNcehC27oX7CoYUvLXmOlk3Ex2HFt44sqjr
Sx90yA5X44iM/z90njnLf3mIv1+hO4X5UaqUvaMz27Z442TC9a/dXzJ31iLGx9c+Q+7ex8ncCAdi
oIy53buNKQLt1Xb21x+Cyt3j+IKwB+FaGTA2vUWha/2rbLBR3Lqpy6pJw+DS8FXMnM9U2X+kGIdd
252fjK21f8COvfX5j7td+ggHW2c3kDhfjGXd/8QaLWmZtMUQexL94BziBuHosGrfsSqLR2aKIHNu
k770x9qqfB3LNnmshnRtP2rGqgmD4wfjghMfE3HFa+m01WRNMsDTgHbHaR6Pk9m+xPyyP8bPQdj8
G5OzrhGcZqwC7nIUgy4QZcbZRuEmoevI9KY6ZVTAElTHZjkb3WPsm3YLTjB27D6P92lfNnTi6djw
0xdguhi6ySpWBIMc6b3/HyZg65JLGg31IreMy6aW2fRgc5UPxSntEDfcNoeo+f1th/UXEcl+tc0/
dDyWczlDIERqEY0KbCXZinkCaeovYcEhtNFtvVF938IfZ188+h04sTE5lBRZyLPxztYdPmlkkDui
snHt7BwPgHN1qyQhiSNai5ARwVVmAo0YdUmRux1IGUo9WTGMCFyClOafLNeyJqiMQRpsJZtSu4Vx
rHwTvNS+HKwZVOT1KDMWAWkyWzzKD8DOLb8lv+NbdGHGnL7b+8/I7xA5+M+7ELCmIkG0RgTAv60o
/KI9Ol6o9oRIUMCM+7t9CpCQ+yPZDS4WOV9F1+dPP+dkd1Xp5dB196jssz4+7WJF7gTX2fJNVQ0b
0EC+/FsWdAs4gw4q+tpEKRBLytjeTHCfctG+l0YJFQQK53UuHmkHIB6KNzzl32lobcaKBoQEXBmt
yT4EHcFSus2XoUbivHe2N8d4UWljMftqJrQcgIpEvT8TnBjYp0EY1xzT6vG4HWyd4ly1IHlC7e/r
7Jp6RGEoftElW5BTlykTA2BtG1t51fswHbqJ9WvglFvSW5UYta/nhP5QhxeNdm8F4WDtOeFmOtkC
4ITtEHKNPUPE7dh01zULtYtzPxvJH4jdKn9pDS3/z1eSquf01tpemGFUDaTC8l+hYVAseXDUqKQc
WoOpa26HfGnKlQis6clyXxZdMgB1J8oCmbnFzPlIHnYYLqLY1sB3Oa+aHbhT8m7kmlhZ1y72DAyE
W75ymfUcBoxwui96zDEa5gLnFHaQmthOERs3xChg8/J9HALEwPizaMmGUrrN7d6h8ifOoj8DdchX
zvjPB2KJgE+DoHZE0Uo+rJp+KUOSyzxND1NcAvYLnBiM3Ke7uNqFAhJ60hldfiIJodiCne5CaTqD
UmnYvW+jNKwMB8MYmVJ41xUeqf3nyrN1BwYeRRxkoZxXVvkrcLzjRoCA1/lqYsI6qS0QE31XKmzk
y8vBs6mVByGrakRvRiRLlKw6dDwWbJlEji7L22o1Muh/84zdSOikDG3zmb0c2+z8RswFY5E52Ndv
Pu3BaKXSkRFH2rcWW7d9k+i6Ii2bdae3AqC1IDs2OghaLArdlzM1pnwfKCRd0s0egOiX+xtfSVxA
hCN7vbvwRr/wukwkoMendSdIu8TalwOMr8WnBAYLNSWeuEP7K2Qq7/bnF2ALfPU89Z6jeufF/H6X
1oTydnEIkZSy0UUCG+2pr7F6gEbszlezAYWgTCbHJOeFH8D5oW3elXYSFYfJN0no6saI+3kIpvC/
nLrw4qUPYDoVtEI1NbtY0fOEsQc8gBJnU1k7/djnqvXaKzaNpoimLNyI3Z3Ftd53qE5TxADIiHcs
5LPOI7tR20RU6CtPe+5TNrFlTMClKZfRnZwKX4Sw2pDmONRSIeVSE33ruohY6nkZkmCPnBZQxG24
T6UTEQmxbsmPy3w753BIo8NyX5fMoN9AV9Wd7QrS49iGI3m75VC1dsvhUT2fUCh1W2mWW6Tyvifz
3ZyOcynw/TPFL1K7p6nreyDXhiO2ajq0Xwr1HnBcJZhRrObmQ4KxE/bzK2sLahQyTJ8zz8lN8USf
tXSu1YXySljrR6fg6H3RGLiySralKgPf6YWa2OXJd5qmTGDZJIV+EBxU/Fg4QseAqyQLmk9cgbC3
IM7mLpKRXg4MlicDaDU+2y11gcHmTXfc5TI7IFRWJNsaCde1Rv7pn2H5QlA8pXovcyJ7hs2ak6H+
kMRmW5Qr8JYGtU7kzrL/5wNo4Bbt4HBiUytuMbuNF9m9h2leJymZtBSxpmzD+IFkyo/Jjc1f3a2G
qkuS0RPQDPrnn2RQmz9Hs5rKLlvJNmu+J1eiVl+f+0ZyvTyvt4r052i+A877kap27SO/09iQOEzf
d7hrdwNg5FJPIwYeX12C19/M2NsKXknfPejEnvII2Hs9VWvtAIvhf6yR2Yq1EBkJlR+Sxn3gXgJ2
ZtGoluYzY32771kD0HjOY0qRtawPs2I7VmmUpl+sEnNOhQmtEj6Rg+mVGiMOMKqprHbiyN6aZbNb
0WZLXK2sHp5B5XnczPExVVqlqVIEI76yF0+H3VuP8EwvcxnNrOtq2Uf3V422JcFHHGmkm5m7+bkN
Hi+oBvDwDMv2l80iZs6HP5WAv0OQz9jDZTongxKUSozMibMeVC6dWGVDa4C2i2muWQhahn0HMsJw
mIh38yRidNK1OIsiCzoMtBE2TG8lV9EInlBlosO+cEqTEKPaIBVcS7OvIhzIgilgJNZXExBmwf90
16+6HKRMPRisGq1FgcsBEJbhKmKawBXfFk6HJLTSoQzVeMqrXmg/Njnr2NLygizFKsxAMYw9q1hF
/M6YSkm4E4j7pN+lPyeTIck1TleGrNMB/useG/QTN2+Zvlueht9fq7BX4c8A1y9P0YKxuPKeWAKA
ALytQk+fAvcuMkSAd/Ta8D5GmIpVQFi2F7AYeVNwfYBBSZjhunna8GszJVGSdeFjQ7QrALYU55O4
e/sHVJjJF/nebiOAu3IPog8oLNKtYEV6Kic7dH7/LyHYcV1g104xqt74eeXBpk24SD6ovVfp9EPs
atOk1Od+iUHvTXqmrVJCAQVovkostlLeaNyWkUhB8BwEbEZpIX3REXURmyxMMTvEg9+NQUl2QsSu
0xjbD/NVem8UcP9i9C13bahMETeN3fVM7qAn7/aTOmyqt39CPC2v3MshLLvtf6uykGRxWj2ownL/
vPyONsMdwQ6AE00A25roHOea61DIF21bLRfFh5lOGLtvNkRE0GoX9Nl0ffzfFwK2NVdva8Z3uGcl
Ojl3dMb2j/BKjipBUz9v4bnk8iXQl4Q74ytJgAFj4u/duxf390UZWiB92kc/Pub6UAHkPPqn0Wun
p31qzjTYmPqshygEUUUgv20jdrtyhc2wq8/z6R6R4Qm5/DEun3tN0IUW+mYb6C5eKvBhn9SewfRA
49TpXCD3DezTNiOIl2eJs1JzNH3bz8ymS7hoSO3MMvX7hxilRApJ2d5GEtWTOgpVPPoevp72Kf8d
YOQh/8EV+aWg/50k3UZBJiCamoPm63UkZgKdY24xSHyGB0ESfq4Mdfk36+bOwWYhGdcvN/l1ltJE
hvIdXvogzUX023LKozcKDEfymHa+f2SRfSZo8R75Ij8jvUMUdNObrOzEuwBVXaQKxtnCP0ioRLSY
JzQ+aO2j6r1K8oGRZMIGGsP8ZMQYpCcIZ3+TYpxvrxGVwxNyOtUmq4SRpq1zjnniN/s3XyR+EV7g
0roSoLGO8TTCfIvaCBjdCROjkn1hHUWI/YvwYUHeJsIDEWb2XHSPS6Y/GhxdQ0HTizhTQNmKHaJm
h0Qkf3T9H4wsmLBsT9msBguKFhCYJVgIon1A+/1LFVF1soRrFi8DO5bFm5iPjizjrVB6QPywhGw4
ngQEYrEK4biRrW+de4aW4HAudOfkAfaB7TUcZYxLcOyIuWGHMjh5f/S/C0F8VMziTunuOg1jbSh+
VZ9HrI38nKdotiAVziDdJjoGTWtmvgb1YbWcrItdpRgqQNMHJYLat+E0NwtUGQFCDT94mMFSCy7U
9aLxc/rh0S7b/OEStKSeeMz2qZlCbHH1uvinkAPhBtW4wbd0YAQj9hUuvg9IyV8LRHlsWBqc31Pn
chMKltQTYV/N00fEG3TG7g/oHOlzmGTVgffIZ36CL4dv3tqJ18H3XGdMxg4iwksSzk93xOkyLMq+
6yT2w6T8NiyW0L69EJ2/ykGgKFV6S0FO23wNlvBwAUuH9yqYPRf8gJPY6waesTrTS78FLCeeVmzy
MJK9ZIgWPNwJjOBtwnEhpP4UAb36QQJVTY+sq2tHNORukQ76MCcKdj9V+LY7g6cOjHzuhKwGT4qn
yCc+B+nd/gHBPXPMlEGy2YYdw++Z9wv/U63YCGVw71uoAAiTFV5cJ6ehVIgcBfhpStJDopjROXAo
pI5H6gIAy1j0L17iAKDWHXhn5Tz4DC4I/Ewqpmr9g4p+mO3LyYtZlbCrE4AOSve16bv/5tgZKmh7
tDmp2mLXJMdJUf7zhmbQeDftTVwoL1qP4UQ7CPQ1xWF7PjwNytHfOhi9pyXlY56Kzu4gBuZQHdFS
olUK3hiz5KkL6vtgJ57WzFUvhdcsdM4vRonXTn9ewKcnv9Mf9zLKA7K32hnxCUZZd44W89tH7aPw
VZW4p/e1DjKHPsHUMh+vaR0nkijWTZDCt0qZN1nXpjfiDIadHqyNyzrZZZAZJLzHYuV8AD2pytVJ
pd9xBuJDQ6swX14t2Jqv3rTma1Kj8xjtWoCYGFvkzxgmcu6Ao5reBhN11grSGPjdJiia++JpwQpH
ONap5rzVkA9jc/p/IBiOGFCwr2kXu7gyCqzUYwhB6y6qOtPlJ81Bo9J27AfelXoTeX/V3ID3JRQk
bQ4m62sU9cQS6p/lfRPnSFJ7Ipdq8+yVp7pXbig63AcE3zoDW6IVKCbBUbIaUgLa3Ctpsdmj3/aX
uQs7O0H7+P9BEKR2OSYuER9jcM/iSzTkx9aQb4oR48YAMAbIbwBr9HI2fST2YbWYvDU46HuVdKzW
CZd1whvByVVrXL3deuJGpCm/rKweHUOXYnrmAdx4MA18NjajlDAwTBRmATJ2XbmhMnLzGQYIemoK
a4tH9794otEPSysHL4YCfGpXqMZQNmJUIXSEjNAS1E4OufO/m7+PjMMT8ciHgu4adEvVnFF+Jwbd
K0Xi1N3lJ6QZ5ddrhPCGpX0n3tqFq/Hi2bfnnrDn+7MG45jvAuTtJ6Cb93y/w2s2c/sllI6nZh48
Tw648tZQ6HxGTti2zMoj0sfBtbSdPe9YXPzX8luzHGCX1cxKUPciOS2omGlZSUxgq0564wkmukFR
ZheJ1sjCmDaIAPmJPBsxtoUJJmzmNJ30Hgr9PXYXhID0VKwNBMtVlPHrwqu6ggWufUb8D0s03RSO
wHiy/HbjhkEU2TKvaYC0HwLV46/wuiqoH5yx66jNTJfROVK1DOZ/gzSeGKE0MDxknjP1LW4CxDZk
6XF8Wje+TkDia64yNYlzjy2HFn9vqM3PHV9/SAVUagIApJ656Hdw2c/nPK6XlYZUWbqPRG87qA4W
AqVQ13qXBmtg+sO6tPneci2D3BXS6eF5jd69LPDmNQQ+LV4sQcIbavc9SC0sFIGi6AsNfQIk5oUq
DHpe51mfUP7YlnxsrCRfXfT29Mt4U7Hgwk4KrBlyNGkgPVutq8QHZyoAV2GC1MLOwVWlBdQr+rgY
xX42EMcVoeY95Cg016cnHWfu68dfvubOjMNrKM7n4fPLxTY921DSuQmVgeVoe+SIi02t1EhYqTOe
kQrp18zdybC1f8KMQq8bWoLvQ0EFywr47Uf2wjRxyrRR49GzGWsSAYgJbpmp2tKvxwGfflknnbaJ
03SEiP7yEdrjLyFlgsScgxQMo8nKFMo0WlhQjQ8IkjKIxVUSn/IP4D53NuGtV4CIXInptztAlzZC
ex+BwOCRf5aCGPxiVfrNfHhaNg08SdSDkna0FYNnf0aPvkN6day3V21E4VcRG/wAEhkALjmlhKP4
YwSp5hXlgf8CZEQAFh8hs7JJ+9FanbVZKi75gSSC5AiZYtTt57RjBjmhVWJOcjYZYaNPKqJy0L5v
pDRAKk1J3icJgGqYlPTOsGCrYTN4BNN90D7b35lk99ANn8kAg8elBihpY++gHIDY8wgedg4OkQIq
85vR6a53xoIpPb0XAaNX+OdUxI2LldCD+7+zY/O11fjKUox0eNRhS9KA2NyT5ZFKZkOGT3R0b9ez
ddRBzsTngDDGf8B3Y0bsz9jHvvdB35U78woBDM6npcGAWH6IHqMQ7NXtlhMAbrUxbhen0iGoHVzu
ULRs5BWVb4n5ki6Dc4/67s7HN0Mxzcuq2DUjYTuNhye+yEd3f15GAR+n7dSzM3mJdXhX2GNa89US
jan8V1EUBRx/4N52AvZO613vrKm6GZg9DFObHbVY/2ME0Gpit3YIiO4P1N3JK351EDXpMtkB4Xgy
ue92dx8iivFAQhoTv2dAxyc5q/cT++P02a2W0ozU2HIYjGodQMG9kLnnBsFVHKIvj8i2XfEJdv4o
aLqaloTz7Wln/ysZWnW8Z+kj+7mv1WaC7F9qcUz3dY+Uibi/de59tj9G1ESIo7bCtFJLpiLxvfff
Icinly8DJtOAlaNgrkzmQK7J4326Hk/vFfse0J1WsXYg4eoJUA4gjGvQU4AxQQJAO0zxD/m0bXdv
iw30a1AFK+lYK3Tvl858hyQZsL+8Fxi2rB5ILh1SO08T2UVzmzvHfUtBXPROEi0EGBq+DlROwgwz
enLqgvitMPY3cV/BptmXSp31TT0k4Ywg4N1H3wntm4DHEmYf2zRwvxrr2Os327VWsW+8zyHEnEdE
uNf4bZnFGyPEMc7QdLDTkQcSjSbKm59tPOCDFPZpJQfSWJJU4zq4BY2mzEeCmefGw5TpNE03MlaW
SRL6+wY7x9BJ43A9LvNMOc3sdQbOdTy/GY63wk03b/z4KaRCMKUw05reZYe/R2fvPnaYdw/6eCtk
86xn7SoQdEloijWBG1k0rBAbez3niI0I/pzYYHflLsSPBJfDZ/daZrExF/Hpt+x5VJ01yGZtI9F0
SMCTjnfN/bACMPQPqmLQIpQExC5+r7FhPvFQ8UwhF4dMnQsDq6vwDQGuRQ2KIDJqFUbFJtP0kSBm
dQVhT6G7BlH/AUrttRACmjiHt+azUjd2jyvZCNhdVHScOoFFizpBJ880O9dTeWV5ma8H+MRJVZom
1aHmkqgPgcFMGFJ+1U99z2MGB4QuRkWkSoDJtVGAsFQfUhBY2Qz/nRrPRpyrRXpESW/0w4VgbnKe
jZk7Deu/9k4NzHuGjCbY1PDKMfwc0QMFoQLVgF1AZ/4CVSIapxc+3+6voSI61RsBzs8lq4KqBP7c
VIyGhdCyxUT92CdWtiEd6MYiVJdkdXhHuDQ00mKb6nQTgux8mOn+yIFWlGsYnZvf+Y0c30K7lwpy
1xQlna/f8ItusoAWojPbeuJKr32at0nWswLmpPM6fc1Pi9K9P0i1FxGk3+HfQeyTXmVOKV2bZdDR
FjIKX8WDTIO7ByYzthVvI0+kjUlORSPA+lENKVrB4fl4QrgjZGGM2i0T4W/vrDyPciD10JwjuPVn
kzMnLqKfjfUMltMEdf/c9VZk7YoSFF8bLYyXYlnt9DBaVEK93qaVe+WSRG8t7SC4Fs6k2vP0+5Ce
E2U7/YT4hUQeq2C7lWQvQhu5hBdcW+auC/+RbQwYPMhOZL+qglC3o9Eiw5mPvKDDxxPyDSICe30p
s8jFPo8EVjkZ6AvehNbBikguiDUhneenS3js1hFe7pd4sNzwLcK0XWDhiFQQLiMvwq7eE7G7aKHo
5q1lls3z2D1w21l4raMqq9TcoqgugKpuTOb6mWRDyBXSWDTiVw8mPbvMG1Rhi13l7WrpwfkkZxyY
yk3cw92IDIjpWrtT6W2uFQdWXAp4ngKP2mmtsMCU4raiLfpjGLhjfyYPNY6gkLhy5gRM0neTxD/V
AE9UsE87nnHd4V0fMsOJw4crvuWgTV+WzzAxn3yCYJZ5F39ZHEpSvc/If+/pc+ABDkDJ/Qfn28MD
sZ6+wJhWFakrH3kIk1yjQhe9WnDFwZ8Evqwd+oc71aWqdn1SjbIL5UWOw4UrolZzXrpesZwUB9Gm
h+TqlyeDD5/b8OSf3sxxBqW+PVJTcda2vtrhaEHNMscSLicF0mxbUcSPd0o1uuNez1kkAx1KIXZ3
N8XA1VE0p1shQitB9jvkTkymiYopMz95Ew4ysf5OBHZLAQCKo0Nj3XXVqdMUtMMw/iNPIFwEIKl3
82D8HJ8qS4wsuzAs/VLKlYFQpj9qjSnt4iE/FDi1/gmVWd9y0RlcOn2Ha27Z0UEtQ0sPTaE9pdKb
LPyOkJ/hCq8MGhXLYAnaTi6wjzn4WcMVWE0dDsiHl+0csW/5aemBZS6bTV4DV8qbqQNztK/oJP+t
8xgqGnqVIvPVv2tJtBV4ttPK3so7c5iZDl6HjrtGwzCzfjFpbAmcYSj1Xby4Y1YkVhQra6qZxozQ
8iVotSttbqaJ6WTEmi7/FzDVgVzEESCVIIDVYRDIdIWUFNq06/iqvVkf+CdBANuP6i44pbrX/7j1
Ca+wmU748QBQCXBINfkxINY94NPv6rV5Zg5rsOOnIUeEXgrRgXAW2gKYqMfXqxD+jLTzpdOvou1h
GInsD7WDvD8fqNgUNz54BRypY1IyGP0pyVKweDY7dDjvqiPS23fTw2b1Eqprz1onMCs/rcJKwEVA
sHO6H5ueq6JGYaoMvavB5+o8kYdgk83+rfxvX6Jn100PpT1WDkWN/NRS+pCVwVI2YoC59tAlMrVi
8UJbi+ok+QbXl7ET7O6ygPi+4MBGJGvinjhP45F5p2tAHhmeB04R/rpdcYOXIwsVyWvhcfdM07uQ
uaIisKKNMZc1Bh6nSpweAZKp5Lx2UvFsxBTV1zHMNXEvYfrHHuvNEq1RIWAQzg43RhRmfAcU8ZHh
jlE7gxJYRslZNg0QGAXiyakV/5R/VIFf/ynh+rmA1B5fbnpl9lmmdT8kIguYYroDQIyRaJlbw5w0
uCSWk3vA5zlK9T9W+HZCHvEQyJAvv9tWIUq59jy+FOzvy+roMRwc71SpASoSpi7h7wmTlWNw1MNC
cOde24lNT+U6HWWkbw+MFLaPD0h2mF+2jjOOyQZfP0ds1t1AZSGEc1Sr6YhvhmcCh9eQWiY4lOFa
3DZCEwD2eMOMJh7BYovhgPk/4pqRYlz+7En+9q7VqNB3xit3dAkuMxMxJkRoGSea+JBovDEm29oP
jHSfAU6UreCxIr8oTmBnX3eKr1exNGxcXBdKfrND4kH2uiI4Wo/LEd34GoqTfw4YXFA30JLve3X/
CEjoc42sipfQ7Rva1ERVyE+9j4r6M43LZkXERgnGxvpGJmnqlBrorx5xnHOC+WEHi7s6ltVaBnaz
MOeNWfBI/bx5RmfBM+ol169P2oV0YlUJhQvZXkFcKyivcr+A462p2HszR4l8MIi/I3gTO8Bcxbnn
3Hkfj6tRW61EeSCAtX2zPJ6oCEuaEC0naMB+I/xe74UUGSIcGBVZaIw82Jhe8ASZlJgPr7PdEs7P
H+VnmjDIjYrKWok9zpIsg0saf0o0KemE1vo/nJI4Q2bcj/nOdXK8EfXhcl9PaAkjHdnXxrthKFny
a62TnvYoaotZu1uxsj1yLf/CBeUBRuw7+hfVtmQAbhiaH4YR4Uixss9vnF7T8kB6Dzh6pV9WFpg5
gWmXNF04bIUBwCv97SR36BCDLSjrQo62OqcWN5LEfkB50Wk0uCH1hLP62tQNQg25t57imFiBSKD3
fxYDMuJmv5CQNVD7r4uIrh/AocrD9dTuqhAs7LRuh+ms/uFgN727j1nRJ2rMOR+nx/wAi9WmBG5b
YWbpb7LqaPJ6Q4oyLNjiddi/Md9JJat7vJSNU6QJKGkiQ8VEmp4Y+t+B8NBtBtKxQT+ZcdYxdnbm
x+kpBNV7lvCkOnTDoNq4V3gI93jlZsiIgsIPiM9rL6t0An0TLTMTg8eZDrGku+KCiMMWViOjVSmY
Wy1MY5i9s2gqY5CJm+u74c0DAKgeuZD4IgzxQnjf7lIWBbDjz0HBWViKe5vf/thRneRF5xDDQzLN
CZhnKYm5ugSMJnqfgq5s3ixgeooG8xJj3dEV9zZaSjsTJokrqWd0pHQ+71f+CVN/Ct3fhZIjG3Ag
v8RN1PFvkO/ncLFGOINnubp/DzOzG1v4zyHj5P4klMtv6YTcaNkX7g+MqNSVUCUalMWTuee7dDiG
fB4q75tb0IZb7NlKjcZjvjYpeFQWUz4XoCF1CwKyCzguBpsKsI0dRDem7xiS4D/AfGpN4jaEXrby
Pg2vklnf3XBxAjhwIcQlE0TwXkSF35vf+XZJxqTHEL9qjtz4j4tDkRiLCTjImII+2xGTDhkC80HW
gbTLA4Vtzoj8nFkqToC398bthrUR7sv67AEu529NLVwMJLQdfNhRtJ/V2V1dkXAHa1ly5IrFMrsL
I0hJVGFnPHyZv0RE+bM9AdkzPbpLDnEvfMgXgzg9TBoHvyrbj9Ox2hKzeNGcVNd8XBWiymTS4ugu
tfFf4OZD3MAisF690I4+UTTAXymKTUnxKfpZLNk8XwOj1u7iBVirDHf7q8+SiBX4ertF3Xl7eRX7
OadzaZWYwyLy5gvAxn7MvxqQ2ByV1zND8QRB1VO4wA1CyHzJ94Au9sbUPiC56nK6YHmNMopLN4A0
rMeWxxtrI6lsd+JUZR3IqBxLZyT+VjS/FZkv2cTjO/OI5jPpIlnBGvHiwnRqoLdiM+nR+vleOrp1
JnmVxPhrxNX1JIEDgL5c/JWJV46c0BwU2fI0dMUxUp9GReaw/EbpG4gq1Qqkzhke8mPPpAsW5qh2
LmWU5d8oVSQqoUYsF9x7XHCq6ZyR3DbS8aHH9ANYjFXjtBSajXEOyKJM9zlxET9/K19qK+0bdNhF
mKCnoeAdrXvIEzuHwIx90EmqdKyMGSDxOyzkXoM/tBbrdC1TL0v8vCW52O/4UDnG7QsaTV4YQEq/
kod9fsIB8X1W/u2Dwi47wg2AM3/jVqNE5HpJh3v4UGXTfhiDqTqKfKV8keF6/ot7dnWSfuvVZpJG
avQHUXJ7nGAULo7Lfge/cAW5Ssv/CxaizHqWLJTONXJINfzUSheViOuNQ6me8GNhKBJwWrpzWtqU
kp2OdbhAmTo+p+3x4IeDoiNR9HAwyyoy8tT7IeF23fFqxdbBYrwYHCxvotJ53DZY0VVzlngQUmw1
MGWJo149L8mnTzFH4eEZZIKNlJ61J5s8DZrJMyW8KTlsGxyaCvs3/Bx2K5IpIUdiWhgKByVYKDPz
wioIhrFPvU0I9c53aXRnViz/NY8cnXS53GhKZEDlmKS26qqmNJvGJSWof94Ak/4cjIqygXwHyvZT
/s5Zsapb+4OYw7hHnp15NE5ppzp2wEqzHWE5AogTq81vna2lMyX7FK9ZlYz3PJIDVYPoXh4iUyey
zy7hdER5xvP3uVfXmAz4VuaaekkCT+itKaHU9MW7LkZLY5jJWV746OLx0iC63YOgCaDANb31ry8V
zBk+a9jxqTpeB/WG9TJaAcWdZ51FvOS7dgrMb0BIydMu0ayTJPqIWMxvLvYvNsW3X+CoSb8jJ8pD
MXy/P+iI3iijKX6EFLstNOCTdjK1fL42hnrNWncEsOhFlX11GdRRPYpQeRTIl6bd0tyySAAqM7HE
jGzHk+gs4N0fcd1TP9YwkNSVhMloOzfXpR8iJMfdjRthdIZpSPwLIkwxzbe3seAT3cBZKFt4Qzhq
qDIfvf90X7/T7C8H2HsMaRxoxhaAfNPuNciFxTv+NZL4ndyrgfoDwOSK7ZWObZJnvMMbR0SlUX1/
D0c4OyvZ725rFYPU3407DFQqJxI76AhTtaWe1Vrs+QYDyXavfBIeMXrMwO1H9UDOEc7YSS/WnehL
3XbxSh39GwY4coRS6+e8dR4+W2botSOM1C6Lj/SWfO3CGnJwnmq+O2hbH+JaR4BFw4XhTo/xbqln
oF7Wlpku5VcJwqzKQpxdZ4kGZp3Sp7rtch8WlCg2SjSccBBXyCmTcxumN10Paie09VRkMDLMphcy
5Ji/btQkVwzyO+x8Xh+W09lLByg2Bug94Nj4z4V0hlcs7ijxzZHpHQ64JZyKq46dltdT+qffnRsD
FlYP4cluAJ+CmSPnnAmiuYN1leOGwR116OxAh3suyG4B2sIs6xQM80QrEOgWaDbK22aBHyPI/rpf
9xfeJmsYFvSMi7GXM76M1nxanCVXM74j2mbAbtAugiYIynrL5iOhrIigD3XvJX0j8H6yC1Qair+E
LdoGtdLpPm7dMbcTTCRlkFhtFyarBjexpBQ4sb5vBNw5M+25y1eU9FekuusJSSW3kSzp2nQ8z7RC
IyVw94J1oVI+B5dDhrsP+KHwA3c/LfVPfZmuZqoRPGC8I5Dx090NtUzm1f6Deu3gRTc9TqEKlEqZ
0BHcIu2Zelk1xZoQz4eerH0uU+9XW2wvL+425yDsP50WsqDpwlixKz1vZKYZu8BAbFH2H4F0yxcU
2mJ09Ve0ZXQEAAtQVrUU1LMyp3OUS6catmZjISL9SzF+Pc+4ugSawi6Ww9dMlGk7BnkUJ3lxNcc+
ThwtG+hspkIdmV984V7WozyRYGBUREQEbQ0k5APjl+BWt8VKkcfyVndKjAbpLd8ssE/wI9XuS244
UtE2016mzcOieFiFKr59U4A4rnjSCR6h8BypPycmsptWvCh6pa1ixU7c10f4ae2juGrYlwbtI2UO
fJS7le32lhePuIL+EIFMIDTzPH0W8y1nx0llZstU6hWNTtBI2ZM2Br62357zswoY9lu2GEjFIFq4
+Bne+HEtYJOpri/HFxXrAmGZHJbhj9gaePf8epSvGnbBs/T6QjobBwyON+34yWPnZvfyJDEGtWqO
v1Ld12dwWGIgQket2MYyRvMgu4NoarDocr/YCruYB20B4uOc3sp5d8079Kdc8+yzD3uVn+3b5307
LfE5Zs1Kj/ZWIasQ73WQbII1osYJ147BTj2ng55H41y+zKg5d7ysaEpuqJITpXweo/IogiTmQgn4
Af/kLkmd+xlTKtV8AhMeaenwnKWRV6xhmdthhr9kl1M/xzaVQMyP6S1dd6zJNnSJFk+Wbih1j+hR
wyPqwOdcrLXxjKvUJDYKjVjqo6oiYxFbPNNGjGJTrXWYetbBirw1wYgajLXnCtpR0TX2aB9DFejy
kg3l4Sy0BMB8XpBkvsk3xgbWRmtOEIt6NVKhK0lsWRY77rIhoJXgiieWEsVKmkGZbLAiHtQoVZrU
zUEh9ZX9dEuDQq4ceDeqjrg5qq/I5h+9TLGp5dCLDqzsVDx4zdZ1rn0JtQJTud5YDzdPeaA6PzZU
RZ4njSrvXMDtWHOj4jfTEZ8bHfcGUc//OfqK7JT6bW6OYDwRf/+ERanNLEF8gioQS4fsw+lIinY1
vSf5TRRlDBQurApUtRYVmccCXmflEcRHai+WhDsm3g44uToVjxxg71gAU+av6j96hlD59LA6jEfV
yNfOGXw2AyB6NPoZ3EKzxxQm6ply0raW4rIo05zktwtIfzQnlJu7DV/kgKK7KgPHfoSqLfyzCz+I
RavQ/4BBgns5MvIZinr+4sHaDOyCazkNWKuto65DVuUF1D+inMQs0BGL7ttOhrMmGcMA6Oe8UVfL
cI+6OTM/qHbITtjQ7y0R5qwqEzXHRlhLfJHANYEIX6af9iNSIbKex+3plHiW49y/ex48OdQ0f0hp
chnqRcZvqw3mEVhrTbONsdoETcKTY1xz03SAtkBQk+Je+36qZLFGXQsyyzUAhusnywOh2js+mWIV
sQM8ygDd826wo+0AsXaS1TrrQSSOyWROI4UbNO9T/n7mgZDGCjuPdhp2qeli9eu0/hSiLi4hjVHz
byh1xi2tVOL8nmXtuamiO4UzEYtz/cRPDF5ssWJ+kvwnT+dLKveqwO6fUra0iIQRfod4PCE2/vQv
u1x8nlx+xhL1mghjPL0IdDRRsUAWlsOaCO5ocXZ8f1jKm2d0UDR2zbwIMAf9OtmankcFdISbkj+k
8WwruND/AfwM2fyMW90fXZYyt6hy8GxcG+NIOFA4/82jH7UMvWXgJ9Z1v1lF4q3aMPuedBoCOnLU
GjDty92P/bKbFPwpL4tgc8Ba+DYP+6KvaqBaBTldkHUg814Uqy7gihC+yLaHjKn88Wl9o5c6U7WK
ZkOJ4yYMRl2FwHILtfCtvkvq1fIwQqK3qt4J6zO9h0hI/DHDXRcecvK033ap0EGBVMtzS85BC963
8wpTBluTN/KVktlaIEQAw81/gDKi+Ns4sp7AGqjk3saugSOkMsUtI8D6tINp62+ypxlUQpqNVg2/
kaoi/yiEaeHQwxXGIYs2FHGgxW/Aa4yC873ZlN0rVPzOIb/GegOpuV/U4RYfJP73qNEvF87l2QCL
BJem1k0w+esQlMLMiuxy6dhf1mChOL4OME+gF8jMD0FDQt/zPj85J2kIldvwoGCafh2E3Jhf2Zzo
ZjPA1DvkfcSqFQcq/5hBjC2SWl78XIi/IoNVo7IR2cnXiEXhN9HGiHRcu/F1ZXANv8evaO7NcnSy
ojbSKJSzkBbfG8dQs3RtsLbqRz0+/CBH+sYOPyPy8q1a9S5oQ0Y4SMhd+8IzSPG3j4shGYWYDh5e
/khFXRxXHFG2LrHmSvbLn9P0i1BH+Mk6ouNUTQXaYnIlu2gq7yoTjb5QlTLbK2TEBYtoU9AQljgn
C5Q1XSB+ardtqHl5tqQwnCQy95L3jZ1FHVjksOhSl4dn6LsCJFazsBG+7WskyNDvbw1gCLMlDEb2
6WSA44o3P8Zusmup9/0It+nnBujsnfp6RyCKgSwOOqGzr94EDptDmFdgYxgdNZWXArUlWiOio82O
0GIaS8RhiEPpFMd0LWzpX/yEbdoBUXPObagRWLB2LnVD1u/yuHOyDTXFHb6j5Y5BU5xleaL4EO1Q
WfyazOiXduX9GbqHM4jx0HcQDJDoNd3Ue6HE5G2MMu8zBLQldr1hChwOyQoOSh3L4vEGBP1L7xe9
9/gSANsBayE5p35rjJ7sHn19NJQeN7+woGWESVWFxYFJxcVQlK07XqA0FMPTvFsXgoTM79JjxSip
Y5DYXv9dAEz3yaLSlrjhK5V/I8cXGGhbJS1AysJvM63p/P+9Y60wM+UAqCLDfcfabU/J9Ys5dOIE
8EDmYMgJW+06+FFIe5aFCcLFYJzxfm6dvPokVdtGZ+dSSBjm691AXh3DU3UYHg6Sz/FFgsj8oXhG
sCp3pBo5cIe2pytWce3i5rUCcWZK0lD3Q6XhycYMkdayCnsC+Av7rCzZnAa8lQ7W8Sg5ldUsVA4R
7H8BpEJGzY+YvULOqct5S4R1JrY+vuwZaNQWm81Oi7nE+YW5c7OdFiAhaA8dnyH1CC5fA0TXv8JB
gNs0r/sL/+s+8NqQPFu9/PqUCxW/+aXmJcVgktoXTF5U766Io6A6blvDSePPaZHNZJWtN/VsxLlZ
7u+yHsjKhpk9ygAPAJdfq2NRpDTwWfiK0p2wJNb82iwyt8eajIEWUqSn5dLw7lp8U3D6CJ4dNX4x
k2uqcxhF6O/YiWlC+nyIevw8RVqnmbRIaC36RK/wGSyO1kM8cJyXjkwZUc8OJd+YkcFLD2hJ8R+c
8+kUSUa16A/7lmQnbtZkFF9iVDvIuPnf6KWYtXVgObYNhW/fFW3KBaBdZWlIgyIghSiJ6Kpi1Ig3
bvog52/G9W2E5Gb32lMDPVTEOLOItGDNHiQxhYvAUYPonK9b+c82llhBdtGMPLfcpgt5PU4a0/IX
iHchZ9ioZtGvShipu1Jg/RibfrWYNS1STw9aNcF3vvO453eKZcdcRU/FCO47xfcaplP3eBNdCtB0
WaJ5SxvLYC7NtEEYvQBr2bErgLHeBVERlLryQxSwg1icIYWBQaEr1JB1AysuiPuDoXiDvmsf67rT
a2m+5OrqX2IpfrgTVsB+IRxSJcx6ONgcsgHT8jl/hXevkf7vMrngX40yFdAwPRsfWKC2xyQ2hVIw
FFjwO4xz5E5SOtMB6joyQ7xU8S/ut5nlUW8rImHPmbjxtLWjS9oJakZIoZ/38BwkhSCtv5DMjM2z
Neu/37c5gtAkn9AwrKOr3JiffM8rtHkzIUeqExOX/peoH1oq3jTLpwoiDgyyIAM+bqhpaGsKXIxw
/yzfcLTEX8/hvM5brb5IAKLM+ZyFLPNiH1++Nwbw675YF8+XZQXAx2qAO9+S5dkC1vrlXbAUCQqi
2LrF8CN19cFzfi4Ujc9RKWwEmJajGA3sB2AyQ6Yc2EUIHB6wsr7mVBhNhgg67HvNWulFGz2w/xNA
rYiCAvfuFpraIeuqed5+rXFc6GLZgZ1kPnBlQr7yMUY+bnhoqR30RXlf3Jwyio7YwsvFPwd5uoX4
4fw18vTzqmvx+v9mrrSN/a6MrDch7O7BOLCr3+kKjET1acxIJuKbitMtwKOmajZeO6Z2nxSkKu0l
LDner7+F5ihmQDsv1hI3RiS2EF2RlNHqCFnaWlLv+/Wj31Zc8wAqWLNQ0L3Q8csf+T4yEUdBHnw5
m1wOYofDzaePj4nKGiVJOVdCkJp1v0zrFg0N+GA4ebyU7vQDVkh6O7O4KEM5UNbXY65jHm1SKmjo
sVNXBZiGnI8pb3BSDUmmxmEa4x8350fGpoBMDhbyexYPwVU0KrviS5c1Di2mq6iXa6hr1Osorvsd
S69q0DVRgYlexQUXsMEFFhbabTFCrWqRv98FKS26WgOylrqLQ6ywKVWREwwCkwo5y1fUSg4x1WJn
befcebn2yJLAGCy9Gbfrkmx14UGWO4YVBfU3827unkkqkOFRmz5K+n5looXK+154YPHa7PHEAQb/
DM9ugYoohmDN9d4l8f4svfUvb3eEp5oLbyOFsdyyMf1GIeHfH/Ds08LorlW5qHiYLubHPRoBIaD3
ls40XrdIKNjjJdoXy7REQi1yM2myTa9lM0JD8jldmePTmr3eviLOftUt0HTljx4w/xYaahsx9W4b
2l/K6bkz3BERWYk+pnH5b32Fisf8HnahxA+gfmy9uATamMtiBddIlTOG2DWzMH5t4S1L4BVJs71O
35SLJ6on4g3X/p/NNMoEjbR3R1mFkJCURAVPBc5lrBZp53y6f7dLExyH5VW/BbCrPAzcXYptHCy+
bCaIipLkYauPnZkL6wo2eflnRoKxIvQsJzfJyVdsMhZQvIsS3MJv/ZfuXz3h4C/QuGmKYurVFA10
VpVd/MF0Ku5M+dSA/8lFWnzPP31T/3baUMqsRN8gp1VtbT3vChNP7e4UOpUT51KdcLrzx5/ipGrU
G76hB/hQ0fSS0gmHyquOaKT5+I7l2nygD1nidHY54IHLWKvb9amy0Mxs1dHcdFkSzGFrmpmVa0uJ
MiLxHFAYlXgZWfwPBw1KIitU/4+MSFdMQclkne7sY0C0BobZ7LeMyC6TLb6TOYByZR2WPykUXyXm
xmsFUgFxYo8dd3IPO/Bjr4KTknv+P99reue+nDVnfe2sQ0jf8aMhZQ8E1b+5kjTKrsydRIhMNUUQ
IkLXukAF/HoouE5lIg4u8iT4/fGyvhtebo1zXotoq0ZQNkzRCZaFoOkIa1cOd3HT+ZmpTitn5FH5
UGXE2FEarN7fIPlTQ8/2hGXDWYXP9kIVPjc4yVLbtWnGKS+zylz0rrWk8Ql5SNHAgeW/BvVZQBgE
JQMT1SStRdk9XrOJJ1vtr6uKPpA8cFcuHrknk4RaPwZ4G8iXfdCH4etFdo5dabzfk6mbysIgBDjL
wtavvdVHPUa6wTnbsZg/dCaXBmlBlv+WaOm1DXkrScJACTlKPybTzs1TSfveNyL2c1NMloAjscFB
geSYNJwbT5+M0X+w/4M0n4P4ol9GXNayNDBMg0Q56FJdzSlBL/aKvLfUN+3NfvqpGdK591YkAkqt
4ezL7BkEmfP6pV+3eRB4VMj/QSEN9wjOXWtPlbrnKVdyQkJqOW54skSE9OiqaYU9sCEU1AUjgFVV
JVsHqH/pbA1nDoOM3noUnuoVryjTJbzqKE2xqxTgOBm0zI8TbA3dZzBUt+BQbOT84vj5YjlmZFVi
Gv7NSQ/nRe2YMecWor0DYGBk35XL8EKX9Imn7i9uKKIK8u+cTqvORttrgvCtoeFv688BOhYJEl30
B00yFmCLzZ8UASTNUZd90ddwhnP4alTQdv1cZ1VGZcFGTN/+IeOpajsJVT0b0LTZRRWCodrWPkuR
i7t5YShJ1FEaGtYeyJHiY91Nsmu92/EuGychfkEqq3p67tjvNCgeLJwy62x5UYjbHF/8bHQtfWxA
AhDAoxcw2OTaPSKHZTUnHr6R4Aur4QPUTtt9VOTZINrBQXz8tk7J0BKr27OnsyNQbPmcJGVp0QCy
p6ByyMRKlGXTodvprFQDT2BPtetMX4dWnQqAojKUXyLozSgNeRVv/i64JiVVzjCqMFiAnyU5LpOS
uMb+LJ4Y9lskANdmvGjVyO6/zyxnMtkyMHuTiQ/nhUalzHBjDqI0AX28ypjw1Tjtk6ngI7D4AiRc
ltfFKUNYKvUKIKsjiWzRnU7FxcseHeaJ/nhrjtnrYZLRnvjQiNLBhf4Rb5eGU29vcK534q7fFlRJ
FGmsHiywHwFa2EABDWMrAXOs2mo5Y9QUZEjWs95fGQepgGNlnWuGHQ+PiFGgxz5ohD1zA2fOR+Tu
r4qVNNTS8urMQ9lGT0Y4JJGBi1X3uyn0GB9txvtCNUTpBf4898Kr7oddvtVYVYTUHQ76UPVSEcRv
6k9BFOcL1LLEg2kTDKa49QZnjoe46STvSHto0Q/MqtEHlMBTclrUD0HoxH0tPd6aVY0otAVd+XgI
HRvy1ebZF8sN4g0Lg7xQGVjag2yp4wLoRKrWVTipxLqJlHhlUqRqFnmaRh54LbZF8sl1cKNLHaBn
Tf3odPA3IKWlr2DpkJvdMbNruAM6ktoS+BZuuTA2UuieBXupb/nWw7rlWciuQ2gakDo5Zx8oDezL
oMFmzM+xvFyLa0x4XbvBzmFQxiEoN9Y69/qsFz8rtmL1dpC9+i+qZWPRuN9QDWeaUFmeZ65YfTMk
sDG18L/ezqIrJNTRGhnqqj+1G72h6t1Gz/pp+BKM1rhpUITSCq36uPjM39P2d6qITIdpLP/8BHS2
bDs6/DBm6AnNmHcPgNLIolTE3d7k6kJM7a4n+X9U+p5JoyQa3LumB2EhnPdxN9QLmvMldV6Q1tT6
akzUEW9DIsUQpIBcdGLVdSyTJHd73heS8oqy5ecPIgNKXmZol6C8e15MButP5pw6Oo4Tf4T7dGBa
S70OUt8dGRiCHVDD4FrL8d+n5CBSVFClwolqxF4RK7D0zPJaKZhSZRoK46Fi8D6BZWxFlcZkH/G+
TRidL6m6SmUWzI7nZ+ixyH/6WJWME8vNea77aaNzE7EeHFK9N3sSEGTKg9bbknS+5vWnyjDPHuht
TDxoaLnV+xgwhyjpwMrKHLKgkAa5hh6Z6Ci8nG0DZHjCgujBAXmKIJxfLI038lUxRj+3Oicz6Zhc
qYmlYXjN9RQq0H+zGj7yGHCFdpCi17ljH4wtsuDIRaLGIdGqkFviO3H3vXLYZPRTRkM+aYy+Y6G6
8pBBLQa0NPjpbPgk8Cdzv0oh/RJa1nFRWqFccuhRHm/aqbx+qvJJQ9cmhiOOJiJF5oCjnPDCLaGA
514yC9kBOT587s11f6SePbXjmVZ9PGeLWJReBM+7mV/Og0FlL39PIAgyHoDEHcPkFTEcMNMMcsO4
DlLpMm5cE3CdRP/MaZmh4lReDK5t1AfOKgt/UDK8aliO4qZqfWsbSxiAeGFGx+hAwxR+pf4UQ/0e
ThHLuDKwCQl/Xr/Gm7bFNG1NqrUnhRspzfPxC3Bz9iM+ILe63NC5BiZCmRDWzqQTYZ/zoSICoJv3
o+2ddCghBYsbmTPX+uUpltlotpGfFScfrwh6jCIYi0ALlcWDpiBvQjVdDF13DjFqLv2wV+mWA2JI
i+VwBqfDt8F1kV0ZI3YuAC+cNswRx3bqjlKo2wTjhqXqKe9DkV7Sr3vsA5UUdGLeJnC/XHWIumpf
VHWpqScS2fnT4LoJVNHNsCo//NM716MLASpU+bAh6xtRBTjslMTl5shiznpmr2nMhbPA0NfABWSa
4di2CZR0zbUCo08mgSDBD4IaNOxJyN3xP46kKxtCXodBsOWaquU0KTLCE2wqwP//uuM99YPAzAFn
lkAl5QlMMCwhx8tdZ0kXLYzQjDxy6I28v2yT1+TW1mixkxHGyet78oCdNnT42N2PEfb1vv/sHvwW
HzDtoBlCqWBcg2JhCbX6a4xWDca43Uptioh7WaSqPMnJ1Pkvoek37/voQOKonDU4O6UmJn67rYnJ
h7SngOCw2OylYSguZ5k3gWUNqb83f/Ed8LFSQqlf8ZsphlhKKIAfKMWwOpNBWfR8w01lBbzWc65c
0RH1xPJTznIx76kG/PlRl74/XynxDVlyqU6mXm6k2fyzUYYh7wN6nyqXVFWLxvarqB9iOw305TjQ
0JGih3RiPPacHTFFKqtQJutsPpczlCXahK30P0VxlXTsrvHQYhxXFW1Pr2H1gNCcEFBfNlqgkoLE
oeZhuTdDNyff673B2Bu2mGiau21BAEV5WL7U9Ele+qB6OSRkI+ZfB3Vgo4frW3FuMLygOxbAx66Y
hghH0TAnldjE3crnFHCB9XaOjNJE1sKEAkByMR8/u66+IYEAEt66DKWVPuvhYR62Z2D/taMJt5Qa
wNha32qDMlrGnTgk68+ZdbXoswmIoNaX664aJAsdh+Yv5UEXO9sYVTngDM0lwmlg0Kh4aFTuMmRq
OaxgCR/veV0z/vig6q6hSH8m2fAip3oTufABt4hFuIOczXC9dFjXFDIIhEPIuypwyUxwJsf1XJKj
2B+pVYJi8GnzlMeBBtbs86qqT+VuCQ3k8N78csufBU6KcUu1TIx7VxuAsTfKRpnDrsGFLGYu6hpy
UX0/Er7Komu+pFsSDAdb9qGMzKnJyPTEozxftNqGjuEvdp/iu4B3gMjBCO3zA+IxjvSWHcnijbep
j2qoR7Exi6JwFuN+k2BjVRujv3ZQQQC9TfskwD+h0+MdkOOhdRRS85CCQcwttaZQqdhT4/ToemSq
UfAZAVAuNnVrTJzkDEOPl5RWS802y5/qaBJV4r+3+KH4C9nCEPTLrBKgeyMrvZuq9r+quU7c7+mu
F0F2WjXEX0xPj32MC3QvxziiGOD+b7n6nvysGgm1MXh5u6WZzaXIS93cYqH9mEa9nx9FuWgjyPtk
mdWmqDEy8lc+3ufbwHKrZNXfKX6WympPvE0NaZ2y+A/SbgZcwNSlsnKVMGDKsW9VsT4m0X4l+uPL
dq3Ct1WLGsMjWU7hHFbQfoydbHPBX2+j4IHYmuemf2UB3AtnF9H1cnHpsOULKrIxT3DRlGef4jO1
L67OIkAIvTFu2q+4IEJ3QqfDikI632Wy+mR106iszR2rxDhgm4rlAlVDo3VwkmlqErmsyLERfgyn
xkbNH77DiW21PZxTMQkVSN2nqbCBcdSPOjSGzhbEuA7Avwev+eCO5Kn2WawXdf4aRIHx7o6jk2o7
AsSDIeq6nAa+FcFIk10gVKO9r1SgbyBb9fqjt6k2erhfAS8m3HIJlThQeheui/okLQnjoYt3Yzmk
hv7EHAvHKJqIuvggPoi55wB1hux6FP93G3u7RF7pCYMrtz1bAUizDcK3/715oqFNYhQpDrGsSxmE
f4zTPDVCCPiUhMnbSFhBrxegr7jvEv93PP3xshEh6n5o+dETGncdT6ZwmXVQA1+9fkQkqYR2wlEY
+iTLIh7Ri2NX2z/BtfaTmniynaZOZEHaYTSoS+vV8uJzxpP76Ivxo9nzGkm3iNwEG9/XqMAIADWk
jqZ0WyrJzUG25IgeBdCjbRUqsqeNFzmnbVaxJOjmVtUnWivh41sGroGQM2XjOJSJtyE6BWdtaQLB
AKvWFLzpqBDhirt6Mej3MNEaK5RGFJ5hTCKc6zJBSgyWM0nneCAqcyQJ2wkUYJhBfrdjRHBlg55U
ehRz/USExxPnFpdGyirP1r6fOXtGZ+ntB9O90uzTn9SZjB/j2tvd7aUEzca92kMV8wsHMaxEg80V
gBYD75UdlnBgBQbrZIF7Em4EF2DFg3BfVacZ6tRV8HbW5AxrwJTUN0Nvpbuosi2976zZ9lmWNn8y
86hPHFdechFpE+Ig59jJ0TsVT2c0AGdB46lYPnpaY0DSQXAzxV5JnOQ+nrILtGSHvwto7EMTcpui
8PAKTQyGXqz1QF6ik23v5yeHakmonJvs72GWgwGwJu2UhYgy1ogD8Ev/GL04i6ruRpGpAM3Ctrux
dlZvX+VYAMyoocOpXo7PTEbIzX0fwdXKXJrYjKyNsk41Z+yYsqi3VPYD96h3DjSbzrilhllk79rM
1WJNT4LkpcS2Kug7XkIJ5TBVUGN/K5SOpKgZE3qqV3liATHgO41M/fdyBm3zyXZkaKx5DWOcHaup
mNBLBJTawg9bnhHmg83x9i5CFSdRMQCa9XbkqRw9H/Ex4C0CxttXv7+S+yRMOsbVDXa9vqjoWSlB
L6mUdc4joGJcZmTmJLHlztKbnpkbHHMQ5tQg6O+xlftmjJBjksaRVu7CovalBZc8biwJM6lsqk/o
/KL8jTvTHmQ8PXC9f5TZh7CYOOVu5DXlES7JLmGML3DUHMmboQS5O2TJoyz/8dbOi76Y949tm1pp
BXY7xP/9143kCDwZvJeh2Qy6fARnggGtLLAFqrMvgRt5OHxBiPzlyf7up2VwzBbqM6JQxidtirdf
A0PYQ3Hqqc3zspW4lCO48rivcIE00JGQNNXIZJNhs4x3mO9xANdyQgggS0vlWuMXi587Om6vEoyL
FcgVYArz3Gn5B+rRLuRBJKbRUwbUoXxYtQnOJUz2jp5iq2B7zSXAtB+/LgKeCCgIiAodrd+Hs4Uz
Otf2r2ED1xS3Jqtyoi8AIGt95O/LlOpvlx8JhKDP5MKtjp+g1LwNuD9xFi45QE4q18Tw4XY+mCXe
CeBFmKbt5Tny42QpFSOA6vjpgjOL67INVe2NNUSz5XlGspKZRaVMyRRqz+8JpOKrgrdKS6pz40Qh
eJKm+jwx134ziE/g3B6vibjyEuK2wCjj8iE6qwOF5xMhWcB2m3hTK9UeXTX+OfAwV4GAacNSRdFO
iotpQDI1yKLiHErQVCmeJdXpvoeJgymFxl33P0sA0vNru4N5QUDI2OTd72ed80L6WyIsTR2Av7Tf
Zy5EC5GuhMTv7TaJH2u0/mdVM1foUq0pBnisatuII0dVgapHixiYMaC2kBdCxBjaIbqU9Kb1AvAO
QHUNzpJqv30CLkorPphBhVIYHSHe/KZmnE25LN12DfY/z1IGrMk+oeVzPsCcTJ2UIH10gMCFOlzi
0Kt859MZln+aH1owfk2Qv0ZqfsCU73sb9sseFzCWFU1JpwhNU/w7lTx3zwmpPI/YfdOhZYD/6jcU
7W0iQkScyC0UeDRJdfWmBBwP8UQ+E1ISEigOovLEpMy2r3Q+ueU8rk7mU34M7XLKxkRLX9Cmg/pa
SrlH4tXa1GCaSHfRyo7JZiweIkba1vkLSvOtjVaDLBiB9qErwY2evqFBbLqxWceX6zXaJlImCzHB
aeI38WJ3Yo60fsQ09LpXmBiZP8g6F9FU6igvdzwk39WnA9TMH/DXSZyZTCGeTKWA/KR+NFY7XN2z
MG54NPdAwR2P5is0W3BGqlK7dl8c/a9hYkzMCUdgMAwu+JfZLJ8ZZQmENidNQMzR5zQk6uWLkpwZ
L7lwaQ0SVQPleIwrt0sun80xhWkfbiKDL5HTveI7u3P71t8/OsGhhjBVz504E/vDJoQior+B6het
CLIQND1WcduYXpz47muHv1rPGkg+BZYGrit8z9PUXtNc2qIHfxIwL3kasKFlzzIMagIGLoMN8FjB
7iGUrQPbha0XKQ9h9KF5v3XTUIfSQFgEEC2AThF8f1YtwE2lkyxwEyHbxIzWgkT4ZLcjWXEH+OBg
k++5KIjMLYBNy/ecpdBjCOF0kcBdR9yAmx9fR9bXPLbb8yZLNxlKRGsAT0YyY/vLLXg6j0MiPoOp
t+HLdOD3U75+I0dX65J90cAWw4ROkIBPpAx99/EhJpRwZoLMceGJzGxeEH6sFnQ9RrnzxtcpPpRB
u8TRf0y/ACXXezkJORxvJdPCbE0htYhmKJleIPuJxsdFezOPX2r2dg/K2+kfNsZicnBGYuqaLA/e
wej42uOhFjW5tsAPlgS0xOVCUSLexhJF+Qbd5qRVKCA5zu4xL/X26YnUb62zBzhxt/oaQZ5EXZwA
aztJFCXtEtd72feyzoLXC2j/ZZoRmKN0KDySLwagM1Y9f4oGOiysPCd6KxO0s2+jKF6Stedu8TiG
RULtrU/jEodYaUtomEImTwxPIsGyrrv5wtTnAEDIB9/bR/iBKm+/ot5tSX0UAfTa9TL9iO8OC3sL
lTTl3tZkeXctKkvgsASLGa5iFFYken/SlTwcixpDitx2z5Dhe0YXz/JADqwgCDTL+bz5+VXHEX12
5fdK1URtT/ajusDs3Ktz8pmTLPkCkAdQEm3Lzg58t2+CBN32S2JkaHxYwh792G7PwiM5rPFiqJvk
YNZKtJHZb5nRH7m+zIoctUzNiOHeldbbu9pJPapRrOxxKUhJEKigqKYII2Cu0+a2hOTcwBia5SVt
XoOmzu6ukYWH3TVEPz1To84y55whYZO++OdhR0aRjOQa6n9f3Y7k78HPW3YV7nA5doKnD+/7Q39E
XG7gu+v/7SRFaNaewZ7u8xYfBC85vX3k66JdWeDGGkkBsys3Tn/za4H2ONjX/BwkLFjtdsKSvk3V
z10G3gCW6dPLXSajQIVvtDXLf7ZylaueI54mV6yzm20hyUw8rhXYSeHs8m6BAnuzf2NlUXLsYCUc
MKZ3lM/Go+mw6EDMqT13uCoAaBNFXoGTLKt/3ZO4IXcCPklogvHq8RMdZ5cloCIN6uoNsJmvmvUC
qt9Vm5boOXet5BWS/CJwPo9GdRsTwe57ayYnjTql3yj/Ni85WwWbOxaIjfR55Lfv1QHWgLMsOGEh
TpVFQhAxpKVR+6Amhf4FTQbWac8a6Em4T5U5pFKUI2dMTvMHuvi6Ci8jmtmd0LuXpHVkmaNQSmJT
4HRpp1dCXtV9NlY8iOAbvHZHwmZRaxVvhrpuvenuOfgd2ce9S06lc0xlm8emAuu6fHIDrCuIqrz7
9sMEf79gJrAyFjrM/K/UarxFNomUlNk2mu2ZP2VpN2e5GdkPZEJNiD1WRQYbkQHczAE5pDLdd7m1
nN3YF7ApSxItpB1uA6bJyV/FPXpF9YT+MBefs7GmS5Z9LxHcmlOwQaBIf/SAmBtCZJjWz8z0qnzw
FXDkL01XR4YCECY4SZDrgDQhsfWcWuhETt1EL78LCZLmbL6qVyAEdf9gANx39rAIwgy3oBd8DI7W
gSF8YFp7Kpg4+B3Xy5hTa21KIud5P7h94y2lBRPGWhGolTia7N4jbpi9hOi3zcDU5H6isYTdDVIi
SKPEQT0HywcfSgTflqRKppwN0Eogu/IK5Ms+Rj9MYnpByiIreI2JHVBRkwtoOZAfmsmLHNaoGRVX
Gpw7cl7KctW8ZjUQcTZIIH0xJuNvHmwB9Df/EljXqgEoih2viofKmGowUplsf++K1hvWzP+onSR9
ChM9DBumiRrLqx6RMChETR/MjwgWmbpSJKbGp+T3rmhA8eiBxL4V7uA8KqwwWLttyc4XkthVBoAq
WFEPr8d32eTP0tl4Ik6Bu0pNnB8giiQ6GYxt+GvkD9iluVtqDTasjb4/e6dD8nGzYoGoDjzuE7zf
vVDv5cNT8xufxyKMvycXtauZYOx7MTqhdJFRplPJq0ne4TIGCtElfnWcJhhu+1NfuKXRl0vZ9kDp
8BLHU3Kup0EL/m6qEpcevZInXkqwbLX+CSGIVFHNQC+OxDCCsLlUCp2sCELEenl3OCcEnpTIiChb
bGm7ehT6rQwDq4KGxCgUlcVpXucawoj1S/JveeTrLaHDpDXLanhR5cv7fyUm28RmAwXuZQQSS0yr
0LH1ma4ypFRd+3ZO4BXTyScMtxUhIrw/dLROY9tDNwzbl/A5Xbhyvp57KChLvJBL2X2jIFeUd59F
gk4PiFTGMDQMk8Wbl091iJR0UpF0fxd2C2SCozWJ5jr3dQ23Lrl+tABkAqdrwxRs8UFgM/NhVX8g
kB5nrwQ9NGL5XAk896CC9GT4rE2R5wvD9Gb9Bcs2kqRR8/q8/KoPUSNA5RG9m8Qy7rbd2X0Dd4Sr
tSkG5Oz5zalVPRBZzZ/J7Yg5uRmT+UZMY03up0CsNwUe3qeX9fvyYTO2C+WnOheC8mZ57/i096Ts
d7Z7SXI1BzB/eY3LhDKT1IRzie9L2WUUH4O6BOwNm6sVBY0kaM2H2g6jEofkBrl9aU/DsGht7NA8
KjoWNsvpFHQXzysQ8jS4ELb3bSfzD+cUP1HaVdcrWld2jU+fv7W+wwnqd6UHxv+ooFPG1u6yGWf9
+V+xZf9QBwew4berxWm7K21XP8w0lmKQLuOCs7iDCUg7luNjlX8YP6rOTmfeNn546tyxZlOrorK9
K/JID0qUpaRXqllmpQsR/Kpgah2diG5TFIJ4BYbq4ZaVGFLHWqRMDEeruevcvaTBrRO/xO8jci8w
GpO9IapZuJEnh+cBXlLHf6/sVa7yOWlbVcyfuK6gcEUPhzD2/azAGReC+V1mkqFosLDUW3l1Lesx
1vGqoiJwFB8q3U5hHQ2pNTAktUKLtzemYNkDbtlr4wiNATkKm5rgjohxsmMzwLaJa5Xn0pvqa401
9NysoLsjVgktFOIdPhEfQmivNuR3Z7JWDCODp97grwgYf8sYFdpU4HXqJ2v55H8OcwNt7d06TAzt
IWYVI4bO1qrBOucmX0ty92LZzi0KCLDsn+mM0FqvL7DZg6ZtNlb3Jg3YJ5C9bUJjE2Wq4EF2Gi04
yvFis/CaL5oh7xF7aHqB/+dotL1I2WOjb6T9geWBgINPdXO4UaP1vLrn/DTYjRIwjjTck4Qi4OJS
nWZkoVEnTyk+Y/K8BaZtOQQQclkWu9sXogAObf318pw9mhiwz2TpD8wXqOpVdetg7jORMDYnoN2x
ZraRv4lZH/Fcng4Xtarv94+GYSk6/gohSUEFzed1kkL+KR5wzUQS/Hw52vyP6hyjvLKmkCmF/6ZK
vnkfi1Qgeh95vhBC+4d46sTX8cuUedRmDvSw2szUX+fJhxpGcunwrDBZhx5MBTOdCIfap454OgcW
x4IEjyGXt9s7Gg5E63ZMkJYQC91fB79Cax+z4/v+UxwkWfgcfC0XnwOE6uTn5IpUJJubaZYSYc3k
LN/j7wylFfrSBFeVTGqPQVrPrYNZrDUMLF5+ZlnkbQm0jYblOMKFT8LW/yHmo2krPAuWyL1WHlUJ
nDBFPz6r+KOc5cK36wp5feNmPE+h/QdzmpErHXs+ZnFR9lMavUY8WON8EQDAMrcedi9qEH3Bq8W6
2lATxoezKODI17iecoJg0rtgkUR/1icLOyoljyiFieLADMcySPlSLRDaoaUKwuQ0OthtVVY/kNfZ
EkexZ5hWlbhcAMvOsqZZnmsifh9FhdWD3JJR6ANx0ODbjxWIk7Itr8i/EIMgQ+zx5mLFJ9jlsaQ+
QNxSsrrHTZ/+RrWX+/iKRKGRun28gcx2l5RJjPyXSp8yBZLXhLce2DKt6XW6x4EuVaUc/lSAo/+l
OG4rNvkXpBXc/3FhdOZL4ejlyOIKTeCChCtZX5j13MZTVDx5k58ediE1MtH13Z5BufwuDwJg9m7K
ZOhLZs1HgSFLC9mQT0MNrncd0r7fSVa22JniLnzbXqgfBB5ylw7tPLA6gyySzdDVTSZvNUZ8Afvk
lFtHL1j0hQgVDCUH3ybqGuFJediaGOSlZgTnN4Ipz+zL1NBJbQJLl1TdPwt/FTQjo26Svl/NnjeM
tv2PpoHSdsHm9AxfWWN2nUGn54kTvH4F398Rt677rl+yVqUUxu7jYeadjb5Ujy2TDvJ6rbHTlvs+
AKvjPfyPYw0Ya0eSA+NV7z1aExCKPSg/ida9OsUidyeNPn/eG5Zq5mE97Y58q15S7xcmEHAlXQL2
s3VQO+n87z3Z+pDBL1R64wtr4+aFiruLaDPV3ZOr42Y+RYAzZF5SWOr5BqTKeCF1ZUkQ92eppCRo
1X00a9PW1ZYF3dHUnBcFGq971cdz3kXhlsOJFzfDKyvWKCefKymr8bNAz5wJEKtxfWHKyBZxfeRf
Pfau/qUwg0wwrVgUNgoU0ULYL0LLqwlB64JALk1R8GMzFW66CpNI+R+TZ9xN5QJC3/W/AQBYmks8
1xauGpqrJUVhrqWGrSlI/yEdG5ymUJnXxAgVYAmN24n+Fnby6mouP6P6PnXDZwOnwiB+Vl6w1xo8
lilC+S53ngQECLE0JQy3NoRNNNzGnNbOGZdZk7LsIWjY+xIKDCSe1RnzGJdSvuzUo1rwPA+lfcZD
8HCcYx+PMXP8fWZ/KO3UmokIUkMInjkDpH2aQ6AX3Cv9g3KzEDeiSpCbRRx2zrzytS4q/EAy3Il+
mko+I9wLb/x5ei32zITzxmcqz5MXm+F8swiG2Kj25ar5KGzdhm8X9BjjkAlZPxFMhsKxXlPjqYvI
xSwOm85gdxhF18PDxh3N/q7p9I43K4RXl2na+VY2Lg6YTPwj4QJFcEMfJ+su4csE0qK2PwcBZYUY
nU4UmE7J+BVaONBjNrp85PVGOa6wqFco2LXlmmF/iNTVdmw9ioYyANeO8hy9HoPAxagefLLjD6uT
E7L0bvfU5JL1QDBgQLeidyzmRk4Psm/TMsph5jL8w3dabfKWyMG37TebgICovTcKBqa3Ve4NnxJ6
01pcCg3xBk72wcd8yLag4WmlGVlJNxPMOBZEAgRwfhHKjpHHDFgp5WjVgq+MPJRUBHJC2zyA7pt6
QT025Bi2PG8TMFXTydI3wKjdULrmjiCJR8wULKIpfvFnhQIVgV8iGYUdToZVdOkdg9mKNQgo+zXM
Zq6pdIjSQVvuP2LLo1ga4ayE6bUmIZLLQm7jKlHSUEwK1tFRtPAP/CiTDGz1u6AGKMhRAiPitZYn
QHNOns3LxUoi25fFqydvvQsgDaBhgyM6M9waS4UmXe0GOfb+qyx4jd7ib7RgT9sChfXOmyNPCvgo
ks1SXiIr9pdCmh6pecNDKKSvq5XnM7ACjZh0bJRqtN0w3Rk5eNRg49iNHYjtyURVfWdfhop1ZtMP
SGKplyTF1ROK77cRsPUIY0WxhnZ3CKrh4Ma+xzmmLYlSPERXDgRFaRplvzy8wKpbA8fgua98nuDq
MelEOFhpKgEXAJxoIM47XcxDzu3ut8Lz4uFAiA/eNrNcJoykXE2JQPYb6E6tFWTJyfnjpRUECNR9
5D7ycTjJA8hlKEya8/rwNnhh7cOgshUDVAhTJS4edOUVDAtgDCu08Ou2c7MeTxuWUW24N0dl7qx+
VEuT5OZuI47mrFs6hklisRxkLTF6UgZdfa+YpH/4oflPjwD04cDVWGkr6lueBI1RC+BtJi8N7e98
0tWn5vCoEtzcJE9CSg5Ba5YUGGbNYznBVSPpgSztJGYlMCDiT0bdEHf2wwAId9/UPBzsLVHBM1Ca
GZ9x9rljzaUltaFy6zjthJZsOysVK3CoAdTQd8hdTNjSETKeeI2gCtkIYHQLifEpTkpu6XQSion+
PdPZp3gGOs5JDY+OSdfMifAdD/8U2V9lsh4QoBZyKiQlN+Rtqzjt8PcPUwctY1C6LYOzJRAtnz8Z
NpiAu2LBVCe0nxizvRKHDPB8eTfFm4kAWjXmebp9xbiD7EqTVmUUT6C2FuhIwEUp3Qvqq9eaG4UP
9sr+p9Vl78Nwa3+B3oW+z1SCNXyhkAOtj0cIcyGVapDIRpjQZCrbH1unm+GC7M9gTx4dDC2EGf2M
Uz1qVTW5sDRyp/tX0syV/ULmIUayhIMjY4mIYAbksYRXxydd02ZoJVJFnUi1co/VtxH6Sabyv31r
dzg5gpPF9V9FCmN4JkxVYb925/is7HbAVrZupJFCZoHTsehac/11BLLjcYS4RimFRcu4JGhI8iKs
HF51AK61+XpjLvQHhFj0MKRg/FPZr0/fg5ViUPdu3fgfJWfFiUgSzJp6R6To9Ydr/FkQkLieZZJW
ECIkUzL90LvIg2MPwtK6XCfvwbDHQ9A+9QFdh+2KcFs/9/fHBqRPruYjRGM/JqqAR3xlWKABm2jP
7IZ+tmDWODV7y1+81n4Udj/Hl5X1tnQqQB4VrwnYFuya0Ea59/i32+GhpIib7E1rx4gPoBjAzV68
8wiCe8LP9T0z3x6O6EFC9rhtaOB1JAT475zCedxfTuwUyyVOgZMIl8OVJrSY5fkLCcAkTwHaosiF
GOaDa3BLzTVqbEnScqOjUjGDRv3gMvw9pEn/Am7nESlQ7onpeEp/xqUkqS3MvE44Z/9T27ln9qBc
lDra5iw5LVwpiMXREWHBv79YnIzDja9Ei8e/3VaG6+Z0BRgoexj60oT1Ir3TeqA92GPVPhgWt8Sy
iQI1eduKp/QBxsshv1yc3zlkxlL4u/ORA4/iC7obfCaFpooAnX7txY3yb4WRNe9kuVktSQYTdAjy
Z8JZvPG66udwxK3vdArzRXQAr/R78fLh2DxLo1C8ED+F1sZmekKcEYS6IhxqPe+CM7jsjTaON4L9
c9a7Pc3v090P9puvae/tmeia4c3QZIrWPMDsR/deQtYfHUKSI7U1Evk3dJUFrkR2l287Ws5n/vRI
8rVjecrrV/wfW7DInnXtWpKMCNmn0eVgrIHqqfhAirszF0gvdrK8/8991clHYBb8Krvko/REWOAq
43l7kUqYEF6GrFNxzx73Ry11y5AROeRKvxD+kosKKjPg54Je0NZ7X2Np9MJcroDQIMaZ2mPUruGP
njR04PmX/zeEO8uGjPLu8/IDFPJ4lhOf3RrHWu+O8DEcHrBquI4WCqrhNUtWUxZrE+avKNhtXVNa
zBEFtnR/WCpUSPHbcbm1nzPijx12XlEjr8+CJSO/b5gdow5O0GcZVc0Jm7sf9LoAkwRBTm6iG1SQ
IoiRbCI/ksmXGeyUYPmhAICeb99gskLuPMndfNVagM9wvEbfk5klfs36I5+GYbkZbRQ8qZBC6QXy
sNB+Oqf+5ME/LeE1JHa+iM9qzMt1Kwl7Opg8N3N6se0jrgTd6ikBHUpVscLzENVs79SDFZsLsjyS
0tFk4wGsAokVLLUd8LcHbwpmNqlvnkHPVGpyQcbLMNHwnV2XQlBST8e9OL/d1dQqZ23PMKUEyYXp
Uz8/uvOP0mCIwTsm8LpH/BhCQTLfMbU1h9diG9OiRz3wB8gC1hh3JpTbGE1o5A+VHYqM30hm3LiN
+jAx/pjm/dFWXLjJanOreBkh93pAE1TKiqQ4ui/UT84/rT7UOZvmkw1noyTQYE+F33b5Ue2pn2Qi
jZNIiv6IKse2vNXc6hq7wDGn1KXaZ/qU80tTvfslZdXYJ7LwJifBu8b245lNMgeO5DgfD2FXI+T3
BdUytIm2g9i1C+WbV6dtwizn+aC9nnoXxhLKeWzM1MJ9u0bziiQ6uEOOFS9zt+Kkynoy9Sx6f8FD
Fppqg/VObE/DNpSLZMsVd+S1h4sCBRrTqjFLPgNMSjBd9c1vkjgGAeWX7yI0AwR+Nfkt96fW0ZA6
P5mipiLAWsbtdRsdRFtfAuT9P45MxSYg7yYex/vi/juklN01WCvBYNqKXBxP9xUKs+mnhttJWGxr
tHTAH3Ma8crrgkpiZbFpgzspOmLgmm0CvwP1ilh3IWjkJOexclbQQcaa4SLBHslktrxVd0RrBCe9
CWwWOwwnxlZkSJ6PfmF//0oVW5lPh0KDUjpr5PH/CHhIVbEj3k8XYHRJDZ+ivQirin4Sv5Db9Gec
CaxXG1p8ruW1HPR+Deh0CzfIitWuCAQUCjIVt34IiqFWB8uBtImoTi0hhZy1zqLEWFX+Vv/hE+Wp
841CtpaRm7tOA9miHFS9GOs6PUR5Zixj/JEo2Pxqov5SXGotOIdauonRhkVDcVvi+8iecsbWHY05
Mn1GYMylNOdbuq/+RajfA70wHU9O3IJj1BDpm7eFZiRraGq9YyjSuhlDeBQ6823Y1XDTUoLa+vK/
D5Lm6hJZEE/iWs0a9o5prN8T5jlvl9RBM6Yg02xGWklnKwV6rW3kSecVCN/7H954nxoZ8TgwuRIN
IoU3dU3z911hwLAvCRL5yLUvXlrldDn5ONRx7/twdQqXsjbRLX6nsAaPLgm4dzAUtJwDyZb9EUnt
pQdGyHTRY0pAUleZK7NQVF9ZlUCrvUzaak9LSanAHSGGK3zg1TvS0Bhu7mQ6alr3yXH8TENPiC4O
acNvcrcsTh1iYpNS/MPqVH+PCXKBzG8Eqsi8PFcHj+XI7XYnckq8XEHTs3JnmFnHPWYF/+sW/uS3
j7i3Qcjb6qk2XKYR3CbWYpmwS9lXDymjRquHfgLTsUQ5Yc4+v67N5pIeEwxdQJWZOcLN2GJSMB3u
qgbeKFOaaZUdK7vTXniw4+osPrKsufqZHIOBvTN4SAsqmsnK3xAuguzcmsqXEPx/ys2nV09mGK1P
b/Ll/0vd+at1BQMm61zcZGspO5u+pMvjnHMoXVdpkalj3ss4KSpq08F/hdwPk/kyAUjH6s/Wp3WV
YmNUvK/QP/4Ee1YC3W4sIfAgfbxQnObKKMzSpYWHzVpxKx65uJlOyRMZ/qJsMyXs60/8Sjrk4R45
X1O2A/uh9DaWIOoNhhRfelVnlWkOVA64i3OkF1G6Kf3DVvojHhhZyXwzeT3WoNKvyPPY9lWbay0g
+HbYLavInBkW0BFTN8tHPVAaHiMsTQzekfDgkbfuGvGm4jJVjYhOj0c9NmvwYbpBfD2RkRoacmH+
qo6NuE8bszksIwh5MSgFNyPtm8v9wyQluYlKsXiAdI41kjF1EFvbcxN+w8z0MlqU9lhJTvLmN5N0
RdoG/Zi7Q/dslKr0jMPRifocwvQoEtQc+Uwr4q4NzMUE8qVOhhYcKB4hIGK2YiDKJtGRZROvPKf2
vOGtaUeuz/x49gnyKd8WFPxGFQw/q1V69AWxiPO6YmKrooTIpd9dJR4l8Dohv8dDGLfHmMZB4bru
VlW/SW7cc/U0rq2CapSquwlGmyqxzvSiZS0bFxmD8JbczJyOlhGxn1RFMqNZgM/60b+1sNO++JLc
e+yHZQzZc9bW23CVYBwpATDdShB+EH1+HCr5dFYD20teigGVcRbKcEbYonMzCQnS16VZEhoPAEpA
izJ8yN14HdVKHSRshqLflQHFnxqaBGt0Ub9mh/pA5L7wD3N6LzBnejjApA6io+AeOtb/ZdBOUAO2
M4umvTRE0TU91OhuR63GTIbHbxlRyF4HS6mjRPaRyKp7flBxqOsKM9u9qyj3SuwILZDJr88ICx1y
W9lG2v3cVVapSzj6PTginwmH1+bYtvnHp4O6J6RZtIf2HjL9lS5yii/iKTgDpJ0xH35GeCwdiRtL
YY+DG8u2bbjGQ2zIxMj9FmELqQG3MFOWxzO8+tI96oDTiVCssZ/6nv1AoOiS9gKDu0+xKiQHZbId
b8O5HoQn6VRacPTBCpdNaKlheNghWFG9AvsTaWWrTrrn50xwmOJhTdPBR3SpTIqVuPfUBQJFdBu4
MUunyH4K1Zrwpqb0AXDwudJCyzOlOjRV7Xk74XlDLbZfW/P4bEQ+casfxMgJ8hctB36mOFYaTQMV
/G3EOooT+ggIPUhKvMzPiaosWtTN+HqsNcKHklqFUFohlyTALjtIwB4KNz4MIz4C0zgNhq8jhyTD
64VdTk0oHTivIPydCrfYOyoE0EVjy0umHe5ByzKsCcKXKbr8cVDOYXYWX+TwcPFIlX7SWTdCqhcC
L6tatyVNQZU01qCOcpzTwIs/ZQifUhtknstCooiVTluzffHDIKCXyC1vW5NmH/1LTrXjNevrbJIa
0AHypki3Q7DZPfbgCA9UWQx5k90iNGvJR1JtgweGdQgeVvshxwO2Wmui7mCk9Q5vyVP2l0tIFN8H
TvXpIdTH0Uv65tGaXpDeZAht6fb1E4Z6Pb+ZAD0XDTbna8kTg63WvvRJtO0VLZNQn9jg5N8dNCUC
sYXCzTCpjx0Glc+JMzTDxC8qMWlUN9SKFjC/owOqTfz010Rea1rC/+T9npNxwh0ELVgD/ywkPwPa
ePBOF4bgfhIQTbSZgT6wmgxQRKuNXfaRjMFGyjAUSkLySu2Q2IKM1mhsfTmFF3Pyqtd/uNIwxvOI
g5IS6QMzrFuFEdUk7tF7RFQS3rPF3KOBB4Io3sm3z9WkV2MT3w1WJ4Lzx1/HmiKjb3iPy2aJXEjR
sESR7hfbEW5+Idnz0foud6oeQIv3LFPwBhdMa1YZSdmqc9y6mamHkUGX16fUeK/Lz+p2fvqoMwJw
dbxA6iFzkY4FhRyOiURPmVyYXocwIbD9ReKFs3wsNS3cvYekg+cG4WXtgu8PMknykSIjKifXZZcY
PMX2WE778/qZkZjAVB1PlhSZ0wk180EGLZEHMaCLyOEEhLKm00VItCkoZ3nvcdjh3u5lxx15BuCz
Rsl9CYxx2YAGit2pgIh8FAJWncl4jKlFUEYPCtd0ljtjoItmHBDqIbG52S6mWQwu2N3d1IfZfRF6
h8e5fy8LKxMda+Jl+R5hllaytluQekUyLcHf0iNkcl7fcA0Zf6opMMWcnuZQq4LC/zOOW224jlP3
KhQytoaOpl1cG+TwlYfInZTHoKjGd0Fvg/33ZkxV1g6Rvrw7ZPpfT9sU/eGEVXi9PyKdVEXkWl5h
FIY54nTrYP4QqfgBqnvVLbGwMC/vvUMTVoB7YZCOhl1YGbovp0T7l1O4CQ/TUqUO7sh3Jkn0TFbP
KXlCiEI/akGOExYjjoZfkLbj0ng2aI/8bbrqeE2Y7Ux1ft7bcEFh6jFs7p0P+t8eYg7a2Rv66SYr
RHLy1Gc8DuC8hrLfaRzxTdXZ+PQjuCLQ/G/vEeQIJ+CdlrrFRhVkjTe+CLYvbTWH+f1k4soFxmL6
QjH+tm3XJaFkhhZ+KW5hjHJ2l3nVo1T1Bpn9Ba3RF+3CpcndfEIKQzsCnuz7hWHSmRTH6LJlhTFN
aaBWAkWnabPLkXYnfvR/QE5t1LC1qlgpOfGfQp0SRd3gzfGw+kNpl2r3fx+Ee/DTXluXDrOimZxy
IoqknxHiZzI2x8f1Nha2+isNNU2LCjxGN3Q970qjLzv5tz4+ZoM7i78ANczmVwGmaxNIfno7M+Dw
HQC2Y2HnHA+AXGHKFE3wxs4npOrukAXq/NTdmK58p2C4hWdoOcV4bpFcrbFHFPq+s9YtVEQobEhL
RxCgeeFVlDbKx/7E9PRcpbPnAjXSQuhVuy48lRTp/EBhCsTV3MlXOqtxLWvvazKXrjtRzYXwfgz5
jzA1KcX7k6L3MA3uZJTi0syNDsGX5vJod2VnmjdLj3Kvbrb40sPhEaH9QsU4uzWFIAfJZqsJuBAi
q8XjpvFjlWx3R43KwQhP2Uo5IyyXMFOYJDKW/PSTdA03avhnPG/rZOqwREXbvDrN+91/mMRCsqYO
5mGYycbURnTfNgFxwghJEKDxG80ow6SX+xxqRf/iFuWjsKDHWnjTU86HpMKPNZB3VpE/F0oTcHNq
+XfJYwaZ58dUR2rTyoSeuNV3FWVTREt+9diB+8JurxJC1RCQpHLAbHeKPhdvbZROWpvBbHbe19PW
cxtx0jheIZ0CDsKWWL52hRSFzrrEoyN3f/qYNPn6of3ou1P3ceBNugCZtvbokDEP9+CugEm7X/RW
cxF/5bP4IRa6bN0GBJK9QmODIsmDzqiRTER2uswj3ZEaPAb025U5qupEPENFJIVA62ihh2nInYel
SMmA1oTcZzeuntSMgfwu9Raq5TUyor4SSZ5DrdLsDytbmMHbuAB4N+Fy1sVH6585bXmf2ldSaun3
WCysQNCIYX/OKBjHBD+vRxFKpS844P9dVTrw41IUqYmx8ukGg2C1uY0chJ04WizbMnFPZZoCNbGP
qAQiK4sL7VUXLMsPsLdmImD26yk2CDSrv6NnnwxcIAVTcUNjqLxOVuQBWLbZB5O++ZDYKeZEaAbE
KY6Qmx9MmccrJ7xBOu/CGEAKcXX+QdrWLfeqXOn14Y4FHr8+vNnAUSUhK7/VVbxnVLwHXpZ/atOk
vJJ8UQ6S2jWUACMIFMDt5L2iu7l4YykORbmiGy0KfMPHgn4E3EESFTwwXjDgK/8Dq47C5g2QB6QN
X+fJezumE6waSOZio0nF2pcJKSCVCoIoRIqOO7FVlqaKBqILJycz0YtcV+Y3RHlnZRzKJelr4ee9
ufydKl3j9GoZj3nhlj/EbD121CZBOCd2+Jm5LaZhl8x47TozA5EOIaD9dPs4vXwbQXxz1rVRp8z3
5JYGrh1uTAOM3z02fwmuFidRor8+esFrrKoCwct61RrFwmlNZsyEMT4KWXgralv4FCPiYrpPMkkC
q27qrcwUhNu7fgyZwtzxApjpdZoYKD2if+l0BjKCESs4ZCJ7h8V8yGdxKzvklDIsXl+B0sX3lhR3
UKNqnLXK4WtsWl5AmUg3j1h/STxrIEns0lNifrkG76KdGmCcPqhKVFaxXfiFZwYxZY72z08Feroz
wwbsKMrLmyd9OIlKr/gGbUSwwKdzua+KCEA6ReC6lUDOL1wiuWivWI00fu4zPoIrg/Wp66kFNGxv
xsMbQm4fJ/pcvm8HwmiIqtt7C9gWtoseD/R6q+IN1pjoZvVP2GN8MheuXAvfWpRZ3z2r16ZLjRt8
mnffo/7YMm6uPbzHbXPZKClU+1gJ4z4TFglRt+twNnNenfmFVUOt6DEH/yqW7rPuJWJRNFoqG3ml
zTkGbzZ4gyYZkFJagf27zI+c9rNN/e4O+tB0rQxHtrb1x0m5HzOIbY0Mc/AAd3uetNcm0rIN0bQW
1YDRnQLky+9wRIGFA7EsVAt5ihVpAZ2wkBrUYHG8KkTvCuUZzC1ypjBbeThTs7JYrShbmeddFoG7
dtt4tetjTb8qb6Fyq7cIEMSvyUhpFVuUklKWyXhwIXzCeDiZeFgcQo3KwAt9k2GICbAaEQJcha9t
i7Hi34rjmb/Ca4P6jJImlYSdeClunriU/fRyk9bUcWXkRzQMLk9rax+EjqIG/ISCfLO2/0oj4UjH
9lW2EhFksHRPsxrZD+4PfSjRt5+2pE3Ch/goX+8rb/8PR/eJIR/t13f2k8WdxsyFy75Haj80lcXi
DblW8EhRZgUS7uwKxh9Xf+ofXW2hIzBhlxlGiXqlNgcmKGJuDb3JNmC3S2LNicEzii2R3YK7wfpX
6rKh1zDTOYKGpT10K/hWioywdmWNu8AzMG9Ugyd6H7GH/FmdNuRkrTZX2awAHTDS3NNAef9HOQvK
T07jVNp4t3Etl3btiRIJUhBbohXxaa71psAbOCmJ9Yrp0FG9l7g4WLE7ATV6Bth+EpXDpjsVqdsP
f/ER/NttENK36T766ftzJ+cQFSKnPRHIzL2IBlA4bYlrAHenI2h4zXimD8hSRSx4YEGP3DpYvw+o
4Zg9kij/ZYXXAYUs+35W+S/V2mT/bNiMeK9YVNuofcyAVllsqRFXo4l0dWQMQ1IWKqH59FfCep5N
Cous2gXWH44UV/7JmXwPaTIoUa1ENDjB6XtwVxZC1Al+cW8gIIcXdzmQ2B/J9Go86E+DxAR+Dsqi
7DdiJ1UTfF7NJ2eGUwgn3PBsvzyXETl9Lx+qX9P1LOAi9njcX7i52pUO3HDam5GIlIMdmUxrFukV
uuVzBTeaNU4deV2hf10GuCoRmK53P/9GWkpU/TAo0t66p3Gqh1rMKlqvH4XQ6s0v77HjZd4Y/UB6
z7opwrkXnXI+Q19mhjlex3SLb+SZ2CFTxFyjpeQKHLBbvf6Ii5B95fYI89rlUlihoqWZXoDI9+qm
7JIDD0Lttuk/sTLtp1DswW+su7XTkOoJrKOM4F7mffFDlBWOqtbM/QyEhM437mbvJIYGDTZWiIYY
dtBXAxKZsL7LqE/X34qQrFMLX4LYDMxfCanl3rOzIGW4ZyovcoLN1uSo45Oi6Ed2hpe+rFeOokcc
lIcnXg4mgmP36NvBfhjka9ukDYWXh/+vZM0Q8PxHnGCbn3N74LGBldyf1rf/GiteN1+OdJ70Vk60
Nh7gjjCce5zk7rJot7M7hdzQWEYWgVRsIbPaRTAynPQD/sY476GZf9Ff77aNIdhF0rm51Ss+9fvJ
fIyTX4weE7oQWDox9JVUtQ3NqUmVqZiOF87VZetAlZL9WA5FUMZFWkloHIbseWABu2NXDcWnHrJk
qEFjHn073sfm+Ugm5ivOjc9Mx5VHR5EEtJjdQW6Oci+E3ejP9b3blIOLCLQPNuGz1DFr2r0Vm35r
nRQPcAM9dbVAMGlSXRfqTv+VAP5IMojzCyLjYBBFaMLt0/RvqwQ8ez6jJ5q5hHZ/Uw5haRtO5ZKN
Epqh1zSZK++0005OrePDFun5dxk2f6rb5SUBYgutmeys3mgCN+s7GTuRzLrA/LZJVsfh8pY2NNXs
Hd5O6zf61DTi2zkkB2VHuFznaPabb70MOr01bXt/TY+2qHnkO9QSU/7vWTaxz0sSTFXNRkZsDZcX
X0PiQUVAew+qEWG9zfnIIFCvN2VN6b0Ge4/bscH1366W5dQ0E9W1tQ1Xe27jae4sVUfH8q/fW0f7
jokd6X0gQiT+GxF9b4Jzc0PFgsEodLVQopyjStVE7s6HID6084dyQ203lwq66dcIIIs3lZgziex5
cSi1n3w7BVebVtKJr+T5fKbhGv43zXz/JDzwE5nL+IcCHRvmxc6WrrElOsMs0pcLEul7FRkzXGHv
/7UU2Ka4o5p4An3prI+hf6XKwqJeSzyKlHUGbY8+B6bBv7K6c1zGNVf6yq1f6+KliDChnsB5ggfz
mIq7o6lU/RmWnBvh9jmwy8YSVABkvLxe4w1O3hJGUCbK9djYqA7OnD9AKW4kC/4Ae6R6CdDUhW0f
n9ovqoP70S7gOm6ZEGCssolw3se1fiAnfC4RCzNu9AAQk6hmn+Iw80NidNBDQwNfSUh4r+Xuz3OK
GOBrmfituIjkeEkyVVwuxEOqJ9UMiVPB8zQcPFoE8JIBw98TX/8Wmpns7YzfsxheB8NPSZ+yNfe/
9Lya238w5egsFYFm4wE+S3NNXhLXevM+rmY96Xnax2zOCpotshK7dBer+CVDN0r62AFpGTMCdsUC
7bfqvfMz5sPMFUUVTUiMdwJyyPWeFVTMXVlhDV0JPP5niqnc1lDlPyLkDFCXb52STPG1OLNSKHVk
biaDr353bs0/OacaJ1oLNlzDgM6u9+u59nSASdrsVhIl7IVG+MRsdvP7bcGnTKRYwYVgEwtnyvyV
f2P/Y7dI243P+Ww2wFtO8ZS2HKCmkb10zce6oEYCAPlUKbG60o/FQnKfRoNCLn6Tkx4/u+jqiq3A
mzAY9/P8GWFPZje90NpwQ+d8rkXPfP1ImrDPHIHF/B9e84nuYs5MOXBRO82o4TFn6HuO6VH1cwBn
3g1KpxKRKV+aBj6DSHadiwmoGkUCuEety5TCwhLiND43P1wjGIiP5elDL+zUDOTSu/fb8fCh4HmL
LcGg8l8p+kzmOlzKm3rbhHuBKsaKhCODWjCgiofyutclU3V+4Spwk5Gl/baUqCVP5GxpIvFeMZvK
0SmKuVpAsvBpg0Ygn7gbBCOiHDsr6nf/XctxzjnQu+xrYFTzEPXvFse5imAul0ctp+qocnXoRpiV
lF/0fBYE41bedea/lCnc1ijNqx9gjPCBpBfhuqmdv6mjJTx/l6GYf91aCjTRvxMr0JtWXq/lHTIM
ENibbyJ5CnothfQnSetfJdAA/RD8qklEdWUtiZUdqfUtGXFuZAFmkfLflIB31QrPQPZvjN7kOEq6
lnXj4pV759M2pQ8YY+pAQpflrp7902JdJQWSIj7nNGhIeHqUdvzLMGLUBYSjBISMYN0iWzDG3wfE
J5DwIFc76DwyMOc/gWmKWrGww5gI3d6aNkGwMh7hFqaf2d7mqDcu6V6+8DmjNAFwACkhOLn8nuc8
6VULIHa0jnm+9xItA6PyddbKUA4yY/oIYP40lKttG9SLOBkQYUpM5I1FPWMfVtU28mgvNSciTqu9
IHnlD+MvHxXTVDb27RTmcOimkQ1xVoQWS7WuO/GBWMEDq1Dncm3C+w+ZLqpAeLwgjwok52tAeO0v
6bDsz9k4cy54MaTknwrKbxNbhhuKKu1hCT5QdXPUjeyiOBsvrERKHIVKCUHNz2aAfic8leInj2di
G+D8hrcsISbDo0V88NWBI74oGCYW52QSLqxMiX1pJZDB4J4IyseXWxOGMyRQJB4PyZDaq5e0+acE
iaLG8R8Z3yhKKMMTUWGTAAASUBFelc0AB2mrzKDEYo2rkWxZUbdCdVnHP/2Z1iGa9MSYVD0ggEQM
HyPXKwTkGNYs9oUXdkCXCrr0pW55DM8JGzVk8WPeScOUy3CGAFBdF5u8XhmqiYdKoyV99C41ti3Z
YiLw5YCRFiNBBEjNOVic1VCgewuc0GbAcLd4LzzalfmDpqgYHlGp1qmzcN16KjuyOhaPi/GD+KMV
EtedIU6qB8Ho6D7hKs5GjFLIgtRd2/JwUupPNbn9pUrsp2lG3Vi3GPslDx80y9ql3djr7E/1ChuY
TVn6yriPRy1hQ3aOk/sXWiML56KZfStdnqNJFlVdMX9bt6YpRd4n9w33A4fYDGXTMpm4PWYXY09l
SOW8LbMZrcjOKR9vnkuwUUapB3ndLdqUp0O9stZxNlpfkRqYum6IDnsMoAYT6CvE8zmGK0OS1rc8
aYn4o05uF5rZwcCXRwjIc+vSTISXU1mje56dnqwr4PUvS6SEXL51KbrzOJQzUh0GUDkjSr2j7vYY
2BHy3GumWNQQBhNvHpUeHdw6PDBnoHQ54SX8p9SkLnDmU4z68UH9k7mrkHeQjSiqga8qoQ5VcCzw
7rucyYIcOp7wkE9wNA3NSj0fweFOG9EYZc+VpR3qc0K9RS8+HIM/zTcYsD7/pXd/SNmd5xtuG014
kiPk+LsFE14wpCMiLWqbNksLcuhDGGUk7GdXdghgKHIoALzfY1Kyh9kMH+Pj6UxNLvhQAifOgVE+
coyRgIxuqchDhkUoMlqDdK1FXIXIIqplS4E4/1Wi67y9TA2hHM5lIj63lWt0VlXi/xCO1INsCz5g
z9IK9u14weYC9Ec1FMCs54L8BIt9PXvAUGcsJ8E0EodDTEcruVKLBXmaBFcnpXVjZ3zp37syqOrL
asDOsLIA/+OAym+bJEo+uygcRx8UII6Ik66XP3QEQXwT4HPPtMNDmrwQCLsMqPgF02RPVea8ki/+
OQFepRtssvu3nsNwUiCIObt8xIrAzQzuuwlt05XKnUgbgyw2FxxxfScCuG0O5mwbBE4YSC3c92iB
syLxJB+1EfNGwrBLJyQen3NXTVC29DPHBkYHRqqBlzixe+4QBhJQGotoTdwrBlewD5VCRQB/ysY6
0r56n/a3BVWm7hsCMI5LYori2jhEFUluGi8OSYZWPT1zBsGnu/REL2l4wZ2f0wSZ84iqdBgG47in
10mWu/UPsWBfnT7ESvupoU9gO30vTvJcEidflLyY4pzEQF/3REYbvLs7YHnzAPFFC92mMFc9NBSa
hAI/HZohhec+LiDgZMEjOE0tlm6Z/nB1lPIquheVGUs2E6xwUvO1CSQXAHICxsDoj7X4+wZNdgqe
Mf1ZvzSNqw5hpbr1+0aGlECIBQEWfXvwgrHbGeCVk//T+mtRmQeU4ohg0eeHZDvKtQIkBn6snGWh
LVhzY91kgQ0xmK+gHYCMCFf0Z6kV9IMdpT74YjFZwghzBxXzYHGBpnVUyZBEkC3j8IsvZCM2dBhd
zsX4RGPr1Z9nGc8nhdsGoU9xdu0LXzSQQDkozzRxyQAyJOakPCinbFaejUiiWQNNooiCdyUj3udN
mgY1lqfvH4+v90HYL1aqCtElnZ2m2CUy8I4NITjI3RjUIHn7I7HUGb30IIFUWBYmunu+cb4xF1D8
VUY58cUZa49DI4UFLl8icYiWsGeGlXRNzbRzTrK/h8r/H7VgyKnmPvdU9dovXvPLbci+uXwtWqLe
BcYbD+zv7TH0bURJy5jEGNW6Yq7rQ3xYgbqSLMB4NfUsJ8vbH+uCaZRRdZrcq2SD392jJKZ+TniI
6ORAEWlJ2ZrZVXn3e7u0EgGxx5XK1VbljnFFKTnoaSdhRcp2mj462TiLz81Td+0ZYSuVIJyCpmap
aIi+JEs0G00X8YHPGhNfXTnXMZiOjX3CZtb4jvbu4aD11XRUnO8jVqobwMHAVok3mdAstXcVjw+f
ReDrVrkXiXpCHLyG+f5YlBBHX3fPb98jrhZOgfYsou2ST7VN4LKBOLtJ4NkWrMgBVlK0dzg/gtfZ
Le4JuZ5TvDkZhBr+TWKYBi5GxNADhUIkNwrURpBr5/levl+de8RACDLOKZP/duKjwEer35jS+UzM
iq/W2W5CYH35+vFSonmQFWa2xC0kMNaHVulF9RhK1Qx9YcsAAMOkO815R3lLz0pMq9uM2ay1m+ik
hIz/REwwRChVePnn9BUhPo5FPWX6InecQlk6GHRVLLzHRMbFEy2NvQZs6BvQ0P3sk6jOYfWqs6xx
Q/oSOZ5Fix3ObjO/7SH91ViG9Q7dE93GlaDyljuL5hN3rGvbP+V6boMx/lkl/+Q72MXQDJYtjSbh
e0IU0LY5J4NH5Fs+4Iq9hC4XMM6AtqtKbYpU/RIPr7H1G3dbbfp85DgDQy61DQzjkYJfmFZUJmLm
CFAmV4hy/yyHQpg7ygwfzzzDG4VH+HKhhxECxgcxOZA4eweKdZAgODm4oTfja9WzrFnaVmxdF1po
6trzPkY3GdG5LPjRkj0CruwDXSV5m63GxvWZGOTjyxMwNthITUeRP5jIO2goI8BbDMrYt/OgGFFS
fT9+lml2FYAN1iOG1TnUNZ1UFmM6nrsU+POJU5KhPdBwXCviipzwUwyayv6R8GZSHwsRKs9LmORd
LzD/uVaWBW/ri2JAeZhL/ydoMz5DudT2fa6Y6iBmKvNIpX94c236MkNU+YUDUqysignBEmEVjWZC
JMi9gNLcryy9pOLLScifqahbcMs8btqfalp2hRp0WYy5Bh30qLOKSeDhW13Jpw20RHYnzr+HtEYp
5pPVThVLFW1ZP9FvAuPxD8M8opRHge9hnZW9ANPuG3FtG3oumwHlF+c5iKFvTtQUEEyYtG6u7MSl
V0L5V+CKgwV9bYIL9L9WEFPtVGQ16HHos0MqGyfmXwHhy5NSswqk7R2TFFSFryzjXbaRNjjgydwU
3KlasStdDByja/DsJVjL5U2KyzXsdiozc0ygNM+X4H35CzkORlDlE5FkUInd9RUt/9CQmz6ec6l2
n9lTdcPCIxDPIrt+CLlD500/KLpAwRb3Okq7Qtfo9A/2yLpJjb2wEw0qh4wYXqJEC0siWoFwlU8s
sihaejf9H5QpeVAg1lbW+LPRpuvNb74xt7m3BIEsFtAXwRWRQDDKm0XQT+YGggRj09xWSWd9zgJO
HRieYs+mPTkZeu4stHk7ROOtUcSCFNd8pyEFm0nC9vVd2tp2gywP+fDv93zOn2Fo0oQi9JebdKe1
g43piAF6DM4bqB17pCPHLuazcuZueZmQIx0j0zHUA4Gz7/BBJ3l7XQUm9V2rp+upAhXu9q1ljGyv
Ceq9UYgFUmrD6d4zKlZhG8I55+5GaUzhVwjwvxpga88YBrPOYdP/wpCSlYd/+6KYjaR+lYxUNZSp
dIkmeslAI7SS3/KgUkO74npdObbmOn1o1UZ8L4aPSgfV6Sp04M6rgoQuWs83akw9cNI3tVNG8J9t
ns5KV7enTNz97q9A1Vj6o60NFMuFaJp/d15KOlS/qscxndw+Geu9HkhHORuywMg2+olrDkfvdRYE
QmCg4camaOF+Eo5HhIOrYn3nAWdleujx5jhHjBOdGSsH7pTz6hjRagYY0lCkvaFBWPdDIYLq8P1Z
AL0SDkFpqAxGHuh56zjdxbiDLX8Phpz1kgaCXq9yLFqiVh1jZca3kZDvF+kbaTYWCbNcpyV4Fdvn
VXKsvjNeeL7aunqmLzQhmq47MdnFAG5Ubs2w/Qsv32mhHAVnHHEnLfBzIU57AhiL3FWlZBDuxS9e
YHS4ELXH/q44VSNbv0KMnTqHt5wc7/F5u3/8/1nf7pLT5qt5hfjdB6jvSHlXvHhAe9rhsVa91Zai
IToWnyLmXVBDkYz8DObczlKFh5aehnTpW+yShkpDGPL13YT9XDyOuzpbggps2SoKfaN/LvN1LThB
S17j5krlsaLxhSjztum1z0U8dP9zWN+RUE6dP4+DgJayzarMH6moqtbeUWGvUzppiFAISkKsXvci
IWvB68SAIga9Gpsjm1pzVGwyd4xtnBNW6/Ti9LfOtim58YcXkviNyUqSlcAnh+V6TmWWKKjD9E+K
djn8kvqp/22Sh3UTeKCmgyNwil19qpgAVspV6dW8vDiy1QNzY+qJyjMwJ50JHTBcErasjS6aNtBP
Gf2bdakYxdzEKc1GrLJ4OfbqRoFk2i7w6KtHICsuG1NcWgKawy29YLqXbrQPxKI/947LhHoKlsYq
a36LxgSW3/8kZOxlnfBzGuLMNn+2EpydQZ68QssBWUJI/IhkmDdULLiU0SdnxAV0XEYlKZd6IMKy
de7LYr84jXD/9P1+KcLhDuOTuweMrYaZG4zZwp6iD+AuOOXpif1eqlc8y0q3EdymdbF9kdy1Iiz2
EjuNckMUvEuAu4STSpXJVI1eBOY0RHmz9/mASq6bAtjp9FjnorDhCPzm6dJhf5Kiak5es/usVtyu
yBV2vB67hhhEu3a43WXfkf9m3R0I4XObOt1OvIO1xvqiIRi9011IPGmaGDRffrHTbG4ntipB3QYV
gv3K5v151PEb4Y3tqHLAn83yLGTpI2jvBKzRB3ZidKRp5ciU4wqk6iCHzblHsWniKEAj98oa99Vy
jM35DiCHo9EgGFFW3clIT9NtzlSBBSB07NtOgb2oa5872T0T0KorhDNYI9xnCaIFSlQnjEseE4HD
AvuAsD0VgZzSQSMzDONXJJ7P7BFia7OXPbdn5uezQsFYq2FIJTEZ+rtH57dqiuWtVbOWeJc1+jbe
F/BCjEIguzzdAVCluJp+BHW15IRC2Dod8G21VwUQJjk95PytA6EoscJdxmrB6gaXQsJyLk2+FTva
qLVXe4CBY5fO2bG54OIkDfHraOpGmIzoibGixhjRLqfDUj4JbmLpsgDgVHX2Uw3rJ0uIoHKXxHNG
R8+A+hiXF2GFDriMLGkGB1WD9ZeFGGqlR0e9VOsXAjsEFpzDspv9iSHAFDLyQeHVzrhXXT8XU0xg
pYfeH+QVkF/yAgFyAoRTyhfUHf81b2/qR6P1gLk5idFnUsqWXQo645E3JAq6Wr4MZdPEAbJLdgSe
XPTjity8LY2EkZFk0iedMQC3HSajh+3pGAvqw74OgWWIIki9R7zSRa/OAMvvVwNiewEcscUbkxv8
hr4s9pUQyhrzq+w1JySb9GWPriuXt1PveTnLzH9c3aIeaNcoQTw9itrJm8ZMWYibHuku76jTCK5N
3rcHAmpb4cxPAlGKtfXPKjaVbEAK6ajq3uRUgJhi4oSWeZvV9nc5FUGc+ZyiBVfh1aggYA5SWDH4
JvOPy4uZaNabR/QA0XvcS+hHS3LAUKHTgipy405FKtTboUS/aKyCwtgEQM5pWs/pO5JvQffd3BCs
bwrfR/tyexAjPCEIFi/Y9FfGGn6V17yp2CfFySSt2Wxl2J6UQ6RExonAg2LsLCie/vM9radDLygh
FmV8z0ZFuEgpm5dNA9CRgcL2b58bYFnoFZt6lv1+P1+FU2fQ4PkJNx80rGzxfbaN0HRn8TksYT3L
sxCUb/0o/e36XfgUfFF8OmLHeNDNmfA+n1Ruiv7Fh8Vn6D2px8Or1mmH3yaVT8auR6e5vteEp+e9
xNcSRpVoozgpaoeN85MdL2GlITGDJTjp9Fda5yQ9sV5ty7/ZFTd5t556skJJqYnAngQ0/yPg1NNP
xjbDw0oIUeUNWIpcIvFr22pMFkr5Nq/f3l2zGi2aAmoefjnod/mvM4XoECqutYv0i5AWrV3eTRbJ
DjLCGB9yMHYs39gRSEYZXww+1c0shyjp5zSyBWiM2g5W6xkRRhoYyRC5qaATjSQNWwO79EHQuGbw
9rpPjMieJHASAUx3Yc/yDdCuG4rjA9wqccuQWBGWUUUb4huWZUh8OOgdtXs+Fu0iGRSROIgnVsog
2DkNZneHsg/Ev05nFS78t9BRvL71LSsWlNrET+xd1F2SNBMEu+a714l9vr56k5V3vXnhYK07yQa6
3gzoQf69CfMPkWFniK8XBfkpNiwmyab4dY/gWN58xCWnItXshWW2gm3WsF4mwvOmH1FiuGTQKavZ
M8fN0yJMrYmf3la01HeYxLAZoUtOLaFA6BAei9xBgEFWSa2qV1uAXZve881W69KUPQNwz6nUKFv3
zoFEIkm6sSCS3w+nXjzUyFBfUGTLnzCuiCz63nwf7yPZ+xggzG/GT5dhO4/dxQ+YJwN5GOmEfnuD
w+CqCzNIvmrzJoRyxLALq5psvJAIqKsEbKvoBCsiBm9WsYW9xBoCLE1pByLSLp8iYNAoybMpyzXc
0ze1WghLDeqxIvFpw1t2a+Ao9weSGDE90rrF4O0ic+xFLo6cowOU25JM8WqpTbwHgLWWSUFWnoZd
aV4QDe+HwZZ1wPkDYE842Brd73GIOFqIMMsATwD/NeUj2UPWURgvE2tfFhI7EPx71ep2gYrqJs9G
eY4goFz5UGz8R0Fgn7Ny4zezbNnVKw6rY4eoLoit7acF94KkTYq9wGQkqKYcnst0cswxGncu9SVI
k4sL1rP1NelNwt6by8akodyuCiRU2i8yI2LTJfLH0gP9S0i2TN+YIoe8UJJqZvYTcHMyUfetiICV
qhQ1ddhj4Ie3UR+57eHxa164SGapL4s3vxJnRxfULVk1aEZ0jNL5t6FhpIGFPbuv0B/+ak+Vtqvy
0hE2IjrsOqJ2j7IdOmLzKw7Iymz8vpbYJ7cgzB/IIv5xHN9bCu6J2fJy1tRZcVMQ0rk91mqdOb5p
nSABIr+fxV8HS/E2WB5im5ZKeoTSoOfZ1g59MRKz8l9FBwRzW5B8NANFTjQHwhfgmSfd/aHvkZhQ
g1RyMAd61yl2Onf/q3SZzQvnAiKTsYGdCxyEsHf+TM236p1HdVtdVW43dz0B61h86q17WcFk8lqi
yT2Ob7oWQb8s/A4KZEgdfkwpa06VJqdP/+UXMWfIcwAYw4PE0OCot4JTYVTFTzcsQgvLIT9ImOVm
a+llqppxCbPb+FkEHywbu+cnVSA8e9Ifp1elClW/kXWy7iPPgDsPkfCke35XHWz5ja1B14lHAwHy
KIymFK8AzZRk8CwQhoLDvjFfIovLTj5eR8H9F+6zvswY63daaaxAjoDOZGOg4uE/wWzXqd8QuPv2
lIheVfiNf3N05T8prx7bJsMfL39L9eny4T7O/LUy3K76BE1UHMgq5QwE5iw6D18G114+cF2GHb7I
wiRI+LyjHt5ld7G7zdRWGQW9D9goYQPXc+v5o/LBaUDE6dIWdelo3YoaX5ZgyUPREs0D21WY5m/t
TDjVb1T9M+4Joompy7tmKt6z0d0BjTNIjk1QBO3NQTVn/E0OLrAgEr6YjjkM9klZSzwnru71dH/t
QSHWLVklSHAHjvytJFoADeqMTdr+uF98euERBhratyaBs5cnkuE4ANUg/O3Q7TNvAm/nt6WekSFV
GtTmkOTEAbbm3YkdzAjpKdRafoqY1fK+zGWEXgqFg+C0prmFPL1DXzsi/4VCqJliteOjgu8wqgIF
YEs+G5H0bfeybEz+ftUCCh1tp7tgDDkCuHIVQi1g8puvAx1zZbTQE5yu51BMNXyIho/7LDxDISdp
3KPx19uSw4YVJEGYNhzEXW5WR44ddTuPnCYf+lE6yZwZqFUwVMS58ZJwmKRAaUpKTGUpuuLGs68P
mKJtVu9u5yTNWwCbOLIZjSWW/G3jlDRvQ11FWbhB8ZK1Hyu+KJdoUYK6y28Of2OCtOMxQ+rDriIF
z1X1VTGEX5+CnGCHeGLuiYrVW1cpjblvvrKcBFfBbLERDmg5O77GO3hLq1PNIv6xf5YAgYzvyw62
4EFlemioAqhLnZGqsnYlVp6HQbGqZOayDO+pPjE5PoDTKAJvoakTpjvLSD3kzsZQMQtri81FSi1J
29efRQU39RFo6HLnIGL6FIRdFryVQfNYl/KJ4mt+Fkq8lnENJji5pvsvpdFDnx8yF0w3rBJYkGWL
ARHeDl80W3w98cdJGok2IXl5nnm/CWJJI6jXYMrvi9IIk3K8hpcdGowm5QUBzWNWSDFf7GngQrzF
ea5bFuMcLnSMBEGiRNPv1fn6Pt1uZigEEROioZpOAiiV2zyhCfzJSiNyVU3BhvXJw1quGU+UvU1t
1e5gWJQlTnKzs29Vf5XWQEc5CdjLms18KKBQoubdJeiGcZt2OnF1ucZ3XX3kDqjMGikGeBqju7rv
q1mN0NtmOEP3gXUveu2jQ97Y8IfoL993uWH1eiGKwepuIqR5fh88wZN+q8EK65GtmmfQL+kjcqDw
dfsMuWJu0ykSVeIfItTjbTUrbXidhcJU4jp999h4+TRD+d28jFq6pNXbm8QvvrhoXAB/kRsza05u
dOVICBQpams+7Ge6fIA4WZOdxSQrUCt5XAmSXNSMLE9QnqvxoR2tVTSQAtvydVeEvTO0+MlKJrnT
6H+NHyf/f1Ko7KzPZkO/RGRIhJwH9Bfhnb1k/+gh01K2l4ADWzdAJ/7fDhDZCKldb8aWko4I7Uye
/wJmPmw1wBplI2FQtHSCwh0AKb8wlo248ejeRui5yf7W52qlYTqrwHrDX5oJt49uHYenJbmr/u5u
Jfi4JlGsnbAPynUbw5pB4EfyLUxXo7RBPIHFloD7K5HCmoEDbEoySdHzE3gweMZ7JTmu6h/SLlli
B6IBX3DLd6/5HGYjKwt/QqTR5HlJq33fCDodsoDhZJqM/oqo5aBYs6QExGD4GOpZq3hVPjB3c846
Xy6W3KrU8bt4KcZphatLpuHk5l7/pRh/lpxAADaMO/CVVedny4RJmtg8nMJDtY8xhPwWr/AQKO6m
Fp/kSBq5kz7XLS7l43Zb/rQoZgQyA2O2bhBOFb1GI44KigYfHc7bsHQaW3zU4j/JzJEHrz3sZkr/
JKy/mFVkRWGlRr+FZcew2WmAQPsUXXnB9LdCGuBnElK5Lyrfw0N3ORZ5yGTeNkZIgv4flUpF2/Wh
7eQcdQy4hhAsU3n9MRJFcKNzm0MJwqsqQVsdl4Zhj1at5blXJvrWrND7GdJeMS1g1nQ0HcKr5qd0
ErDnoNaMfrpbenz8OKb3YEgL03TQERU1tglC7I4TR2wFcQyGXLB55qnu69MgdI6A7lorcNF+2W+x
hckKAsJOMHdmlHXJ2HPYXEwgzWB41Dk3Y5dyBWoMbQnBCFe00gqPC0xXVOs2Eb0bjMslzAfBS+Cn
uiyjqpv73vYQK1ShYDvml1H2eQyrtCy7Xmuu92+K5Q9gH2mhVYWTcbtJYWfqXW6TyqNF0bFPYyBv
e1+T+3/T1yr6srl7zwHDilxh4o7/V2W/NwZnP8K67TRkovqm5vnxz5Mkle9lm/PYnK6tSQcDj7PG
Xyln8tVQC4Kbei9wc+aOKD42XSUW8mSB5wMRT5QghHlSiW/z85sDziIpd/Y92piemwrGIDr3RKhy
vgswZLt0CX9rJfspSxJo1eGIfzpOMeW3ZLis/UJYNcgOHh6IzcChsf2hkvhrTBnyoZuNP5Xme5/m
+wslpYrkoxOfV7tXPAVrD6mByRrbQFIdOdG3g9yGGhjTfPJfyexdOlZtjQ8qlltBDvSiuhpQj+FF
w587abjDW82xN2p6Y2gEQMD35zt2Wg44fO1IdK6izfkv5wG1uTWifNO0FDWJRREFNrw72sQGDmrO
gSMJSSY4vtpS7ImY4lMwZ3Ggqk/GIr9cAfI4gcJp/0dYNU72HsZGZXXxg/0saf9Gax8lFInHvh6U
YSSPHGNNeKspQo57R3mTivVJYYuYgcXaZOhLARbuekuTk+zvbtgKO2jKvpgXsLFkA/hAwikcwZRQ
TgH5gnl+pDTak0+bHa4026d9/OR4kzxRt/c79C8z2NkwZFRfIV9/0dILpuBGcTOovtbMpKp8nXLG
B/L7B4MGz6JRjnYwiPIYgiF7CprQmAQgkLuGV0q09qO9Fg5ZWLfA2MEIPi+Ky3FsneUXpN01p1BZ
bTgiwp6AOE7emn4ntrNTFkvzSLQA/6TWu+XxFsneo+i4FPLLbG0NePotuTamGqc3FToPeb1GUVgB
fZBJKh/85mZ3stcOMqrBMLZ0w28ERuXW8p7n0UusC7qWRyNlo0kWhu1CDT7ik6FXDu44OX3A6nYK
bQrgPSPt1RgBRLfDte45NFNFammPopNYDeMJKo0By+DdAVEPLD4cRXa37e1QVONnwhGifrnuPVk/
N0XGVqolVsrno+1r1uQt6kI/tbi8Y2TTui7SEzl386ERI9u9DV+rLw4RKJbKMvkA+vqA5ckCdaxs
76KP51msuKh2gA9htvlQl8bPwG9CsfKCUFPQ5LYR2up3kbCIaGEWtjPK73ST/z28vg46GGv8wwwW
AkQ+dRvOyj6rJcEWQW5FGRuUMBVnSLdp6UMYB+bMSu+IvfJ9Q4WNghNJfYn8tY0NZUGn0lv163tM
4ra1xg9eC4DZeL1W+Rz3luJcN54ppMaF7Vbd5+OLisRRWAJZkbWaGF8xn4QpZ4DWBcmiKb16uqi8
ObpabOJUsq1WBaH8x3aANlScJdDuiNPgc7A5Wvc/Pm44XeswVOUHbN8dHy9t61aB1Yn4CWbIX6Im
YReKKrkeqanBnn2j8FhTLby+YxUhqGe4gR8uyrNenl3WOSoXc1woPRVldMiykLKRIIjUKnsGDhSY
R7rWv4s3GdqDTZ7WFp5t4y+6JupY9KhqVXqUCn0uxC1FpOIqmJRTfQIbCpMuh/0xduv80oa7spWV
ejrfQK4AwKzCrjjbFkHtlEC4xxta0jnzIeP9DiZZZGeQPLxZgxJTsNeJ8yV3w9Ck2lvvKYF9Zvdt
4kj731WuGrofX+lOxOodd1WI15wHBe/oPbMEnepgGBk3+QAeQ+SI6/aG/LP2zYOWDxh6DqIUrQDg
ICoWzbT5DFGqYjxBd5Kf+xjT+SaPPsq2/dmPxnhcBB3tPPyy1SN8zoY7gTFS7UmxJ9QoFw16lcgO
CdyP4N6ghp4QP++aBWQrIvzQ4WuDEGOsSXjVC/21X+u36xV3aLQyv2DxuPvaKVmdMj1L18QaJsTC
vm7xSEN4+7J11b7KySELVehj28AlztF/KCE8YP0c+aUePba6cxtf1PtTNBk+1G14mdd9IlkwVw9z
ABJc16TjUqzbBY848WPnXp+1zyWEsMUMudw4I04/laPL7A/Eb+4uQ7ELlWkyok9rYFpEfYLAbHs+
aD4oDAJtOa0NxlxlfKPj4mSFAOmdCIVUzM3R4pWLLflR2AOgG5xeSy3cnSqZmMtNHkXhZm/sOyqY
OGjBKVe+hWLjdpejPZ0zGoJ05OtKlgC8Ur84dKAqjX/LeosOEp9YkxUR/d44k8/5VoKC47UeZAXJ
MYqJBGobHF+vdkvZsX8NVJEbzSj8h305XqjJB6sAnY1lKpdL0GHVP/nLDuqv488tm5+ruSSPPDd9
thUbJBraJkj81oJ2+GajwISvcydVygo9yEeVtS6NTWKWs6CfzecCiC8hFFWZW5aBgV9rJFJ3kiVc
1SNXy6amyq4qDPxZuEGRuH8p/FUdkx4nJUeSQPyrrRFiMdTFhvRPY3kWeqTESRw63ou4oM6aKWvu
WF9SPLA2PU59WMw6IrrhZ1oTNYFNYDg/q/qZTPlfc7jlw7Ewrq9ydLcZT/QvxDfVPEc2GDuCmpdX
fasd7ES0OEW8I07Qbcx+aSTh93zZABaoylpWqQz0ajek7iCCd+gky09IcsTMLJl/xOPJlnMM4ZST
rzozmxTylFYbjsVXLfNlC9YBukiw6tOfmX0tMv79MxdJTKAoMUMSuRIDA+8h3M2sK+XYy7vxSR92
cSwODM7Ss0+CCPKFQzE3rnygJa8nqrsrzI5tGI1UZ/T5qzhpMNna8uIw4Ipl0hhCzcNRDJcKC4SQ
NpbeKRNnzWDJ3ze44wDgNfwIN4lz2pPv6fkOYRMCpTlgcHwKWG/gyaaXGkpJHW8ooek7/RKB4oqT
URsOBGfk9eILPg9VZiIgQg/aAq6gkAKzgFT7WckZaJexk4wa77hwXlXpNkWCRpF5E+9XrtpsMYfN
cpcZaNtXnB2YzU1VxTKfE/RN+I7ds6PaCJCdLEisOtuls/V45B9VSHr9BUzGTEiZsMl2BmTeRYxF
zzIisKNwfS5e63LWtKcDlZaPo0VpTmFRUM8O18VS9T1fHj9J2X72eFWKyQmCoZJvIZ7BXdXg0P9R
S2f9PKM+j9qevoefLpUl7k8Hazm2MFpGFDiLKjuYs2qr71T64zlBfxj/lkf2/CFSXU6/swDd62i1
iM2Bv59OG2+GSJOOthfwzR0Jv32sThYGmRdOrffpWz1IoeR4T+kMd56H2hFryWycwncvThyvqphC
PaHd14lLrbWvaLNh0ciPcYSQ3RKHzNsA89q1b6+wOcIXld0h5BXwKzGXEBoKn38GpP44gwMuK9ml
LdTiHrjvOfkGdbHS5EZr/4mYTPe18a9z1RD7leSg5vttZ+acbWRAQBMKZcc6T7DhtFmqKak39uzR
z/rC4JCRbgnDk4pAIFsu8fOUoVx9L2WkdtPNbeTJraOtn2iTkMVE0IuBd/Vn7kH5SAMC+XwdfZBw
uclvp3DnPNQG97iSBQlXUqwYg1VaiC6F+YPTNaj9clzhOEGMKVREcvXKBgSV+66h3yRLHyQhSjvS
IC9AzXROmp5Z9ec/vOL0PUNZGouscQadfnMNnR4YIKss3ZBOVgJKE4/wB6Iqj2a6WRzT51molbq5
P3gCE/ZqaKjTvFE1l/nGzAwy7MJfKmSAQnHiV9XCJPpBluzPsmSx6CXPSEM7rTjz2BwvpNYacphQ
SoCv9S7QfPqLBWXk9N40KUhh9JGjaQJNthMHILZ6OJL0fVw8g7Ynq2atzW8SMgJacNoRHapwtatI
O4bK3fc9OvtBsp/hh0J2dJzMABxMq0dEDLJnPXjDtIkPrML0sP2NGoidfj/LISnDUDeAE6G9S35n
XOCCueNCpLsRcThAAc8Q269UvCzxXQJq6pmlOtKmYMcdyY1pJrRIKUZTu9hdisUU0yuWVx5EZMB3
M2uUm9729pykDqNijouKlI2Rf4W4VPMMiZnw7WfkzC66yzaCab920vPU+X9nG9epChf6mt9tJT/A
jAy0BsH2a+6hBq7k2b5zPQ5WG/6FJR60A5z0XBurujo7bNPGtM9orUTHbNCwZ53g5IL+5rg/uShD
pKP/VjB+zzhfYaTHYs8xVdDq2qqnedBbgRVDQPpAX5iGPAJVEyNAj1Yct66lsavYfX3dvR4mr6Jp
dCUAwbo/Jw+DkQfe6YixzLJuLDJZNkSm35NaXOOW7s/xvbGDWzIuJT1NuBZAv6TYw27V6Fn5/NE/
YUOXHdYTBp22Jl3yUwxkEcQIwrej2PDL/XWljSXamivV7DdvF6JD8pi9Gxnl/WKqpw0/io7r4RSo
E4nV0xVvyWlqVKWWyfqQMYBVNbMKgVwkbNZ5lJrbTsD9ptcC9K4gM2JZuk/ubGZd+OTFmSutDKiG
HBG/kQUOIcWUMMRoNG2bd8s4dCXwoouPs1XzR/fnuSM2TPTNXnAacka16iIsGIQEVEJwjoSmVMJh
VHHJ9C/G+Cv3Yplrjxvtpwo1wsA3JDp5iJC7mhvIZoMwQt4E6apAKI+fs+hnpGpqYHsVOimP+CL4
cDQqsfun1unsPSxUxMCKm707KcXSaRdW7Mb4OtfX6XmsdOe7RHbAUJW0M7JZ1c2Hr/UwhQVPZr7/
B/f9dqP4F2xllhaHy/YhSf3Nz5TqJN8pWr6mzPJuyBJk+MnERCtwuxuRkdNslqVIux/ccfxZA9wS
5Hw09b6dAAebSUFnmQBRDCqSQ0YfKBSDiWG6KH8+/ghAiBFfJnwxs/YtUdB0QOZORJJOuzSoNRg6
VZqrfSpPI78BHDYg490vVb8j99SNS/I+/c94lgn9pneY6AiCUgxwX5V4U77xByR9qPu2FwXIxyff
fSbgFmKvazPRWz5zI3PxzxS0QN7BgMc2q+iBIhHbyw7lQp0BYDNPppyC2jC5VQv9qeKuOJHstZE7
LRwyfyqkc8AdskFRB9VrvXnchw8Mw1odtrKbj295aZTJ/0PP9dNkl+HiER4tKNaE91hIdUL9DpXi
/8V4cuvnhn7JfmnUpkUu/cy5I83TrA51GC9T9xwAGVx9fTifcyNFKlusocwXaE10PDuN0FoI9PQ5
T5XTP3Y9xISsuzieICgojP9zglsyCe7ORVYh+qI6ct0g0Mct5qqrJiaqEwUB5gyGwRM9+fY4uDmX
blaR+xAgPt6MuuUqMVSTs4w4xPIRVzVsHv43F6VkD2kPspWT3H2ZfZJHYwxQInEE7uFU68+heSxw
vhDZ51CA76p9M9rxKXbwJv5968U9roa2ds1/Xpk1TZpCnWLg796m1l85W2DHYqrGg43nkMpBHv9D
glkieI/MQ+H+jpnkJtwDjHr8IEC/BdfM5QFrp53UUU2n7+cg63sG6poP4IO56LUXjRC5q6FfCvDW
dWuV4FSpE8CwmtPe7cqw/9Blf0NmAUo7o3yAErFEZg/mMO6EvXLryOoT6aeIg5kIQ48/ogNkyJ5+
+C/xU1R7Ls7qSgJtrN+tZjQSrJPLiCCAJVgXyt0JkkwCOtSX32EqjcskSi8Usqz2vfQxV7M0+w0Q
sw7IemHhOPG1MH3PsiFiMozDvmY8q37Gzc9JRHLGWpG2Im+fx9v5M0RaOWBjZ2KpzKIxqKGFYvMi
6ue+BjO8/oUfoJncisbQOZ4uJG6hgp/6FRs+/oTgRd97tMoOuIs6I7swGnFIGH72XSrpNomnyQFz
mp1Pl3SpNU7c/cwd+ZNA8yxLngiGQrdDYvSkqyX/uXcBg/GRu6ePJ0dfLXwyybOA6WQDpvkeTW/Y
lniyVYvoKZg1TYjsSa51EQWHnZXznv/rre+wobvddPuu3MTFubp6sPCAZObBUR8PozDsXnOZMptd
I0q+nFSh8WzMbszAJyKKVKMKb5WnynKyTM/TvD5x7/Fg+78V8GTuFj9wmhMtXsLDPV/KLVsnqkzc
4OlfrPj0r+vshwK0Qh9En0cAY3uJjldnTTR1xogtjrDTJemBxabLIVnGeM7NIcji46WiTdvCsKqv
iyLBc6Upoe5NSdLg1SXpB9HLOY61ntXUnAtrxjd/U4BvF4XYPt6iQTE9szcSmvWVUw168vK/xXNs
qsS6e1YaMexht9LpFf8WySGYAF9EKNQMzfA8aM789TLhG3YKojQMfuaI9CEwzIH+3vDK5dZTlrda
9vI52N48WIHp4EJ9xUJ1mCU/bFkzvkvncdq6HK87K2w2pMJa7YWf1Um3ILYxSa6K+Fsg9zoNU/qr
x+igNPMHp18hoQ06/kFAByBgUdgTkmsOlmp8U6QK5FltlAc+GztqQiXkVPHCj2d24NIbLeaZ68kv
DR7B99HP9LROwmy/aCYDdET5yUgQdaa50KlCQq660s/Jt6jLFihJb7Mn7y0z4l+r9wRfUilq41kW
MXA8ipkVC3XoSqw4e5pZ2ccWpAiwnIHrDMJQdt5hv9vbfLYMGihSiu/I8gubIGBjleY7RoUz4b1H
KmZ1KuQ3HLlSQPHSDPKhfQpfmST/aYRY+NpwNGrkM3dDGVngtrIChTvFGNDaUq9UK9mPmgIKmaly
23PAMSimkQvPBX+Zcfli25Ac5CVsJMaomkLeuIKRsYgpJBF69Q8iV9Ng/SAJBHem0XvhSiVPSBJu
7Viwp+dwqZkiIc3jl94brkFH1IKwETEFkKdGsaf0J1UhDo9QYipvR9N/gML3WG9LxGueU5fRAan7
CZAe1K/628GBgGkJ1nlZttlxfGlXjUCl0mm/qqmKoZG40b11XBPFv+aSS19pQn4qfe0oWGWOrDcr
nnjbvv3obxl+yfOaN3ihubJZ8hZybYYROMDakWhB4UPCM8a+BkQVf00QemGbLp4xJpr42quqILsO
0ZaXSFElwu+g/lL0d3zksNHpvDYH+VQgWYir+BQoAUyBjoRBYf6BmPc0kYGnki5ndTUYZmkWYXhj
2qLG6EjUx/dWdiDKb0rJptNda82rfVnLAk2E7ldg+KedhxBMqXuGUy9jHGrF81rua+BKyfDHLtMO
UpdvL/nWD9u5I6exqT2WlQ5QQf7rOZz3uDczwN+MahOQu7dGFSW6S7HT0PqaSf3+9uf+Yxrz7/G7
SZzsQ3cmVV2N7iFRvTcft5+hTD595iL0AN7dHOQaN25uSLpNBP8e+3G6EJLh9hJY17DPr6ZyuRUB
WsaDHUR3KxFYvj+28d9Gj3h5cKfLcyIiMsgkpTxPvFWwcsAzNGZ6BdgE4U7bVLDwTemgO+095sJO
Eh/E1KHHI8nd+r8+TX87Cr9B+HWHixmiSDlIhd3k2gdRkidEnWNqPTEvZleT4fX6f4spP0tKKdpZ
IoR9OhsyyuPVO7X5Ud9cawbkzlbNyb3/LWaktLHKlPCtWfX2zwXf8bDwFeUVh+fk5vxGHPoSqT2n
tUb50WYKRdRSsN2fKGK55BvkAKF67QyYLgjVmEGa8pFOJl8a/1okiBUcDJMr1ReOAzULHWJCWWb6
SKzpePd2XuLpNxrSlLfnjby4PZAQeMpMUY4dwrMKTJF1dp98e1XwR+njddsKVKqZ5iHjoU6B3Y2i
3Jj1h1Jn2ZzT1PCK3uPHrp+lbaJNzJ+SGhyCdbvJzU7rfHgQTYHBS7WDquC1eIxTeUwckCXDABwJ
cImdgb5r/Uhb9OT1oz9DAZ6bFsvUzdOzfT1ds8Js4PGe4AfAiPi1NyxmdXBt5hqzjYmUtBu2+5vD
rkj67penGydrusAv+5rdJ0V1iFPxs+SbVdbwSe83iA1n8HW6LWCyKJK/gEAEJGU9zvVct9GcXDI2
IXPhLWiQCVcdwQAPvhZzNc56fZeTkJBW3MV2MD9o2s5W3gdjpG1zP8PRkKJqP7zOYIbYKqUanVGk
VSZTZxRUWPPxnij2vNUBtzwVIXB9QtUlu1IRfmTmW4vmn5nb24eSOBfQ8E5E20ysf1vEJ14WExkr
fgyh2ChFnB/Mq3mM6F4yYgLRfIntwaG0XBhc2TPkDUrcCjoxV5xyN69kbrEfimx7msAmbGvi5I6C
7eDXSs8AooD/X3PfzbvhJkuBj9eC5Oni7uFA9Os/jUQhQvXI+i/0vXFDmDrplp55CLGLY4CP3etv
he903BR+zWh/0U8NJfnLAU0hUsTbNt7OdQjzkYeZC49cwP29AGpii8H5QFRHJ33sbQ2Tf+lAp7Zm
AEsuNopvP2KRwYNmp6vEGe+LgZgeat1ehBF1dDCqE1TycbU89KmvTMXu9KJyi9CATGaaqbSiVWs5
H5ioOB3VcKd21nWDG4R/Lmi0fChWFmWsCChMiq9BUjNDlESqmBV51crcC/c+nj//fId+XOERWlcg
q1FuZlBxUYY/fCyPUMg9uvNwIb60fhiN/zRLGl2wON/9YIGEqpguoiCudWUpuumPCJsWtlw7EfXJ
rfAfrmM7le6kLkom0PyQud8WxIGWewY41l/LvfCjyrU4X4/Bq4HT0LSUiwG8/7km0Q97zYe38/kh
h2riHsEcjvxaeddPvI6y/jvR5alI+Uc0Xub0VcVCsu0uM484ad2+lhBd7sIleUoTDe2/MBc+XnfB
jqBPvLzosdkktHRAWVzhhNS6bENbnJwHvFHQcn5WRYTEudNTwejVMYVvyLa+aRBz7WbV0wj3lK7Z
EBI+SY6wDIyWPi25sSMXpSti+aRni2DR5jpJgC4Xrgg9uCb9OZIRnaQr6Z3yW22D+E2ISA0maeMT
3yb0RR7aWhEreUqAc2M4hRc0Z0nxtK/k6Uj29S0TCpAlMjF2XcBW8q+tx6T0wLRFco1lpBVvpZiS
ULicCq0mzk0H1N4Rg6vP7ysaaQHRlm4GqvGpyNskvWWVrYWNROAAyHYQiTou1A3PVWCk0LX8oyOQ
0pM7AoUaUumlkK8MDxL1M33h5zfs8OZh+MBTR15q8N1ALq1Sj9XmjlS1ER9ctkGZkUsLm6td4+rs
R3H/IMp4q+tnDA26LhwDa5GMA1gGALwQ8ySITiIRFY/y6JqRF+wxDOF5MBfFT3pILRXnmUnprJ3g
xm1an7Xa0HCFRenW2/26XBBKGUxWBniavcEovos2zQciRb/2XFlq+VZO6+TrE76hVJG+2ah1UhYH
TAlbMT4sViVde9SWeeNR3RLFLb1XuYrfaD1ePhbGTe4jQBgAdpBPx0+1IMeZcDXtJBlfrB8Y3tX5
zOvLgi4OWusZtYntI1JqavFUY5n86RGo8pKQuOK+2ORerKC2c1b8zgowNHcNsdabRd/GgEOKLV2D
iFGLTq3LShBC92GL92teAGOBFCOgvTm8mg0WFhlHNY9RX8uP3KZSmdlzaq85uyjPmc5t4N+7La6Y
+y38pCWUKr9JpGt+3hC/XSK/ygGQ/uKSlJKQNJAuqpC4WQvekJSfzvrmYrPWVN20FWqP5jnYBoYr
IQac59zzamDKEJJAXk+cV1CzzVyctCgOq+0hmTmN9k3nDWLJypJG+RWeNhZxFcWAHZaa0kKyGTsg
TEhC8Spe92qBW8EWaKrIMLtQ1sFV9RV88z7BqvuKLAdX4UlqzHvEi6qSVFlL5WeVVeOV8WWT8Oe5
oOIN6/KsHnzxANev/pgkYrimfdIz/OvzNsjZKikgUCohK/uv2dFPkkj1QRquM0GdjwOUkmdz8eOk
FGt2u9j/jaVcTlW/cQapy8ePE9qWErafGStBm3i01fZhCkwBhzsJZwpbaSdcLpVrA1CwnGztiHt8
ErjePjfn/lwt+BhuUYboSW9c1AJzFm/L+azxaAgId9CCxiD3RHUhGRdZcz8QlQ5GL8QBU7OMNX3r
Aph+UPwf67tJ9EVhgA+Ik+Ez49Ikiy9P3MlHM2r/EPF9x4CycmZXi6IlqO+ygHGmjw43VIWdB93q
Uz9TWwGM9kQaFMhufZhHk3KJFoldezADa0/w8NqxnyQAdFmIRDZ9D2qMRVP0a+uAXkF9vCf72BmC
JNkKNNOcwwRtlsTp94EOc9+oTN4I+Iamc5dmSmEPeSQGH6d+a6yRer9htFHlUclrcwACewjOwY7N
J43iT/SxL3yOsYvIducUNz/syW/RF14r51YRRkyqBCRj99gY6+Ink+kigS8fvZalKTIc1U+JICF2
mMghxGfzXdOxITK+CQv9r1FxbazgW+hT7OYDJYykGRuXP+bz3c3wS0Y4TgvKN61m/A4LD8813jgv
A8staUKCEaZA+Mu5LScINWWPYrSZUieFDEmQRg==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
