// Seed: 973935986
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout supply1 id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  wire [-1 : -1] id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd43,
    parameter id_6 = 32'd72
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout logic [7:0] id_1;
  wire id_3;
  logic [1 : 1] id_4;
  ;
  wire  id_5;
  logic _id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_3
  );
  logic [-1 'h0 +  id_2 : (  id_2  )] id_7;
  ;
  assign id_3 = id_6;
endmodule
