@W: MT420 |Found inferred clock cs_rev2_cfg_fpga|CLK with period 2.44ns. Please declare a user-defined clock on object "p:CLK"
