# RISC-V_Single_Cycle_Processor
This is a project of digital logic course of UCI EE department
