From 275dccece7d1a6132a0fab13804a4314792c7f42 Mon Sep 17 00:00:00 2001
From: Punnaiah Choudary Kalluri <punnaia@xilinx.com>
Date: Mon, 7 Apr 2014 19:46:41 +0530
Subject: [PATCH 332/793] spi: zynq-qspi: Remove spinlocks

The current design flow doesnt need spinlocks so, removed the spinlocks

Signed-off-by: Punnaiah Choudary Kalluri <punnaia@xilinx.com>
Signed-off-by Harini Katakam <harinik@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 drivers/spi/spi-zynq-qspi.c |   13 -------------
 1 files changed, 0 insertions(+), 13 deletions(-)

diff --git a/drivers/spi/spi-zynq-qspi.c b/drivers/spi/spi-zynq-qspi.c
index 6492939..d8c89e2 100644
--- a/drivers/spi/spi-zynq-qspi.c
+++ b/drivers/spi/spi-zynq-qspi.c
@@ -24,7 +24,6 @@
 #include <linux/of_address.h>
 #include <linux/platform_device.h>
 #include <linux/spi/spi.h>
-#include <linux/spinlock.h>
 #include <linux/workqueue.h>
 
 /*
@@ -196,7 +195,6 @@ struct zynq_qspi {
 	struct clk *aperclk;
 	int irq;
 	u32 speed_hz;
-	spinlock_t config_reg_lock;
 	const void *txbuf;
 	void *rxbuf;
 	int bytes_to_transfer;
@@ -391,8 +389,6 @@ static void zynq_qspi_chipselect(struct spi_device *qspi, bool is_high)
 {
 	struct zynq_qspi *xqspi = spi_master_get_devdata(qspi->master);
 	u32 config_reg;
-	unsigned long flags;
-	spin_lock_irqsave(&xqspi->config_reg_lock, flags);
 
 	config_reg = zynq_qspi_read(xqspi->regs + ZYNQ_QSPI_CONFIG_OFFSET);
 
@@ -408,8 +404,6 @@ static void zynq_qspi_chipselect(struct spi_device *qspi, bool is_high)
 	}
 
 	zynq_qspi_write(xqspi->regs + ZYNQ_QSPI_CONFIG_OFFSET, config_reg);
-
-	spin_unlock_irqrestore(&xqspi->config_reg_lock, flags);
 }
 
 /**
@@ -437,7 +431,6 @@ static int zynq_qspi_setup_transfer(struct spi_device *qspi,
 	u32 config_reg;
 	u32 req_hz;
 	u32 baud_rate_val = 0;
-	unsigned long flags;
 	int update_baud = 0;
 
 	req_hz = (transfer) ? transfer->speed_hz : qspi->max_speed_hz;
@@ -453,8 +446,6 @@ static int zynq_qspi_setup_transfer(struct spi_device *qspi,
 		update_baud = 1;
 	}
 
-	spin_lock_irqsave(&xqspi->config_reg_lock, flags);
-
 	config_reg = zynq_qspi_read(xqspi->regs + ZYNQ_QSPI_CONFIG_OFFSET);
 
 	/* Set the QSPI clock phase and clock polarity */
@@ -472,8 +463,6 @@ static int zynq_qspi_setup_transfer(struct spi_device *qspi,
 
 	zynq_qspi_write(xqspi->regs + ZYNQ_QSPI_CONFIG_OFFSET, config_reg);
 
-	spin_unlock_irqrestore(&xqspi->config_reg_lock, flags);
-
 	dev_dbg(&qspi->dev, "%s, mode %d, %u bits/w, %u clock speed\n",
 		__func__, qspi->mode & MODEBITS, qspi->bits_per_word,
 		xqspi->speed_hz);
@@ -853,8 +842,6 @@ static int zynq_qspi_probe(struct platform_device *pdev)
 
 	xqspi->speed_hz = clk_get_rate(xqspi->devclk) / 2;
 
-	spin_lock_init(&xqspi->config_reg_lock);
-
 	ret = spi_register_master(master);
 	if (ret) {
 		dev_err(&pdev->dev, "spi_register_master failed\n");
-- 
1.7.5.4

