Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 20 18:15:15 2025
| Host         : LAPTOP-STLBB71V running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xazu3egsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 30742 |     0 |     70560 | 43.57 |
|   LUT as Logic             | 27346 |     0 |     70560 | 38.76 |
|   LUT as Memory            |  3396 |     0 |     28800 | 11.79 |
|     LUT as Distributed RAM |  2090 |     0 |           |       |
|     LUT as Shift Register  |  1306 |     0 |           |       |
| CLB Registers              | 47125 |     0 |    141120 | 33.39 |
|   Register as Flip Flop    | 47125 |     0 |    141120 | 33.39 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   859 |     0 |      8820 |  9.74 |
| F7 Muxes                   |   253 |     0 |     35280 |  0.72 |
| F8 Muxes                   |    19 |     0 |     17640 |  0.11 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 729   |          Yes |         Set |            - |
| 46294 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  6714 |     0 |      8820 | 76.12 |
|   CLBL                                     |  3963 |     0 |           |       |
|   CLBM                                     |  2751 |     0 |           |       |
| LUT as Logic                               | 27346 |     0 |     70560 | 38.76 |
|   using O5 output only                     |   410 |       |           |       |
|   using O6 output only                     | 19029 |       |           |       |
|   using O5 and O6                          |  7907 |       |           |       |
| LUT as Memory                              |  3396 |     0 |     28800 | 11.79 |
|   LUT as Distributed RAM                   |  2090 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   698 |       |           |       |
|     using O5 and O6                        |  1392 |       |           |       |
|   LUT as Shift Register                    |  1306 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   492 |       |           |       |
|     using O5 and O6                        |   814 |       |           |       |
| CLB Registers                              | 47125 |     0 |    141120 | 33.39 |
|   Register driven from within the CLB      | 23512 |       |           |       |
|   Register driven from outside the CLB     | 23613 |       |           |       |
|     LUT in front of the register is unused | 18032 |       |           |       |
|     LUT in front of the register is used   |  5581 |       |           |       |
| Unique Control Sets                        |  1486 |       |     17640 |  8.42 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  123 |     0 |       216 | 56.94 |
|   RAMB36/FIFO*    |  112 |     0 |       216 | 51.85 |
|     RAMB36E2 only |  112 |       |           |       |
|   RAMB18          |   22 |     0 |       432 |  5.09 |
|     RAMB18E2 only |   22 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  212 |     0 |       360 | 58.89 |
|   DSP48E2 only |  212 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       252 |  0.00 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |        72 |  0.00 |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       196 |  2.04 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |         3 | 33.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 46294 |            Register |
| LUT6       | 11610 |                 CLB |
| LUT3       |  9582 |                 CLB |
| LUT4       |  4819 |                 CLB |
| LUT5       |  4355 |                 CLB |
| LUT2       |  4208 |                 CLB |
| RAMD32     |  2438 |                 CLB |
| SRL16E     |  1816 |                 CLB |
| CARRY8     |   859 |                 CLB |
| FDSE       |   729 |            Register |
| RAMD64E    |   696 |                 CLB |
| LUT1       |   679 |                 CLB |
| RAMS32     |   348 |                 CLB |
| SRLC32E    |   304 |                 CLB |
| MUXF7      |   253 |                 CLB |
| DSP48E2    |   212 |          Arithmetic |
| RAMB36E2   |   112 |           Block Ram |
| FDCE       |    69 |            Register |
| FDPE       |    33 |            Register |
| RAMB18E2   |    22 |           Block Ram |
| MUXF8      |    19 |                 CLB |
| BUFGCE     |     3 |               Clock |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFG_PS    |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_smartconnect_0_1    |    1 |
| design_1_smartconnect_0_0    |    1 |
| design_1_proc_sys_reset_0_2  |    1 |
| design_1_proc_sys_reset_0_1  |    1 |
| design_1_dpu_eu_0_0          |    1 |
| design_1_clk_wiz_0_0         |    1 |
| design_1_auto_ds_0           |    1 |
+------------------------------+------+


