--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf LCD.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 760 paths analyzed, 46 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.566ns.
--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_2 (SLICE_X34Y73.G1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_18 (FF)
  Destination:          my_clkdiv/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.592ns (Levels of Logic = 2)
  Clock Path Skew:      0.026ns (0.071 - 0.045)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_18 to my_clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.YQ      Tcko                  0.676   my_clkdiv/cnt<19>
                                                       my_clkdiv/cnt_18
    SLICE_X33Y77.G4      net (fanout=2)        1.467   my_clkdiv/cnt<18>
    SLICE_X33Y77.COUT    Topcyg                1.178   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_lut<5>
                                                       my_clkdiv/comp_wg_cy<5>
    SLICE_X34Y73.G1      net (fanout=23)       1.454   my_clkdiv/comp
    SLICE_X34Y73.CLK     Tgck                  0.817   my_clkdiv/cnt<3>
                                                       my_clkdiv/Mcount_cnt_eqn_22
                                                       my_clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.592ns (2.671ns logic, 2.921ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_5 (FF)
  Destination:          my_clkdiv/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.188ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.071 - 0.083)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_5 to my_clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y72.XQ      Tcko                  0.631   my_clkdiv/cnt<5>
                                                       my_clkdiv/cnt_5
    SLICE_X33Y76.F4      net (fanout=2)        0.961   my_clkdiv/cnt<5>
    SLICE_X33Y76.COUT    Topcyf                1.195   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<2>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y77.COUT    Tbyp                  0.130   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
                                                       my_clkdiv/comp_wg_cy<5>
    SLICE_X34Y73.G1      net (fanout=23)       1.454   my_clkdiv/comp
    SLICE_X34Y73.CLK     Tgck                  0.817   my_clkdiv/cnt<3>
                                                       my_clkdiv/Mcount_cnt_eqn_22
                                                       my_clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (2.773ns logic, 2.415ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_16 (FF)
  Destination:          my_clkdiv/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.192ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.071 - 0.060)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_16 to my_clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.YQ      Tcko                  0.676   my_clkdiv/cnt<17>
                                                       my_clkdiv/cnt_16
    SLICE_X33Y76.G3      net (fanout=2)        0.937   my_clkdiv/cnt<16>
    SLICE_X33Y76.COUT    Topcyg                1.178   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<3>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y77.COUT    Tbyp                  0.130   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
                                                       my_clkdiv/comp_wg_cy<5>
    SLICE_X34Y73.G1      net (fanout=23)       1.454   my_clkdiv/comp
    SLICE_X34Y73.CLK     Tgck                  0.817   my_clkdiv/cnt<3>
                                                       my_clkdiv/Mcount_cnt_eqn_22
                                                       my_clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (2.801ns logic, 2.391ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_19 (SLICE_X34Y81.F1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_18 (FF)
  Destination:          my_clkdiv/cnt_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.564ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_18 to my_clkdiv/cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.YQ      Tcko                  0.676   my_clkdiv/cnt<19>
                                                       my_clkdiv/cnt_18
    SLICE_X33Y77.G4      net (fanout=2)        1.467   my_clkdiv/cnt<18>
    SLICE_X33Y77.COUT    Topcyg                1.178   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_lut<5>
                                                       my_clkdiv/comp_wg_cy<5>
    SLICE_X34Y81.F1      net (fanout=23)       1.441   my_clkdiv/comp
    SLICE_X34Y81.CLK     Tfck                  0.802   my_clkdiv/cnt<19>
                                                       my_clkdiv/Mcount_cnt_eqn_191
                                                       my_clkdiv/cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      5.564ns (2.656ns logic, 2.908ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_5 (FF)
  Destination:          my_clkdiv/cnt_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.160ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.039 - 0.083)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_5 to my_clkdiv/cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y72.XQ      Tcko                  0.631   my_clkdiv/cnt<5>
                                                       my_clkdiv/cnt_5
    SLICE_X33Y76.F4      net (fanout=2)        0.961   my_clkdiv/cnt<5>
    SLICE_X33Y76.COUT    Topcyf                1.195   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<2>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y77.COUT    Tbyp                  0.130   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
                                                       my_clkdiv/comp_wg_cy<5>
    SLICE_X34Y81.F1      net (fanout=23)       1.441   my_clkdiv/comp
    SLICE_X34Y81.CLK     Tfck                  0.802   my_clkdiv/cnt<19>
                                                       my_clkdiv/Mcount_cnt_eqn_191
                                                       my_clkdiv/cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      5.160ns (2.758ns logic, 2.402ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_16 (FF)
  Destination:          my_clkdiv/cnt_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.039 - 0.060)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_16 to my_clkdiv/cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.YQ      Tcko                  0.676   my_clkdiv/cnt<17>
                                                       my_clkdiv/cnt_16
    SLICE_X33Y76.G3      net (fanout=2)        0.937   my_clkdiv/cnt<16>
    SLICE_X33Y76.COUT    Topcyg                1.178   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<3>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y77.COUT    Tbyp                  0.130   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
                                                       my_clkdiv/comp_wg_cy<5>
    SLICE_X34Y81.F1      net (fanout=23)       1.441   my_clkdiv/comp
    SLICE_X34Y81.CLK     Tfck                  0.802   my_clkdiv/cnt<19>
                                                       my_clkdiv/Mcount_cnt_eqn_191
                                                       my_clkdiv/cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      5.164ns (2.786ns logic, 2.378ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_16 (SLICE_X34Y79.G1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_18 (FF)
  Destination:          my_clkdiv/cnt_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.486ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.051 - 0.045)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_18 to my_clkdiv/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.YQ      Tcko                  0.676   my_clkdiv/cnt<19>
                                                       my_clkdiv/cnt_18
    SLICE_X33Y77.G4      net (fanout=2)        1.467   my_clkdiv/cnt<18>
    SLICE_X33Y77.COUT    Topcyg                1.178   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_lut<5>
                                                       my_clkdiv/comp_wg_cy<5>
    SLICE_X34Y79.G1      net (fanout=23)       1.348   my_clkdiv/comp
    SLICE_X34Y79.CLK     Tgck                  0.817   my_clkdiv/cnt<17>
                                                       my_clkdiv/Mcount_cnt_eqn_161
                                                       my_clkdiv/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (2.671ns logic, 2.815ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_5 (FF)
  Destination:          my_clkdiv/cnt_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.051 - 0.083)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_5 to my_clkdiv/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y72.XQ      Tcko                  0.631   my_clkdiv/cnt<5>
                                                       my_clkdiv/cnt_5
    SLICE_X33Y76.F4      net (fanout=2)        0.961   my_clkdiv/cnt<5>
    SLICE_X33Y76.COUT    Topcyf                1.195   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<2>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y77.COUT    Tbyp                  0.130   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
                                                       my_clkdiv/comp_wg_cy<5>
    SLICE_X34Y79.G1      net (fanout=23)       1.348   my_clkdiv/comp
    SLICE_X34Y79.CLK     Tgck                  0.817   my_clkdiv/cnt<17>
                                                       my_clkdiv/Mcount_cnt_eqn_161
                                                       my_clkdiv/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (2.773ns logic, 2.309ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_1 (FF)
  Destination:          my_clkdiv/cnt_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.071ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.498 - 0.520)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_1 to my_clkdiv/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.XQ      Tcko                  0.631   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_1
    SLICE_X33Y76.G2      net (fanout=2)        0.967   my_clkdiv/cnt<1>
    SLICE_X33Y76.COUT    Topcyg                1.178   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<3>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y77.COUT    Tbyp                  0.130   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
                                                       my_clkdiv/comp_wg_cy<5>
    SLICE_X34Y79.G1      net (fanout=23)       1.348   my_clkdiv/comp
    SLICE_X34Y79.CLK     Tgck                  0.817   my_clkdiv/cnt<17>
                                                       my_clkdiv/Mcount_cnt_eqn_161
                                                       my_clkdiv/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      5.071ns (2.756ns logic, 2.315ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_clkdiv/clk_slow (SLICE_X31Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/clk_slow (FF)
  Destination:          my_clkdiv/clk_slow (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/clk_slow to my_clkdiv/clk_slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y87.YQ      Tcko                  0.464   my_clkdiv/clk_slow1
                                                       my_clkdiv/clk_slow
    SLICE_X31Y87.BY      net (fanout=2)        0.619   my_clkdiv/clk_slow1
    SLICE_X31Y87.CLK     Tckdi       (-Th)    -0.140   my_clkdiv/clk_slow1
                                                       my_clkdiv/clk_slow
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.604ns logic, 0.619ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_2 (SLICE_X34Y73.G3), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_2 (FF)
  Destination:          my_clkdiv/cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.294ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_2 to my_clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y73.YQ      Tcko                  0.541   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_2
    SLICE_X35Y72.F4      net (fanout=2)        0.306   my_clkdiv/cnt<2>
    SLICE_X35Y72.X       Topx                  0.895   Result<2>
                                                       my_clkdiv/cnt<2>_rt
                                                       my_clkdiv/Mcount_cnt_xor<2>
    SLICE_X34Y73.G3      net (fanout=1)        0.035   Result<2>
    SLICE_X34Y73.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<3>
                                                       my_clkdiv/Mcount_cnt_eqn_22
                                                       my_clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.294ns (1.953ns logic, 0.341ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_1 (FF)
  Destination:          my_clkdiv/cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.790ns (Levels of Logic = 3)
  Clock Path Skew:      0.167ns (0.609 - 0.442)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_1 to my_clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.XQ      Tcko                  0.505   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_1
    SLICE_X35Y71.G4      net (fanout=2)        0.308   my_clkdiv/cnt<1>
    SLICE_X35Y71.COUT    Topcyg                0.942   Result<0>
                                                       my_clkdiv/cnt<1>_rt
                                                       my_clkdiv/Mcount_cnt_cy<1>
    SLICE_X35Y72.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<1>
    SLICE_X35Y72.X       Tcinx                 0.483   Result<2>
                                                       my_clkdiv/Mcount_cnt_xor<2>
    SLICE_X34Y73.G3      net (fanout=1)        0.035   Result<2>
    SLICE_X34Y73.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<3>
                                                       my_clkdiv/Mcount_cnt_eqn_22
                                                       my_clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (2.447ns logic, 0.343ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_0 (FF)
  Destination:          my_clkdiv/cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.941ns (Levels of Logic = 3)
  Clock Path Skew:      0.167ns (0.609 - 0.442)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_0 to my_clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.YQ      Tcko                  0.541   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_0
    SLICE_X35Y71.F1      net (fanout=2)        0.409   my_clkdiv/cnt<0>
    SLICE_X35Y71.COUT    Topcyf                0.956   Result<0>
                                                       my_clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       my_clkdiv/Mcount_cnt_cy<0>
                                                       my_clkdiv/Mcount_cnt_cy<1>
    SLICE_X35Y72.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<1>
    SLICE_X35Y72.X       Tcinx                 0.483   Result<2>
                                                       my_clkdiv/Mcount_cnt_xor<2>
    SLICE_X34Y73.G3      net (fanout=1)        0.035   Result<2>
    SLICE_X34Y73.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<3>
                                                       my_clkdiv/Mcount_cnt_eqn_22
                                                       my_clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.941ns (2.497ns logic, 0.444ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_6 (SLICE_X34Y74.G3), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_6 (FF)
  Destination:          my_clkdiv/cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.317ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_6 to my_clkdiv/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.YQ      Tcko                  0.541   my_clkdiv/cnt<7>
                                                       my_clkdiv/cnt_6
    SLICE_X35Y74.F3      net (fanout=2)        0.329   my_clkdiv/cnt<6>
    SLICE_X35Y74.X       Topx                  0.895   Result<6>
                                                       my_clkdiv/cnt<6>_rt
                                                       my_clkdiv/Mcount_cnt_xor<6>
    SLICE_X34Y74.G3      net (fanout=1)        0.035   Result<6>
    SLICE_X34Y74.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<7>
                                                       my_clkdiv/Mcount_cnt_eqn_61
                                                       my_clkdiv/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (1.953ns logic, 0.364ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_5 (FF)
  Destination:          my_clkdiv/cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.831ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.079 - 0.071)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_5 to my_clkdiv/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y72.XQ      Tcko                  0.505   my_clkdiv/cnt<5>
                                                       my_clkdiv/cnt_5
    SLICE_X35Y73.G3      net (fanout=2)        0.349   my_clkdiv/cnt<5>
    SLICE_X35Y73.COUT    Topcyg                0.942   Result<4>
                                                       my_clkdiv/cnt<5>_rt
                                                       my_clkdiv/Mcount_cnt_cy<5>
    SLICE_X35Y74.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<5>
    SLICE_X35Y74.X       Tcinx                 0.483   Result<6>
                                                       my_clkdiv/Mcount_cnt_xor<6>
    SLICE_X34Y74.G3      net (fanout=1)        0.035   Result<6>
    SLICE_X34Y74.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<7>
                                                       my_clkdiv/Mcount_cnt_eqn_61
                                                       my_clkdiv/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (2.447ns logic, 0.384ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_1 (FF)
  Destination:          my_clkdiv/cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.998ns (Levels of Logic = 5)
  Clock Path Skew:      0.163ns (0.605 - 0.442)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_1 to my_clkdiv/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.XQ      Tcko                  0.505   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_1
    SLICE_X35Y71.G4      net (fanout=2)        0.308   my_clkdiv/cnt<1>
    SLICE_X35Y71.COUT    Topcyg                0.942   Result<0>
                                                       my_clkdiv/cnt<1>_rt
                                                       my_clkdiv/Mcount_cnt_cy<1>
    SLICE_X35Y72.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<1>
    SLICE_X35Y72.COUT    Tbyp                  0.104   Result<2>
                                                       my_clkdiv/Mcount_cnt_cy<2>
                                                       my_clkdiv/Mcount_cnt_cy<3>
    SLICE_X35Y73.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<3>
    SLICE_X35Y73.COUT    Tbyp                  0.104   Result<4>
                                                       my_clkdiv/Mcount_cnt_cy<4>
                                                       my_clkdiv/Mcount_cnt_cy<5>
    SLICE_X35Y74.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<5>
    SLICE_X35Y74.X       Tcinx                 0.483   Result<6>
                                                       my_clkdiv/Mcount_cnt_xor<6>
    SLICE_X34Y74.G3      net (fanout=1)        0.035   Result<6>
    SLICE_X34Y74.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<7>
                                                       my_clkdiv/Mcount_cnt_eqn_61
                                                       my_clkdiv/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      2.998ns (2.655ns logic, 0.343ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: my_clkdiv/cnt<5>/CLK
  Logical resource: my_clkdiv/cnt_5/CK
  Location pin: SLICE_X34Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: my_clkdiv/cnt<5>/CLK
  Logical resource: my_clkdiv/cnt_5/CK
  Location pin: SLICE_X34Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: my_clkdiv/cnt<5>/CLK
  Logical resource: my_clkdiv/cnt_5/CK
  Location pin: SLICE_X34Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.566|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 760 paths, 0 nets, and 115 connections

Design statistics:
   Minimum period:   5.566ns{1}   (Maximum frequency: 179.662MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 14 19:37:15 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 385 MB



