{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 14:01:04 2014 " "Info: Processing started: Thu Nov 27 14:01:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RegFile -c eRegFile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RegFile -c eRegFile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pClock " "Info: Assuming node \"pClock\" is an undefined clock" {  } { { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pClock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pClock " "Info: No valid register-to-register data paths exist for clock \"pClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "saReg\[8\]\[3\] pWriteRegister\[2\] pClock 8.953 ns register " "Info: tsu for register \"saReg\[8\]\[3\]\" (data pin = \"pWriteRegister\[2\]\", clock pin = \"pClock\") is 8.953 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.858 ns + Longest pin register " "Info: + Longest pin to register delay is 11.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pWriteRegister\[2\] 1 PIN PIN_P8 16 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_P8; Fanout = 16; PIN Node = 'pWriteRegister\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pWriteRegister[2] } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.791 ns) + CELL(0.280 ns) 6.158 ns process_1~0 2 COMB LC_X30_Y20_N6 1 " "Info: 2: + IC(4.791 ns) + CELL(0.280 ns) = 6.158 ns; Loc. = LC_X30_Y20_N6; Fanout = 1; COMB Node = 'process_1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { pWriteRegister[2] process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.280 ns) 6.741 ns process_1~1 3 COMB LC_X30_Y20_N2 15 " "Info: 3: + IC(0.303 ns) + CELL(0.280 ns) = 6.741 ns; Loc. = LC_X30_Y20_N2; Fanout = 15; COMB Node = 'process_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { process_1~0 process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.366 ns) 8.645 ns saReg\[8\]\[11\]~6 4 COMB LC_X25_Y21_N5 32 " "Info: 4: + IC(1.538 ns) + CELL(0.366 ns) = 8.645 ns; Loc. = LC_X25_Y21_N5; Fanout = 32; COMB Node = 'saReg\[8\]\[11\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { process_1~1 saReg[8][11]~6 } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.705 ns) 11.858 ns saReg\[8\]\[3\] 5 REG LC_X34_Y20_N5 2 " "Info: 5: + IC(2.508 ns) + CELL(0.705 ns) = 11.858 ns; Loc. = LC_X34_Y20_N5; Fanout = 2; REG Node = 'saReg\[8\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { saReg[8][11]~6 saReg[8][3] } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.718 ns ( 22.92 % ) " "Info: Total cell delay = 2.718 ns ( 22.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.140 ns ( 77.08 % ) " "Info: Total interconnect delay = 9.140 ns ( 77.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.858 ns" { pWriteRegister[2] process_1~0 process_1~1 saReg[8][11]~6 saReg[8][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.858 ns" { pWriteRegister[2] {} pWriteRegister[2]~out0 {} process_1~0 {} process_1~1 {} saReg[8][11]~6 {} saReg[8][3] {} } { 0.000ns 0.000ns 4.791ns 0.303ns 1.538ns 2.508ns } { 0.000ns 1.087ns 0.280ns 0.280ns 0.366ns 0.705ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.915 ns - Shortest register " "Info: - Shortest clock path from clock \"pClock\" to destination register is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 480 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 480; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.542 ns) 2.915 ns saReg\[8\]\[3\] 2 REG LC_X34_Y20_N5 2 " "Info: 2: + IC(1.545 ns) + CELL(0.542 ns) = 2.915 ns; Loc. = LC_X34_Y20_N5; Fanout = 2; REG Node = 'saReg\[8\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { pClock saReg[8][3] } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.00 % ) " "Info: Total cell delay = 1.370 ns ( 47.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.545 ns ( 53.00 % ) " "Info: Total interconnect delay = 1.545 ns ( 53.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { pClock saReg[8][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { pClock {} pClock~out0 {} saReg[8][3] {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.858 ns" { pWriteRegister[2] process_1~0 process_1~1 saReg[8][11]~6 saReg[8][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.858 ns" { pWriteRegister[2] {} pWriteRegister[2]~out0 {} process_1~0 {} process_1~1 {} saReg[8][11]~6 {} saReg[8][3] {} } { 0.000ns 0.000ns 4.791ns 0.303ns 1.538ns 2.508ns } { 0.000ns 1.087ns 0.280ns 0.280ns 0.366ns 0.705ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { pClock saReg[8][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { pClock {} pClock~out0 {} saReg[8][3] {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pClock pReadData1\[11\] saReg\[2\]\[11\] 15.405 ns register " "Info: tco from clock \"pClock\" to destination pin \"pReadData1\[11\]\" through register \"saReg\[2\]\[11\]\" is 15.405 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock source 2.913 ns + Longest register " "Info: + Longest clock path from clock \"pClock\" to source register is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 480 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 480; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.542 ns) 2.913 ns saReg\[2\]\[11\] 2 REG LC_X29_Y21_N0 2 " "Info: 2: + IC(1.543 ns) + CELL(0.542 ns) = 2.913 ns; Loc. = LC_X29_Y21_N0; Fanout = 2; REG Node = 'saReg\[2\]\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { pClock saReg[2][11] } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.03 % ) " "Info: Total cell delay = 1.370 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.543 ns ( 52.97 % ) " "Info: Total interconnect delay = 1.543 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { pClock saReg[2][11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { pClock {} pClock~out0 {} saReg[2][11] {} } { 0.000ns 0.000ns 1.543ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.336 ns + Longest register pin " "Info: + Longest register to pin delay is 12.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns saReg\[2\]\[11\] 1 REG LC_X29_Y21_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y21_N0; Fanout = 2; REG Node = 'saReg\[2\]\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { saReg[2][11] } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.075 ns) 0.469 ns pReadData1~113 2 COMB LC_X29_Y21_N4 1 " "Info: 2: + IC(0.394 ns) + CELL(0.075 ns) = 0.469 ns; Loc. = LC_X29_Y21_N4; Fanout = 1; COMB Node = 'pReadData1~113'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { saReg[2][11] pReadData1~113 } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.366 ns) 2.105 ns pReadData1~114 3 COMB LC_X25_Y25_N9 1 " "Info: 3: + IC(1.270 ns) + CELL(0.366 ns) = 2.105 ns; Loc. = LC_X25_Y25_N9; Fanout = 1; COMB Node = 'pReadData1~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { pReadData1~113 pReadData1~114 } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(0.280 ns) 4.736 ns pReadData1~115 4 COMB LC_X34_Y23_N1 1 " "Info: 4: + IC(2.351 ns) + CELL(0.280 ns) = 4.736 ns; Loc. = LC_X34_Y23_N1; Fanout = 1; COMB Node = 'pReadData1~115'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { pReadData1~114 pReadData1~115 } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.280 ns) 6.489 ns pReadData1~116 5 COMB LC_X27_Y24_N5 1 " "Info: 5: + IC(1.473 ns) + CELL(0.280 ns) = 6.489 ns; Loc. = LC_X27_Y24_N5; Fanout = 1; COMB Node = 'pReadData1~116'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { pReadData1~115 pReadData1~116 } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.280 ns) 7.701 ns pReadData1~122 6 COMB LC_X27_Y25_N2 1 " "Info: 6: + IC(0.932 ns) + CELL(0.280 ns) = 7.701 ns; Loc. = LC_X27_Y25_N2; Fanout = 1; COMB Node = 'pReadData1~122'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { pReadData1~116 pReadData1~122 } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(2.404 ns) 12.336 ns pReadData1\[11\] 7 PIN PIN_A16 0 " "Info: 7: + IC(2.231 ns) + CELL(2.404 ns) = 12.336 ns; Loc. = PIN_A16; Fanout = 0; PIN Node = 'pReadData1\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { pReadData1~122 pReadData1[11] } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.685 ns ( 29.87 % ) " "Info: Total cell delay = 3.685 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.651 ns ( 70.13 % ) " "Info: Total interconnect delay = 8.651 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.336 ns" { saReg[2][11] pReadData1~113 pReadData1~114 pReadData1~115 pReadData1~116 pReadData1~122 pReadData1[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.336 ns" { saReg[2][11] {} pReadData1~113 {} pReadData1~114 {} pReadData1~115 {} pReadData1~116 {} pReadData1~122 {} pReadData1[11] {} } { 0.000ns 0.394ns 1.270ns 2.351ns 1.473ns 0.932ns 2.231ns } { 0.000ns 0.075ns 0.366ns 0.280ns 0.280ns 0.280ns 2.404ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { pClock saReg[2][11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { pClock {} pClock~out0 {} saReg[2][11] {} } { 0.000ns 0.000ns 1.543ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.336 ns" { saReg[2][11] pReadData1~113 pReadData1~114 pReadData1~115 pReadData1~116 pReadData1~122 pReadData1[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.336 ns" { saReg[2][11] {} pReadData1~113 {} pReadData1~114 {} pReadData1~115 {} pReadData1~116 {} pReadData1~122 {} pReadData1[11] {} } { 0.000ns 0.394ns 1.270ns 2.351ns 1.473ns 0.932ns 2.231ns } { 0.000ns 0.075ns 0.366ns 0.280ns 0.280ns 0.280ns 2.404ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pReadRegister1\[2\] pReadData1\[11\] 18.688 ns Longest " "Info: Longest tpd from source pin \"pReadRegister1\[2\]\" to destination pin \"pReadData1\[11\]\" is 18.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pReadRegister1\[2\] 1 PIN PIN_T10 147 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_T10; Fanout = 147; PIN Node = 'pReadRegister1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pReadRegister1[2] } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.454 ns) + CELL(0.280 ns) 6.821 ns pReadData1~113 2 COMB LC_X29_Y21_N4 1 " "Info: 2: + IC(5.454 ns) + CELL(0.280 ns) = 6.821 ns; Loc. = LC_X29_Y21_N4; Fanout = 1; COMB Node = 'pReadData1~113'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.734 ns" { pReadRegister1[2] pReadData1~113 } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.366 ns) 8.457 ns pReadData1~114 3 COMB LC_X25_Y25_N9 1 " "Info: 3: + IC(1.270 ns) + CELL(0.366 ns) = 8.457 ns; Loc. = LC_X25_Y25_N9; Fanout = 1; COMB Node = 'pReadData1~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { pReadData1~113 pReadData1~114 } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(0.280 ns) 11.088 ns pReadData1~115 4 COMB LC_X34_Y23_N1 1 " "Info: 4: + IC(2.351 ns) + CELL(0.280 ns) = 11.088 ns; Loc. = LC_X34_Y23_N1; Fanout = 1; COMB Node = 'pReadData1~115'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { pReadData1~114 pReadData1~115 } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.280 ns) 12.841 ns pReadData1~116 5 COMB LC_X27_Y24_N5 1 " "Info: 5: + IC(1.473 ns) + CELL(0.280 ns) = 12.841 ns; Loc. = LC_X27_Y24_N5; Fanout = 1; COMB Node = 'pReadData1~116'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { pReadData1~115 pReadData1~116 } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.280 ns) 14.053 ns pReadData1~122 6 COMB LC_X27_Y25_N2 1 " "Info: 6: + IC(0.932 ns) + CELL(0.280 ns) = 14.053 ns; Loc. = LC_X27_Y25_N2; Fanout = 1; COMB Node = 'pReadData1~122'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { pReadData1~116 pReadData1~122 } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(2.404 ns) 18.688 ns pReadData1\[11\] 7 PIN PIN_A16 0 " "Info: 7: + IC(2.231 ns) + CELL(2.404 ns) = 18.688 ns; Loc. = PIN_A16; Fanout = 0; PIN Node = 'pReadData1\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { pReadData1~122 pReadData1[11] } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.977 ns ( 26.63 % ) " "Info: Total cell delay = 4.977 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.711 ns ( 73.37 % ) " "Info: Total interconnect delay = 13.711 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.688 ns" { pReadRegister1[2] pReadData1~113 pReadData1~114 pReadData1~115 pReadData1~116 pReadData1~122 pReadData1[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.688 ns" { pReadRegister1[2] {} pReadRegister1[2]~out0 {} pReadData1~113 {} pReadData1~114 {} pReadData1~115 {} pReadData1~116 {} pReadData1~122 {} pReadData1[11] {} } { 0.000ns 0.000ns 5.454ns 1.270ns 2.351ns 1.473ns 0.932ns 2.231ns } { 0.000ns 1.087ns 0.280ns 0.366ns 0.280ns 0.280ns 0.280ns 2.404ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "saReg\[10\]\[14\] pWriteData\[14\] pClock -1.938 ns register " "Info: th for register \"saReg\[10\]\[14\]\" (data pin = \"pWriteData\[14\]\", clock pin = \"pClock\") is -1.938 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.897 ns + Longest register " "Info: + Longest clock path from clock \"pClock\" to destination register is 2.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 480 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 480; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.542 ns) 2.897 ns saReg\[10\]\[14\] 2 REG LC_X29_Y24_N5 2 " "Info: 2: + IC(1.527 ns) + CELL(0.542 ns) = 2.897 ns; Loc. = LC_X29_Y24_N5; Fanout = 2; REG Node = 'saReg\[10\]\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { pClock saReg[10][14] } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.29 % ) " "Info: Total cell delay = 1.370 ns ( 47.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.527 ns ( 52.71 % ) " "Info: Total interconnect delay = 1.527 ns ( 52.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { pClock saReg[10][14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { pClock {} pClock~out0 {} saReg[10][14] {} } { 0.000ns 0.000ns 1.527ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.935 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns pWriteData\[14\] 1 PIN PIN_A11 9 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_A11; Fanout = 9; PIN Node = 'pWriteData\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pWriteData[14] } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.878 ns) + CELL(0.085 ns) 4.935 ns saReg\[10\]\[14\] 2 REG LC_X29_Y24_N5 2 " "Info: 2: + IC(3.878 ns) + CELL(0.085 ns) = 4.935 ns; Loc. = LC_X29_Y24_N5; Fanout = 2; REG Node = 'saReg\[10\]\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { pWriteData[14] saReg[10][14] } "NODE_NAME" } } { "eRegFile.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/regfile/RegFile/eRegFile.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.057 ns ( 21.42 % ) " "Info: Total cell delay = 1.057 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 78.58 % ) " "Info: Total interconnect delay = 3.878 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { pWriteData[14] saReg[10][14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.935 ns" { pWriteData[14] {} pWriteData[14]~out0 {} saReg[10][14] {} } { 0.000ns 0.000ns 3.878ns } { 0.000ns 0.972ns 0.085ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { pClock saReg[10][14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { pClock {} pClock~out0 {} saReg[10][14] {} } { 0.000ns 0.000ns 1.527ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { pWriteData[14] saReg[10][14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.935 ns" { pWriteData[14] {} pWriteData[14]~out0 {} saReg[10][14] {} } { 0.000ns 0.000ns 3.878ns } { 0.000ns 0.972ns 0.085ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 14:01:05 2014 " "Info: Processing ended: Thu Nov 27 14:01:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
