|                                | [AVR DD14](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DD14.md)   | [AVR DD20](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DD20.md)   | [AVR DA28](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DA28.md)   | [AVR DB28](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DB28.md)   | [AVR DD28](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DD28.md)   | [AVR DA32](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DA32.md)   | [AVR DB32](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DB32.md)   | [AVR DD32](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DD32.md)   | [AVR DA48](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DA48.md)   | [AVR DB48](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DB48.md)   | [AVR DA64](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DA64.md)   | [AVR DB64](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DB64.md)   |
|--------------------------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| Memory (max) Flash/RAM         | 64k/8k     | 64k/8k     | 128K/16K   | 128K/16K   | 64k/8k     | 128K/16K   | 128K/16K   | 64k/8k     | 128K/16K   | 128K/16K   | 128K/16K   | 128K/16K   |
| Memory (max) Flash/RAM         | 16k/2k     | 16k/2k     | 32k/4k     | 32k/4k     | 16k/2k     | 32k/4k     | 32k/4k     | 16k/2k     | 32k/4k     | 32k/4k     | 32k/4k     | 32k/4k     |
| EEPROM                         | 256        | 256        | 512        | 512        | 256        | 512        | 512        | 256        | 512        | 512        | 512        | 512        |
| User Row                       | 32         | 32         | 32         | 32         | 32         | 32         | 32         | 32         | 32         | 32         | 32         | 32         |
| Max. Frequency (rated, MHz)    | 24         | 24         | 24         | 24         | 24         | 24         | 24         | 24         | 24         | 24         | 24         | 24         |
| Total pins on package          | 14         | 20         | 28         | 28         | 28         | 32         | 32         | 32         | 48         | 48         | 64         | 64         |
| Avail. as TQFP                 | No         | No         | No         | No         | No         | Yes        | Yes        | Yes        | Yes        | Yes        | Yes        | Yes        |
| Avail. as VQFN                 | No         | Yes        | Yes        | Yes        | Yes        | Yes        | Yes        | Yes        | Yes        | Yes        | Yes        | Yes        |
| Avail. as SSOP                 | Yes        | Yes        | Yes        | Yes        | Yes        | No         | No         | No         | No         | No         | No         | No         |
| Avail. as SOP                  | Yes        | Yes        | Yes        | Yes        | Yes        | No         | No         | No         | No         | No         | No         | No         |
| Avail. as DIP                  | No         | No         | Yes        | Yes        | Yes        | No         | No         | No         | No         | No         | No         | No         |
| I/O Pins (not reset/UPDI)      | 9          | 15         | 22         | 21         | 21         | 26         | 25         | 25         | 40         | 40         | 54         | 54         |
| UPDI as I/O Pin                | Yes        | Yes        | No         | No         | Yes        | No         | No         | Yes        | No         | No         | No         | No         |
| PWM capable I/O pins           | 7          | 13         | 20         | 19         | 19         | 24         | 23         | 23         | 36         | 36         | 46 (50)    | 46 (50)    |
| Max simultaneous PWM outputs   | 5: 3+2     | 5: 3+2     | 5: 3+2     | 5: 3+2     | 5: 3+2     | 5: 3+2     | 5: 3+2     | 5: 3+2     | 5: 3+2     | 5: 3+2     | 19: 12+2+5 | 19: 12+2+5 |
| 16-bit Type A Timers - pins ea | 1 - 3/7    | 1 - 18     | 1 - 18     | 1 - 17     | 1 - 17     | 1 - 22     | 1 - 21     | 1 - 21     | 2 - 34, 6  | 2 - 34, 6  | 2- 42,6(12)| 2 - 42, 12 |
| 16-bit Type B Timers, (pins)   | 2 (0)      | 2 (2)      | 3 (3)      | 3 (3)      | 3 (3)      | 3 (5)      | 3 (5)      | 3 (5)      | 4 (8)      | 4 (8)      | 5 (10)     | 5 (10)     |
| 12-bit Type D pins (**)        | 2          | 6          | 4          | 4          | 6          | 4 (8)      | 4 (8)      | 10         | 4 (12)     | 4 (12)     | 4 (16)     | 4 (16)     |
| USART (pin mappings)  !        | 2 (3, 1.5) | 2 (3, 1.5) | 2 (3, 1.5) | 2 (3, 1.5) | 2 (3, 1.5) | 2 (3, 1.5) | 2 (3, 1.5) | 2 (3, 1.5) | 2 (3, 1.5) | 2 (3, 1.5) | 2 (3, 1.5) | 2 (3, 1.5) |
| SPI (pin mappings) !           | 2 (2 or 4) | 2 (2 or 4) | 2 (2 or 4) | 2 (2 or 4) | 2 (2 or 4) | 2 (2 or 4) | 2 (2 or 4) | 2 (2 or 4) | 2 (2 or 4) | 2 (2 or 4) | 2 (2 or 4) | 2 (2 or 4) |
| TWI/I2C (pin mappings)         | 1 (2)      | 1 (2)      | 1 (2)      | 1 (2)      | 1 (2)      | 1 (2)      | 1 (2)      | 1 (2)      | 1 (2)      | 1 (2)      | 1 (2)      | 1 (2)      |
| 12-bit ADC input pins          | 4/7        | 10/13      | 10         | 9          | 14/18      | 14         | 13         | 18/22      | 18         | 18         | 22         | 22         |
| Of those, neg. diff. inputs    | 7          | 10/13      | 10         | 7          | 14/18      | 8          | 7          | 18/22      | 12         | 12         | 16         | 16         |
| 10-bit DAC                     | 1          | 1          | 1          | 1          | 1          | 1          | 1          | 1          | 1          | 1          | 1          | 1          |
| Analog Comparator (AC)         | 1          | 1          | 3          | 3          | 1          | 3          | 3          | 1          | 3          | 3          | 3          | 3          |
| Zero-Cross Detectors (ZCD)     | 1          | 1          | 1          | 1          | 1          | 1          | 1          | 1          | 2          | 2          | 3          | 3          |
| Custom Logic Blocks (LUTs)     | 4          | 4          | 4          | 4          | 4          | 4          | 4          | 4          | 6          | 6          | 6          | 6          |
| Event System channels          | 6          | 6          | 6          | 6          | 6          | 6          | 6          | 6          | 10         | 10         | 10         | 10         |
| On-chip opamps (OPAMP)         | -          | -          | -          | 2          | -          | -          | 2          | -          | -          | 3          | -          | 3          |
| MVIO, pins                     | Yes, 3     | Yes, 3     | No         | Yes, 4     | Yes, 4     | No         | Yes, 4     | Yes, 4     | Yes, 8     | Yes, 8     | Yes, 8     | Yes, 8     |

`*` For TCAs, only pins on a single port can be used. If no port is available with all 6 possible pins, shown as (most on one port)/(total). The 3-pin options for TCA1 are not included. For TCDs, only 2 independent channels can be generated. Output must alway be confined to one port.

`!` - a USART is marked as having a half pinmapping if one pin mapping doesn't have either TX or RX.  For SPI, if two numbers given, the first number lists only complete mappings with all three of the data and clock lines. The second number includes those partial options.


`**` Parenthecised value is hypothetical assuming all outstanding errata were corrected. Only 2 independent TCD timer channels exist, but are distributed in groups of 4. Within each group, 2 pins are bound to a specific  channel, while the other to can choose - though DxCore does not expose the ability to for pin C to output pwm B nor pin D to output pwm A. On DA and DB-series parts, current errata leaves only the first group of pins functional. The DD-series has 2 pins which appear in two groups (PA4 and PA5)
* [AVR128DA28, AVR64DA28, AVR32DA28](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DA28.md)
* [AVR128DA32, AVR64DA32, AVR32DA32](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DA32.md)
* [AVR128DA48, AVR64DA48, AVR32DA48](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DA48.md)
* [AVR128DA64, AVR64DA64](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DA64.md)
* [AVR128DB28, AVR64DB28, AVR32DB28](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DB28.md)
* [AVR128DB32, AVR64DB32, AVR32DB32](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DB32.md)
* [AVR128DB48, AVR64DB48, AVR32DB48](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DB48.md)
* [AVR128DB64 and AVR64DB64](https://github.com/SpenceKonde/DxCore/blob/master/megaavr/extras/DB64.md)
