#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jun 26 18:29:54 2019
# Process ID: 6644
# Current directory: C:/Users/hls_proj_2/vivado/addb/addb.runs/base_zynq_addb_0_0_synth_1
# Command line: vivado.exe -log base_zynq_addb_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_zynq_addb_0_0.tcl
# Log file: C:/Users/hls_proj_2/vivado/addb/addb.runs/base_zynq_addb_0_0_synth_1/base_zynq_addb_0_0.vds
# Journal file: C:/Users/hls_proj_2/vivado/addb/addb.runs/base_zynq_addb_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source base_zynq_addb_0_0.tcl -notrace
Command: synth_design -top base_zynq_addb_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5968 
WARNING: [Synth 8-1958] event expressions must result in a singular type [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb_axi_lite_interface_verilog.v:253]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 383.648 ; gain = 100.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_zynq_addb_0_0' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ip/base_zynq_addb_0_0/synth/base_zynq_addb_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'addb' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb.vhd:116]
INFO: [Synth 8-638] synthesizing module 'addb_axi_lite_interface' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb_entity_declarations.vhd:70]
INFO: [Synth 8-3491] module 'addb_axi_lite_interface_verilog' declared at 'c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb_axi_lite_interface_verilog.v:38' bound to instance 'inst' of component 'addb_axi_lite_interface_verilog' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb_entity_declarations.vhd:99]
INFO: [Synth 8-638] synthesizing module 'addb_axi_lite_interface_verilog' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb_axi_lite_interface_verilog.v:38]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_array_reg[2] was removed.  [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb_axi_lite_interface_verilog.v:100]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb_axi_lite_interface_verilog.v:171]
INFO: [Synth 8-256] done synthesizing module 'addb_axi_lite_interface_verilog' (1#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb_axi_lite_interface_verilog.v:38]
INFO: [Synth 8-256] done synthesizing module 'addb_axi_lite_interface' (2#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb_entity_declarations.vhd:70]
INFO: [Synth 8-638] synthesizing module 'addb_default_clock_driver' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb.vhd:73]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init' (3#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init' (4#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (5#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'addb_default_clock_driver' (6#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb.vhd:73]
INFO: [Synth 8-638] synthesizing module 'addb_struct' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb.vhd:15]
INFO: [Synth 8-638] synthesizing module 'addb_xladdsub' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb_entity_declarations.vhd:218]
INFO: [Synth 8-3491] module 'addb_c_addsub_v12_0_i0' declared at 'c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ip/base_zynq_addb_0_0/addb_c_addsub_v12_0_i0/synth/addb_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'addb_c_addsub_v12_0_i0' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb_entity_declarations.vhd:291]
INFO: [Synth 8-638] synthesizing module 'addb_c_addsub_v12_0_i0' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ip/base_zynq_addb_0_0/addb_c_addsub_v12_0_i0/synth/addb_c_addsub_v12_0_i0.vhd:67]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ip/base_zynq_addb_0_0/addb_c_addsub_v12_0_i0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ip/base_zynq_addb_0_0/addb_c_addsub_v12_0_i0/synth/addb_c_addsub_v12_0_i0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'addb_c_addsub_v12_0_i0' (12#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ip/base_zynq_addb_0_0/addb_c_addsub_v12_0_i0/synth/addb_c_addsub_v12_0_i0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'addb_xladdsub' (13#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb_entity_declarations.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'addb_struct' (14#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'addb' (15#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ipshared/1702/hdl/addb.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_addb_0_0' (16#1) [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ip/base_zynq_addb_0_0/synth/base_zynq_addb_0_0.v:56]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv has unconnected port C_IN
WARNING: [Synth 8-3331] design addb_xladdsub has unconnected port c_in[0]
WARNING: [Synth 8-3331] design addb_xladdsub has unconnected port ce
WARNING: [Synth 8-3331] design addb_xladdsub has unconnected port clr
WARNING: [Synth 8-3331] design addb_xladdsub has unconnected port clk
WARNING: [Synth 8-3331] design addb_xladdsub has unconnected port rst[0]
WARNING: [Synth 8-3331] design addb_xladdsub has unconnected port en[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 427.930 ; gain = 144.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 427.930 ; gain = 144.879
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ip/base_zynq_addb_0_0/constrs/addb.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ip/base_zynq_addb_0_0/constrs/addb.xdc] for cell 'inst'
Parsing XDC File [C:/Users/hls_proj_2/vivado/addb/addb.runs/base_zynq_addb_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hls_proj_2/vivado/addb/addb.runs/base_zynq_addb_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 760.434 ; gain = 0.754
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 760.434 ; gain = 477.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 760.434 ; gain = 477.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/hls_proj_2/vivado/addb/addb.runs/base_zynq_addb_0_0_synth_1/dont_touch.xdc, line 12).
Applied set_property DONT_TOUCH = true for inst/addb_struct/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 760.434 ; gain = 477.383
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "dec_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dec_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 760.434 ; gain = 477.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "addb_axi_lite_interface/inst/dec_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv has unconnected port CLK
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv has unconnected port ADD
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv has unconnected port C_IN
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv has unconnected port BYPASS
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv has unconnected port SINIT
INFO: [Synth 8-3886] merging instance 'inst/addb_axi_lite_interface/inst/axi_rresp_reg[0]' (FDRE) to 'inst/addb_axi_lite_interface/inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\addb_axi_lite_interface/inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/addb_axi_lite_interface/inst/axi_bresp_reg[0]' (FDRE) to 'inst/addb_axi_lite_interface/inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\addb_axi_lite_interface/inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (addb_axi_lite_interface/inst/axi_bresp_reg[1]) is unused and will be removed from module addb.
WARNING: [Synth 8-3332] Sequential element (addb_axi_lite_interface/inst/axi_rresp_reg[1]) is unused and will be removed from module addb.
WARNING: [Synth 8-3332] Sequential element (addb_default_clock_driver/clockdriver/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module addb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 760.434 ; gain = 477.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 760.434 ; gain = 477.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 760.434 ; gain = 477.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 780.645 ; gain = 497.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 780.645 ; gain = 497.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 780.645 ; gain = 497.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 780.645 ; gain = 497.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 780.645 ; gain = 497.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 780.645 ; gain = 497.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 780.645 ; gain = 497.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    18|
|3     |LUT3  |     3|
|4     |LUT4  |    14|
|5     |LUT5  |    80|
|6     |LUT6  |    18|
|7     |MUXCY |    16|
|8     |XORCY |    17|
|9     |FDRE  |   109|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 780.645 ; gain = 497.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 780.645 ; gain = 165.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 780.645 ; gain = 497.594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 5 instances

47 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 780.645 ; gain = 497.594
INFO: [Common 17-1381] The checkpoint 'C:/Users/hls_proj_2/vivado/addb/addb.runs/base_zynq_addb_0_0_synth_1/base_zynq_addb_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/hls_proj_2/vivado/addb/addb.srcs/sources_1/bd/base_zynq/ip/base_zynq_addb_0_0/base_zynq_addb_0_0.xci
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hls_proj_2/vivado/addb/addb.runs/base_zynq_addb_0_0_synth_1/base_zynq_addb_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 780.645 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 26 18:30:29 2019...
