
          Lattice Mapping Report File for Design Module 'topStack00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     stack00_stack0.ngd -o stack00_stack0_map.ncd -pr stack00_stack0.prf -mp
     stack00_stack0.mrp -lpf C:/Users/omarf/OneDrive/Documentos/ESCOM/Arqui/stac
     k00/stack0/stack00_stack0_synplify.lpf -lpf
     C:/Users/omarf/OneDrive/Documentos/ESCOM/Arqui/stack00/stack00.lpf -c 0
     -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  10/09/19  09:10:21

Design Summary
--------------

   Number of registers:     61 out of  7209 (1%)
      PFU registers:           59 out of  6864 (1%)
      PIO registers:            2 out of   345 (1%)
   Number of SLICEs:        93 out of  3432 (3%)
      SLICEs as Logic/ROM:     81 out of  3432 (2%)
      SLICEs as RAM:           12 out of  2574 (0%)
      SLICEs as Carry:         18 out of  3432 (1%)
   Number of LUT4s:        186 out of  6864 (3%)
      Number used as logic LUTs:        126
      Number used as distributed RAM:    24
      Number used as ripple logic:       36
      Number used as shift registers:     0
   Number of PIO sites used: 44 + 4(JTAG) out of 115 (42%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk0_c: 33 loads, 33 rising, 0 falling (Driver: RA00/D01/oscout )
     Net RA00/sclk: 13 loads, 13 rising, 0 falling (Driver: RA00/D00/OSCinst0 )

                                    Page 1




Design:  topStack00                                    Date:  10/09/19  09:10:21

Design Summary (cont)
---------------------
   Number of Clock Enables:  10
     Net RA02.un1_rwr_2_i: 1 loads, 0 LSLICEs
     Net RA03.outFlagra_1_sqmuxa_i: 1 loads, 0 LSLICEs
     Net RA04/outcontrde: 3 loads, 3 LSLICEs
     Net N_102_i: 4 loads, 4 LSLICEs
     Net RA02/un1_rwr_7_i: 1 loads, 1 LSLICEs
     Net RA02/un1_outcoderr62_11_i: 1 loads, 1 LSLICEs
     Net RA02/un1_outcoderr62_8_i: 1 loads, 1 LSLICEs
     Net RA02/un1_rwr_5_i: 4 loads, 4 LSLICEs
     Net RA02/un1_outcoderr62_9_i: 1 loads, 1 LSLICEs
     Net RA02/un1_outcoderr62_10_i: 1 loads, 1 LSLICEs
   Number of LSRs:  3
     Net RA02.pcoder.outcoderr61: 5 loads, 4 LSLICEs
     Net en0_c: 8 loads, 7 LSLICEs
     Net RA00/D01/oscout_0_sqmuxa_i_1_RNIH5081: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net en0_c: 31 loads
     Net rw0_c: 27 loads
     Net outcontR0_c[1]: 17 loads
     Net outcontR0_c[2]: 17 loads
     Net outcontR0_c[3]: 17 loads
     Net outcontR0_c[0]: 16 loads
     Net outr0_c[2]: 16 loads
     Net outr0_c[1]: 15 loads
     Net outr0_c[3]: 15 loads
     Net cdiv0_c[0]: 12 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| flag0               | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outtransist0[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[2]     | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  topStack00                                    Date:  10/09/19  09:10:21

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outtransist0[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[6]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[5]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagram0         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagcoder0       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrled0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrled0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrled0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrled0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[1]            | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  topStack00                                    Date:  10/09/19  09:10:21

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outr0[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rw0                 | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block RA03/GND undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block RA00/D01/VCC undriven or does not drive anything - clipped.
Block RA01/VCC undriven or does not drive anything - clipped.
Block RA02/VCC undriven or does not drive anything - clipped.
Block RA03/VCC undriven or does not drive anything - clipped.
Block RA04/VCC undriven or does not drive anything - clipped.
Block RA05/GND undriven or does not drive anything - clipped.
Signal en0_c_i was merged into signal en0_c
Signal RA00/D00/GND undriven or does not drive anything - clipped.
Signal RA00/D01/GND undriven or does not drive anything - clipped.
Signal RA02/GND undriven or does not drive anything - clipped.
Signal RA04/GND undriven or does not drive anything - clipped.
Signal RA00/D00/OSCinst0_SEDSTDBY undriven or does not drive anything - clipped.
     
Signal RA00/D01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal RA00/D01/N_1 undriven or does not drive anything - clipped.
Signal RA00/D01/un1_sdiv_cry_21_0_COUT undriven or does not drive anything -
     clipped.
Signal RA02/un1_outcontr_cry_3_0_COUT undriven or does not drive anything -
     clipped.
Signal RA02/un1_outcontr_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal RA02/un1_outcontr_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal RA02/N_1 undriven or does not drive anything - clipped.
Signal RA03/wordram_ram_0_DO3 undriven or does not drive anything - clipped.
Signal RA03/wordram_ram_2_DO3 undriven or does not drive anything - clipped.

                                    Page 4




Design:  topStack00                                    Date:  10/09/19  09:10:21

Removed logic (cont)
--------------------
Signal RA04/outcontrd_cry_0_S0[0] undriven or does not drive anything - clipped.
     
Signal RA04/N_1 undriven or does not drive anything - clipped.
Signal RA04/outcontrd_cry_0_COUT[3] undriven or does not drive anything -
     clipped.
Block en0_pad_RNINM18 was optimized away.
Block RA00/D00/GND was optimized away.
Block RA00/D01/GND was optimized away.
Block RA02/GND was optimized away.
Block RA04/GND was optimized away.

Memory Usage
------------

/RA03/wordram_ram:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/RA03/wordram_ram_0:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/RA03/wordram_ram_1:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/RA03/wordram_ram_2:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                RA00/D00/OSCinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     RA00/sclk
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: RA00/D00/OSCinst0
         Type: OSCH





                                    Page 5




Design:  topStack00                                    Date:  10/09/19  09:10:21

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 59 MB
        




















































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
