--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf master.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |   -0.027(R)|    1.396(R)|clk_BUFGP         |   0.000|
btn<1>      |    0.730(R)|    0.797(R)|clk_BUFGP         |   0.000|
sw<0>       |   11.732(R)|    0.433(R)|clk_BUFGP         |   0.000|
sw<1>       |   13.931(R)|   -2.122(R)|clk_BUFGP         |   0.000|
sw<2>       |   12.142(R)|   -2.759(R)|clk_BUFGP         |   0.000|
sw<3>       |   13.759(R)|   -2.525(R)|clk_BUFGP         |   0.000|
sw<4>       |   12.952(R)|   -2.532(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    7.820(R)|clk_BUFGP         |   0.000|
an<1>       |    7.075(R)|clk_BUFGP         |   0.000|
an<2>       |    7.150(R)|clk_BUFGP         |   0.000|
an<3>       |    7.097(R)|clk_BUFGP         |   0.000|
seg<0>      |    7.102(R)|clk_BUFGP         |   0.000|
seg<1>      |    7.406(R)|clk_BUFGP         |   0.000|
seg<2>      |    7.469(R)|clk_BUFGP         |   0.000|
seg<3>      |    7.181(R)|clk_BUFGP         |   0.000|
seg<4>      |    7.298(R)|clk_BUFGP         |   0.000|
seg<5>      |    6.915(R)|clk_BUFGP         |   0.000|
seg<6>      |    7.096(R)|clk_BUFGP         |   0.000|
servo1      |   11.684(R)|clk_BUFGP         |   0.000|
servo2      |   11.569(R)|clk_BUFGP         |   0.000|
servo3      |   10.052(R)|clk_BUFGP         |   0.000|
servo4      |   10.769(R)|clk_BUFGP         |   0.000|
servo5      |   10.609(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.002|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Jun 26 17:05:07 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 128 MB



