// Seed: 2587735115
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    output wor  id_2
);
  logic id_4 = ~1;
  assign id_2 = id_0;
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd72
) (
    input wire id_0,
    output wire id_1
    , id_17,
    output wor id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri0 _id_5,
    output tri0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output uwire id_9,
    input wand id_10,
    input tri id_11,
    input supply1 id_12[-1 : id_5  -  ^  1],
    output supply0 id_13,
    input uwire id_14,
    output wire id_15
);
  assign id_6 = id_8 == id_10;
  assign id_2 = id_0;
  assign id_6 = -1'b0;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_2
  );
endmodule
