m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time74/sim
vram_sp_async_read
Z0 !s110 1695286171
!i10b 1
!s100 PT0j02b>=cc?dKToToP@e0
!s11b k4VPU>eM2EN2DONfT>FHM0
IHjFZnHNA`<<BaQ]ZcD:hJ3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time75/sim
Z3 w1695286053
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time75/ram_sp_async_read.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time75/ram_sp_async_read.v
L0 4
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1695286171.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time75/ram_sp_async_read.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time75/ram_sp_async_read.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtb_ram_sp_async_read
R0
!i10b 1
!s100 heaA]Idl6O3]XNgAJQb5A2
!s11b _T<mYPR1]ek5Rb=3hCCZ]3
I79CNVggFSoLdfz0IXH_Q[1
R1
R2
R3
R4
R5
L0 31
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time75/ram_sp_async_read.v|
R8
!i113 1
R9
R10
