#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001658ffee050 .scope module, "MIPS_Test" "MIPS_Test" 2 1;
 .timescale 0 0;
v0000016590088cc0_0 .var "clk", 0 0;
v0000016590088d60_0 .var "reset", 0 0;
S_000001658ffee1e0 .scope module, "processor" "MIPS32_Processor" 2 5, 3 4 0, S_000001658ffee050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001659001bce0 .functor AND 1, L_00000165900876e0, L_0000016590087460, C4<1>, C4<1>;
L_000001659001bdc0 .functor BUFT 5, L_000001659009a0d0, C4<00000>, C4<00000>, C4<00000>;
v0000016590086d50_0 .net "PC_in", 31 0, L_000001659009b250;  1 drivers
v0000016590085630_0 .net "PC_out", 31 0, v000001659007a740_0;  1 drivers
v00000165900860d0_0 .net *"_ivl_13", 4 0, L_000001659009a5d0;  1 drivers
v00000165900856d0_0 .net *"_ivl_15", 4 0, L_000001659009a0d0;  1 drivers
v0000016590086170_0 .net *"_ivl_23", 0 0, L_000001659001bce0;  1 drivers
v00000165900853b0_0 .net "address_plus_4", 31 0, L_000001659009ab70;  1 drivers
v0000016590085450_0 .net "alu_result", 31 0, v0000016590016d50_0;  1 drivers
v00000165900862b0_0 .net "alu_src_out", 31 0, L_000001659009ac10;  1 drivers
v0000016590085770_0 .net "clk", 0 0, v0000016590088cc0_0;  1 drivers
v00000165900865d0_0 .net "ctrl_alu_op", 1 0, L_000001659009b7f0;  1 drivers
v0000016590087dc0_0 .net "ctrl_alu_src", 0 0, L_000001659001bc70;  1 drivers
v0000016590087d20_0 .net "ctrl_branch", 0 0, L_00000165900876e0;  1 drivers
v0000016590087140_0 .net "ctrl_mem_read", 0 0, L_000001659009bf70;  1 drivers
v0000016590087820_0 .net "ctrl_mem_to_reg", 0 0, L_000001659009a530;  1 drivers
v0000016590087aa0_0 .net "ctrl_mem_write", 0 0, L_000001659009afd0;  1 drivers
L_0000016590180358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016590087e60_0 .net "ctrl_reg_dest", 0 0, L_0000016590180358;  1 drivers
v00000165900884a0_0 .net "ctrl_reg_write", 0 0, L_000001659001c530;  1 drivers
v0000016590088c20_0 .net "instruction", 31 0, L_0000016590088680;  1 drivers
v0000016590087f00_0 .net "jump_branch_add_out", 31 0, L_000001659009bed0;  1 drivers
v0000016590088860_0 .net "mem_out", 31 0, L_00000165900878c0;  1 drivers
v00000165900885e0_0 .net "mem_to_reg", 31 0, L_000001659009a2b0;  1 drivers
v0000016590087be0_0 .net "reg1_out", 31 0, L_000001659001bea0;  1 drivers
v0000016590088b80_0 .net "reg2_out", 31 0, L_000001659001bd50;  1 drivers
v0000016590087780_0 .net "reset", 0 0, v0000016590088d60_0;  1 drivers
v0000016590087c80_0 .net "shifted_address", 31 0, L_0000016590088ae0;  1 drivers
v00000165900875a0_0 .net "sign_ext_out", 31 0, L_0000016590088400;  1 drivers
v00000165900887c0_0 .net "writeRegNbr", 4 0, L_000001659001bdc0;  1 drivers
v00000165900882c0_0 .net "zero_out", 0 0, L_0000016590087460;  1 drivers
L_00000165900870a0 .part L_0000016590088680, 21, 5;
L_0000016590088a40 .part L_0000016590088680, 16, 5;
L_0000016590088540 .part L_0000016590088680, 0, 16;
L_0000016590087500 .part L_0000016590088680, 26, 6;
L_0000016590087640 .part L_0000016590088680, 0, 6;
L_000001659009a350 .part L_0000016590088680, 26, 6;
L_000001659009a5d0 .part L_0000016590088680, 11, 5;
L_000001659009a0d0 .part L_0000016590088680, 16, 5;
L_000001659009ac10 .functor MUXZ 32, L_000001659001bd50, L_0000016590088400, L_000001659001bc70, C4<>;
L_000001659009a2b0 .functor MUXZ 32, v0000016590016d50_0, L_00000165900878c0, L_000001659009a530, C4<>;
L_000001659009b250 .functor MUXZ 32, L_000001659009ab70, L_000001659009bed0, L_000001659001bce0, C4<>;
S_000001658ffee370 .scope module, "ALU" "ALU_Top" 3 64, 4 69 0, S_000001658ffee1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_field";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero";
v0000016590017610_0 .net "A", 31 0, L_000001659001bea0;  alias, 1 drivers
v0000016590016e90_0 .net "B", 31 0, L_000001659009ac10;  alias, 1 drivers
v00000165900176b0_0 .net "alu_control", 2 0, v0000016590017570_0;  1 drivers
v0000016590016f30_0 .net "func_field", 5 0, L_0000016590087640;  1 drivers
v0000016590016fd0_0 .net "opcode", 5 0, L_0000016590087500;  1 drivers
v0000016590017110_0 .net "result", 31 0, v0000016590016d50_0;  alias, 1 drivers
v000001658fffc200_0 .net "zero", 0 0, L_0000016590087460;  alias, 1 drivers
S_000001658fff6c70 .scope module, "alucore_inst" "ALU_Core" 4 83, 4 43 0, S_000001658ffee370;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v00000165900185b0_0 .net "A", 31 0, L_000001659001bea0;  alias, 1 drivers
v0000016590017d90_0 .net "B", 31 0, L_000001659009ac10;  alias, 1 drivers
v0000016590016a30_0 .net *"_ivl_1", 0 0, L_00000165900873c0;  1 drivers
v0000016590016ad0_0 .net "alu_control", 2 0, v0000016590017570_0;  alias, 1 drivers
v0000016590016d50_0 .var "result", 31 0;
v0000016590016b70_0 .net "zero", 0 0, L_0000016590087460;  alias, 1 drivers
E_000001659001e360 .event anyedge, v0000016590016ad0_0, v00000165900185b0_0, v0000016590017d90_0;
L_00000165900873c0 .reduce/or v0000016590016d50_0;
L_0000016590087460 .reduce/nor L_00000165900873c0;
S_000001658fff6e00 .scope module, "aluctrl_inst" "ALU_Control" 4 80, 4 1 0, S_000001658ffee370;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_field";
    .port_info 2 /OUTPUT 3 "alu_control";
v0000016590017570_0 .var "alu_control", 2 0;
v0000016590016c10_0 .var "func_code", 2 0;
v0000016590016cb0_0 .net "func_field", 5 0, L_0000016590087640;  alias, 1 drivers
v0000016590016df0_0 .net "opcode", 5 0, L_0000016590087500;  alias, 1 drivers
E_000001659001e7e0 .event anyedge, v0000016590016cb0_0, v0000016590016df0_0, v0000016590016c10_0;
S_000001658fff6f90 .scope module, "DMem" "DataMemory" 3 51, 5 1 0, S_000001658ffee1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "write_data";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "read_data";
v000001658fffc2a0_0 .net *"_ivl_0", 7 0, L_0000016590088220;  1 drivers
L_00000165901802c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001659007b000_0 .net *"_ivl_5", 23 0, L_00000165901802c8;  1 drivers
v000001659007ad80_0 .net "address", 31 0, v0000016590016d50_0;  alias, 1 drivers
v000001659007ae20_0 .net "clk", 0 0, v0000016590088cc0_0;  alias, 1 drivers
v000001659007bdc0 .array "memArr", 0 31, 7 0;
v000001659007b5a0_0 .net "mem_read", 0 0, L_000001659009bf70;  alias, 1 drivers
v000001659007b640_0 .net "read_data", 31 0, L_00000165900878c0;  alias, 1 drivers
v000001659007a920_0 .net "write_data", 31 0, L_000001659001bd50;  alias, 1 drivers
v000001659007aec0_0 .net "write_enable", 0 0, L_000001659009afd0;  alias, 1 drivers
E_000001659001e5e0 .event posedge, v000001659007ae20_0;
L_0000016590088220 .array/port v000001659007bdc0, v0000016590016d50_0;
L_00000165900878c0 .concat [ 8 24 0 0], L_0000016590088220, L_00000165901802c8;
S_000001658ffe6520 .scope module, "IMem" "InstructionMemory" 3 38, 6 1 0, S_000001658ffee1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000001659007bc80_0 .net *"_ivl_0", 7 0, L_0000016590088e00;  1 drivers
v000001659007a9c0_0 .net *"_ivl_10", 7 0, L_00000165900889a0;  1 drivers
v000001659007a6a0_0 .net *"_ivl_12", 32 0, L_0000016590087fa0;  1 drivers
L_0000016590180118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001659007af60_0 .net *"_ivl_15", 0 0, L_0000016590180118;  1 drivers
L_0000016590180160 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001659007a060_0 .net/2u *"_ivl_16", 32 0, L_0000016590180160;  1 drivers
v000001659007b280_0 .net *"_ivl_18", 32 0, L_0000016590088ea0;  1 drivers
v000001659007aba0_0 .net *"_ivl_2", 32 0, L_0000016590087960;  1 drivers
v000001659007bb40_0 .net *"_ivl_20", 7 0, L_0000016590087a00;  1 drivers
v000001659007b6e0_0 .net *"_ivl_22", 32 0, L_0000016590088040;  1 drivers
L_00000165901801a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001659007aa60_0 .net *"_ivl_25", 0 0, L_00000165901801a8;  1 drivers
L_00000165901801f0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001659007a560_0 .net/2u *"_ivl_26", 32 0, L_00000165901801f0;  1 drivers
v000001659007ace0_0 .net *"_ivl_28", 32 0, L_0000016590088f40;  1 drivers
v000001659007a420_0 .net *"_ivl_30", 7 0, L_00000165900880e0;  1 drivers
L_0000016590180088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001659007b0a0_0 .net *"_ivl_5", 0 0, L_0000016590180088;  1 drivers
L_00000165901800d0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001659007b140_0 .net/2u *"_ivl_6", 32 0, L_00000165901800d0;  1 drivers
v000001659007bbe0_0 .net *"_ivl_8", 32 0, L_00000165900871e0;  1 drivers
v000001659007ac40_0 .net "address", 31 0, v000001659007a740_0;  alias, 1 drivers
v000001659007b820_0 .net "instruction", 31 0, L_0000016590088680;  alias, 1 drivers
v000001659007ab00 .array "memArr", 0 31, 7 0;
L_0000016590088e00 .array/port v000001659007ab00, L_00000165900871e0;
L_0000016590087960 .concat [ 32 1 0 0], v000001659007a740_0, L_0000016590180088;
L_00000165900871e0 .arith/sum 33, L_0000016590087960, L_00000165901800d0;
L_00000165900889a0 .array/port v000001659007ab00, L_0000016590088ea0;
L_0000016590087fa0 .concat [ 32 1 0 0], v000001659007a740_0, L_0000016590180118;
L_0000016590088ea0 .arith/sum 33, L_0000016590087fa0, L_0000016590180160;
L_0000016590087a00 .array/port v000001659007ab00, L_0000016590088f40;
L_0000016590088040 .concat [ 32 1 0 0], v000001659007a740_0, L_00000165901801a8;
L_0000016590088f40 .arith/sum 33, L_0000016590088040, L_00000165901801f0;
L_00000165900880e0 .array/port v000001659007ab00, v000001659007a740_0;
L_0000016590088680 .concat [ 8 8 8 8], L_00000165900880e0, L_0000016590087a00, L_00000165900889a0, L_0000016590088e00;
S_000001658ffe66b0 .scope module, "PC" "ProgramCounter" 3 33, 7 1 0, S_000001658ffee1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "address_out";
v000001659007b8c0_0 .net "address_in", 31 0, L_000001659009b250;  alias, 1 drivers
v000001659007a740_0 .var "address_out", 31 0;
v000001659007bd20_0 .net "clk", 0 0, v0000016590088cc0_0;  alias, 1 drivers
v000001659007a7e0_0 .net "reset", 0 0, v0000016590088d60_0;  alias, 1 drivers
E_000001659001e6a0/0 .event negedge, v000001659007a7e0_0;
E_000001659001e6a0/1 .event posedge, v000001659007ae20_0;
E_000001659001e6a0 .event/or E_000001659001e6a0/0, E_000001659001e6a0/1;
S_000001658ffe6840 .scope module, "SEUnit" "SignExtensionUnity" 3 58, 8 1 0, S_000001658ffee1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "bits_in";
    .port_info 1 /OUTPUT 32 "bits_out";
v000001659007b320_0 .net *"_ivl_1", 0 0, L_0000016590087280;  1 drivers
v000001659007b1e0_0 .net *"_ivl_2", 15 0, L_0000016590088360;  1 drivers
v000001659007b780_0 .net "bits_in", 15 0, L_0000016590088540;  1 drivers
v000001659007a100_0 .net "bits_out", 31 0, L_0000016590088400;  alias, 1 drivers
L_0000016590087280 .part L_0000016590088540, 15, 1;
LS_0000016590088360_0_0 .concat [ 1 1 1 1], L_0000016590087280, L_0000016590087280, L_0000016590087280, L_0000016590087280;
LS_0000016590088360_0_4 .concat [ 1 1 1 1], L_0000016590087280, L_0000016590087280, L_0000016590087280, L_0000016590087280;
LS_0000016590088360_0_8 .concat [ 1 1 1 1], L_0000016590087280, L_0000016590087280, L_0000016590087280, L_0000016590087280;
LS_0000016590088360_0_12 .concat [ 1 1 1 1], L_0000016590087280, L_0000016590087280, L_0000016590087280, L_0000016590087280;
L_0000016590088360 .concat [ 4 4 4 4], LS_0000016590088360_0_0, LS_0000016590088360_0_4, LS_0000016590088360_0_8, LS_0000016590088360_0_12;
L_0000016590088400 .concat [ 16 16 0 0], L_0000016590088540, L_0000016590088360;
S_000001658fffad60 .scope module, "SLUnit" "ShiftLUnit" 3 61, 9 1 0, S_000001658ffee1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address_in";
    .port_info 1 /OUTPUT 32 "address_out";
v000001659007be60_0 .net *"_ivl_2", 29 0, L_0000016590087320;  1 drivers
L_0000016590180310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001659007a600_0 .net *"_ivl_4", 1 0, L_0000016590180310;  1 drivers
v000001659007b3c0_0 .net "address_in", 31 0, L_0000016590088400;  alias, 1 drivers
v000001659007b460_0 .net "address_out", 31 0, L_0000016590088ae0;  alias, 1 drivers
L_0000016590087320 .part L_0000016590088400, 0, 30;
L_0000016590088ae0 .concat [ 2 30 0 0], L_0000016590180310, L_0000016590087320;
S_000001658fffaef0 .scope module, "address_increment_adder" "SimpleAdder32" 3 96, 3 107 0, S_000001658ffee1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
L_0000016590180670 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001659007b500_0 .net "a", 31 0, L_0000016590180670;  1 drivers
v000001659007bf00_0 .net "b", 31 0, v000001659007a740_0;  alias, 1 drivers
v000001659007b960_0 .net "sum", 31 0, L_000001659009ab70;  alias, 1 drivers
L_000001659009ab70 .arith/sum 32, L_0000016590180670, v000001659007a740_0;
S_000001658fffb080 .scope module, "control" "ControlUnit" 3 71, 10 1 0, S_000001658ffee1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dest";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
L_000001659001bc70 .functor OR 1, L_000001659009af30, L_000001659009ae90, C4<0>, C4<0>;
L_000001659001c530 .functor OR 1, L_000001659009b1b0, L_000001659009b890, C4<0>, C4<0>;
L_0000016590180430 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001659007baa0_0 .net/2u *"_ivl_10", 5 0, L_0000016590180430;  1 drivers
L_0000016590180478 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001659007a2e0_0 .net/2u *"_ivl_14", 5 0, L_0000016590180478;  1 drivers
v000001659007a1a0_0 .net *"_ivl_16", 0 0, L_000001659009a7b0;  1 drivers
v000001659007a240_0 .net *"_ivl_18", 0 0, L_000001659009a3f0;  1 drivers
L_00000165901803a0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001659007a380_0 .net/2u *"_ivl_2", 5 0, L_00000165901803a0;  1 drivers
L_00000165901804c0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001659007a4c0_0 .net/2u *"_ivl_20", 5 0, L_00000165901804c0;  1 drivers
v000001659007a880_0 .net *"_ivl_22", 0 0, L_000001659009b110;  1 drivers
v0000016590086df0_0 .net *"_ivl_24", 0 0, L_000001659009adf0;  1 drivers
L_0000016590180508 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000016590085810_0 .net/2u *"_ivl_28", 5 0, L_0000016590180508;  1 drivers
L_0000016590180550 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v00000165900863f0_0 .net/2u *"_ivl_32", 5 0, L_0000016590180550;  1 drivers
v0000016590085db0_0 .net *"_ivl_34", 0 0, L_000001659009af30;  1 drivers
L_0000016590180598 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v00000165900854f0_0 .net/2u *"_ivl_36", 5 0, L_0000016590180598;  1 drivers
v0000016590086e90_0 .net *"_ivl_38", 0 0, L_000001659009ae90;  1 drivers
L_00000165901805e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000165900858b0_0 .net/2u *"_ivl_42", 5 0, L_00000165901805e0;  1 drivers
v0000016590086f30_0 .net *"_ivl_44", 0 0, L_000001659009b1b0;  1 drivers
L_0000016590180628 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000016590086990_0 .net/2u *"_ivl_46", 5 0, L_0000016590180628;  1 drivers
v0000016590086850_0 .net *"_ivl_48", 0 0, L_000001659009b890;  1 drivers
L_00000165901803e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000016590086350_0 .net/2u *"_ivl_6", 5 0, L_00000165901803e8;  1 drivers
v0000016590086710_0 .net "alu_op", 1 0, L_000001659009b7f0;  alias, 1 drivers
v0000016590085590_0 .net "alu_src", 0 0, L_000001659001bc70;  alias, 1 drivers
v00000165900868f0_0 .net "branch", 0 0, L_00000165900876e0;  alias, 1 drivers
v0000016590085d10_0 .net "mem_read", 0 0, L_000001659009bf70;  alias, 1 drivers
v0000016590086210_0 .net "mem_to_reg", 0 0, L_000001659009a530;  alias, 1 drivers
v0000016590086b70_0 .net "mem_write", 0 0, L_000001659009afd0;  alias, 1 drivers
v0000016590085090_0 .net "opcode", 5 0, L_000001659009a350;  1 drivers
v0000016590086530_0 .net "reg_dest", 0 0, L_0000016590180358;  alias, 1 drivers
v0000016590085e50_0 .net "reg_write", 0 0, L_000001659001c530;  alias, 1 drivers
L_00000165900876e0 .cmp/eq 6, L_000001659009a350, L_00000165901803a0;
L_000001659009bf70 .cmp/eq 6, L_000001659009a350, L_00000165901803e8;
L_000001659009a530 .cmp/eq 6, L_000001659009a350, L_0000016590180430;
L_000001659009a7b0 .cmp/eq 6, L_000001659009a350, L_0000016590180478;
L_000001659009a3f0 .concat [ 1 0 0 0], L_000001659009a7b0;
L_000001659009b110 .cmp/eq 6, L_000001659009a350, L_00000165901804c0;
L_000001659009adf0 .concat [ 1 0 0 0], L_000001659009b110;
L_000001659009b7f0 .concat [ 1 1 0 0], L_000001659009adf0, L_000001659009a3f0;
L_000001659009afd0 .cmp/eq 6, L_000001659009a350, L_0000016590180508;
L_000001659009af30 .cmp/eq 6, L_000001659009a350, L_0000016590180550;
L_000001659009ae90 .cmp/eq 6, L_000001659009a350, L_0000016590180598;
L_000001659009b1b0 .cmp/eq 6, L_000001659009a350, L_00000165901805e0;
L_000001659009b890 .cmp/eq 6, L_000001659009a350, L_0000016590180628;
S_000001658fff1310 .scope module, "jump_offset_adder" "SimpleAdder32" 3 100, 3 107 0, S_000001658ffee1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v00000165900867b0_0 .net "a", 31 0, L_000001659009ab70;  alias, 1 drivers
v00000165900859f0_0 .net "b", 31 0, L_0000016590088ae0;  alias, 1 drivers
v0000016590085950_0 .net "sum", 31 0, L_000001659009bed0;  alias, 1 drivers
L_000001659009bed0 .arith/sum 32, L_000001659009ab70, L_0000016590088ae0;
S_000001658fff14a0 .scope module, "regFile" "Registers32" 3 41, 11 1 0, S_000001658ffee1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "reg1_address";
    .port_info 1 /INPUT 5 "reg2_address";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "write_register";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "reg1_read";
    .port_info 8 /OUTPUT 32 "reg2_read";
L_000001659001bea0 .functor BUFZ 32, L_0000016590088180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001659001bd50 .functor BUFZ 32, L_0000016590088900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016590086670_0 .net *"_ivl_0", 31 0, L_0000016590088180;  1 drivers
v0000016590085a90_0 .net *"_ivl_10", 6 0, L_0000016590087b40;  1 drivers
L_0000016590180280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016590086ad0_0 .net *"_ivl_13", 1 0, L_0000016590180280;  1 drivers
v0000016590085b30_0 .net *"_ivl_2", 6 0, L_0000016590088720;  1 drivers
L_0000016590180238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016590085130_0 .net *"_ivl_5", 1 0, L_0000016590180238;  1 drivers
v0000016590085bd0_0 .net *"_ivl_8", 31 0, L_0000016590088900;  1 drivers
v0000016590085c70_0 .net "clk", 0 0, v0000016590088cc0_0;  alias, 1 drivers
v0000016590086c10_0 .net "reg1_address", 4 0, L_00000165900870a0;  1 drivers
v0000016590085310_0 .net "reg1_read", 31 0, L_000001659001bea0;  alias, 1 drivers
v0000016590085ef0_0 .net "reg2_address", 4 0, L_0000016590088a40;  1 drivers
v0000016590086cb0_0 .net "reg2_read", 31 0, L_000001659001bd50;  alias, 1 drivers
v0000016590086490 .array "registerArr", 31 0, 31 0;
v00000165900851d0_0 .net "reset", 0 0, v0000016590088d60_0;  alias, 1 drivers
v0000016590085270_0 .net "write_data", 31 0, L_000001659009a2b0;  alias, 1 drivers
v0000016590085f90_0 .net "write_enable", 0 0, L_000001659001c530;  alias, 1 drivers
v0000016590086030_0 .net "write_register", 4 0, L_000001659001bdc0;  alias, 1 drivers
L_0000016590088180 .array/port v0000016590086490, L_0000016590088720;
L_0000016590088720 .concat [ 5 2 0 0], L_00000165900870a0, L_0000016590180238;
L_0000016590088900 .array/port v0000016590086490, L_0000016590087b40;
L_0000016590087b40 .concat [ 5 2 0 0], L_0000016590088a40, L_0000016590180280;
    .scope S_000001658ffe66b0;
T_0 ;
    %wait E_000001659001e6a0;
    %load/vec4 v000001659007a7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001659007a740_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001659007b8c0_0;
    %assign/vec4 v000001659007a740_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001658ffe6520;
T_1 ;
    %vpi_call 6 9 "$readmemh", "instruction_memory.mem", v000001659007ab00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001658fff14a0;
T_2 ;
    %vpi_call 11 17 "$readmemh", "reg_memory.mem", v0000016590086490 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001658fff14a0;
T_3 ;
    %wait E_000001659001e6a0;
    %load/vec4 v00000165900851d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000016590086030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000016590086490, 4;
    %load/vec4 v0000016590086030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016590086490, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000016590085f90_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0000016590085270_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0000016590086030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000016590086490, 4;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %load/vec4 v0000016590086030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016590086490, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001658fff6f90;
T_4 ;
    %vpi_call 5 13 "$readmemh", "data_memory.mem", v000001659007bdc0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001658fff6f90;
T_5 ;
    %wait E_000001659001e5e0;
    %load/vec4 v000001659007aec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v000001659007a920_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %ix/getv 4, v000001659007ad80_0;
    %load/vec4a v000001659007bdc0, 4;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %ix/getv 3, v000001659007ad80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659007bdc0, 0, 4;
    %load/vec4 v000001659007aec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v000001659007a920_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v000001659007ad80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001659007bdc0, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %load/vec4 v000001659007ad80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659007bdc0, 0, 4;
    %load/vec4 v000001659007aec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %load/vec4 v000001659007a920_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v000001659007ad80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001659007bdc0, 4;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %load/vec4 v000001659007ad80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659007bdc0, 0, 4;
    %load/vec4 v000001659007aec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %load/vec4 v000001659007a920_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %load/vec4 v000001659007ad80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001659007bdc0, 4;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %load/vec4 v000001659007ad80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001659007bdc0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_000001658fff6e00;
T_6 ;
    %wait E_000001659001e7e0;
    %load/vec4 v0000016590016cb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016590016c10_0, 0, 3;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016590016c10_0, 0, 3;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016590016c10_0, 0, 3;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000016590016c10_0, 0, 3;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000016590016c10_0, 0, 3;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000016590016c10_0, 0, 3;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000016590016c10_0, 0, 3;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %load/vec4 v0000016590016df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016590017570_0, 0, 3;
    %jmp T_6.13;
T_6.8 ;
    %load/vec4 v0000016590016c10_0;
    %store/vec4 v0000016590017570_0, 0, 3;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016590017570_0, 0, 3;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016590017570_0, 0, 3;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016590017570_0, 0, 3;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001658fff6c70;
T_7 ;
    %wait E_000001659001e360;
    %load/vec4 v0000016590016ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %load/vec4 v00000165900185b0_0;
    %load/vec4 v0000016590017d90_0;
    %add;
    %store/vec4 v0000016590016d50_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v00000165900185b0_0;
    %load/vec4 v0000016590017d90_0;
    %add;
    %store/vec4 v0000016590016d50_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v00000165900185b0_0;
    %load/vec4 v0000016590017d90_0;
    %sub;
    %store/vec4 v0000016590016d50_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v00000165900185b0_0;
    %load/vec4 v0000016590017d90_0;
    %and;
    %store/vec4 v0000016590016d50_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v00000165900185b0_0;
    %load/vec4 v0000016590017d90_0;
    %or;
    %store/vec4 v0000016590016d50_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v00000165900185b0_0;
    %load/vec4 v0000016590017d90_0;
    %or;
    %inv;
    %store/vec4 v0000016590016d50_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v00000165900185b0_0;
    %load/vec4 v0000016590017d90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000016590016d50_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001658ffee050;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0000016590088cc0_0;
    %inv;
    %store/vec4 v0000016590088cc0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001658ffee050;
T_9 ;
    %vpi_call 2 11 "$dumpfile", "mips_processor.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016590088cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016590088d60_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016590088d60_0, 0, 1;
    %delay 70, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "MIPS_TestBench.v";
    "MIPS_Processor.v";
    "MIPS_32-bit_ALU.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "ProgramCounter.v";
    "SignExtensionUnit.v";
    "ShiftLUnit.v";
    "ControlUnit.v";
    "Registers.v";
