Analysis & Synthesis Status : Successful - Mon Jul 25 13:09:20 2016
Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Full Version
Revision Name : FPGA_power_test
Top-level Entity Name : ComputeUnit
Family : Stratix V
Logic utilization (in ALMs) : N/A
Total registers : 7
Total pins : 58
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 1
Total HSSI STD RX PCSs : 0
Total HSSI 10G RX PCSs : 0
Total HSSI GEN3 RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI STD TX PCSs : 0
Total HSSI 10G TX PCSs : 0
Total HSSI GEN3 TX PCSs : 0
Total HSSI TX Channels : 0
Total HSSI PIPE GEN1_2s : 0
Total HSSI GEN3s : 0
Total PLLs : 0
Total DLLs : 0
