<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///D:/2023.2.0.38.1_Radiant/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///D:/2023.2.0.38.1_Radiant/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant Software (64-bit) 2023.2.0.38.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Mon Jun 24 19:22:38 2024


Command Line:  D:\2023.2.0.38.1_Radiant\ispfpga\bin\nt64\synthesis.exe -f FPGA_FPGA_lattice.synproj -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/promote.xml 

The -top option is not used.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = FPGA_FPGA.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/FPGA.sdc.
-path D:/2023.2.0.38.1_Radiant/ispfpga/ice40tp/data (searchpath added)
-path D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA (searchpath added)
-path D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/FPGA (searchpath added)
Mixed language design
CRITICAL <35001476> - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = D:/2023.2.0.38.1_Radiant/ip/pmi/pmi_iCE40UP.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/TriangularWaves.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/pwm.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/en_gen.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/ModulatingWaves.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/rst_gen.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/top.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/source/FPGA/Comparator.v
VHDL library = pmi
VHDL design file = D:/2023.2.0.38.1_Radiant/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(1): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_addsub.v(40): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(2): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_add.v(50): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(3): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_complex_mult.v(52): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(4): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_counter.v(39): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(5): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo.v(44): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(6): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo_dc.v(47): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(7): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mac.v(52): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(8): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(9): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsub.v(52): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(10): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mult.v(51): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(11): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp.v(48): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(12): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq.v(45): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(13): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_rom.v(45): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(14): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_sub.v(50): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(15): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(16): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(17): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/triangularwaves.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/pwm.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/en_gen.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/modulatingwaves.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/rst_gen.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/top.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/comparator.v. VERI-1482
Analyzing VHDL file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
WARNING <35001200> - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, go to View->Set Views->Hierarchy or Project->Active Implementation->Set Top-Level Unit.
INFO <35921504> - synthesis: The default VHDL library search path is now "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/FPGA". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/top.v(5): compiling module top. VERI-1018
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/rst_gen.v(3): compiling module rst_gen. VERI-1018
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/en_gen.v(3): compiling module en_gen(LIMIT=11). VERI-1018
WARNING <35901209> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/en_gen.v(18): expression size 32 truncated to fit in target size 4. VERI-1209
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/en_gen.v(3): compiling module en_gen(LIMIT=1,N=1). VERI-1018
WARNING <35901209> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/en_gen.v(18): expression size 32 truncated to fit in target size 1. VERI-1209
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/modulatingwaves.v(6): compiling module SineWaveGenerator. VERI-1018
WARNING <35901209> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/modulatingwaves.v(57): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING <35901209> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/modulatingwaves.v(58): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING <35901209> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/modulatingwaves.v(59): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING <35931002> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/modulatingwaves.v(15): net sine_wave_lut does not have a driver. VDB-1002
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/triangularwaves.v(3): compiling module TriangularWave. VERI-1018
WARNING <35901209> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/triangularwaves.v(35): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING <35901209> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/triangularwaves.v(37): expression size 32 truncated to fit in target size 12. VERI-1209
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/comparator.v(4): compiling module Comparator. VERI-1018
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/pwm.v(4): compiling module pwm. VERI-1018
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35931038> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/8bits/fpga/source/fpga/modulatingwaves.v(15): ram sine_wave_lut_original_ramnet has no write-port on it. VDB-1038
WARNING <35935040> - synthesis: Register Vb_gnd clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register Vc_gnd clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register Va_gnd clock is stuck at Zero. VDB-5040



WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35935040> - synthesis: Register \triangular_gen/count__i0 clock is stuck at Zero. VDB-5040
INFO <35002039> - synthesis: Special Primitives IFD1P3AZ and OFD1P3AZ for ThunderPlus are synthesized using IOL_B.


<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (top)######################
Number of register bits => 159 of 5280 (3 % )
CCU2 => 64
FD1P3XZ => 159
IB => 1
IOL_B => 3
LUT4 => 2590
OB => 14
################### End Area Report ##################
Number of odd-length carry chains : 2
Number of even-length carry chains : 7


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sine_gen/address[4], loads : 733
  Net : sine_gen/address[5], loads : 720
  Net : sine_gen/address[3], loads : 501
  Net : sine_gen/address[6], loads : 423
  Net : sine_gen/address[2], loads : 418
  Net : sine_gen/address[1], loads : 403
  Net : sine_gen/address[7], loads : 385
  Net : sine_gen/address[0], loads : 361
  Net : sine_gen/address[8], loads : 146
  Net : sine_gen/address[9], loads : 129
################### End Clock Report ##################

Peak Memory Usage: 1043 MB

--------------------------------------------------------------
Total CPU Time: 37 secs 
Total REAL Time: 1 mins 34 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: e0f6f291c3de6ce9d6e982ca8de9f9af16a08b48



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

