

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Mon Oct 30 15:18:51 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        proj_axi_stream_no_side_channel_data
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|      3.17|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  151|  151|  152|  152|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  150|  150|         3|          -|          -|    50|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.30ns
ST_1: StgValue_5 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A) nounwind, !map !7

ST_1: StgValue_6 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B) nounwind, !map !13

ST_1: StgValue_7 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @example_str) nounwind

ST_1: StgValue_8 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_9 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_10 (8)  [1/1] 1.30ns  loc: example.cpp:98
:5  br label %1


 <State 2>: 3.17ns
ST_2: i (10)  [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond (11)  [1/1] 3.17ns  loc: example.cpp:98
:1  %exitcond = icmp eq i6 %i, -14

ST_2: empty (12)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_2: i_1 (13)  [1/1] 1.88ns  loc: example.cpp:98
:3  %i_1 = add i6 %i, 1

ST_2: StgValue_15 (14)  [1/1] 0.00ns  loc: example.cpp:98
:4  br i1 %exitcond, label %3, label %2

ST_2: A_read (16)  [2/2] 0.00ns  loc: example.cpp:99
:0  %A_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %A) nounwind

ST_2: StgValue_17 (21)  [1/1] 0.00ns  loc: example.cpp:101
:0  ret void


 <State 3>: 2.37ns
ST_3: A_read (16)  [1/2] 0.00ns  loc: example.cpp:99
:0  %A_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %A) nounwind

ST_3: tmp_1 (17)  [1/1] 2.37ns  loc: example.cpp:99
:1  %tmp_1 = add nsw i32 %A_read, 5

ST_3: StgValue_20 (18)  [2/2] 0.00ns  loc: example.cpp:99
:2  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %B, i32 %tmp_1) nounwind


 <State 4>: 0.00ns
ST_4: StgValue_21 (18)  [1/2] 0.00ns  loc: example.cpp:99
:2  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %B, i32 %tmp_1) nounwind

ST_4: StgValue_22 (19)  [1/1] 0.00ns  loc: example.cpp:98
:3  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13.3ns, clock uncertainty: 1.67ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', example.cpp:98) [10]  (1.3 ns)

 <State 2>: 3.17ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', example.cpp:98) [10]  (0 ns)
	'icmp' operation ('exitcond', example.cpp:98) [11]  (3.17 ns)

 <State 3>: 2.37ns
The critical path consists of the following:
	axis read on port 'A' (example.cpp:99) [16]  (0 ns)
	'add' operation ('tmp_1', example.cpp:99) [17]  (2.37 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
