
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011866                       # Number of seconds simulated
sim_ticks                                 11866370500                       # Number of ticks simulated
final_tick                                11866370500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 521601                       # Simulator instruction rate (inst/s)
host_op_rate                                   744515                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              288694601                       # Simulator tick rate (ticks/s)
host_mem_usage                               10372472                       # Number of bytes of host memory used
host_seconds                                    41.10                       # Real time elapsed on the host
sim_insts                                    21439637                       # Number of instructions simulated
sim_ops                                      30602194                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           38848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          147968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              186816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          38848                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              607                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2312                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2919                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3273790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           12469525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               15743314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3273790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3273790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3273790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          12469525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              15743314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2312.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5960                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2919                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  186816                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   186816                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                321                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                279                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                140                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                132                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                179                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                128                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               172                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               239                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               221                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    11866276000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2919                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2618                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      231                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       53                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          422                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     436.170616                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    264.273149                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    393.034905                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            77     18.25%     18.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          137     32.46%     50.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           33      7.82%     58.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           20      4.74%     63.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           18      4.27%     67.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            8      1.90%     69.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      3.08%     72.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      2.37%     74.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          106     25.12%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           422                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        38848                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       147968                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 3273789.571967266500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 12469524.695862142369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          607                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2312                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     22469000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     75087000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37016.47                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32477.08                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      42824750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 97556000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    14595000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14671.03                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33421.03                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         15.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      15.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.12                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.12                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2486                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  85.17                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     4065185.34                       # Average gap between requests
system.mem_ctrl.pageHitRate                     85.17                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1585080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    827310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10574340                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              26738700                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2437440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        226153200                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         33466080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2697910800                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3050093430                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             257.036760                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           11801370250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3450500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       21320000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   11218284750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     87149500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       40178500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    495987250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1506540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    774180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10267320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              24670170                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1932000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        201729840                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         20204640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2717697000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3021806490                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             254.652970                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           11807074000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2449500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       18200000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   11312231750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     52612250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       38480250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    442396750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  694161                       # Number of BP lookups
system.cpu.branchPred.condPredicted            694161                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18583                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               641486                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   46625                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                175                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          641486                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             565348                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            76138                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          860                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8749208                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2001627                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            90                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            62                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5213433                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           133                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11866370500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         23732742                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              43628                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       22340451                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      694161                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             611973                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23633001                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   37628                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           704                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   5213352                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   336                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           23696225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.350404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.874723                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6368583     26.88%     26.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2655817     11.21%     38.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 14671825     61.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             23696225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.029249                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.941335                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1785772                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5636116                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14157610                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2097913                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18814                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               31425672                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 72387                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  18814                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2974554                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2444048                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1434                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  15016057                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3241318                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               31353249                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  6076                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1501256                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 591274                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 244223                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               13                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            42771671                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              71602187                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         48104170                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           5845263                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              41708822                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1062849                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3344857                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8789770                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2064835                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3168300                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           644120                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   31313872                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 103                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  30964706                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4276                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          711780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1444672                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             92                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      23696225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.306736                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.759454                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4314150     18.21%     18.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7799444     32.91%     51.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11582631     48.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        23696225                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                791626     27.90%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    251      0.01%     27.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     27.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     91      0.00%     27.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     27.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%     27.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   125      0.00%     27.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     27.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     27.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.00%     27.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     27.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     27.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             11986      0.42%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               12      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     28.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1991541     70.18%     98.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 41830      1.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               314      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13647337     44.07%     44.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                30012      0.10%     44.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    31      0.00%     44.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4841275     15.63%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                60255      0.19%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  117      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               15302      0.05%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          800692      2.59%     62.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           15177      0.05%     62.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              19      0.00%     62.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         800722      2.59%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6331422     20.45%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1141215      3.69%     89.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2419212      7.81%     97.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         861043      2.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30964706                       # Type of FU issued
system.cpu.iq.rate                           1.304725                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2837604                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.091640                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           68031227                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          22184496                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     21023760                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            20436290                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            9841447                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      9810925                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               23182719                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                10619277                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1720227                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       214025                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        65190                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       100079                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18814                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  250722                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 95152                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            31313975                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3818                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8789770                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2064835                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 47                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 59946                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            189                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          17418                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1402                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                18820                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              30938834                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8749200                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25872                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     10750826                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   657244                       # Number of branches executed
system.cpu.iew.exec_stores                    2001626                       # Number of stores executed
system.cpu.iew.exec_rate                     1.303635                       # Inst execution rate
system.cpu.iew.wb_sent                       30837328                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      30834685                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  22445204                       # num instructions producing a value
system.cpu.iew.wb_consumers                  32932903                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.299247                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.681543                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          677516                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18638                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     23644926                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.294239                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.888233                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6872335     29.06%     29.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2942988     12.45%     41.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13829603     58.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23644926                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             21439637                       # Number of instructions committed
system.cpu.commit.committedOps               30602194                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       10575390                       # Number of memory references committed
system.cpu.commit.loads                       8575745                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     656587                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    9804645                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  24090516                       # Number of committed integer instructions.
system.cpu.commit.function_calls                45197                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          108      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13470648     44.02%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           30009      0.10%     44.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     44.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4833335     15.79%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           60196      0.20%     60.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             116      0.00%     60.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          15268      0.05%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       800661      2.62%     62.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        15155      0.05%     62.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           15      0.00%     62.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       800705      2.62%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6158741     20.13%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1138665      3.72%     89.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      2417004      7.90%     97.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       860980      2.81%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          30602194                       # Class of committed instruction
system.cpu.commit.bw_lim_events              13829603                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     41095033                       # The number of ROB reads
system.cpu.rob.rob_writes                    62610719                       # The number of ROB writes
system.cpu.timesIdled                             390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           36517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    21439637                       # Number of Instructions Simulated
system.cpu.committedOps                      30602194                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.106956                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.106956                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.903378                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.903378                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 47184366                       # number of integer regfile reads
system.cpu.int_regfile_writes                19256327                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   5834724                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  8951626                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5214357                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13779793                       # number of cc regfile writes
system.cpu.misc_regfile_reads                12127772                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.515065                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8894571                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31897                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            278.852902                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.515065                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71459721                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71459721                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6865052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6865052                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1997622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1997622                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      8862674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8862674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8862674                       # number of overall hits
system.cpu.dcache.overall_hits::total         8862674                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63781                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63781                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2023                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2023                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        65804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65804                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65804                       # number of overall misses
system.cpu.dcache.overall_misses::total         65804                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    695215500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    695215500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    160464500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    160464500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    855680000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    855680000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    855680000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    855680000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6928833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6928833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1999645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1999645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      8928478                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8928478                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8928478                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8928478                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009205                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001012                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007370                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007370                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007370                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007370                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10900.040764                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10900.040764                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79320.069204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79320.069204                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13003.464835                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13003.464835                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13003.464835                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13003.464835                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31489                       # number of writebacks
system.cpu.dcache.writebacks::total             31489                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        33906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33906                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        33907                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33907                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33907                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33907                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29875                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29875                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2022                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        31897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31897                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31897                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    371986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    371986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    158362000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    158362000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    530348500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    530348500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    530348500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    530348500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004312                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004312                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003573                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12451.430962                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12451.430962                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78319.485658                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78319.485658                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16626.908487                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16626.908487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16626.908487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16626.908487                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31641                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.385725                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5213223                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               639                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8158.408451                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.385725                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41707455                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41707455                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      5212584                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5212584                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      5212584                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5212584                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5212584                       # number of overall hits
system.cpu.icache.overall_hits::total         5212584                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          768                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           768                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          768                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            768                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          768                       # number of overall misses
system.cpu.icache.overall_misses::total           768                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     61318000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61318000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     61318000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61318000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     61318000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61318000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5213352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5213352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      5213352                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5213352                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5213352                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5213352                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000147                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000147                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79841.145833                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79841.145833                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79841.145833                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79841.145833                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79841.145833                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79841.145833                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          128                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          128                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          128                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          640                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          640                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          640                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          640                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          640                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          640                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53028500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53028500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53028500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53028500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53028500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53028500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82857.031250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82857.031250                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82857.031250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82857.031250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82857.031250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82857.031250                       # average overall mshr miss latency
system.cpu.icache.replacements                    383                       # number of replacements
system.l2bus.snoop_filter.tot_requests          64561                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        32025                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               30514                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         31489                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               539                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2022                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2022                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          30515                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1662                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        95435                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   97097                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        40896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4056704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  4097600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 4                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              32541                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000215                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.014665                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    32534     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                32541                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             95258500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1597500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            79742500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2441.437698                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  64025                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2919                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                21.933881                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   398.614167                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2042.823532                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.097318                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.498736                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.596054                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2915                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2469                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.711670                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               515127                       # Number of tag accesses
system.l2cache.tags.data_accesses              515127                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        31489                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        31489                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           20                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               20                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           32                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        29565                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        29597                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              32                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           29585                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               29617                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             32                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          29585                       # number of overall hits
system.l2cache.overall_hits::total              29617                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         2002                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2002                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          608                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          310                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          918                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           608                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2312                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2920                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          608                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2312                       # number of overall misses
system.l2cache.overall_misses::total             2920                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    155095500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    155095500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     51739000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     31494500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     83233500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     51739000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    186590000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    238329000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     51739000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    186590000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    238329000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        31489                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        31489                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         2022                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2022                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          640                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        29875                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        30515                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          640                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        31897                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           32537                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          640                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        31897                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          32537                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.990109                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.990109                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.950000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.010377                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.030084                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.950000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.072483                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.089744                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.950000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.072483                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.089744                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 77470.279720                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 77470.279720                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85097.039474                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 101595.161290                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 90668.300654                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85097.039474                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 80705.017301                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 81619.520548                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85097.039474                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 80705.017301                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 81619.520548                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2002                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2002                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          608                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          310                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          918                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          608                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2312                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2920                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          608                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2312                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2920                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    151091500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    151091500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     50525000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     30874500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     81399500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     50525000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    181966000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    232491000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     50525000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    181966000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    232491000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.990109                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.990109                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.950000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.010377                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.030084                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.950000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.072483                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.089744                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.950000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.072483                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.089744                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 75470.279720                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 75470.279720                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83100.328947                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99595.161290                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88670.479303                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83100.328947                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 78705.017301                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 79620.205479                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83100.328947                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 78705.017301                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 79620.205479                       # average overall mshr miss latency
system.l2cache.replacements                         4                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2922                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 917                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 3                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               2002                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              2002                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            917                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         5841                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       186816                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2919                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2919    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2919                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1461000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             7297500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2442.378879                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2919                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2919                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   399.554763                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  2042.824116                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.012193                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.062342                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.074535                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2919                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2473                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.089081                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                49623                       # Number of tag accesses
system.l3cache.tags.data_accesses               49623                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data         2002                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           2002                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          607                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          310                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          917                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           607                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2312                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2919                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          607                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2312                       # number of overall misses
system.l3cache.overall_misses::total             2919                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    133073500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    133073500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     45062000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     28084500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     73146500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     45062000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    161158000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    206220000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     45062000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    161158000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    206220000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data         2002                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         2002                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          607                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          310                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          917                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          607                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2312                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2919                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          607                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2312                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2919                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 66470.279720                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 66470.279720                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74237.232290                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 90595.161290                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 79767.175573                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74237.232290                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 69705.017301                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 70647.482014                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74237.232290                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 69705.017301                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 70647.482014                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         2002                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         2002                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          607                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          310                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          917                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          607                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2312                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2919                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          607                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2312                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2919                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    129069500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    129069500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     43848000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     27464500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     71312500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     43848000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    156534000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    200382000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     43848000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    156534000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    200382000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64470.279720                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 64470.279720                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72237.232290                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88595.161290                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 77767.175573                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72237.232290                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 67705.017301                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68647.482014                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72237.232290                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 67705.017301                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68647.482014                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2919                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11866370500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                917                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2002                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2002                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           917                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         5838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         5838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       186816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       186816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  186816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2919                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1459500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7958500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------