{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 18:25:06 2013 " "Info: Processing started: Sun May 12 18:25:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microcomputer -c microcomputer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off microcomputer -c microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "microcomputer EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design microcomputer" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 7633 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "192 192 " "Critical Warning: No exact pin location assignment(s) for 192 pins of 192 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[0\] " "Info: Pin cache_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 24 952 1128 40 "cache_out\[0..7\]" "" } { 568 384 494 584 "CACHE_OUT\[0..7\]" "" } { 16 800 952 32 "CACHE_OUT\[0..7\]" "" } { 1392 232 408 1408 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2370 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[1\] " "Info: Pin cache_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 24 952 1128 40 "cache_out\[0..7\]" "" } { 568 384 494 584 "CACHE_OUT\[0..7\]" "" } { 16 800 952 32 "CACHE_OUT\[0..7\]" "" } { 1392 232 408 1408 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2371 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[2\] " "Info: Pin cache_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 24 952 1128 40 "cache_out\[0..7\]" "" } { 568 384 494 584 "CACHE_OUT\[0..7\]" "" } { 16 800 952 32 "CACHE_OUT\[0..7\]" "" } { 1392 232 408 1408 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2372 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[3\] " "Info: Pin cache_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 24 952 1128 40 "cache_out\[0..7\]" "" } { 568 384 494 584 "CACHE_OUT\[0..7\]" "" } { 16 800 952 32 "CACHE_OUT\[0..7\]" "" } { 1392 232 408 1408 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2373 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[4\] " "Info: Pin cache_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 24 952 1128 40 "cache_out\[0..7\]" "" } { 568 384 494 584 "CACHE_OUT\[0..7\]" "" } { 16 800 952 32 "CACHE_OUT\[0..7\]" "" } { 1392 232 408 1408 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2374 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[5\] " "Info: Pin cache_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 24 952 1128 40 "cache_out\[0..7\]" "" } { 568 384 494 584 "CACHE_OUT\[0..7\]" "" } { 16 800 952 32 "CACHE_OUT\[0..7\]" "" } { 1392 232 408 1408 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2375 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[6\] " "Info: Pin cache_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 24 952 1128 40 "cache_out\[0..7\]" "" } { 568 384 494 584 "CACHE_OUT\[0..7\]" "" } { 16 800 952 32 "CACHE_OUT\[0..7\]" "" } { 1392 232 408 1408 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2376 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[7\] " "Info: Pin cache_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 24 952 1128 40 "cache_out\[0..7\]" "" } { 568 384 494 584 "CACHE_OUT\[0..7\]" "" } { 16 800 952 32 "CACHE_OUT\[0..7\]" "" } { 1392 232 408 1408 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2377 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_ADDRESS_SET\[0\] " "Info: Pin DF_ADDRESS_SET\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_ADDRESS_SET[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1320 984 1205 1336 "DF_ADDRESS_SET\[0..7\]" "" } { 256 208 480 272 "DF_ADDRESS_SET\[0..7\]" "" } { 1312 890 1016 1328 "DF_ADDRESS_SET\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_ADDRESS_SET[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2378 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_ADDRESS_SET\[1\] " "Info: Pin DF_ADDRESS_SET\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_ADDRESS_SET[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1320 984 1205 1336 "DF_ADDRESS_SET\[0..7\]" "" } { 256 208 480 272 "DF_ADDRESS_SET\[0..7\]" "" } { 1312 890 1016 1328 "DF_ADDRESS_SET\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_ADDRESS_SET[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2379 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_ADDRESS_SET\[2\] " "Info: Pin DF_ADDRESS_SET\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_ADDRESS_SET[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1320 984 1205 1336 "DF_ADDRESS_SET\[0..7\]" "" } { 256 208 480 272 "DF_ADDRESS_SET\[0..7\]" "" } { 1312 890 1016 1328 "DF_ADDRESS_SET\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_ADDRESS_SET[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2380 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_ADDRESS_SET\[3\] " "Info: Pin DF_ADDRESS_SET\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_ADDRESS_SET[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1320 984 1205 1336 "DF_ADDRESS_SET\[0..7\]" "" } { 256 208 480 272 "DF_ADDRESS_SET\[0..7\]" "" } { 1312 890 1016 1328 "DF_ADDRESS_SET\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_ADDRESS_SET[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2381 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_ADDRESS_SET\[4\] " "Info: Pin DF_ADDRESS_SET\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_ADDRESS_SET[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1320 984 1205 1336 "DF_ADDRESS_SET\[0..7\]" "" } { 256 208 480 272 "DF_ADDRESS_SET\[0..7\]" "" } { 1312 890 1016 1328 "DF_ADDRESS_SET\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_ADDRESS_SET[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2382 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_ADDRESS_SET\[5\] " "Info: Pin DF_ADDRESS_SET\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_ADDRESS_SET[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1320 984 1205 1336 "DF_ADDRESS_SET\[0..7\]" "" } { 256 208 480 272 "DF_ADDRESS_SET\[0..7\]" "" } { 1312 890 1016 1328 "DF_ADDRESS_SET\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_ADDRESS_SET[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2383 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_ADDRESS_SET\[6\] " "Info: Pin DF_ADDRESS_SET\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_ADDRESS_SET[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1320 984 1205 1336 "DF_ADDRESS_SET\[0..7\]" "" } { 256 208 480 272 "DF_ADDRESS_SET\[0..7\]" "" } { 1312 890 1016 1328 "DF_ADDRESS_SET\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_ADDRESS_SET[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2384 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_ADDRESS_SET\[7\] " "Info: Pin DF_ADDRESS_SET\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_ADDRESS_SET[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1320 984 1205 1336 "DF_ADDRESS_SET\[0..7\]" "" } { 256 208 480 272 "DF_ADDRESS_SET\[0..7\]" "" } { 1312 890 1016 1328 "DF_ADDRESS_SET\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_ADDRESS_SET[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2385 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_CACHE\[0\] " "Info: Pin DATA_TO_CACHE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_CACHE[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 96 264 478 112 "DATA_TO_CACHE\[0..7\]" "" } { 1744 664 840 1760 "DATA_TO_CACHE\[0..7\]" "" } { -16 216 480 0 "DATA_TO_CACHE\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_CACHE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2386 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_CACHE\[1\] " "Info: Pin DATA_TO_CACHE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_CACHE[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 96 264 478 112 "DATA_TO_CACHE\[0..7\]" "" } { 1744 664 840 1760 "DATA_TO_CACHE\[0..7\]" "" } { -16 216 480 0 "DATA_TO_CACHE\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_CACHE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2387 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_CACHE\[2\] " "Info: Pin DATA_TO_CACHE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_CACHE[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 96 264 478 112 "DATA_TO_CACHE\[0..7\]" "" } { 1744 664 840 1760 "DATA_TO_CACHE\[0..7\]" "" } { -16 216 480 0 "DATA_TO_CACHE\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_CACHE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2388 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_CACHE\[3\] " "Info: Pin DATA_TO_CACHE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_CACHE[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 96 264 478 112 "DATA_TO_CACHE\[0..7\]" "" } { 1744 664 840 1760 "DATA_TO_CACHE\[0..7\]" "" } { -16 216 480 0 "DATA_TO_CACHE\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_CACHE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2389 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_CACHE\[4\] " "Info: Pin DATA_TO_CACHE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_CACHE[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 96 264 478 112 "DATA_TO_CACHE\[0..7\]" "" } { 1744 664 840 1760 "DATA_TO_CACHE\[0..7\]" "" } { -16 216 480 0 "DATA_TO_CACHE\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_CACHE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2390 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_CACHE\[5\] " "Info: Pin DATA_TO_CACHE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_CACHE[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 96 264 478 112 "DATA_TO_CACHE\[0..7\]" "" } { 1744 664 840 1760 "DATA_TO_CACHE\[0..7\]" "" } { -16 216 480 0 "DATA_TO_CACHE\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_CACHE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2391 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_CACHE\[6\] " "Info: Pin DATA_TO_CACHE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_CACHE[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 96 264 478 112 "DATA_TO_CACHE\[0..7\]" "" } { 1744 664 840 1760 "DATA_TO_CACHE\[0..7\]" "" } { -16 216 480 0 "DATA_TO_CACHE\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_CACHE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2392 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_CACHE\[7\] " "Info: Pin DATA_TO_CACHE\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_CACHE[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 96 264 478 112 "DATA_TO_CACHE\[0..7\]" "" } { 1744 664 840 1760 "DATA_TO_CACHE\[0..7\]" "" } { -16 216 480 0 "DATA_TO_CACHE\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_CACHE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2393 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[0\] " "Info: Pin MEM_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -264 944 1122 -248 "MEM_DATA\[0..7\]" "" } { -656 816 946 -640 "MEM_DATA\[0..7\]" "" } { 0 800 952 16 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2394 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[1\] " "Info: Pin MEM_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -264 944 1122 -248 "MEM_DATA\[0..7\]" "" } { -656 816 946 -640 "MEM_DATA\[0..7\]" "" } { 0 800 952 16 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2395 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[2\] " "Info: Pin MEM_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -264 944 1122 -248 "MEM_DATA\[0..7\]" "" } { -656 816 946 -640 "MEM_DATA\[0..7\]" "" } { 0 800 952 16 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2396 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[3\] " "Info: Pin MEM_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -264 944 1122 -248 "MEM_DATA\[0..7\]" "" } { -656 816 946 -640 "MEM_DATA\[0..7\]" "" } { 0 800 952 16 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2397 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[4\] " "Info: Pin MEM_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -264 944 1122 -248 "MEM_DATA\[0..7\]" "" } { -656 816 946 -640 "MEM_DATA\[0..7\]" "" } { 0 800 952 16 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2398 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[5\] " "Info: Pin MEM_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -264 944 1122 -248 "MEM_DATA\[0..7\]" "" } { -656 816 946 -640 "MEM_DATA\[0..7\]" "" } { 0 800 952 16 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2399 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[6\] " "Info: Pin MEM_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -264 944 1122 -248 "MEM_DATA\[0..7\]" "" } { -656 816 946 -640 "MEM_DATA\[0..7\]" "" } { 0 800 952 16 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2400 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[7\] " "Info: Pin MEM_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -264 944 1122 -248 "MEM_DATA\[0..7\]" "" } { -656 816 946 -640 "MEM_DATA\[0..7\]" "" } { 0 800 952 16 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2401 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[0\] " "Info: Pin MEM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -248 944 1126 -232 "MEM_ADDR\[0..7\]" "" } { -672 400 520 -656 "MEM_ADDR\[0..7\]" "" } { 32 800 952 48 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2402 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[1\] " "Info: Pin MEM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -248 944 1126 -232 "MEM_ADDR\[0..7\]" "" } { -672 400 520 -656 "MEM_ADDR\[0..7\]" "" } { 32 800 952 48 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2403 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[2\] " "Info: Pin MEM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -248 944 1126 -232 "MEM_ADDR\[0..7\]" "" } { -672 400 520 -656 "MEM_ADDR\[0..7\]" "" } { 32 800 952 48 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2404 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[3\] " "Info: Pin MEM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -248 944 1126 -232 "MEM_ADDR\[0..7\]" "" } { -672 400 520 -656 "MEM_ADDR\[0..7\]" "" } { 32 800 952 48 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2405 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[4\] " "Info: Pin MEM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -248 944 1126 -232 "MEM_ADDR\[0..7\]" "" } { -672 400 520 -656 "MEM_ADDR\[0..7\]" "" } { 32 800 952 48 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2406 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[5\] " "Info: Pin MEM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -248 944 1126 -232 "MEM_ADDR\[0..7\]" "" } { -672 400 520 -656 "MEM_ADDR\[0..7\]" "" } { 32 800 952 48 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2407 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[6\] " "Info: Pin MEM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -248 944 1126 -232 "MEM_ADDR\[0..7\]" "" } { -672 400 520 -656 "MEM_ADDR\[0..7\]" "" } { 32 800 952 48 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2408 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[7\] " "Info: Pin MEM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -248 944 1126 -232 "MEM_ADDR\[0..7\]" "" } { -672 400 520 -656 "MEM_ADDR\[0..7\]" "" } { 32 800 952 48 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2409 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[0\] " "Info: Pin ALU_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OUT[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1800 1080 1256 1816 "ALU_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2426 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[1\] " "Info: Pin ALU_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OUT[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1800 1080 1256 1816 "ALU_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2427 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[2\] " "Info: Pin ALU_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OUT[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1800 1080 1256 1816 "ALU_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2428 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[3\] " "Info: Pin ALU_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OUT[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1800 1080 1256 1816 "ALU_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2429 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[4\] " "Info: Pin ALU_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OUT[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1800 1080 1256 1816 "ALU_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2430 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[5\] " "Info: Pin ALU_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OUT[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1800 1080 1256 1816 "ALU_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2431 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[6\] " "Info: Pin ALU_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OUT[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1800 1080 1256 1816 "ALU_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2432 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[7\] " "Info: Pin ALU_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OUT[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1800 1080 1256 1816 "ALU_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2433 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cach_address\[0\] " "Info: Pin cach_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cach_address[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 64 264 453 80 "cach_address\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cach_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2434 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cach_address\[1\] " "Info: Pin cach_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cach_address[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 64 264 453 80 "cach_address\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cach_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2435 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cach_address\[2\] " "Info: Pin cach_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cach_address[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 64 264 453 80 "cach_address\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cach_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2436 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cach_address\[3\] " "Info: Pin cach_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cach_address[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 64 264 453 80 "cach_address\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cach_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2437 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cach_address\[4\] " "Info: Pin cach_address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cach_address[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 64 264 453 80 "cach_address\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cach_address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2438 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cach_address\[5\] " "Info: Pin cach_address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cach_address[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 64 264 453 80 "cach_address\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cach_address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2439 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cach_address\[6\] " "Info: Pin cach_address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cach_address[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 64 264 453 80 "cach_address\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cach_address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2440 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cach_address\[7\] " "Info: Pin cach_address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cach_address[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 64 264 453 80 "cach_address\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cach_address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2441 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[2\] " "Info: Pin cb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2448 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_RON_NUM\[0\] " "Info: Pin DF_RON_NUM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_RON_NUM[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1512 1096 1293 1528 "DF_RON_NUM\[0..1\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_RON_NUM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2487 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_RON_NUM\[1\] " "Info: Pin DF_RON_NUM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_RON_NUM[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1512 1096 1293 1528 "DF_RON_NUM\[0..1\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_RON_NUM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2488 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESSING_TYPE_OUT " "Info: Pin ADDRESSING_TYPE_OUT not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESSING_TYPE_OUT } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1160 1216 1446 1176 "ADDRESSING_TYPE_OUT" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESSING_TYPE_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2511 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd0\[0\] " "Info: Pin cmd0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd0[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 584 1128 1304 600 "cmd0\[0..7\]" "" } { 576 1016 1128 592 "CMD0\[0..7\]" "" } { 1000 392 496 1016 "CMD0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2322 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd0\[1\] " "Info: Pin cmd0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd0[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 584 1128 1304 600 "cmd0\[0..7\]" "" } { 576 1016 1128 592 "CMD0\[0..7\]" "" } { 1000 392 496 1016 "CMD0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2323 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd0\[2\] " "Info: Pin cmd0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd0[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 584 1128 1304 600 "cmd0\[0..7\]" "" } { 576 1016 1128 592 "CMD0\[0..7\]" "" } { 1000 392 496 1016 "CMD0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2324 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd0\[3\] " "Info: Pin cmd0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd0[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 584 1128 1304 600 "cmd0\[0..7\]" "" } { 576 1016 1128 592 "CMD0\[0..7\]" "" } { 1000 392 496 1016 "CMD0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2325 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd0\[4\] " "Info: Pin cmd0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd0[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 584 1128 1304 600 "cmd0\[0..7\]" "" } { 576 1016 1128 592 "CMD0\[0..7\]" "" } { 1000 392 496 1016 "CMD0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2326 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd0\[5\] " "Info: Pin cmd0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd0[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 584 1128 1304 600 "cmd0\[0..7\]" "" } { 576 1016 1128 592 "CMD0\[0..7\]" "" } { 1000 392 496 1016 "CMD0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2327 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd0\[6\] " "Info: Pin cmd0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd0[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 584 1128 1304 600 "cmd0\[0..7\]" "" } { 576 1016 1128 592 "CMD0\[0..7\]" "" } { 1000 392 496 1016 "CMD0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2328 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd0\[7\] " "Info: Pin cmd0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd0[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 584 1128 1304 600 "cmd0\[0..7\]" "" } { 576 1016 1128 592 "CMD0\[0..7\]" "" } { 1000 392 496 1016 "CMD0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_OUT\[0\] " "Info: Pin STACK_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_OUT[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2192 760 944 2208 "STACK_OUT\[0..7\]" "" } { 2184 656 777 2200 "STACK_OUT\[0..7\]" "" } { 1744 232 329 1760 "STACK_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2330 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_OUT\[1\] " "Info: Pin STACK_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_OUT[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2192 760 944 2208 "STACK_OUT\[0..7\]" "" } { 2184 656 777 2200 "STACK_OUT\[0..7\]" "" } { 1744 232 329 1760 "STACK_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2331 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_OUT\[2\] " "Info: Pin STACK_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_OUT[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2192 760 944 2208 "STACK_OUT\[0..7\]" "" } { 2184 656 777 2200 "STACK_OUT\[0..7\]" "" } { 1744 232 329 1760 "STACK_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2332 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_OUT\[3\] " "Info: Pin STACK_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_OUT[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2192 760 944 2208 "STACK_OUT\[0..7\]" "" } { 2184 656 777 2200 "STACK_OUT\[0..7\]" "" } { 1744 232 329 1760 "STACK_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2333 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_OUT\[4\] " "Info: Pin STACK_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_OUT[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2192 760 944 2208 "STACK_OUT\[0..7\]" "" } { 2184 656 777 2200 "STACK_OUT\[0..7\]" "" } { 1744 232 329 1760 "STACK_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_OUT\[5\] " "Info: Pin STACK_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_OUT[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2192 760 944 2208 "STACK_OUT\[0..7\]" "" } { 2184 656 777 2200 "STACK_OUT\[0..7\]" "" } { 1744 232 329 1760 "STACK_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_OUT\[6\] " "Info: Pin STACK_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_OUT[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2192 760 944 2208 "STACK_OUT\[0..7\]" "" } { 2184 656 777 2200 "STACK_OUT\[0..7\]" "" } { 1744 232 329 1760 "STACK_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2336 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_OUT\[7\] " "Info: Pin STACK_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_OUT[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2192 760 944 2208 "STACK_OUT\[0..7\]" "" } { 2184 656 777 2200 "STACK_OUT\[0..7\]" "" } { 1744 232 329 1760 "STACK_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2337 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_STACK\[0\] " "Info: Pin DATA_TO_STACK\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_STACK[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2256 480 690 2272 "DATA_TO_STACK\[0..7\]" "" } { 1760 664 840 1776 "DATA_TO_STACK\[0..7\]" "" } { 2120 305 420 2136 "DATA_TO_STACK\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_STACK[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2338 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_STACK\[1\] " "Info: Pin DATA_TO_STACK\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_STACK[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2256 480 690 2272 "DATA_TO_STACK\[0..7\]" "" } { 1760 664 840 1776 "DATA_TO_STACK\[0..7\]" "" } { 2120 305 420 2136 "DATA_TO_STACK\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_STACK[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_STACK\[2\] " "Info: Pin DATA_TO_STACK\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_STACK[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2256 480 690 2272 "DATA_TO_STACK\[0..7\]" "" } { 1760 664 840 1776 "DATA_TO_STACK\[0..7\]" "" } { 2120 305 420 2136 "DATA_TO_STACK\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_STACK[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2340 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_STACK\[3\] " "Info: Pin DATA_TO_STACK\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_STACK[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2256 480 690 2272 "DATA_TO_STACK\[0..7\]" "" } { 1760 664 840 1776 "DATA_TO_STACK\[0..7\]" "" } { 2120 305 420 2136 "DATA_TO_STACK\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_STACK[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2341 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_STACK\[4\] " "Info: Pin DATA_TO_STACK\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_STACK[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2256 480 690 2272 "DATA_TO_STACK\[0..7\]" "" } { 1760 664 840 1776 "DATA_TO_STACK\[0..7\]" "" } { 2120 305 420 2136 "DATA_TO_STACK\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_STACK[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2342 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_STACK\[5\] " "Info: Pin DATA_TO_STACK\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_STACK[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2256 480 690 2272 "DATA_TO_STACK\[0..7\]" "" } { 1760 664 840 1776 "DATA_TO_STACK\[0..7\]" "" } { 2120 305 420 2136 "DATA_TO_STACK\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_STACK[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2343 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_STACK\[6\] " "Info: Pin DATA_TO_STACK\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_STACK[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2256 480 690 2272 "DATA_TO_STACK\[0..7\]" "" } { 1760 664 840 1776 "DATA_TO_STACK\[0..7\]" "" } { 2120 305 420 2136 "DATA_TO_STACK\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_STACK[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2344 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_TO_STACK\[7\] " "Info: Pin DATA_TO_STACK\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_TO_STACK[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2256 480 690 2272 "DATA_TO_STACK\[0..7\]" "" } { 1760 664 840 1776 "DATA_TO_STACK\[0..7\]" "" } { 2120 305 420 2136 "DATA_TO_STACK\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_TO_STACK[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2345 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAG_OUT\[0\] " "Info: Pin FLAG_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FLAG_OUT[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1960 800 977 1976 "FLAG_OUT\[0..7\]" "" } { 1952 632 800 1968 "FLAG_OUT\[0..7\]" "" } { 1760 104 320 1776 "FLAG_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAG_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2346 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAG_OUT\[1\] " "Info: Pin FLAG_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FLAG_OUT[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1960 800 977 1976 "FLAG_OUT\[0..7\]" "" } { 1952 632 800 1968 "FLAG_OUT\[0..7\]" "" } { 1760 104 320 1776 "FLAG_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAG_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2347 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAG_OUT\[2\] " "Info: Pin FLAG_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FLAG_OUT[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1960 800 977 1976 "FLAG_OUT\[0..7\]" "" } { 1952 632 800 1968 "FLAG_OUT\[0..7\]" "" } { 1760 104 320 1776 "FLAG_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAG_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2348 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAG_OUT\[3\] " "Info: Pin FLAG_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FLAG_OUT[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1960 800 977 1976 "FLAG_OUT\[0..7\]" "" } { 1952 632 800 1968 "FLAG_OUT\[0..7\]" "" } { 1760 104 320 1776 "FLAG_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAG_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2349 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAG_OUT\[4\] " "Info: Pin FLAG_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FLAG_OUT[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1960 800 977 1976 "FLAG_OUT\[0..7\]" "" } { 1952 632 800 1968 "FLAG_OUT\[0..7\]" "" } { 1760 104 320 1776 "FLAG_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAG_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2350 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAG_OUT\[5\] " "Info: Pin FLAG_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FLAG_OUT[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1960 800 977 1976 "FLAG_OUT\[0..7\]" "" } { 1952 632 800 1968 "FLAG_OUT\[0..7\]" "" } { 1760 104 320 1776 "FLAG_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAG_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2351 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAG_OUT\[6\] " "Info: Pin FLAG_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FLAG_OUT[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1960 800 977 1976 "FLAG_OUT\[0..7\]" "" } { 1952 632 800 1968 "FLAG_OUT\[0..7\]" "" } { 1760 104 320 1776 "FLAG_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAG_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2352 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAG_OUT\[7\] " "Info: Pin FLAG_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FLAG_OUT[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1960 800 977 1976 "FLAG_OUT\[0..7\]" "" } { 1952 632 800 1968 "FLAG_OUT\[0..7\]" "" } { 1760 104 320 1776 "FLAG_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAG_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2353 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "over_flag " "Info: Pin over_flag not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { over_flag } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2144 760 936 2160 "over_flag" "" } { 1952 248 336 1968 "over_flag" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { over_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2513 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[0\] " "Info: Pin OP0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1360 1280 1456 1376 "OP0\[0..7\]" "" } { 1352 1224 1282 1368 "OP0\[0..7\]" "" } { 1680 88 320 1696 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2354 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[1\] " "Info: Pin OP0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1360 1280 1456 1376 "OP0\[0..7\]" "" } { 1352 1224 1282 1368 "OP0\[0..7\]" "" } { 1680 88 320 1696 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2355 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[2\] " "Info: Pin OP0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1360 1280 1456 1376 "OP0\[0..7\]" "" } { 1352 1224 1282 1368 "OP0\[0..7\]" "" } { 1680 88 320 1696 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2356 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[3\] " "Info: Pin OP0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1360 1280 1456 1376 "OP0\[0..7\]" "" } { 1352 1224 1282 1368 "OP0\[0..7\]" "" } { 1680 88 320 1696 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2357 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[4\] " "Info: Pin OP0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1360 1280 1456 1376 "OP0\[0..7\]" "" } { 1352 1224 1282 1368 "OP0\[0..7\]" "" } { 1680 88 320 1696 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2358 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[5\] " "Info: Pin OP0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1360 1280 1456 1376 "OP0\[0..7\]" "" } { 1352 1224 1282 1368 "OP0\[0..7\]" "" } { 1680 88 320 1696 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2359 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[6\] " "Info: Pin OP0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1360 1280 1456 1376 "OP0\[0..7\]" "" } { 1352 1224 1282 1368 "OP0\[0..7\]" "" } { 1680 88 320 1696 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2360 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[7\] " "Info: Pin OP0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1360 1280 1456 1376 "OP0\[0..7\]" "" } { 1352 1224 1282 1368 "OP0\[0..7\]" "" } { 1680 88 320 1696 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2361 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd1\[0\] " "Info: Pin cmd1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd1[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 688 1160 1336 704 "cmd1\[0..7\]" "" } { 680 1016 1160 696 "CMD1\[0..7\]" "" } { 1376 264 408 1392 "CMD1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2362 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd1\[1\] " "Info: Pin cmd1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd1[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 688 1160 1336 704 "cmd1\[0..7\]" "" } { 680 1016 1160 696 "CMD1\[0..7\]" "" } { 1376 264 408 1392 "CMD1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2363 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd1\[2\] " "Info: Pin cmd1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd1[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 688 1160 1336 704 "cmd1\[0..7\]" "" } { 680 1016 1160 696 "CMD1\[0..7\]" "" } { 1376 264 408 1392 "CMD1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2364 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd1\[3\] " "Info: Pin cmd1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd1[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 688 1160 1336 704 "cmd1\[0..7\]" "" } { 680 1016 1160 696 "CMD1\[0..7\]" "" } { 1376 264 408 1392 "CMD1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2365 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd1\[4\] " "Info: Pin cmd1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd1[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 688 1160 1336 704 "cmd1\[0..7\]" "" } { 680 1016 1160 696 "CMD1\[0..7\]" "" } { 1376 264 408 1392 "CMD1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2366 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd1\[5\] " "Info: Pin cmd1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd1[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 688 1160 1336 704 "cmd1\[0..7\]" "" } { 680 1016 1160 696 "CMD1\[0..7\]" "" } { 1376 264 408 1392 "CMD1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2367 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd1\[6\] " "Info: Pin cmd1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd1[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 688 1160 1336 704 "cmd1\[0..7\]" "" } { 680 1016 1160 696 "CMD1\[0..7\]" "" } { 1376 264 408 1392 "CMD1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2368 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd1\[7\] " "Info: Pin cmd1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd1[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 688 1160 1336 704 "cmd1\[0..7\]" "" } { 680 1016 1160 696 "CMD1\[0..7\]" "" } { 1376 264 408 1392 "CMD1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2369 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron_out\[0\] " "Info: Pin ron_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron_out[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -432 952 1128 -416 "ron_out\[0..7\]" "" } { -440 784 952 -424 "RON_OUT\[0..7\]" "" } { 1408 136 408 1424 "RON_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2410 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron_out\[1\] " "Info: Pin ron_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron_out[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -432 952 1128 -416 "ron_out\[0..7\]" "" } { -440 784 952 -424 "RON_OUT\[0..7\]" "" } { 1408 136 408 1424 "RON_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2411 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron_out\[2\] " "Info: Pin ron_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron_out[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -432 952 1128 -416 "ron_out\[0..7\]" "" } { -440 784 952 -424 "RON_OUT\[0..7\]" "" } { 1408 136 408 1424 "RON_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2412 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron_out\[3\] " "Info: Pin ron_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron_out[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -432 952 1128 -416 "ron_out\[0..7\]" "" } { -440 784 952 -424 "RON_OUT\[0..7\]" "" } { 1408 136 408 1424 "RON_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2413 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron_out\[4\] " "Info: Pin ron_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron_out[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -432 952 1128 -416 "ron_out\[0..7\]" "" } { -440 784 952 -424 "RON_OUT\[0..7\]" "" } { 1408 136 408 1424 "RON_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2414 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron_out\[5\] " "Info: Pin ron_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron_out[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -432 952 1128 -416 "ron_out\[0..7\]" "" } { -440 784 952 -424 "RON_OUT\[0..7\]" "" } { 1408 136 408 1424 "RON_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2415 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron_out\[6\] " "Info: Pin ron_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron_out[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -432 952 1128 -416 "ron_out\[0..7\]" "" } { -440 784 952 -424 "RON_OUT\[0..7\]" "" } { 1408 136 408 1424 "RON_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2416 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron_out\[7\] " "Info: Pin ron_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron_out[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -432 952 1128 -416 "ron_out\[0..7\]" "" } { -440 784 952 -424 "RON_OUT\[0..7\]" "" } { 1408 136 408 1424 "RON_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2417 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[0\] " "Info: Pin OP1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1464 1280 1456 1480 "OP1\[0..7\]" "" } { 1456 1224 1281 1472 "OP1\[0..7\]" "" } { 1696 88 320 1712 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2418 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[1\] " "Info: Pin OP1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1464 1280 1456 1480 "OP1\[0..7\]" "" } { 1456 1224 1281 1472 "OP1\[0..7\]" "" } { 1696 88 320 1712 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2419 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[2\] " "Info: Pin OP1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1464 1280 1456 1480 "OP1\[0..7\]" "" } { 1456 1224 1281 1472 "OP1\[0..7\]" "" } { 1696 88 320 1712 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2420 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[3\] " "Info: Pin OP1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1464 1280 1456 1480 "OP1\[0..7\]" "" } { 1456 1224 1281 1472 "OP1\[0..7\]" "" } { 1696 88 320 1712 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2421 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[4\] " "Info: Pin OP1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1464 1280 1456 1480 "OP1\[0..7\]" "" } { 1456 1224 1281 1472 "OP1\[0..7\]" "" } { 1696 88 320 1712 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2422 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[5\] " "Info: Pin OP1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1464 1280 1456 1480 "OP1\[0..7\]" "" } { 1456 1224 1281 1472 "OP1\[0..7\]" "" } { 1696 88 320 1712 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2423 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[6\] " "Info: Pin OP1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1464 1280 1456 1480 "OP1\[0..7\]" "" } { 1456 1224 1281 1472 "OP1\[0..7\]" "" } { 1696 88 320 1712 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2424 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[7\] " "Info: Pin OP1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1464 1280 1456 1480 "OP1\[0..7\]" "" } { 1456 1224 1281 1472 "OP1\[0..7\]" "" } { 1696 88 320 1712 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2425 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CACHE_CLK\[0\] " "Info: Pin CACHE_CLK\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CACHE_CLK[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -8 992 1179 8 "CACHE_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE_CLK[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2442 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CACHE_CLK\[1\] " "Info: Pin CACHE_CLK\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CACHE_CLK[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -8 992 1179 8 "CACHE_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE_CLK[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2443 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CACHE_CLK\[2\] " "Info: Pin CACHE_CLK\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CACHE_CLK[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -8 992 1179 8 "CACHE_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE_CLK[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2444 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CACHE_CLK\[3\] " "Info: Pin CACHE_CLK\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CACHE_CLK[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -8 992 1179 8 "CACHE_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE_CLK[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2445 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[0\] " "Info: Pin cb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2446 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[1\] " "Info: Pin cb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2447 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[3\] " "Info: Pin cb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2449 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[4\] " "Info: Pin cb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2450 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[5\] " "Info: Pin cb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2451 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[6\] " "Info: Pin cb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2452 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[7\] " "Info: Pin cb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2453 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[8\] " "Info: Pin cb\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[8] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2454 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[9\] " "Info: Pin cb\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[9] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2455 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[10\] " "Info: Pin cb\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[10] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2456 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[11\] " "Info: Pin cb\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[11] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2457 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[12\] " "Info: Pin cb\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[12] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2458 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[13\] " "Info: Pin cb\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[13] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2459 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[14\] " "Info: Pin cb\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[14] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2460 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[15\] " "Info: Pin cb\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[15] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2461 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[16\] " "Info: Pin cb\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[16] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2462 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[17\] " "Info: Pin cb\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[17] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2463 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[18\] " "Info: Pin cb\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[18] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2464 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[19\] " "Info: Pin cb\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[19] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2465 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[20\] " "Info: Pin cb\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[20] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2466 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[21\] " "Info: Pin cb\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[21] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2467 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[22\] " "Info: Pin cb\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[22] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2468 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[23\] " "Info: Pin cb\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[23] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2469 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[24\] " "Info: Pin cb\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[24] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2470 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[25\] " "Info: Pin cb\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[25] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2471 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[26\] " "Info: Pin cb\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[26] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2472 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[27\] " "Info: Pin cb\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[27] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2473 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[28\] " "Info: Pin cb\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[28] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2474 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[29\] " "Info: Pin cb\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[29] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2475 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[30\] " "Info: Pin cb\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[30] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2476 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[31\] " "Info: Pin cb\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[31] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2477 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[32\] " "Info: Pin cb\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[32] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -312 992 1168 -296 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2478 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_UNIT_CLK\[0\] " "Info: Pin CONTROL_UNIT_CLK\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROL_UNIT_CLK[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 344 936 1169 360 "CONTROL_UNIT_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT_CLK[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2479 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_UNIT_CLK\[1\] " "Info: Pin CONTROL_UNIT_CLK\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROL_UNIT_CLK[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 344 936 1169 360 "CONTROL_UNIT_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT_CLK[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2480 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_UNIT_CLK\[2\] " "Info: Pin CONTROL_UNIT_CLK\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROL_UNIT_CLK[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 344 936 1169 360 "CONTROL_UNIT_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT_CLK[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2481 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_UNIT_CLK\[3\] " "Info: Pin CONTROL_UNIT_CLK\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROL_UNIT_CLK[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 344 936 1169 360 "CONTROL_UNIT_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT_CLK[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2482 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_COUNTER\[0\] " "Info: Pin DF_COUNTER\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_COUNTER[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1536 1096 1292 1552 "DF_COUNTER\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_COUNTER[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2483 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_COUNTER\[1\] " "Info: Pin DF_COUNTER\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_COUNTER[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1536 1096 1292 1552 "DF_COUNTER\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_COUNTER[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2484 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_COUNTER\[2\] " "Info: Pin DF_COUNTER\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_COUNTER[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1536 1096 1292 1552 "DF_COUNTER\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_COUNTER[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2485 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DF_COUNTER\[3\] " "Info: Pin DF_COUNTER\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DF_COUNTER[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1536 1096 1292 1552 "DF_COUNTER\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF_COUNTER[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2486 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[0\] " "Info: Pin OP_CODE_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2489 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[1\] " "Info: Pin OP_CODE_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2490 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[2\] " "Info: Pin OP_CODE_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2491 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[3\] " "Info: Pin OP_CODE_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2492 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[4\] " "Info: Pin OP_CODE_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2493 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[5\] " "Info: Pin OP_CODE_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2494 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[6\] " "Info: Pin OP_CODE_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2495 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[7\] " "Info: Pin OP_CODE_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2496 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[8\] " "Info: Pin OP_CODE_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[8] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2497 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[9\] " "Info: Pin OP_CODE_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[9] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2498 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[10\] " "Info: Pin OP_CODE_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[10] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2499 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[11\] " "Info: Pin OP_CODE_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[11] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2500 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[12\] " "Info: Pin OP_CODE_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[12] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2501 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[13\] " "Info: Pin OP_CODE_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[13] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2502 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[14\] " "Info: Pin OP_CODE_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[14] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2503 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE_OUT\[15\] " "Info: Pin OP_CODE_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE_OUT[15] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 952 1200 1408 968 "OP_CODE_OUT\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2504 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PARCER_RON_NUM_OUT_OUT\[0\] " "Info: Pin PARCER_RON_NUM_OUT_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PARCER_RON_NUM_OUT_OUT[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1056 1208 1492 1072 "PARCER_RON_NUM_OUT_OUT\[0..1\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARCER_RON_NUM_OUT_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2505 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PARCER_RON_NUM_OUT_OUT\[1\] " "Info: Pin PARCER_RON_NUM_OUT_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PARCER_RON_NUM_OUT_OUT[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 1056 1208 1492 1072 "PARCER_RON_NUM_OUT_OUT\[0..1\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARCER_RON_NUM_OUT_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2506 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP_OUT\[0\] " "Info: Pin SP_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SP_OUT[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2176 760 936 2192 "SP_OUT\[0..1\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2507 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP_OUT\[1\] " "Info: Pin SP_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SP_OUT[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2176 760 936 2192 "SP_OUT\[0..1\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2508 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_counter\[0\] " "Info: Pin stack_counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_counter[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2160 760 950 2176 "stack_counter\[0..1\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2509 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_counter\[1\] " "Info: Pin stack_counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_counter[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 2160 760 950 2176 "stack_counter\[0..1\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2510 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 296 216 384 312 "clk" "" } { 288 384 480 304 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2514 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROL_UNIT:inst28\|inst31  " "Info: Automatically promoted node CONTROL_UNIT:inst28\|inst31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF:inst33\|lpm_counter5:inst28\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node IF:inst33\|lpm_counter5:inst28\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/CPU/db/cntr_4pi.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF:inst33|lpm_counter5:inst28|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2217 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF:inst33\|lpm_counter5:inst28\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node IF:inst33\|lpm_counter5:inst28\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/CPU/db/cntr_4pi.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF:inst33|lpm_counter5:inst28|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2219 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF:inst33\|lpm_counter5:inst28\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node IF:inst33\|lpm_counter5:inst28\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/CPU/db/cntr_4pi.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF:inst33|lpm_counter5:inst28|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2221 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX:inst41\|lpm_counter7:inst38\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node EX:inst41\|lpm_counter7:inst38\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/CPU/db/cntr_4pi.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX:inst41|lpm_counter7:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 6131 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX:inst41\|lpm_counter7:inst38\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node EX:inst41\|lpm_counter7:inst38\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/CPU/db/cntr_4pi.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX:inst41|lpm_counter7:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 6132 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX:inst41\|lpm_counter7:inst38\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node EX:inst41\|lpm_counter7:inst38\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/CPU/db/cntr_4pi.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX:inst41|lpm_counter7:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 6133 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STACK_CONTROLLER:inst37\|lpm_counter6:inst6\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node STACK_CONTROLLER:inst37\|lpm_counter6:inst6\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_3pi.tdf" "" { Text "C:/CPU/db/cntr_3pi.tdf" 48 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_CONTROLLER:inst37|lpm_counter6:inst6|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2139 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STACK_CONTROLLER:inst37\|lpm_counter6:inst6\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node STACK_CONTROLLER:inst37\|lpm_counter6:inst6\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_3pi.tdf" "" { Text "C:/CPU/db/cntr_3pi.tdf" 48 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_CONTROLLER:inst37|lpm_counter6:inst6|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2141 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DF:inst35\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node DF:inst35\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_5pi.tdf" "" { Text "C:/CPU/db/cntr_5pi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF:inst35|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2075 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DF:inst35\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node DF:inst35\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_5pi.tdf" "" { Text "C:/CPU/db/cntr_5pi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DF:inst35|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2077 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "BLOCKS/CPU/CONTROL_UNIT.bdf" "" { Schematic "C:/CPU/BLOCKS/CPU/CONTROL_UNIT.bdf" { { -1160 264 328 -1112 "inst31" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst28|inst31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 1917 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst\|inst15  " "Info: Automatically promoted node MEMORY:inst\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/MEMORY/MEMORY.bdf" "" { Schematic "C:/CPU/BLOCKS/MEMORY/MEMORY.bdf" { { 536 432 496 584 "inst15" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 1912 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst64\|inst1  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst64\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -480 560 624 -432 "inst1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst64|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 3968 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst64\|inst2  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst64\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -408 560 624 -360 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst64|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 3969 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst64\|inst3  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst64\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -488 864 928 -440 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst64|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 3970 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst64\|inst4  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst64\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -416 864 928 -368 "inst4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst64|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 3971 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst\|inst1  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -480 560 624 -432 "inst1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 3824 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst\|inst2  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -408 560 624 -360 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 3825 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst\|inst3  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -488 864 928 -440 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 3826 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst\|inst4  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -416 864 928 -368 "inst4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 3827 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst52\|ROW:inst64\|inst1  " "Info: Automatically promoted node CACHE:inst31\|SET:inst52\|ROW:inst64\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -480 560 624 -432 "inst1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst52|ROW:inst64|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 5573 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst52\|ROW:inst64\|inst2  " "Info: Automatically promoted node CACHE:inst31\|SET:inst52\|ROW:inst64\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -408 560 624 -360 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst52|ROW:inst64|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 5574 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst52\|ROW:inst64\|inst3  " "Info: Automatically promoted node CACHE:inst31\|SET:inst52\|ROW:inst64\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -488 864 928 -440 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst52|ROW:inst64|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 5575 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst52\|ROW:inst64\|inst4  " "Info: Automatically promoted node CACHE:inst31\|SET:inst52\|ROW:inst64\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -416 864 928 -368 "inst4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst52|ROW:inst64|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 5576 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst52\|ROW:inst\|inst1  " "Info: Automatically promoted node CACHE:inst31\|SET:inst52\|ROW:inst\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -480 560 624 -432 "inst1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst52|ROW:inst|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 5429 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst52\|ROW:inst\|inst2  " "Info: Automatically promoted node CACHE:inst31\|SET:inst52\|ROW:inst\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -408 560 624 -360 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst52|ROW:inst|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 5430 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "192 unused 3.3V 1 191 0 " "Info: Number of I/O pins in group: 192 (unused VREF, 3.3V VCCIO, 1 input, 191 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Info: Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.103 ns register register " "Info: Estimated most critical path is register to register delay of 2.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CACHE:inst31\|SET:inst64\|LRU:inst17\|lpm_dff1:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X30_Y11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y11; Fanout = 8; REG Node = 'CACHE:inst31\|SET:inst64\|LRU:inst17\|lpm_dff1:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst64|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.272 ns) 0.403 ns CACHE:inst31\|SET:inst64\|LRU:inst17\|lpm_counter3:inst16\|lpm_counter:lpm_counter_component\|cntr_8ek:auto_generated\|_~0 2 COMB LAB_X30_Y11 1 " "Info: 2: + IC(0.131 ns) + CELL(0.272 ns) = 0.403 ns; Loc. = LAB_X30_Y11; Fanout = 1; COMB Node = 'CACHE:inst31\|SET:inst64\|LRU:inst17\|lpm_counter3:inst16\|lpm_counter:lpm_counter_component\|cntr_8ek:auto_generated\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { CACHE:inst31|SET:inst64|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0] CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.272 ns) 1.156 ns CACHE:inst31\|SET:inst64\|LRU:inst17\|lpm_counter3:inst16\|lpm_counter:lpm_counter_component\|cntr_8ek:auto_generated\|_~1 3 COMB LAB_X25_Y11 2 " "Info: 3: + IC(0.481 ns) + CELL(0.272 ns) = 1.156 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'CACHE:inst31\|SET:inst64\|LRU:inst17\|lpm_counter3:inst16\|lpm_counter:lpm_counter_component\|cntr_8ek:auto_generated\|_~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|_~0 CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|_~1 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.746 ns) 2.103 ns CACHE:inst31\|SET:inst64\|LRU:inst17\|lpm_counter3:inst16\|lpm_counter:lpm_counter_component\|cntr_8ek:auto_generated\|safe_q\[1\] 4 REG LAB_X25_Y11 5 " "Info: 4: + IC(0.201 ns) + CELL(0.746 ns) = 2.103 ns; Loc. = LAB_X25_Y11; Fanout = 5; REG Node = 'CACHE:inst31\|SET:inst64\|LRU:inst17\|lpm_counter3:inst16\|lpm_counter:lpm_counter_component\|cntr_8ek:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|_~1 CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_8ek.tdf" "" { Text "C:/CPU/db/cntr_8ek.tdf" 56 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 61.34 % ) " "Info: Total cell delay = 1.290 ns ( 61.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.813 ns ( 38.66 % ) " "Info: Total interconnect delay = 0.813 ns ( 38.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { CACHE:inst31|SET:inst64|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0] CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|_~0 CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|_~1 CACHE:inst31|SET:inst64|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "4 8681 " "Info: 4 (of 8681) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Info: Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "191 " "Warning: Found 191 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[0\] 0 " "Info: Pin \"cache_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[1\] 0 " "Info: Pin \"cache_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[2\] 0 " "Info: Pin \"cache_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[3\] 0 " "Info: Pin \"cache_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[4\] 0 " "Info: Pin \"cache_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[5\] 0 " "Info: Pin \"cache_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[6\] 0 " "Info: Pin \"cache_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[7\] 0 " "Info: Pin \"cache_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_ADDRESS_SET\[0\] 0 " "Info: Pin \"DF_ADDRESS_SET\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_ADDRESS_SET\[1\] 0 " "Info: Pin \"DF_ADDRESS_SET\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_ADDRESS_SET\[2\] 0 " "Info: Pin \"DF_ADDRESS_SET\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_ADDRESS_SET\[3\] 0 " "Info: Pin \"DF_ADDRESS_SET\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_ADDRESS_SET\[4\] 0 " "Info: Pin \"DF_ADDRESS_SET\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_ADDRESS_SET\[5\] 0 " "Info: Pin \"DF_ADDRESS_SET\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_ADDRESS_SET\[6\] 0 " "Info: Pin \"DF_ADDRESS_SET\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_ADDRESS_SET\[7\] 0 " "Info: Pin \"DF_ADDRESS_SET\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_CACHE\[0\] 0 " "Info: Pin \"DATA_TO_CACHE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_CACHE\[1\] 0 " "Info: Pin \"DATA_TO_CACHE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_CACHE\[2\] 0 " "Info: Pin \"DATA_TO_CACHE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_CACHE\[3\] 0 " "Info: Pin \"DATA_TO_CACHE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_CACHE\[4\] 0 " "Info: Pin \"DATA_TO_CACHE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_CACHE\[5\] 0 " "Info: Pin \"DATA_TO_CACHE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_CACHE\[6\] 0 " "Info: Pin \"DATA_TO_CACHE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_CACHE\[7\] 0 " "Info: Pin \"DATA_TO_CACHE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[0\] 0 " "Info: Pin \"MEM_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[1\] 0 " "Info: Pin \"MEM_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[2\] 0 " "Info: Pin \"MEM_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[3\] 0 " "Info: Pin \"MEM_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[4\] 0 " "Info: Pin \"MEM_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[5\] 0 " "Info: Pin \"MEM_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[6\] 0 " "Info: Pin \"MEM_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[7\] 0 " "Info: Pin \"MEM_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[0\] 0 " "Info: Pin \"MEM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[1\] 0 " "Info: Pin \"MEM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[2\] 0 " "Info: Pin \"MEM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[3\] 0 " "Info: Pin \"MEM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[4\] 0 " "Info: Pin \"MEM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[5\] 0 " "Info: Pin \"MEM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[6\] 0 " "Info: Pin \"MEM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[7\] 0 " "Info: Pin \"MEM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[0\] 0 " "Info: Pin \"ALU_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[1\] 0 " "Info: Pin \"ALU_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[2\] 0 " "Info: Pin \"ALU_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[3\] 0 " "Info: Pin \"ALU_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[4\] 0 " "Info: Pin \"ALU_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[5\] 0 " "Info: Pin \"ALU_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[6\] 0 " "Info: Pin \"ALU_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[7\] 0 " "Info: Pin \"ALU_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cach_address\[0\] 0 " "Info: Pin \"cach_address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cach_address\[1\] 0 " "Info: Pin \"cach_address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cach_address\[2\] 0 " "Info: Pin \"cach_address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cach_address\[3\] 0 " "Info: Pin \"cach_address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cach_address\[4\] 0 " "Info: Pin \"cach_address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cach_address\[5\] 0 " "Info: Pin \"cach_address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cach_address\[6\] 0 " "Info: Pin \"cach_address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cach_address\[7\] 0 " "Info: Pin \"cach_address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[2\] 0 " "Info: Pin \"cb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_RON_NUM\[0\] 0 " "Info: Pin \"DF_RON_NUM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_RON_NUM\[1\] 0 " "Info: Pin \"DF_RON_NUM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESSING_TYPE_OUT 0 " "Info: Pin \"ADDRESSING_TYPE_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd0\[0\] 0 " "Info: Pin \"cmd0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd0\[1\] 0 " "Info: Pin \"cmd0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd0\[2\] 0 " "Info: Pin \"cmd0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd0\[3\] 0 " "Info: Pin \"cmd0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd0\[4\] 0 " "Info: Pin \"cmd0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd0\[5\] 0 " "Info: Pin \"cmd0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd0\[6\] 0 " "Info: Pin \"cmd0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd0\[7\] 0 " "Info: Pin \"cmd0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STACK_OUT\[0\] 0 " "Info: Pin \"STACK_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STACK_OUT\[1\] 0 " "Info: Pin \"STACK_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STACK_OUT\[2\] 0 " "Info: Pin \"STACK_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STACK_OUT\[3\] 0 " "Info: Pin \"STACK_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STACK_OUT\[4\] 0 " "Info: Pin \"STACK_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STACK_OUT\[5\] 0 " "Info: Pin \"STACK_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STACK_OUT\[6\] 0 " "Info: Pin \"STACK_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STACK_OUT\[7\] 0 " "Info: Pin \"STACK_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_STACK\[0\] 0 " "Info: Pin \"DATA_TO_STACK\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_STACK\[1\] 0 " "Info: Pin \"DATA_TO_STACK\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_STACK\[2\] 0 " "Info: Pin \"DATA_TO_STACK\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_STACK\[3\] 0 " "Info: Pin \"DATA_TO_STACK\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_STACK\[4\] 0 " "Info: Pin \"DATA_TO_STACK\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_STACK\[5\] 0 " "Info: Pin \"DATA_TO_STACK\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_STACK\[6\] 0 " "Info: Pin \"DATA_TO_STACK\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_TO_STACK\[7\] 0 " "Info: Pin \"DATA_TO_STACK\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLAG_OUT\[0\] 0 " "Info: Pin \"FLAG_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLAG_OUT\[1\] 0 " "Info: Pin \"FLAG_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLAG_OUT\[2\] 0 " "Info: Pin \"FLAG_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLAG_OUT\[3\] 0 " "Info: Pin \"FLAG_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLAG_OUT\[4\] 0 " "Info: Pin \"FLAG_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLAG_OUT\[5\] 0 " "Info: Pin \"FLAG_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLAG_OUT\[6\] 0 " "Info: Pin \"FLAG_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLAG_OUT\[7\] 0 " "Info: Pin \"FLAG_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "over_flag 0 " "Info: Pin \"over_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[0\] 0 " "Info: Pin \"OP0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[1\] 0 " "Info: Pin \"OP0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[2\] 0 " "Info: Pin \"OP0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[3\] 0 " "Info: Pin \"OP0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[4\] 0 " "Info: Pin \"OP0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[5\] 0 " "Info: Pin \"OP0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[6\] 0 " "Info: Pin \"OP0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[7\] 0 " "Info: Pin \"OP0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd1\[0\] 0 " "Info: Pin \"cmd1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd1\[1\] 0 " "Info: Pin \"cmd1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd1\[2\] 0 " "Info: Pin \"cmd1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd1\[3\] 0 " "Info: Pin \"cmd1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd1\[4\] 0 " "Info: Pin \"cmd1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd1\[5\] 0 " "Info: Pin \"cmd1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd1\[6\] 0 " "Info: Pin \"cmd1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd1\[7\] 0 " "Info: Pin \"cmd1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron_out\[0\] 0 " "Info: Pin \"ron_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron_out\[1\] 0 " "Info: Pin \"ron_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron_out\[2\] 0 " "Info: Pin \"ron_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron_out\[3\] 0 " "Info: Pin \"ron_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron_out\[4\] 0 " "Info: Pin \"ron_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron_out\[5\] 0 " "Info: Pin \"ron_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron_out\[6\] 0 " "Info: Pin \"ron_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron_out\[7\] 0 " "Info: Pin \"ron_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[0\] 0 " "Info: Pin \"OP1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[1\] 0 " "Info: Pin \"OP1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[2\] 0 " "Info: Pin \"OP1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[3\] 0 " "Info: Pin \"OP1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[4\] 0 " "Info: Pin \"OP1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[5\] 0 " "Info: Pin \"OP1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[6\] 0 " "Info: Pin \"OP1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[7\] 0 " "Info: Pin \"OP1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CACHE_CLK\[0\] 0 " "Info: Pin \"CACHE_CLK\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CACHE_CLK\[1\] 0 " "Info: Pin \"CACHE_CLK\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CACHE_CLK\[2\] 0 " "Info: Pin \"CACHE_CLK\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CACHE_CLK\[3\] 0 " "Info: Pin \"CACHE_CLK\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[0\] 0 " "Info: Pin \"cb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[1\] 0 " "Info: Pin \"cb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[3\] 0 " "Info: Pin \"cb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[4\] 0 " "Info: Pin \"cb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[5\] 0 " "Info: Pin \"cb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[6\] 0 " "Info: Pin \"cb\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[7\] 0 " "Info: Pin \"cb\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[8\] 0 " "Info: Pin \"cb\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[9\] 0 " "Info: Pin \"cb\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[10\] 0 " "Info: Pin \"cb\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[11\] 0 " "Info: Pin \"cb\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[12\] 0 " "Info: Pin \"cb\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[13\] 0 " "Info: Pin \"cb\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[14\] 0 " "Info: Pin \"cb\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[15\] 0 " "Info: Pin \"cb\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[16\] 0 " "Info: Pin \"cb\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[17\] 0 " "Info: Pin \"cb\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[18\] 0 " "Info: Pin \"cb\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[19\] 0 " "Info: Pin \"cb\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[20\] 0 " "Info: Pin \"cb\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[21\] 0 " "Info: Pin \"cb\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[22\] 0 " "Info: Pin \"cb\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[23\] 0 " "Info: Pin \"cb\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[24\] 0 " "Info: Pin \"cb\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[25\] 0 " "Info: Pin \"cb\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[26\] 0 " "Info: Pin \"cb\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[27\] 0 " "Info: Pin \"cb\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[28\] 0 " "Info: Pin \"cb\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[29\] 0 " "Info: Pin \"cb\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[30\] 0 " "Info: Pin \"cb\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[31\] 0 " "Info: Pin \"cb\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[32\] 0 " "Info: Pin \"cb\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROL_UNIT_CLK\[0\] 0 " "Info: Pin \"CONTROL_UNIT_CLK\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROL_UNIT_CLK\[1\] 0 " "Info: Pin \"CONTROL_UNIT_CLK\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROL_UNIT_CLK\[2\] 0 " "Info: Pin \"CONTROL_UNIT_CLK\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROL_UNIT_CLK\[3\] 0 " "Info: Pin \"CONTROL_UNIT_CLK\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_COUNTER\[0\] 0 " "Info: Pin \"DF_COUNTER\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_COUNTER\[1\] 0 " "Info: Pin \"DF_COUNTER\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_COUNTER\[2\] 0 " "Info: Pin \"DF_COUNTER\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DF_COUNTER\[3\] 0 " "Info: Pin \"DF_COUNTER\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[0\] 0 " "Info: Pin \"OP_CODE_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[1\] 0 " "Info: Pin \"OP_CODE_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[2\] 0 " "Info: Pin \"OP_CODE_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[3\] 0 " "Info: Pin \"OP_CODE_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[4\] 0 " "Info: Pin \"OP_CODE_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[5\] 0 " "Info: Pin \"OP_CODE_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[6\] 0 " "Info: Pin \"OP_CODE_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[7\] 0 " "Info: Pin \"OP_CODE_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[8\] 0 " "Info: Pin \"OP_CODE_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[9\] 0 " "Info: Pin \"OP_CODE_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[10\] 0 " "Info: Pin \"OP_CODE_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[11\] 0 " "Info: Pin \"OP_CODE_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[12\] 0 " "Info: Pin \"OP_CODE_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[13\] 0 " "Info: Pin \"OP_CODE_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[14\] 0 " "Info: Pin \"OP_CODE_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE_OUT\[15\] 0 " "Info: Pin \"OP_CODE_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PARCER_RON_NUM_OUT_OUT\[0\] 0 " "Info: Pin \"PARCER_RON_NUM_OUT_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PARCER_RON_NUM_OUT_OUT\[1\] 0 " "Info: Pin \"PARCER_RON_NUM_OUT_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SP_OUT\[0\] 0 " "Info: Pin \"SP_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SP_OUT\[1\] 0 " "Info: Pin \"SP_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_counter\[0\] 0 " "Info: Pin \"stack_counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_counter\[1\] 0 " "Info: Pin \"stack_counter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 18:25:59 2013 " "Info: Processing ended: Sun May 12 18:25:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Info: Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Info: Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
