INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/bram_fifo_fpro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_fifo_fpro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/chu_frame_buffer_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_frame_buffer_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/chu_vga_dummy_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_vga_dummy_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/chu_vga_sync_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chu_vga_sync_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/frame_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/frame_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_palette_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/frame_src.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_src
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/line_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Hardwares/IPModules/HyperNovae GPU/HyperNovae GPU.srcs/sources_1/new/sync_rw_port_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rw_port_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Porting codes/M14 - Basic Video Controller/vga_demo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_demo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Hardwares/IPModules/HyperNovae GPU/HyperNovae GPU.srcs/sources_1/new/vga_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_sys_daisy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CelestiCall/Hardwares/IPModules/HyperNovae GPU/HyperNovae GPU.srcs/sim_1/new/vga_demo_tb1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_demo_tb1
