{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 26, "design__inferred_latch__count": 0, "design__instance__count": 1360, "design__instance__area": 30864.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 13, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.015475998632609844, "power__switching__total": 0.005066476762294769, "power__leakage__total": 3.679250255572697e-07, "power__total": 0.020542845129966736, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.232002, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.232002, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.356025, "timing__setup__ws__corner:nom_tt_025C_5v00": 6.846016, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.356025, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 9.30619, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 13, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.152106, "clock__skew__worst_setup": -0.406385, "timing__hold__ws": 0.116698, "timing__setup__ws": 2.455546, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.116698, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 4.697077, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.3 278.22", "design__core__bbox": "6.72 15.68 253.12 258.72", "design__io": 46, "design__die__area": 72420.7, "design__core__area": 59885.1, "design__instance__count__stdcell": 1360, "design__instance__area__stdcell": 30864.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.515396, "design__instance__utilization__stdcell": 0.515396, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 44, "design__io__hpwl": 7318738, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 30282.2, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 875, "route__net__special": 2, "route__drc_errors__iter:1": 284, "route__wirelength__iter:1": 33909, "route__drc_errors__iter:2": 28, "route__wirelength__iter:2": 33380, "route__drc_errors__iter:3": 27, "route__wirelength__iter:3": 33172, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 33154, "route__drc_errors": 0, "route__wirelength": 33154, "route__vias": 5442, "route__vias__singlecut": 5442, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 543.04, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 13, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.390931, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.390931, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.893645, "timing__setup__ws__corner:nom_ss_125C_4v50": 2.563734, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0.0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 0.893645, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 4.901607, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 13, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.157353, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.157353, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.117687, "timing__setup__ws__corner:nom_ff_n40C_5v50": 8.716731, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.117687, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 11.27237, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 13, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.224306, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.224306, "timing__hold__ws__corner:min_tt_025C_5v00": 0.354358, "timing__setup__ws__corner:min_tt_025C_5v00": 6.89682, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.354358, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 9.404942, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 13, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.378291, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.378291, "timing__hold__ws__corner:min_ss_125C_4v50": 0.890821, "timing__setup__ws__corner:min_ss_125C_4v50": 2.654242, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": 0.0, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 0.890821, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 5.073622, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 13, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.152106, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.152106, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.116698, "timing__setup__ws__corner:min_ff_n40C_5v50": 8.749956, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.116698, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 11.337358, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 13, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.241288, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.241288, "timing__hold__ws__corner:max_tt_025C_5v00": 0.358057, "timing__setup__ws__corner:max_tt_025C_5v00": 6.785345, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.358057, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 9.188607, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 13, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.406385, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.406385, "timing__hold__ws__corner:max_ss_125C_4v50": 0.89707, "timing__setup__ws__corner:max_ss_125C_4v50": 2.455546, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": 0.0, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 0.89707, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 4.697077, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 13, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.16368, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.16368, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.11888, "timing__setup__ws__corner:max_ff_n40C_5v50": 8.677068, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.11888, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 11.194802, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9947, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00126381, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0052988, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0058149, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00121346, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0058149, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00126, "ir__drop__worst": 0.0053, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}