---
layout: archive
title: "Paper Reading List - SOTA CIM Paradigms"
permalink: /PRL_CIM/
author_profile: true
redirect_from:
  - /about/
---

## **Tradeoff**
* Accuracy
  - Digital Logic **vs.** Analog Logic
* Efficiency
  - Computing-in-Memory Arichitecture **vs.** Von Neumann Architecture
* Flexibility
  - Dataflow Architecture **vs.** Reconfigurable Architecture **vs.** Von Neumann Architecture

## **Classification Methodology References**

* **[Nature Electronics'23]** Z. Sun, S. Kvatinsky, X. Si et al., "**[A full spectrum of computing-in-memory technologies](https://doi.org/10.1038/s41928-023-01053-4)**," in *Nature Electronics*, vol. 6, no. 11, pp. 823–835, 2023.
* **[IEEE JSSC'23]** F. Tu et al., "ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration," in *IEEE JSSC*, vol. 58, no. 1, pp. 243-255, 2023.

## **SOTA CIM Paradigms**
***Analog CIM Architecture (mainly from [Prof. Xiaoming Chen's Group](https://people.ucas.edu.cn/~chenxm))***
* **[DAC'23]** X. Zhang et al., “FSPA: An FeFET-based Sparse Matrix-Dense Vector Multiplication Accelerator,” in *DAC*, 2023, pp. 1-6.
* **[ICCAD'23]** B. Long et al., “Meltrix: A RRAM-Based Polymorphic Architecture Enhanced by Function Synthesis,” in *ICCAD*, 2023, pp. 1-9.

***Digital CIM Architecture (mainly from [Prof. Fengbin Tu's Group](https://fengbintu.github.io/))***
* **[IEEE JSSC'23]** F. Tu et al., "ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration," in *IEEE JSSC*, vol. 58, no. 1, pp. 243-255, 2023.

***Near-Data Processing (NDP) Architecture (mainly from [Prof. Mingyu Gao's Group](https://people.iiis.tsinghua.edu.cn/~gaomy/))***
* **[ASPLOS'23]** B. Tian et al., “ABNDP: Co-optimizing Data Access and Load Balance in Near-Data Processing,” in *ASPLOS*, 2023, pp. 3–17.
* **[ISCA'24]** B. Tian et al., “NDPBridge: Enabling Cross-Bank Coordination in Near-DRAM-Bank Processing Architectures,” in *ISCA*, 2024, pp. 628-643.
