Loading plugins phase: Elapsed time ==> 0s.265ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\Final Code.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0029: information: Voltage Reference Information: Vref 'Default <1.024V>' is connected to terminal 'vminus' of '\ADC:DSM\' but no direct hardware connection exists.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_DelSig_v3_20\PSoC5\ADC_DelSig_v3_20.cysch (Instance:DSM)
 * C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_2)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.562ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Final Code.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\Final Code.cyprj -dcpsoc3 Final Code.v -verilog
======================================================================

======================================================================
Compiling:  Final Code.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\Final Code.cyprj -dcpsoc3 Final Code.v -verilog
======================================================================

======================================================================
Compiling:  Final Code.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\Final Code.cyprj -dcpsoc3 -verilog Final Code.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Sep 15 15:55:59 2017


======================================================================
Compiling:  Final Code.v
Program  :   vpp
Options  :    -yv2 -q10 Final Code.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Sep 15 15:55:59 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Final Code.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Final Code.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\Final Code.cyprj -dcpsoc3 -verilog Final Code.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Sep 15 15:56:00 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\codegentemp\Final Code.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\codegentemp\Final Code.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Final Code.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\Final Code.cyprj -dcpsoc3 -verilog Final Code.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Sep 15 15:56:01 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\codegentemp\Final Code.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\codegentemp\Final Code.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_L:PWMUDB:km_run\
	\PWM_L:PWMUDB:ctrl_cmpmode2_2\
	\PWM_L:PWMUDB:ctrl_cmpmode2_1\
	\PWM_L:PWMUDB:ctrl_cmpmode2_0\
	\PWM_L:PWMUDB:ctrl_cmpmode1_2\
	\PWM_L:PWMUDB:ctrl_cmpmode1_1\
	\PWM_L:PWMUDB:ctrl_cmpmode1_0\
	\PWM_L:PWMUDB:capt_rising\
	\PWM_L:PWMUDB:capt_falling\
	\PWM_L:PWMUDB:trig_rise\
	\PWM_L:PWMUDB:trig_fall\
	\PWM_L:PWMUDB:sc_kill\
	\PWM_L:PWMUDB:min_kill\
	\PWM_L:PWMUDB:km_tc\
	\PWM_L:PWMUDB:db_tc\
	\PWM_L:PWMUDB:dith_sel\
	\PWM_L:PWMUDB:compare2\
	\PWM_L:Net_101\
	Net_613
	Net_614
	\PWM_L:PWMUDB:MODULE_1:b_31\
	\PWM_L:PWMUDB:MODULE_1:b_30\
	\PWM_L:PWMUDB:MODULE_1:b_29\
	\PWM_L:PWMUDB:MODULE_1:b_28\
	\PWM_L:PWMUDB:MODULE_1:b_27\
	\PWM_L:PWMUDB:MODULE_1:b_26\
	\PWM_L:PWMUDB:MODULE_1:b_25\
	\PWM_L:PWMUDB:MODULE_1:b_24\
	\PWM_L:PWMUDB:MODULE_1:b_23\
	\PWM_L:PWMUDB:MODULE_1:b_22\
	\PWM_L:PWMUDB:MODULE_1:b_21\
	\PWM_L:PWMUDB:MODULE_1:b_20\
	\PWM_L:PWMUDB:MODULE_1:b_19\
	\PWM_L:PWMUDB:MODULE_1:b_18\
	\PWM_L:PWMUDB:MODULE_1:b_17\
	\PWM_L:PWMUDB:MODULE_1:b_16\
	\PWM_L:PWMUDB:MODULE_1:b_15\
	\PWM_L:PWMUDB:MODULE_1:b_14\
	\PWM_L:PWMUDB:MODULE_1:b_13\
	\PWM_L:PWMUDB:MODULE_1:b_12\
	\PWM_L:PWMUDB:MODULE_1:b_11\
	\PWM_L:PWMUDB:MODULE_1:b_10\
	\PWM_L:PWMUDB:MODULE_1:b_9\
	\PWM_L:PWMUDB:MODULE_1:b_8\
	\PWM_L:PWMUDB:MODULE_1:b_7\
	\PWM_L:PWMUDB:MODULE_1:b_6\
	\PWM_L:PWMUDB:MODULE_1:b_5\
	\PWM_L:PWMUDB:MODULE_1:b_4\
	\PWM_L:PWMUDB:MODULE_1:b_3\
	\PWM_L:PWMUDB:MODULE_1:b_2\
	\PWM_L:PWMUDB:MODULE_1:b_1\
	\PWM_L:PWMUDB:MODULE_1:b_0\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_615
	Net_612
	\PWM_L:Net_113\
	\PWM_L:Net_107\
	\PWM_L:Net_114\
	\PWM_R:PWMUDB:km_run\
	\PWM_R:PWMUDB:ctrl_cmpmode2_2\
	\PWM_R:PWMUDB:ctrl_cmpmode2_1\
	\PWM_R:PWMUDB:ctrl_cmpmode2_0\
	\PWM_R:PWMUDB:ctrl_cmpmode1_2\
	\PWM_R:PWMUDB:ctrl_cmpmode1_1\
	\PWM_R:PWMUDB:ctrl_cmpmode1_0\
	\PWM_R:PWMUDB:capt_rising\
	\PWM_R:PWMUDB:capt_falling\
	\PWM_R:PWMUDB:trig_rise\
	\PWM_R:PWMUDB:trig_fall\
	\PWM_R:PWMUDB:sc_kill\
	\PWM_R:PWMUDB:min_kill\
	\PWM_R:PWMUDB:km_tc\
	\PWM_R:PWMUDB:db_tc\
	\PWM_R:PWMUDB:dith_sel\
	\PWM_R:PWMUDB:compare2\
	\PWM_R:Net_101\
	Net_490
	Net_491
	\PWM_R:PWMUDB:MODULE_2:b_31\
	\PWM_R:PWMUDB:MODULE_2:b_30\
	\PWM_R:PWMUDB:MODULE_2:b_29\
	\PWM_R:PWMUDB:MODULE_2:b_28\
	\PWM_R:PWMUDB:MODULE_2:b_27\
	\PWM_R:PWMUDB:MODULE_2:b_26\
	\PWM_R:PWMUDB:MODULE_2:b_25\
	\PWM_R:PWMUDB:MODULE_2:b_24\
	\PWM_R:PWMUDB:MODULE_2:b_23\
	\PWM_R:PWMUDB:MODULE_2:b_22\
	\PWM_R:PWMUDB:MODULE_2:b_21\
	\PWM_R:PWMUDB:MODULE_2:b_20\
	\PWM_R:PWMUDB:MODULE_2:b_19\
	\PWM_R:PWMUDB:MODULE_2:b_18\
	\PWM_R:PWMUDB:MODULE_2:b_17\
	\PWM_R:PWMUDB:MODULE_2:b_16\
	\PWM_R:PWMUDB:MODULE_2:b_15\
	\PWM_R:PWMUDB:MODULE_2:b_14\
	\PWM_R:PWMUDB:MODULE_2:b_13\
	\PWM_R:PWMUDB:MODULE_2:b_12\
	\PWM_R:PWMUDB:MODULE_2:b_11\
	\PWM_R:PWMUDB:MODULE_2:b_10\
	\PWM_R:PWMUDB:MODULE_2:b_9\
	\PWM_R:PWMUDB:MODULE_2:b_8\
	\PWM_R:PWMUDB:MODULE_2:b_7\
	\PWM_R:PWMUDB:MODULE_2:b_6\
	\PWM_R:PWMUDB:MODULE_2:b_5\
	\PWM_R:PWMUDB:MODULE_2:b_4\
	\PWM_R:PWMUDB:MODULE_2:b_3\
	\PWM_R:PWMUDB:MODULE_2:b_2\
	\PWM_R:PWMUDB:MODULE_2:b_1\
	\PWM_R:PWMUDB:MODULE_2:b_0\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_492
	Net_489
	\PWM_R:Net_113\
	\PWM_R:Net_107\
	\PWM_R:Net_114\
	Net_99
	Net_100
	Net_101
	Net_103
	Net_104
	Net_105
	Net_106
	Net_165
	Net_166
	Net_167
	Net_169
	Net_170
	Net_171
	Net_172
	\QuadDec_L:Net_1129\
	\QuadDec_L:Cnt16:Net_82\
	\QuadDec_L:Cnt16:Net_95\
	\QuadDec_L:Cnt16:Net_91\
	\QuadDec_L:Cnt16:Net_102\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_R:Net_1129\
	\QuadDec_R:Cnt16:Net_82\
	\QuadDec_R:Cnt16:Net_95\
	\QuadDec_R:Cnt16:Net_91\
	\QuadDec_R:Cnt16:Net_102\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_0\
	\IDAC8:Net_157\
	\ADC:Net_268\
	\ADC:Net_270\
	Net_637
	Net_642
	\UTimer:Net_102\
	Net_651
	Net_652
	Net_653
	Net_654
	Net_655
	Net_656
	Net_657
	\USelect:control_bus_7\
	\USelect:control_bus_6\
	\USelect:control_bus_5\
	\USelect:control_bus_4\
	\USelect:control_bus_3\
	\USelect:control_bus_2\
	\UART:BUART:reset_sr\
	Net_686
	Net_687
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_682
	\UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_7:lt\
	\UART:BUART:sRX:MODULE_7:eq\
	\UART:BUART:sRX:MODULE_7:gt\
	\UART:BUART:sRX:MODULE_7:gte\
	\UART:BUART:sRX:MODULE_7:lte\

    Synthesized names
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 344 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_L:PWMUDB:hwCapture\ to zero
Aliasing \PWM_L:PWMUDB:trig_out\ to one
Aliasing \PWM_L:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_L:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_L:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_L:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_L:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_L:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_L:PWMUDB:final_kill\ to one
Aliasing \PWM_L:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_L:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_L:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_L:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_L:PWMUDB:reset\ to zero
Aliasing \PWM_L:PWMUDB:status_6\ to zero
Aliasing \PWM_L:PWMUDB:status_4\ to zero
Aliasing \PWM_L:PWMUDB:cmp2\ to zero
Aliasing \PWM_L:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_L:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_L:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_L:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_L:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_L:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_L:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_L:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_L:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_R:PWMUDB:hwCapture\ to zero
Aliasing \PWM_R:PWMUDB:trig_out\ to one
Aliasing \PWM_R:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_R:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_R:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_R:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_R:PWMUDB:final_kill\ to one
Aliasing \PWM_R:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_R:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_R:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_R:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_R:PWMUDB:reset\ to zero
Aliasing \PWM_R:PWMUDB:status_6\ to zero
Aliasing \PWM_R:PWMUDB:status_4\ to zero
Aliasing \PWM_R:PWMUDB:cmp2\ to zero
Aliasing \PWM_R:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_R:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_R:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_R:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_R:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_R:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_R:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_R:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_R:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Direction_L:clk\ to zero
Aliasing \Direction_L:rst\ to zero
Aliasing \Direction_R:clk\ to zero
Aliasing \Direction_R:rst\ to zero
Aliasing tmpOE__Motor_L_1_net_0 to one
Aliasing tmpOE__Motor_L_2_net_0 to one
Aliasing tmpOE__Motor_R_1_net_0 to one
Aliasing tmpOE__Motor_R_2_net_0 to one
Aliasing \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_L:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_L:Cnt16:CounterUDB:underflow\ to \QuadDec_L:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:tc_i\ to \QuadDec_L:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_L:bQuadDec:status_4\ to zero
Aliasing \QuadDec_L:bQuadDec:status_5\ to zero
Aliasing \QuadDec_L:bQuadDec:status_6\ to zero
Aliasing \QuadDec_L:Net_1229\ to one
Aliasing \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:underflow\ to \QuadDec_R:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:tc_i\ to \QuadDec_R:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_R:bQuadDec:status_4\ to zero
Aliasing \QuadDec_R:bQuadDec:status_5\ to zero
Aliasing \QuadDec_R:bQuadDec:status_6\ to zero
Aliasing \QuadDec_R:Net_1229\ to one
Aliasing tmpOE__Phase_L_A_net_0 to one
Aliasing tmpOE__Phase_L_B_net_0 to one
Aliasing tmpOE__Phase_R_A_net_0 to one
Aliasing tmpOE__Phase_R_B_net_0 to one
Aliasing \TIA:Net_37\ to zero
Aliasing \TIA:Net_52\ to zero
Aliasing \TIA:Net_38\ to zero
Aliasing \TIA:Net_39\ to zero
Aliasing tmpOE__Red_Pin_net_0 to one
Aliasing tmpOE__Green_Pin_net_0 to one
Aliasing tmpOE__Blue_Pin_net_0 to one
Aliasing tmpOE__PD_net_0 to one
Aliasing \IDAC8:Net_125\ to zero
Aliasing \IDAC8:Net_194\ to zero
Aliasing \IDAC8:Net_195\ to zero
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC:soc\ to one
Aliasing \UTimer:Net_260\ to zero
Aliasing \Trigger:clk\ to zero
Aliasing \Trigger:rst\ to zero
Aliasing \USelect:clk\ to zero
Aliasing \USelect:rst\ to zero
Aliasing tmpOE__Echo0_net_0 to one
Aliasing tmpOE__Echo1_net_0 to one
Aliasing tmpOE__Echo2_net_0 to one
Aliasing tmpOE__Echo3_net_0 to one
Aliasing tmpOE__Trigger3_net_0 to one
Aliasing tmpOE__Trigger2_net_0 to one
Aliasing tmpOE__Trigger1_net_0 to one
Aliasing tmpOE__Trigger0_net_0 to one
Aliasing \Echo:status_0\ to \UTimer:Net_266\
Aliasing \Echo:status_1\ to zero
Aliasing \Echo:status_2\ to zero
Aliasing \Echo:status_3\ to zero
Aliasing \Echo:status_4\ to zero
Aliasing \Echo:status_5\ to zero
Aliasing \Echo:status_6\ to zero
Aliasing \Echo:status_7\ to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__Flag_net_0 to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing \PWM_L:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_L:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_L:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_L:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_L:PWMUDB:prevCompare1\\D\ to \PWM_L:PWMUDB:pwm_temp\
Aliasing \PWM_L:PWMUDB:tc_i_reg\\D\ to \PWM_L:PWMUDB:status_2\
Aliasing \PWM_R:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_R:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_R:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_R:PWMUDB:prevCompare1\\D\ to \PWM_R:PWMUDB:pwm_temp\
Aliasing \PWM_R:PWMUDB:tc_i_reg\\D\ to \PWM_R:PWMUDB:status_2\
Aliasing \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_R:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_R:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \PWM_L:PWMUDB:ctrl_enable\[16] = \PWM_L:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_L:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:hwEnable\[27] = \PWM_L:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_L:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \PWM_L:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:runmode_enable\\S\[34] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:final_enable\[35] = \PWM_L:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_L:PWMUDB:ltch_kill_reg\\R\[39] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:ltch_kill_reg\\S\[40] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:min_kill_reg\\R\[41] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:min_kill_reg\\S\[42] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill\[45] = one[4]
Removing Lhs of wire \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_1\[49] = \PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\[337]
Removing Lhs of wire \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_0\[51] = \PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\[338]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_1\\R\[52] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_1\\S\[53] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_0\\R\[54] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_0\\S\[55] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:reset\[58] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \PWM_L:PWMUDB:status_5\[60] = \PWM_L:PWMUDB:final_kill_reg\[74]
Removing Lhs of wire \PWM_L:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \PWM_L:PWMUDB:status_3\[62] = \PWM_L:PWMUDB:fifo_full\[81]
Removing Rhs of wire \PWM_L:PWMUDB:status_1\[64] = \PWM_L:PWMUDB:cmp2_status_reg\[73]
Removing Rhs of wire \PWM_L:PWMUDB:status_0\[65] = \PWM_L:PWMUDB:cmp1_status_reg\[72]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2_status\[70] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2\[71] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:cmp1_status_reg\\R\[75] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:cmp1_status_reg\\S\[76] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2_status_reg\\R\[77] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2_status_reg\\S\[78] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill_reg\\R\[79] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill_reg\\S\[80] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:cs_addr_2\[82] = \PWM_L:PWMUDB:tc_i\[37]
Removing Lhs of wire \PWM_L:PWMUDB:cs_addr_1\[83] = \PWM_L:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_L:PWMUDB:cs_addr_0\[84] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:compare1\[165] = \PWM_L:PWMUDB:cmp1_less\[136]
Removing Lhs of wire \PWM_L:PWMUDB:pwm1_i\[170] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:pwm2_i\[172] = zero[7]
Removing Rhs of wire \PWM_L:Net_96\[175] = \PWM_L:PWMUDB:pwm_i_reg\[167]
Removing Lhs of wire \PWM_L:PWMUDB:pwm_temp\[178] = \PWM_L:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_23\[219] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_22\[220] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_21\[221] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_20\[222] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_19\[223] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_18\[224] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_17\[225] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_16\[226] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_15\[227] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_14\[228] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_13\[229] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_12\[230] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_11\[231] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_10\[232] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_9\[233] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_8\[234] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_7\[235] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_6\[236] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_5\[237] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_4\[238] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_3\[239] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_2\[240] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_1\[241] = \PWM_L:PWMUDB:MODIN1_1\[242]
Removing Lhs of wire \PWM_L:PWMUDB:MODIN1_1\[242] = \PWM_L:PWMUDB:dith_count_1\[48]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_0\[243] = \PWM_L:PWMUDB:MODIN1_0\[244]
Removing Lhs of wire \PWM_L:PWMUDB:MODIN1_0\[244] = \PWM_L:PWMUDB:dith_count_0\[50]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[376] = one[4]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[377] = one[4]
Removing Rhs of wire Net_263[378] = \PWM_L:Net_96\[175]
Removing Lhs of wire \PWM_R:PWMUDB:ctrl_enable\[397] = \PWM_R:PWMUDB:control_7\[389]
Removing Lhs of wire \PWM_R:PWMUDB:hwCapture\[407] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:hwEnable\[408] = \PWM_R:PWMUDB:control_7\[389]
Removing Lhs of wire \PWM_R:PWMUDB:trig_out\[412] = one[4]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\R\[414] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\S\[415] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:final_enable\[416] = \PWM_R:PWMUDB:runmode_enable\[413]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\R\[420] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\S\[421] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\R\[422] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\S\[423] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill\[426] = one[4]
Removing Lhs of wire \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_1\[430] = \PWM_R:PWMUDB:MODULE_2:g2:a0:s_1\[718]
Removing Lhs of wire \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_0\[432] = \PWM_R:PWMUDB:MODULE_2:g2:a0:s_0\[719]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_1\\R\[433] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_1\\S\[434] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_0\\R\[435] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_0\\S\[436] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:reset\[439] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:status_6\[440] = zero[7]
Removing Rhs of wire \PWM_R:PWMUDB:status_5\[441] = \PWM_R:PWMUDB:final_kill_reg\[455]
Removing Lhs of wire \PWM_R:PWMUDB:status_4\[442] = zero[7]
Removing Rhs of wire \PWM_R:PWMUDB:status_3\[443] = \PWM_R:PWMUDB:fifo_full\[462]
Removing Rhs of wire \PWM_R:PWMUDB:status_1\[445] = \PWM_R:PWMUDB:cmp2_status_reg\[454]
Removing Rhs of wire \PWM_R:PWMUDB:status_0\[446] = \PWM_R:PWMUDB:cmp1_status_reg\[453]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status\[451] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2\[452] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:cmp1_status_reg\\R\[456] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:cmp1_status_reg\\S\[457] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status_reg\\R\[458] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status_reg\\S\[459] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill_reg\\R\[460] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill_reg\\S\[461] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_2\[463] = \PWM_R:PWMUDB:tc_i\[418]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_1\[464] = \PWM_R:PWMUDB:runmode_enable\[413]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_0\[465] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:compare1\[546] = \PWM_R:PWMUDB:cmp1_less\[517]
Removing Lhs of wire \PWM_R:PWMUDB:pwm1_i\[551] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:pwm2_i\[553] = zero[7]
Removing Rhs of wire \PWM_R:Net_96\[556] = \PWM_R:PWMUDB:pwm_i_reg\[548]
Removing Lhs of wire \PWM_R:PWMUDB:pwm_temp\[559] = \PWM_R:PWMUDB:cmp1\[449]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_23\[600] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_22\[601] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_21\[602] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_20\[603] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_19\[604] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_18\[605] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_17\[606] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_16\[607] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_15\[608] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_14\[609] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_13\[610] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_12\[611] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_11\[612] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_10\[613] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_9\[614] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_8\[615] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_7\[616] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_6\[617] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_5\[618] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_4\[619] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_3\[620] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_2\[621] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_1\[622] = \PWM_R:PWMUDB:MODIN2_1\[623]
Removing Lhs of wire \PWM_R:PWMUDB:MODIN2_1\[623] = \PWM_R:PWMUDB:dith_count_1\[429]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_0\[624] = \PWM_R:PWMUDB:MODIN2_0\[625]
Removing Lhs of wire \PWM_R:PWMUDB:MODIN2_0\[625] = \PWM_R:PWMUDB:dith_count_0\[431]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[757] = one[4]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[758] = one[4]
Removing Rhs of wire Net_297[759] = \PWM_R:Net_96\[556]
Removing Lhs of wire \Direction_L:clk\[765] = zero[7]
Removing Lhs of wire \Direction_L:rst\[766] = zero[7]
Removing Rhs of wire Net_443[767] = \Direction_L:control_out_0\[768]
Removing Rhs of wire Net_443[767] = \Direction_L:control_0\[791]
Removing Lhs of wire \Direction_R:clk\[792] = zero[7]
Removing Lhs of wire \Direction_R:rst\[793] = zero[7]
Removing Rhs of wire Net_472[794] = \Direction_R:control_out_0\[795]
Removing Rhs of wire Net_472[794] = \Direction_R:control_0\[818]
Removing Rhs of wire Net_259[821] = \demux_1:tmp__demux_1_0_reg\[819]
Removing Rhs of wire Net_260[822] = \demux_1:tmp__demux_1_1_reg\[820]
Removing Rhs of wire Net_293[825] = \demux_2:tmp__demux_2_0_reg\[823]
Removing Rhs of wire Net_625[826] = \demux_2:tmp__demux_2_1_reg\[824]
Removing Lhs of wire tmpOE__Motor_L_1_net_0[828] = one[4]
Removing Lhs of wire tmpOE__Motor_L_2_net_0[834] = one[4]
Removing Lhs of wire tmpOE__Motor_R_1_net_0[840] = one[4]
Removing Lhs of wire tmpOE__Motor_R_2_net_0[846] = one[4]
Removing Rhs of wire \QuadDec_L:Net_1275\[854] = \QuadDec_L:Cnt16:Net_49\[855]
Removing Rhs of wire \QuadDec_L:Net_1275\[854] = \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\[911]
Removing Lhs of wire \QuadDec_L:Cnt16:Net_89\[857] = \QuadDec_L:Net_1251\[858]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\[867] = zero[7]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\[868] = zero[7]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_enable\[880] = \QuadDec_L:Cnt16:CounterUDB:control_7\[872]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:capt_rising\[882] = zero[7]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:capt_falling\[883] = \QuadDec_L:Cnt16:CounterUDB:prevCapture\[881]
Removing Rhs of wire \QuadDec_L:Net_1260\[887] = \QuadDec_L:bQuadDec:state_2\[1025]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:final_enable\[889] = \QuadDec_L:Cnt16:CounterUDB:control_7\[872]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:counter_enable\[890] = \QuadDec_L:Cnt16:CounterUDB:control_7\[872]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_0\[891] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_status\[892]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_1\[893] = \QuadDec_L:Cnt16:CounterUDB:per_zero\[894]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_2\[895] = \QuadDec_L:Cnt16:CounterUDB:overflow_status\[896]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_3\[897] = \QuadDec_L:Cnt16:CounterUDB:underflow_status\[898]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:status_4\[899] = \QuadDec_L:Cnt16:CounterUDB:hwCapture\[885]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_5\[900] = \QuadDec_L:Cnt16:CounterUDB:fifo_full\[901]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_6\[902] = \QuadDec_L:Cnt16:CounterUDB:fifo_nempty\[903]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:overflow\[905] = \QuadDec_L:Cnt16:CounterUDB:per_FF\[906]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:underflow\[907] = \QuadDec_L:Cnt16:CounterUDB:status_1\[893]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:tc_i\[910] = \QuadDec_L:Cnt16:CounterUDB:reload_tc\[888]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[912] = \QuadDec_L:Cnt16:CounterUDB:cmp_equal\[913]
Removing Rhs of wire \QuadDec_L:Net_1264\[916] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\[915]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:dp_dir\[920] = \QuadDec_L:Net_1251\[858]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_2\[921] = \QuadDec_L:Net_1251\[858]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_1\[922] = \QuadDec_L:Cnt16:CounterUDB:count_enable\[919]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_0\[923] = \QuadDec_L:Cnt16:CounterUDB:reload\[886]
Removing Lhs of wire \QuadDec_L:Net_1290\[1000] = \QuadDec_L:Net_1275\[854]
Removing Lhs of wire \QuadDec_L:bQuadDec:index_filt\[1023] = \QuadDec_L:Net_1232\[1024]
Removing Lhs of wire \QuadDec_L:Net_1232\[1024] = one[4]
Removing Rhs of wire \QuadDec_L:bQuadDec:error\[1026] = \QuadDec_L:bQuadDec:state_3\[1027]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_0\[1030] = \QuadDec_L:Net_530\[1031]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_1\[1032] = \QuadDec_L:Net_611\[1033]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_2\[1034] = \QuadDec_L:Net_1260\[887]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_3\[1035] = \QuadDec_L:bQuadDec:error\[1026]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_4\[1036] = zero[7]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_5\[1037] = zero[7]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_6\[1038] = zero[7]
Removing Lhs of wire \QuadDec_L:Net_1229\[1043] = one[4]
Removing Lhs of wire \QuadDec_L:Net_1272\[1044] = \QuadDec_L:Net_1264\[916]
Removing Rhs of wire \QuadDec_R:Net_1275\[1048] = \QuadDec_R:Cnt16:Net_49\[1049]
Removing Rhs of wire \QuadDec_R:Net_1275\[1048] = \QuadDec_R:Cnt16:CounterUDB:tc_reg_i\[1105]
Removing Lhs of wire \QuadDec_R:Cnt16:Net_89\[1051] = \QuadDec_R:Net_1251\[1052]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_1\[1061] = zero[7]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_0\[1062] = zero[7]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_enable\[1074] = \QuadDec_R:Cnt16:CounterUDB:control_7\[1066]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:capt_rising\[1076] = zero[7]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:capt_falling\[1077] = \QuadDec_R:Cnt16:CounterUDB:prevCapture\[1075]
Removing Rhs of wire \QuadDec_R:Net_1260\[1081] = \QuadDec_R:bQuadDec:state_2\[1219]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:final_enable\[1083] = \QuadDec_R:Cnt16:CounterUDB:control_7\[1066]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:counter_enable\[1084] = \QuadDec_R:Cnt16:CounterUDB:control_7\[1066]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_0\[1085] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_status\[1086]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_1\[1087] = \QuadDec_R:Cnt16:CounterUDB:per_zero\[1088]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_2\[1089] = \QuadDec_R:Cnt16:CounterUDB:overflow_status\[1090]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_3\[1091] = \QuadDec_R:Cnt16:CounterUDB:underflow_status\[1092]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:status_4\[1093] = \QuadDec_R:Cnt16:CounterUDB:hwCapture\[1079]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_5\[1094] = \QuadDec_R:Cnt16:CounterUDB:fifo_full\[1095]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_6\[1096] = \QuadDec_R:Cnt16:CounterUDB:fifo_nempty\[1097]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:overflow\[1099] = \QuadDec_R:Cnt16:CounterUDB:per_FF\[1100]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:underflow\[1101] = \QuadDec_R:Cnt16:CounterUDB:status_1\[1087]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:tc_i\[1104] = \QuadDec_R:Cnt16:CounterUDB:reload_tc\[1082]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[1106] = \QuadDec_R:Cnt16:CounterUDB:cmp_equal\[1107]
Removing Rhs of wire \QuadDec_R:Net_1264\[1110] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\[1109]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:dp_dir\[1114] = \QuadDec_R:Net_1251\[1052]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_2\[1115] = \QuadDec_R:Net_1251\[1052]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_1\[1116] = \QuadDec_R:Cnt16:CounterUDB:count_enable\[1113]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_0\[1117] = \QuadDec_R:Cnt16:CounterUDB:reload\[1080]
Removing Lhs of wire \QuadDec_R:Net_1290\[1194] = \QuadDec_R:Net_1275\[1048]
Removing Lhs of wire \QuadDec_R:bQuadDec:index_filt\[1217] = \QuadDec_R:Net_1232\[1218]
Removing Lhs of wire \QuadDec_R:Net_1232\[1218] = one[4]
Removing Rhs of wire \QuadDec_R:bQuadDec:error\[1220] = \QuadDec_R:bQuadDec:state_3\[1221]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_0\[1224] = \QuadDec_R:Net_530\[1225]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_1\[1226] = \QuadDec_R:Net_611\[1227]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_2\[1228] = \QuadDec_R:Net_1260\[1081]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_3\[1229] = \QuadDec_R:bQuadDec:error\[1220]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_4\[1230] = zero[7]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_5\[1231] = zero[7]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_6\[1232] = zero[7]
Removing Lhs of wire \QuadDec_R:Net_1229\[1237] = one[4]
Removing Lhs of wire \QuadDec_R:Net_1272\[1238] = \QuadDec_R:Net_1264\[1110]
Removing Lhs of wire tmpOE__Phase_L_A_net_0[1241] = one[4]
Removing Lhs of wire tmpOE__Phase_L_B_net_0[1246] = one[4]
Removing Lhs of wire tmpOE__Phase_R_A_net_0[1251] = one[4]
Removing Lhs of wire tmpOE__Phase_R_B_net_0[1256] = one[4]
Removing Lhs of wire \TIA:Net_37\[1263] = zero[7]
Removing Lhs of wire \TIA:Net_52\[1264] = zero[7]
Removing Lhs of wire \TIA:Net_38\[1265] = zero[7]
Removing Lhs of wire \TIA:Net_39\[1266] = zero[7]
Removing Lhs of wire tmpOE__Red_Pin_net_0[1270] = one[4]
Removing Lhs of wire tmpOE__Green_Pin_net_0[1276] = one[4]
Removing Lhs of wire tmpOE__Blue_Pin_net_0[1282] = one[4]
Removing Lhs of wire tmpOE__PD_net_0[1288] = one[4]
Removing Lhs of wire \IDAC8:Net_125\[1294] = zero[7]
Removing Lhs of wire \IDAC8:Net_158\[1295] = zero[7]
Removing Lhs of wire \IDAC8:Net_123\[1296] = zero[7]
Removing Lhs of wire \IDAC8:Net_194\[1300] = zero[7]
Removing Lhs of wire \IDAC8:Net_195\[1301] = zero[7]
Removing Rhs of wire \ADC:Net_488\[1311] = \ADC:Net_250\[1347]
Removing Lhs of wire \ADC:Net_481\[1313] = zero[7]
Removing Lhs of wire \ADC:Net_482\[1314] = zero[7]
Removing Lhs of wire \ADC:Net_252\[1349] = zero[7]
Removing Lhs of wire \ADC:soc\[1351] = one[4]
Removing Lhs of wire \UTimer:Net_260\[1357] = zero[7]
Removing Lhs of wire \UTimer:Net_266\[1358] = Net_638[1366]
Removing Rhs of wire Net_511[1359] = \Trigger:control_out_0\[1384]
Removing Rhs of wire Net_511[1359] = \Trigger:control_0\[1407]
Removing Rhs of wire Net_638[1366] = \mux_1:tmp__mux_1_reg\[1367]
Removing Rhs of wire Net_505_1[1368] = \USelect:control_out_1\[1422]
Removing Rhs of wire Net_505_1[1368] = \USelect:control_1\[1431]
Removing Rhs of wire Net_505_0[1369] = \USelect:control_out_0\[1423]
Removing Rhs of wire Net_505_0[1369] = \USelect:control_0\[1432]
Removing Rhs of wire Net_647[1378] = \demux_3:tmp__demux_3_0_reg\[1374]
Removing Rhs of wire Net_648[1379] = \demux_3:tmp__demux_3_1_reg\[1375]
Removing Rhs of wire Net_649[1380] = \demux_3:tmp__demux_3_2_reg\[1376]
Removing Rhs of wire Net_650[1381] = \demux_3:tmp__demux_3_3_reg\[1377]
Removing Lhs of wire \Trigger:clk\[1382] = zero[7]
Removing Lhs of wire \Trigger:rst\[1383] = zero[7]
Removing Lhs of wire \USelect:clk\[1408] = zero[7]
Removing Lhs of wire \USelect:rst\[1409] = zero[7]
Removing Lhs of wire tmpOE__Echo0_net_0[1434] = one[4]
Removing Lhs of wire tmpOE__Echo1_net_0[1439] = one[4]
Removing Lhs of wire tmpOE__Echo2_net_0[1444] = one[4]
Removing Lhs of wire tmpOE__Echo3_net_0[1449] = one[4]
Removing Lhs of wire tmpOE__Trigger3_net_0[1454] = one[4]
Removing Lhs of wire tmpOE__Trigger2_net_0[1460] = one[4]
Removing Lhs of wire tmpOE__Trigger1_net_0[1466] = one[4]
Removing Lhs of wire tmpOE__Trigger0_net_0[1472] = one[4]
Removing Lhs of wire \Echo:status_0\[1478] = Net_638[1366]
Removing Lhs of wire \Echo:status_1\[1479] = zero[7]
Removing Lhs of wire \Echo:status_2\[1480] = zero[7]
Removing Lhs of wire \Echo:status_3\[1481] = zero[7]
Removing Lhs of wire \Echo:status_4\[1482] = zero[7]
Removing Lhs of wire \Echo:status_5\[1483] = zero[7]
Removing Lhs of wire \Echo:status_6\[1484] = zero[7]
Removing Lhs of wire \Echo:status_7\[1485] = zero[7]
Removing Lhs of wire \UART:Net_61\[1489] = \UART:Net_9\[1488]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[1493] = zero[7]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[1494] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[1495] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[1496] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[1497] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[1498] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[1499] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[1500] = zero[7]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[1512] = \UART:BUART:tx_bitclk_dp\[1548]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1558] = \UART:BUART:tx_counter_dp\[1549]
Removing Lhs of wire \UART:BUART:tx_status_6\[1559] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_5\[1560] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_4\[1561] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_1\[1563] = \UART:BUART:tx_fifo_empty\[1526]
Removing Lhs of wire \UART:BUART:tx_status_3\[1565] = \UART:BUART:tx_fifo_notfull\[1525]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1625] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[1633] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1644]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[1635] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1645]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[1636] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1661]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[1637] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1675]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1638] = \UART:BUART:sRX:s23Poll:MODIN3_1\[1639]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[1639] = \UART:BUART:pollcount_1\[1631]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1640] = \UART:BUART:sRX:s23Poll:MODIN3_0\[1641]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[1641] = \UART:BUART:pollcount_0\[1634]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1647] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1648] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1649] = \UART:BUART:pollcount_1\[1631]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[1650] = \UART:BUART:pollcount_1\[1631]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1651] = \UART:BUART:pollcount_0\[1634]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[1652] = \UART:BUART:pollcount_0\[1634]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1653] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1654] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1655] = \UART:BUART:pollcount_1\[1631]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1656] = \UART:BUART:pollcount_0\[1634]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1657] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1658] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1663] = \UART:BUART:pollcount_1\[1631]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[1664] = \UART:BUART:pollcount_1\[1631]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1665] = \UART:BUART:pollcount_0\[1634]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[1666] = \UART:BUART:pollcount_0\[1634]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1667] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1668] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1669] = \UART:BUART:pollcount_1\[1631]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1670] = \UART:BUART:pollcount_0\[1634]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1671] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1672] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_1\[1679] = zero[7]
Removing Rhs of wire \UART:BUART:rx_status_2\[1680] = \UART:BUART:rx_parity_error_status\[1681]
Removing Rhs of wire \UART:BUART:rx_status_3\[1682] = \UART:BUART:rx_stop_bit_error\[1683]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[1693] = \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[1742]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[1697] = \UART:BUART:sRX:MODULE_7:g1:a0:xneq\[1764]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[1698] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[1699] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[1700] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[1701] = \UART:BUART:sRX:MODIN6_6\[1702]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[1702] = \UART:BUART:rx_count_6\[1620]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[1703] = \UART:BUART:sRX:MODIN6_5\[1704]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[1704] = \UART:BUART:rx_count_5\[1621]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[1705] = \UART:BUART:sRX:MODIN6_4\[1706]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[1706] = \UART:BUART:rx_count_4\[1622]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[1707] = \UART:BUART:sRX:MODIN6_3\[1708]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_3\[1708] = \UART:BUART:rx_count_3\[1623]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[1709] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[1710] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[1711] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[1712] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[1713] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[1714] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[1715] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1716] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1717] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1718] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1719] = \UART:BUART:rx_count_6\[1620]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1720] = \UART:BUART:rx_count_5\[1621]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1721] = \UART:BUART:rx_count_4\[1622]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1722] = \UART:BUART:rx_count_3\[1623]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[1723] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[1724] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[1725] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[1726] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[1727] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[1728] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[1729] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[1744] = \UART:BUART:rx_postpoll\[1579]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[1745] = \UART:BUART:rx_parity_bit\[1696]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1746] = \UART:BUART:rx_postpoll\[1579]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[1747] = \UART:BUART:rx_parity_bit\[1696]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1748] = \UART:BUART:rx_postpoll\[1579]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1749] = \UART:BUART:rx_parity_bit\[1696]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1751] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1752] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1750]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1753] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1750]
Removing Lhs of wire tmpOE__Tx_1_net_0[1775] = one[4]
Removing Lhs of wire tmpOE__Flag_net_0[1781] = one[4]
Removing Lhs of wire tmpOE__Rx_1_net_0[1787] = one[4]
Removing Lhs of wire \PWM_L:PWMUDB:min_kill_reg\\D\[1791] = one[4]
Removing Lhs of wire \PWM_L:PWMUDB:prevCapture\\D\[1792] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:trig_last\\D\[1793] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:ltch_kill_reg\\D\[1796] = one[4]
Removing Lhs of wire \PWM_L:PWMUDB:prevCompare1\\D\[1799] = \PWM_L:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM_L:PWMUDB:cmp1_status_reg\\D\[1800] = \PWM_L:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2_status_reg\\D\[1801] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:pwm_i_reg\\D\[1803] = \PWM_L:PWMUDB:pwm_i\[168]
Removing Lhs of wire \PWM_L:PWMUDB:pwm1_i_reg\\D\[1804] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:pwm2_i_reg\\D\[1805] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:tc_i_reg\\D\[1806] = \PWM_L:PWMUDB:status_2\[63]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\D\[1807] = one[4]
Removing Lhs of wire \PWM_R:PWMUDB:prevCapture\\D\[1808] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:trig_last\\D\[1809] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\D\[1812] = one[4]
Removing Lhs of wire \PWM_R:PWMUDB:prevCompare1\\D\[1815] = \PWM_R:PWMUDB:cmp1\[449]
Removing Lhs of wire \PWM_R:PWMUDB:cmp1_status_reg\\D\[1816] = \PWM_R:PWMUDB:cmp1_status\[450]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status_reg\\D\[1817] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:pwm_i_reg\\D\[1819] = \PWM_R:PWMUDB:pwm_i\[549]
Removing Lhs of wire \PWM_R:PWMUDB:pwm1_i_reg\\D\[1820] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:pwm2_i_reg\\D\[1821] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:tc_i_reg\\D\[1822] = \PWM_R:PWMUDB:status_2\[444]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\[1824] = zero[7]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\\D\[1825] = \QuadDec_L:Cnt16:CounterUDB:overflow\[905]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\\D\[1826] = \QuadDec_L:Cnt16:CounterUDB:status_1\[893]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\\D\[1827] = \QuadDec_L:Cnt16:CounterUDB:reload_tc\[888]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\[1828] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[912]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1829] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[912]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:count_stored_i\\D\[1830] = \QuadDec_L:Net_1203\[918]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:prevCapture\\D\[1839] = zero[7]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\\D\[1840] = \QuadDec_R:Cnt16:CounterUDB:overflow\[1099]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\\D\[1841] = \QuadDec_R:Cnt16:CounterUDB:status_1\[1087]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:tc_reg_i\\D\[1842] = \QuadDec_R:Cnt16:CounterUDB:reload_tc\[1082]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:prevCompare\\D\[1843] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[1106]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1844] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[1106]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:count_stored_i\\D\[1845] = \QuadDec_R:Net_1203\[1112]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1853] = zero[7]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1868] = \UART:BUART:rx_bitclk_pre\[1614]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1877] = \UART:BUART:rx_parity_error_pre\[1691]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1878] = zero[7]

------------------------------------------------------
Aliased 0 equations, 427 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:cmp1\' (cost = 0):
\PWM_L:PWMUDB:cmp1\ <= (\PWM_L:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_L:PWMUDB:dith_count_1\ and \PWM_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:cmp1\' (cost = 0):
\PWM_R:PWMUDB:cmp1\ <= (\PWM_R:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_R:PWMUDB:dith_count_1\ and \PWM_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QuadDec_L:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_L:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_L:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_L:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_L:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_L:Cnt16:CounterUDB:status_1\
	OR \QuadDec_L:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:A_j\' (cost = 1):
\QuadDec_L:bQuadDec:A_j\ <= ((\QuadDec_L:bQuadDec:quad_A_delayed_0\ and \QuadDec_L:bQuadDec:quad_A_delayed_1\ and \QuadDec_L:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:A_k\' (cost = 3):
\QuadDec_L:bQuadDec:A_k\ <= ((not \QuadDec_L:bQuadDec:quad_A_delayed_0\ and not \QuadDec_L:bQuadDec:quad_A_delayed_1\ and not \QuadDec_L:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:B_j\' (cost = 1):
\QuadDec_L:bQuadDec:B_j\ <= ((\QuadDec_L:bQuadDec:quad_B_delayed_0\ and \QuadDec_L:bQuadDec:quad_B_delayed_1\ and \QuadDec_L:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:B_k\' (cost = 3):
\QuadDec_L:bQuadDec:B_k\ <= ((not \QuadDec_L:bQuadDec:quad_B_delayed_0\ and not \QuadDec_L:bQuadDec:quad_B_delayed_1\ and not \QuadDec_L:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:Net_1151\' (cost = 0):
\QuadDec_L:Net_1151\ <= (not \QuadDec_L:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_L:Net_1287\' (cost = 0):
\QuadDec_L:Net_1287\ <= (not \QuadDec_L:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_R:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_R:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_R:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_R:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_R:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_R:Cnt16:CounterUDB:status_1\
	OR \QuadDec_R:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:A_j\' (cost = 1):
\QuadDec_R:bQuadDec:A_j\ <= ((\QuadDec_R:bQuadDec:quad_A_delayed_0\ and \QuadDec_R:bQuadDec:quad_A_delayed_1\ and \QuadDec_R:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:A_k\' (cost = 3):
\QuadDec_R:bQuadDec:A_k\ <= ((not \QuadDec_R:bQuadDec:quad_A_delayed_0\ and not \QuadDec_R:bQuadDec:quad_A_delayed_1\ and not \QuadDec_R:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:B_j\' (cost = 1):
\QuadDec_R:bQuadDec:B_j\ <= ((\QuadDec_R:bQuadDec:quad_B_delayed_0\ and \QuadDec_R:bQuadDec:quad_B_delayed_1\ and \QuadDec_R:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:B_k\' (cost = 3):
\QuadDec_R:bQuadDec:B_k\ <= ((not \QuadDec_R:bQuadDec:quad_B_delayed_0\ and not \QuadDec_R:bQuadDec:quad_B_delayed_1\ and not \QuadDec_R:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:Net_1151\' (cost = 0):
\QuadDec_R:Net_1151\ <= (not \QuadDec_R:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_R:Net_1287\' (cost = 0):
\QuadDec_R:Net_1287\ <= (not \QuadDec_R:Net_1264\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_L:PWMUDB:dith_count_0\ and \PWM_L:PWMUDB:dith_count_1\)
	OR (not \PWM_L:PWMUDB:dith_count_1\ and \PWM_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_R:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_R:PWMUDB:dith_count_0\ and \PWM_R:PWMUDB:dith_count_1\)
	OR (not \PWM_R:PWMUDB:dith_count_1\ and \PWM_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_L:Net_1248\' (cost = 2):
\QuadDec_L:Net_1248\ <= ((not \QuadDec_L:Net_1264\ and \QuadDec_L:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_R:Net_1248\' (cost = 2):
\QuadDec_R:Net_1248\ <= ((not \QuadDec_R:Net_1264\ and \QuadDec_R:Net_1275\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_2365 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_2365 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_2365 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_2365 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_2365 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 99 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_L:PWMUDB:final_capture\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_R:PWMUDB:final_capture\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadDec_L:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_L:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_R:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_L:PWMUDB:final_capture\[86] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[347] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[357] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[367] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:final_capture\[467] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[728] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[738] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[748] = zero[7]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:hwCapture\[885] = zero[7]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:hwCapture\[1079] = zero[7]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1578] = \UART:BUART:rx_bitclk\[1626]
Removing Lhs of wire \UART:BUART:rx_status_0\[1677] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_6\[1686] = zero[7]
Removing Lhs of wire \PWM_L:PWMUDB:runmode_enable\\D\[1794] = \PWM_L:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill_reg\\D\[1802] = zero[7]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\D\[1810] = \PWM_R:PWMUDB:control_7\[389]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill_reg\\D\[1818] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1860] = \UART:BUART:tx_ctrl_mark_last\[1569]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1872] = zero[7]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1873] = zero[7]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1875] = zero[7]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1876] = \UART:BUART:rx_markspace_pre\[1690]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1881] = \UART:BUART:rx_parity_bit\[1696]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_2365 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_2365 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\Final Code.cyprj" -dcpsoc3 "Final Code.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.606ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Friday, 15 September 2017 15:56:02
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Daanish Bootcamp\Documents\PSoC Creator\PSoC Design\ECE3091\Final Code.cydsn\Final Code.cyprj -d CY8C5888LTI-LP097 Final Code.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_L:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_L:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_R:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=8, Signal=Net_572
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'UClock'. Fanout=1, Signal=Net_10
    Digital Clock 3: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_L:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_R:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_R:Net_1264\, Duplicate of \QuadDec_R:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_R:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Net_1264\ (fanout=2)

    Removing \QuadDec_L:Net_1264\, Duplicate of \QuadDec_L:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_L:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Motor_L_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_L_1(0)__PA ,
            pin_input => Net_259 ,
            pad => Motor_L_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_L_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_L_2(0)__PA ,
            pin_input => Net_260 ,
            pad => Motor_L_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_R_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_R_1(0)__PA ,
            pin_input => Net_293 ,
            pad => Motor_R_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_R_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_R_2(0)__PA ,
            pin_input => Net_625 ,
            pad => Motor_R_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Phase_L_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Phase_L_A(0)__PA ,
            fb => Net_533 ,
            pad => Phase_L_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Phase_L_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Phase_L_B(0)__PA ,
            fb => Net_534 ,
            pad => Phase_L_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Phase_R_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Phase_R_A(0)__PA ,
            fb => Net_566 ,
            pad => Phase_R_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Phase_R_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Phase_R_B(0)__PA ,
            fb => Net_567 ,
            pad => Phase_R_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Red_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Red_Pin(0)__PA ,
            pad => Red_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Green_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Green_Pin(0)__PA ,
            pad => Green_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Blue_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Blue_Pin(0)__PA ,
            pad => Blue_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PD(0)__PA ,
            analog_term => Net_1132 ,
            pad => PD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo0(0)__PA ,
            fb => Net_643 ,
            pad => Echo0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo1(0)__PA ,
            fb => Net_644 ,
            pad => Echo1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo2(0)__PA ,
            fb => Net_645 ,
            pad => Echo2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo3(0)__PA ,
            fb => Net_646 ,
            pad => Echo3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger3(0)__PA ,
            pin_input => Net_650 ,
            pad => Trigger3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger2(0)__PA ,
            pin_input => Net_649 ,
            pad => Trigger2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger1(0)__PA ,
            pin_input => Net_648 ,
            pad => Trigger1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger0(0)__PA ,
            pin_input => Net_647 ,
            pad => Trigger0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_2363 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Flag(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Flag(0)__PA ,
            pad => Flag(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_2365 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_R:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1251_split\ (fanout=1)

    MacroCell: Name=\PWM_L:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:tc_i\
        );
        Output = \PWM_L:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_R:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:tc_i\
        );
        Output = \PWM_R:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_259, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_263 * !Net_443
        );
        Output = Net_259 (fanout=1)

    MacroCell: Name=Net_260, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_263 * Net_443
        );
        Output = Net_260 (fanout=1)

    MacroCell: Name=Net_293, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_297 * !Net_472
        );
        Output = Net_293 (fanout=1)

    MacroCell: Name=Net_625, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_297 * Net_472
        );
        Output = Net_625 (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_L:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * \QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * !\QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_R:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * \QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * !\QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_611\ (fanout=1)

    MacroCell: Name=Net_638, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_505_1 * !Net_505_0 * Net_643
            + !Net_505_1 * Net_505_0 * Net_644
            + Net_505_1 * !Net_505_0 * Net_645
            + Net_505_1 * Net_505_0 * Net_646
        );
        Output = Net_638 (fanout=2)

    MacroCell: Name=Net_647, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_511 * !Net_505_1 * !Net_505_0
        );
        Output = Net_647 (fanout=1)

    MacroCell: Name=Net_648, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_511 * !Net_505_1 * Net_505_0
        );
        Output = Net_648 (fanout=1)

    MacroCell: Name=Net_649, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_511 * Net_505_1 * !Net_505_0
        );
        Output = Net_649 (fanout=1)

    MacroCell: Name=Net_650, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_511 * Net_505_1 * Net_505_0
        );
        Output = Net_650 (fanout=1)

    MacroCell: Name=Net_2363, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2363 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_2365 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_533
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_534
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_566
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_567
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\PWM_L:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:control_7\
        );
        Output = \PWM_L:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_L:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_L:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_L:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_L:PWMUDB:prevCompare1\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_L:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_263, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = Net_263 (fanout=2)

    MacroCell: Name=\PWM_R:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:control_7\
        );
        Output = \PWM_R:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_R:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_R:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_R:PWMUDB:prevCompare1\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_297, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = Net_297 (fanout=2)

    MacroCell: Name=\QuadDec_L:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251_split\
        );
        Output = \QuadDec_L:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_L:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1203_split\
        );
        Output = \QuadDec_L:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\
            + \QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\
            + \QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_L:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:error\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_L:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_L:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_L:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_R:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251_split\
        );
        Output = \QuadDec_R:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_L:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:Net_1203\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1203_split\
        );
        Output = \QuadDec_R:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\
            + \QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\
            + \QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_R:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:error\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_R:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_R:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_R:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_2365
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_2365 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_2365 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_2365
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_2365 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_2365 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\QuadDec_R:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:Net_1203\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1203_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_2365
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2365
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_L:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_572 ,
            cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_L:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_L:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_L:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_572 ,
            cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_L:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_L:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_L:PWMUDB:status_3\ ,
            chain_in => \PWM_L:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_L:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_R:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_572 ,
            cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_R:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_R:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_R:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_572 ,
            cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_R:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_R:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_R:PWMUDB:status_3\ ,
            chain_in => \PWM_R:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_R:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_572 ,
            cs_addr_2 => \QuadDec_L:Net_1251\ ,
            cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_572 ,
            cs_addr_2 => \QuadDec_L:Net_1251\ ,
            cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_L:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_572 ,
            cs_addr_2 => \QuadDec_R:Net_1251\ ,
            cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_572 ,
            cs_addr_2 => \QuadDec_R:Net_1251\ ,
            cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_R:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Echo:sts:sts_reg\
        PORT MAP (
            status_0 => Net_638 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_L:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_572 ,
            status_3 => \PWM_L:PWMUDB:status_3\ ,
            status_2 => \PWM_L:PWMUDB:status_2\ ,
            status_0 => \PWM_L:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_R:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_572 ,
            status_3 => \PWM_R:PWMUDB:status_3\ ,
            status_2 => \PWM_R:PWMUDB:status_2\ ,
            status_0 => \PWM_R:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_L:Net_1260\ ,
            clock => Net_572 ,
            status_6 => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_L:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_L:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_L:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_L:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_572 ,
            status_3 => \QuadDec_L:bQuadDec:error\ ,
            status_2 => \QuadDec_L:Net_1260\ ,
            status_1 => \QuadDec_L:Net_611\ ,
            status_0 => \QuadDec_L:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_R:Net_1260\ ,
            clock => Net_572 ,
            status_6 => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_R:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_R:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_R:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_R:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_572 ,
            status_3 => \QuadDec_R:bQuadDec:error\ ,
            status_2 => \QuadDec_R:Net_1260\ ,
            status_1 => \QuadDec_R:Net_611\ ,
            status_0 => \QuadDec_R:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_L:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_572 ,
            control_7 => \PWM_L:PWMUDB:control_7\ ,
            control_6 => \PWM_L:PWMUDB:control_6\ ,
            control_5 => \PWM_L:PWMUDB:control_5\ ,
            control_4 => \PWM_L:PWMUDB:control_4\ ,
            control_3 => \PWM_L:PWMUDB:control_3\ ,
            control_2 => \PWM_L:PWMUDB:control_2\ ,
            control_1 => \PWM_L:PWMUDB:control_1\ ,
            control_0 => \PWM_L:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_R:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_572 ,
            control_7 => \PWM_R:PWMUDB:control_7\ ,
            control_6 => \PWM_R:PWMUDB:control_6\ ,
            control_5 => \PWM_R:PWMUDB:control_5\ ,
            control_4 => \PWM_R:PWMUDB:control_4\ ,
            control_3 => \PWM_R:PWMUDB:control_3\ ,
            control_2 => \PWM_R:PWMUDB:control_2\ ,
            control_1 => \PWM_R:PWMUDB:control_1\ ,
            control_0 => \PWM_R:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Direction_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Direction_L:control_7\ ,
            control_6 => \Direction_L:control_6\ ,
            control_5 => \Direction_L:control_5\ ,
            control_4 => \Direction_L:control_4\ ,
            control_3 => \Direction_L:control_3\ ,
            control_2 => \Direction_L:control_2\ ,
            control_1 => \Direction_L:control_1\ ,
            control_0 => Net_443 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Direction_R:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Direction_R:control_7\ ,
            control_6 => \Direction_R:control_6\ ,
            control_5 => \Direction_R:control_5\ ,
            control_4 => \Direction_R:control_4\ ,
            control_3 => \Direction_R:control_3\ ,
            control_2 => \Direction_R:control_2\ ,
            control_1 => \Direction_R:control_1\ ,
            control_0 => Net_472 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_572 ,
            control_7 => \QuadDec_L:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_L:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_L:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_L:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_L:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_L:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_L:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_L:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_572 ,
            control_7 => \QuadDec_R:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_R:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_R:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_R:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_R:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_R:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_R:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_R:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Trigger:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Trigger:control_7\ ,
            control_6 => \Trigger:control_6\ ,
            control_5 => \Trigger:control_5\ ,
            control_4 => \Trigger:control_4\ ,
            control_3 => \Trigger:control_3\ ,
            control_2 => \Trigger:control_2\ ,
            control_1 => \Trigger:control_1\ ,
            control_0 => Net_511 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\USelect:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \USelect:control_7\ ,
            control_6 => \USelect:control_6\ ,
            control_5 => \USelect:control_5\ ,
            control_4 => \USelect:control_4\ ,
            control_3 => \USelect:control_3\ ,
            control_2 => \USelect:control_2\ ,
            control_1 => Net_505_1 ,
            control_0 => Net_505_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_633 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   26 :   22 :   48 : 54.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :  100 :   92 :  192 : 52.08 %
  Unique P-terms              :  172 :  212 :  384 : 44.79 %
  Total P-terms               :  193 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    8 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.468ms
Tech Mapping phase: Elapsed time ==> 0s.656ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(15)][IoId=(2)] : Blue_Pin(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Echo0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Echo1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Echo2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Echo3(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Flag(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Green_Pin(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Motor_L_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Motor_L_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Motor_R_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Motor_R_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : PD(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Phase_L_A(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Phase_L_B(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Phase_R_A(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Phase_R_B(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Red_Pin(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Trigger0(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Trigger1(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Trigger2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Trigger3(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC8:viDAC8\
SC[0]@[FFB(SC,0)] : \TIA:SC\
Comparator[2]@[FFB(Comparator,2)] : autoVrefComparator_0
Vref[3]@[FFB(Vref,3)] : vRef_1
Vref[10]@[FFB(Vref,10)] : vRef_2
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 62% done. (App=cydsfit)
Analog Placement Results:
IO_2@[IOP=(15)][IoId=(2)] : Blue_Pin(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Echo0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Echo1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Echo2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Echo3(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Flag(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Green_Pin(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Motor_L_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Motor_L_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Motor_R_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Motor_R_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : PD(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Phase_L_A(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Phase_L_B(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Phase_R_A(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Phase_R_B(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Red_Pin(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Trigger0(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Trigger1(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Trigger2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Trigger3(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
VIDAC[0]@[FFB(VIDAC,0)] : \IDAC8:viDAC8\
SC[0]@[FFB(SC,0)] : \TIA:SC\
Comparator[2]@[FFB(Comparator,2)] : autoVrefComparator_0
Vref[3]@[FFB(Vref,3)] : vRef_1
Vref[10]@[FFB(Vref,10)] : vRef_2

Analog Placement phase: Elapsed time ==> 1s.453ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Info: apr.M0060: Comparator 'Comparator[2]@[FFB(Comparator,2)]' is powered up by analog subsystem to support an auto-enabled vref. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1132 {
    sc_0_vin
    agl0_x_sc_0_vin
    agl0
    agl0_x_vidac_0_iout
    vidac_0_iout
    agl0_x_p2_0
    p2_0
  }
  Net: Net_1135 {
    sc_0_vout
    agl5_x_sc_0_vout
    agl5
    agl5_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_631 {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl7_x_comp_2_vminus
    agl7
    agl7_x_dsm_0_vminus
    dsm_0_vminus
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: \IDAC8:Net_124\ {
  }
  Net: Net_626 {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl7_x_comp_2_vminus
    agl7
    agl7_x_dsm_0_vminus
    dsm_0_vminus
    sc_0_bgref
    sc_0_bgref_x_sc_0_vref
    sc_0_vref
  }
  Net: __vref_1024_master__ {
    common_vref_1024
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
    agl7_x_comp_2_vminus
    agl7
    agl7_x_dsm_0_vminus
    dsm_0_vminus
    sc_0_bgref
    sc_0_bgref_x_sc_0_vref
    sc_0_vref
  }
}
Map of item to net {
  sc_0_vin                                         -> Net_1132
  agl0_x_sc_0_vin                                  -> Net_1132
  agl0                                             -> Net_1132
  agl0_x_vidac_0_iout                              -> Net_1132
  vidac_0_iout                                     -> Net_1132
  agl0_x_p2_0                                      -> Net_1132
  p2_0                                             -> Net_1132
  sc_0_vout                                        -> Net_1135
  agl5_x_sc_0_vout                                 -> Net_1135
  agl5                                             -> Net_1135
  agl5_x_dsm_0_vplus                               -> Net_1135
  dsm_0_vplus                                      -> Net_1135
  common_vref_1024                                 -> Net_631
  comp_02_vref_1024                                -> Net_631
  comp_02_vref_1024_x_comp_2_vminus                -> Net_631
  comp_2_vminus                                    -> Net_631
  agl7_x_comp_2_vminus                             -> Net_631
  agl7                                             -> Net_631
  agl7_x_dsm_0_vminus                              -> Net_631
  dsm_0_vminus                                     -> Net_631
  sc_0_bgref                                       -> Net_626
  sc_0_bgref_x_sc_0_vref                           -> Net_626
  sc_0_vref                                        -> Net_626
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   45 :    3 :   48 :  93.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.96
                   Pterms :            4.29
               Macrocells :            2.22
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         23 :       9.83 :       4.35
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_R:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_R:PWMUDB:prevCompare1\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_R:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_R:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_572 ,
        cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_R:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_R:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Direction_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Direction_L:control_7\ ,
        control_6 => \Direction_L:control_6\ ,
        control_5 => \Direction_L:control_5\ ,
        control_4 => \Direction_L:control_4\ ,
        control_3 => \Direction_L:control_3\ ,
        control_2 => \Direction_L:control_2\ ,
        control_1 => \Direction_L:control_1\ ,
        control_0 => Net_443 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_293, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_297 * !Net_472
        );
        Output = Net_293 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_625, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_297 * Net_472
        );
        Output = Net_625 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_297, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = Net_297 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Direction_R:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Direction_R:control_7\ ,
        control_6 => \Direction_R:control_6\ ,
        control_5 => \Direction_R:control_5\ ,
        control_4 => \Direction_R:control_4\ ,
        control_3 => \Direction_R:control_3\ ,
        control_2 => \Direction_R:control_2\ ,
        control_1 => \Direction_R:control_1\ ,
        control_0 => Net_472 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_L:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:tc_i\
        );
        Output = \PWM_L:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_L:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:control_7\
        );
        Output = \PWM_L:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Net_1260\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:error\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_260, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_263 * Net_443
        );
        Output = Net_260 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_263, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = Net_263 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_259, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_263 * !Net_443
        );
        Output = Net_259 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_L:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_572 ,
        cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_L:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_L:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_L:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_572 ,
        control_7 => \PWM_L:PWMUDB:control_7\ ,
        control_6 => \PWM_L:PWMUDB:control_6\ ,
        control_5 => \PWM_L:PWMUDB:control_5\ ,
        control_4 => \PWM_L:PWMUDB:control_4\ ,
        control_3 => \PWM_L:PWMUDB:control_3\ ,
        control_2 => \PWM_L:PWMUDB:control_2\ ,
        control_1 => \PWM_L:PWMUDB:control_1\ ,
        control_0 => \PWM_L:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_L:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_L:PWMUDB:prevCompare1\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_L:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_L:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_L:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_L:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_572 ,
        cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_L:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_L:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_L:PWMUDB:status_3\ ,
        chain_in => \PWM_L:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_L:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_L:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_572 ,
        status_3 => \PWM_L:PWMUDB:status_3\ ,
        status_2 => \PWM_L:PWMUDB:status_2\ ,
        status_0 => \PWM_L:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:Net_1203\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_1203\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1203_split\
        );
        Output = \QuadDec_R:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2365
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_2365 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_2365
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2363, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2363 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_R:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:tc_i\
        );
        Output = \PWM_R:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_R:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_572 ,
        cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_R:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_R:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_R:PWMUDB:status_3\ ,
        chain_in => \PWM_R:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_R:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_R:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_572 ,
        status_3 => \PWM_R:PWMUDB:status_3\ ,
        status_2 => \PWM_R:PWMUDB:status_2\ ,
        status_0 => \PWM_R:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_2365 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_2365
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_2365 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_2365 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_2365 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1251\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251_split\
        );
        Output = \QuadDec_L:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_R:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:control_7\
        );
        Output = \PWM_R:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_572 ,
        cs_addr_2 => \QuadDec_L:Net_1251\ ,
        cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_L:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\PWM_R:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_572 ,
        control_7 => \PWM_R:PWMUDB:control_7\ ,
        control_6 => \PWM_R:PWMUDB:control_6\ ,
        control_5 => \PWM_R:PWMUDB:control_5\ ,
        control_4 => \PWM_R:PWMUDB:control_4\ ,
        control_3 => \PWM_R:PWMUDB:control_3\ ,
        control_2 => \PWM_R:PWMUDB:control_2\ ,
        control_1 => \PWM_R:PWMUDB:control_1\ ,
        control_0 => \PWM_R:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:Net_1203\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Net_1251\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251_split\
        );
        Output = \QuadDec_R:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_L:Net_1260\ ,
        clock => Net_572 ,
        status_6 => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_L:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_L:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_L:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_2365
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_572 ,
        cs_addr_2 => \QuadDec_R:Net_1251\ ,
        cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_R:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_R:Net_1260\ ,
        clock => Net_572 ,
        status_6 => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_R:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_R:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_R:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Net_530\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * \QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Net_611\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * !\QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_572 ,
        cs_addr_2 => \QuadDec_L:Net_1251\ ,
        cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec_L:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_572 ,
        status_3 => \QuadDec_L:bQuadDec:error\ ,
        status_2 => \QuadDec_L:Net_1260\ ,
        status_1 => \QuadDec_L:Net_611\ ,
        status_0 => \QuadDec_L:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1203\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1203_split\
        );
        Output = \QuadDec_L:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * \QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * !\QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\
            + \QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_R:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_572 ,
        status_3 => \QuadDec_R:bQuadDec:error\ ,
        status_2 => \QuadDec_R:Net_1260\ ,
        status_1 => \QuadDec_R:Net_611\ ,
        status_0 => \QuadDec_R:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_534
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\
            + \QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:error\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_566
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_533
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\
            + \QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_572 ,
        cs_addr_2 => \QuadDec_R:Net_1251\ ,
        cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_572 ,
        control_7 => \QuadDec_R:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_R:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_R:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_R:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_R:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_R:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_R:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_R:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_567
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_R:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_L:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_572 ,
        control_7 => \QuadDec_L:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_L:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_L:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_L:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_L:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_L:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_L:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_L:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\
            + \QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_648, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_511 * !Net_505_1 * Net_505_0
        );
        Output = Net_648 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_572) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_650, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_511 * Net_505_1 * Net_505_0
        );
        Output = Net_650 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Trigger:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Trigger:control_7\ ,
        control_6 => \Trigger:control_6\ ,
        control_5 => \Trigger:control_5\ ,
        control_4 => \Trigger:control_4\ ,
        control_3 => \Trigger:control_3\ ,
        control_2 => \Trigger:control_2\ ,
        control_1 => \Trigger:control_1\ ,
        control_0 => Net_511 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_638, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_505_1 * !Net_505_0 * Net_643
            + !Net_505_1 * Net_505_0 * Net_644
            + Net_505_1 * !Net_505_0 * Net_645
            + Net_505_1 * Net_505_0 * Net_646
        );
        Output = Net_638 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\Echo:sts:sts_reg\
    PORT MAP (
        status_0 => Net_638 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\USelect:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \USelect:control_7\ ,
        control_6 => \USelect:control_6\ ,
        control_5 => \USelect:control_5\ ,
        control_4 => \USelect:control_4\ ,
        control_3 => \USelect:control_3\ ,
        control_2 => \USelect:control_2\ ,
        control_1 => Net_505_1 ,
        control_0 => Net_505_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_649, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_511 * Net_505_1 * !Net_505_0
        );
        Output = Net_649 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_647, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_511 * !Net_505_1 * !Net_505_0
        );
        Output = Net_647 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_633 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Echo3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo3(0)__PA ,
        fb => Net_646 ,
        pad => Echo3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Echo0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo0(0)__PA ,
        fb => Net_643 ,
        pad => Echo0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Trigger0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger0(0)__PA ,
        pin_input => Net_647 ,
        pad => Trigger0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Phase_L_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Phase_L_A(0)__PA ,
        fb => Net_533 ,
        pad => Phase_L_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Phase_L_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Phase_L_B(0)__PA ,
        fb => Net_534 ,
        pad => Phase_L_B(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Motor_R_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_R_1(0)__PA ,
        pin_input => Net_293 ,
        pad => Motor_R_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_R_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_R_2(0)__PA ,
        pin_input => Net_625 ,
        pad => Motor_R_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Motor_L_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_L_1(0)__PA ,
        pin_input => Net_259 ,
        pad => Motor_L_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Motor_L_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_L_2(0)__PA ,
        pin_input => Net_260 ,
        pad => Motor_L_2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = PD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PD(0)__PA ,
        analog_term => Net_1132 ,
        pad => PD(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Flag(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Flag(0)__PA ,
        pad => Flag(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Trigger1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger1(0)__PA ,
        pin_input => Net_648 ,
        pad => Trigger1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Echo1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo1(0)__PA ,
        fb => Net_644 ,
        pad => Echo1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Trigger2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger2(0)__PA ,
        pin_input => Net_649 ,
        pad => Trigger2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Phase_R_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Phase_R_B(0)__PA ,
        fb => Net_567 ,
        pad => Phase_R_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Phase_R_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Phase_R_A(0)__PA ,
        fb => Net_566 ,
        pad => Phase_R_A(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Trigger3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger3(0)__PA ,
        pin_input => Net_650 ,
        pad => Trigger3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Echo2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo2(0)__PA ,
        fb => Net_645 ,
        pad => Echo2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_2365 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_2363 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Red_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Red_Pin(0)__PA ,
        pad => Red_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Blue_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Blue_Pin(0)__PA ,
        pad => Blue_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Green_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Green_Pin(0)__PA ,
        pad => Green_Pin(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            dclk_glb_1 => Net_572 ,
            dclk_1 => Net_572_local ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local ,
            dclk_glb_3 => \UART:Net_9\ ,
            dclk_3 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =autoVrefComparator_0
        PORT MAP (
            vminus => Net_631 );
        Properties:
        {
        }
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_1135 ,
            vminus => Net_631 ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 20
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_633 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\TIA:SC\
        PORT MAP (
            vref => Net_626 ,
            vin => Net_1132 ,
            modout => \TIA:Net_60\ ,
            vout => Net_1135 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\UTimer:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => Net_638 ,
            timer_reset => Net_511 ,
            tc => \UTimer:Net_51\ ,
            cmp => \UTimer:Net_261\ ,
            irq => \UTimer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\IDAC8:viDAC8\
        PORT MAP (
            vout => \IDAC8:Net_124\ ,
            iout => Net_1132 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_626 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,10): 
    vrefcell: Name =vRef_2
        PORT MAP (
            vout => Net_631 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-----------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |     Echo3(0) | FB(Net_646)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     Echo0(0) | FB(Net_643)
     |   4 |     * |      NONE |         CMOS_OUT |  Trigger0(0) | In(Net_647)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Phase_L_A(0) | FB(Net_533)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Phase_L_B(0) | FB(Net_534)
-----+-----+-------+-----------+------------------+--------------+-----------------
   1 |   4 |     * |      NONE |         CMOS_OUT | Motor_R_1(0) | In(Net_293)
     |   5 |     * |      NONE |         CMOS_OUT | Motor_R_2(0) | In(Net_625)
     |   6 |     * |      NONE |         CMOS_OUT | Motor_L_1(0) | In(Net_259)
     |   7 |     * |      NONE |         CMOS_OUT | Motor_L_2(0) | In(Net_260)
-----+-----+-------+-----------+------------------+--------------+-----------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |        PD(0) | Analog(Net_1132)
     |   2 |     * |      NONE |      RES_PULL_UP |      Flag(0) | 
-----+-----+-------+-----------+------------------+--------------+-----------------
   3 |   0 |     * |      NONE |         CMOS_OUT |  Trigger1(0) | In(Net_648)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     Echo1(0) | FB(Net_644)
     |   4 |     * |      NONE |         CMOS_OUT |  Trigger2(0) | In(Net_649)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Phase_R_B(0) | FB(Net_567)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Phase_R_A(0) | FB(Net_566)
-----+-----+-------+-----------+------------------+--------------+-----------------
  12 |   2 |     * |      NONE |         CMOS_OUT |  Trigger3(0) | In(Net_650)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     Echo2(0) | FB(Net_645)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      Rx_1(0) | FB(Net_2365)
     |   7 |     * |      NONE |         CMOS_OUT |      Tx_1(0) | In(Net_2363)
-----+-----+-------+-----------+------------------+--------------+-----------------
  15 |   0 |     * |      NONE |         CMOS_OUT |   Red_Pin(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |  Blue_Pin(0) | 
     |   5 |     * |      NONE |         CMOS_OUT | Green_Pin(0) | 
-----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.078ms
Digital Placement phase: Elapsed time ==> 3s.503ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Final Code_r.vh2" --pcf-path "Final Code.pco" --des-name "Final Code" --dsf-path "Final Code.dsf" --sdc-path "Final Code.sdc" --lib-path "Final Code_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.980ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.484ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Final Code_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.859ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.874ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.890ms
API generation phase: Elapsed time ==> 3s.536ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.000ms
