INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALU_8/ALU_8.srcs/sources_1/new/ALU_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALU_8/ALU_8.srcs/sources_1/new/adder_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALU_8/ALU_8.srcs/sim_1/new/ALU_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALU_8/ALU_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
