module top_module(
    input a,
    input b,
    output out
);

	// Logic gate implementation
	assign out = a & b;

endmodule
