set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {alu_16.vho alu_16_vhd.sdo}}
	{{"Fast Model"} {alu_16_fast.vho alu_16_vhd_fast.sdo}}
}
