--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\65842\Documents\SUTD\Term_4\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd
mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 67858636614 paths analyzed, 1368 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.340ns.
--------------------------------------------------------------------------------
Slack:                  0.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_15_1 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.247ns (Levels of Logic = 21)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_15_1 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_scorereg_q_15_1
                                                       M_scorereg_q_15_1
    SLICE_X11Y29.A1      net (fanout=3)        0.740   M_scorereg_q_15_1
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.B3       net (fanout=14)       1.145   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.B        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o111_1
    SLICE_X8Y31.C4       net (fanout=7)        0.575   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o111
    SLICE_X8Y31.C        Tilo                  0.255   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o111_1
    SLICE_X8Y31.A1       net (fanout=4)        0.579   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1349_o1111
    SLICE_X8Y31.A        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o1141
    SLICE_X9Y32.B3       net (fanout=17)       1.582   cyclefsm1/sc/a[8]_a[15]_MUX_1357_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.247ns (5.235ns logic, 14.012ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_15_1 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.246ns (Levels of Logic = 21)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_15_1 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_scorereg_q_15_1
                                                       M_scorereg_q_15_1
    SLICE_X11Y29.A1      net (fanout=3)        0.740   M_scorereg_q_15_1
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.B3       net (fanout=14)       1.145   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.B        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o111_1
    SLICE_X8Y31.D5       net (fanout=7)        0.764   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o111
    SLICE_X8Y31.D        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o1151
    SLICE_X8Y31.A3       net (fanout=8)        0.390   cyclefsm1/sc/score[15]_PWR_29_o_div_1/a[9]_a[15]_MUX_1340_o
    SLICE_X8Y31.A        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o1141
    SLICE_X9Y32.B3       net (fanout=17)       1.582   cyclefsm1/sc/a[8]_a[15]_MUX_1357_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.246ns (5.234ns logic, 14.012ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_15_1 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.239ns (Levels of Logic = 20)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_15_1 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_scorereg_q_15_1
                                                       M_scorereg_q_15_1
    SLICE_X11Y29.A1      net (fanout=3)        0.740   M_scorereg_q_15_1
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.D2       net (fanout=14)       1.028   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.D        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o1151_1
    SLICE_X8Y32.D5       net (fanout=10)       0.733   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o1151
    SLICE_X8Y32.CMUX     Topdc                 0.456   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_F
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X10Y33.B1      net (fanout=8)        1.955   cyclefsm1/sc/N32
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X11Y33.D1      net (fanout=3)        1.322   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X11Y33.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>_SW0
    SLICE_X12Y36.C5      net (fanout=3)        0.859   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.239ns (5.418ns logic, 13.821ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_13 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.193ns (Levels of Logic = 20)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_13 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_13
    SLICE_X8Y29.A2       net (fanout=14)       0.991   M_scorereg_q[13]
    SLICE_X8Y29.A        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o141
    SLICE_X9Y31.C5       net (fanout=13)       0.749   cyclefsm1/sc/Madd_a[15]_GND_26_o_add_13_OUT_Madd_lut[13]
    SLICE_X9Y31.C        Tilo                  0.259   cyclefsm1/sc/a[10]_a[15]_MUX_1355_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o131_1
    SLICE_X8Y32.C3       net (fanout=8)        0.695   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o131
    SLICE_X8Y32.CMUX     Tilo                  0.430   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_G
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X10Y33.B1      net (fanout=8)        1.955   cyclefsm1/sc/N32
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X11Y33.D1      net (fanout=3)        1.322   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X11Y33.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>_SW0
    SLICE_X12Y36.C5      net (fanout=3)        0.859   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.193ns (5.438ns logic, 13.755ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_13 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.167ns (Levels of Logic = 21)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_13 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_13
    SLICE_X8Y29.A2       net (fanout=14)       0.991   M_scorereg_q[13]
    SLICE_X8Y29.A        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o141
    SLICE_X11Y29.C1      net (fanout=13)       0.802   cyclefsm1/sc/Madd_a[15]_GND_26_o_add_13_OUT_Madd_lut[13]
    SLICE_X11Y29.C       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o131
    SLICE_X9Y32.C3       net (fanout=15)       1.098   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1349_o111
    SLICE_X9Y32.C        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n075916121_SW0
    SLICE_X9Y30.D5       net (fanout=2)        0.479   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N222
    SLICE_X9Y30.D        Tilo                  0.259   M_scorereg_q_8_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n075916121
    SLICE_X10Y33.B3      net (fanout=7)        0.906   cyclefsm1/sc/Mmux_n07591612
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X11Y33.D1      net (fanout=3)        1.322   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X11Y33.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>_SW0
    SLICE_X12Y36.C5      net (fanout=3)        0.859   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.167ns (5.526ns logic, 13.641ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_14_1 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.162ns (Levels of Logic = 21)
  Clock Path Skew:      -0.060ns (0.688 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_14_1 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.BQ       Tcko                  0.525   M_scorereg_q_14_1
                                                       M_scorereg_q_14_1
    SLICE_X9Y30.A1       net (fanout=1)        0.726   M_scorereg_q_14_1
    SLICE_X9Y30.A        Tilo                  0.259   M_scorereg_q_8_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o121
    SLICE_X9Y31.A2       net (fanout=15)       0.779   cyclefsm1/sc/a[11]_a[15]_MUX_1290_o
    SLICE_X9Y31.A        Tilo                  0.259   cyclefsm1/sc/a[10]_a[15]_MUX_1355_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o121
    SLICE_X9Y31.B1       net (fanout=23)       0.899   cyclefsm1/sc/Madd_a[15]_GND_26_o_add_17_OUT_Madd_lut[11]
    SLICE_X9Y31.B        Tilo                  0.259   cyclefsm1/sc/a[10]_a[15]_MUX_1355_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<7>11_1
    SLICE_X8Y30.A4       net (fanout=8)        1.215   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<7>11
    SLICE_X8Y30.A        Tilo                  0.254   M_scorereg_q_10_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o121
    SLICE_X9Y32.B1       net (fanout=17)       0.813   cyclefsm1/sc/a[11]_a[15]_MUX_1354_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.162ns (5.339ns logic, 13.823ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_11 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.146ns (Levels of Logic = 21)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_11 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.DQ      Tcko                  0.476   M_scorereg_q[11]
                                                       M_scorereg_q_11
    SLICE_X11Y29.A3      net (fanout=14)       0.593   M_scorereg_q[11]
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.B3       net (fanout=14)       1.145   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.B        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o111_1
    SLICE_X8Y31.C4       net (fanout=7)        0.575   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o111
    SLICE_X8Y31.C        Tilo                  0.255   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o111_1
    SLICE_X8Y31.A1       net (fanout=4)        0.579   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1349_o1111
    SLICE_X8Y31.A        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o1141
    SLICE_X9Y32.B3       net (fanout=17)       1.582   cyclefsm1/sc/a[8]_a[15]_MUX_1357_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.146ns (5.281ns logic, 13.865ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_11 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.145ns (Levels of Logic = 21)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_11 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.DQ      Tcko                  0.476   M_scorereg_q[11]
                                                       M_scorereg_q_11
    SLICE_X11Y29.A3      net (fanout=14)       0.593   M_scorereg_q[11]
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.B3       net (fanout=14)       1.145   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.B        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o111_1
    SLICE_X8Y31.D5       net (fanout=7)        0.764   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o111
    SLICE_X8Y31.D        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o1151
    SLICE_X8Y31.A3       net (fanout=8)        0.390   cyclefsm1/sc/score[15]_PWR_29_o_div_1/a[9]_a[15]_MUX_1340_o
    SLICE_X8Y31.A        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o1141
    SLICE_X9Y32.B3       net (fanout=17)       1.582   cyclefsm1/sc/a[8]_a[15]_MUX_1357_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.145ns (5.280ns logic, 13.865ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_11 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.138ns (Levels of Logic = 20)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_11 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.DQ      Tcko                  0.476   M_scorereg_q[11]
                                                       M_scorereg_q_11
    SLICE_X11Y29.A3      net (fanout=14)       0.593   M_scorereg_q[11]
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.D2       net (fanout=14)       1.028   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.D        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o1151_1
    SLICE_X8Y32.D5       net (fanout=10)       0.733   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o1151
    SLICE_X8Y32.CMUX     Topdc                 0.456   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_F
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X10Y33.B1      net (fanout=8)        1.955   cyclefsm1/sc/N32
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X11Y33.D1      net (fanout=3)        1.322   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X11Y33.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>_SW0
    SLICE_X12Y36.C5      net (fanout=3)        0.859   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.138ns (5.464ns logic, 13.674ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_15_1 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.131ns (Levels of Logic = 20)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_15_1 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_scorereg_q_15_1
                                                       M_scorereg_q_15_1
    SLICE_X11Y29.A1      net (fanout=3)        0.740   M_scorereg_q_15_1
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.D2       net (fanout=14)       1.028   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.D        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o1151_1
    SLICE_X8Y32.D5       net (fanout=10)       0.733   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o1151
    SLICE_X8Y32.CMUX     Topdc                 0.456   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_F
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X11Y33.A1      net (fanout=8)        2.156   cyclefsm1/sc/N32
    SLICE_X11Y33.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421
    SLICE_X11Y33.B1      net (fanout=15)       0.851   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o142
    SLICE_X11Y33.B       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>21111
    SLICE_X12Y36.C6      net (fanout=8)        0.997   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2111
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.131ns (5.442ns logic, 13.689ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_15_1 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.131ns (Levels of Logic = 20)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_15_1 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_scorereg_q_15_1
                                                       M_scorereg_q_15_1
    SLICE_X11Y29.A1      net (fanout=3)        0.740   M_scorereg_q_15_1
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.D2       net (fanout=14)       1.028   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.D        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o1151_1
    SLICE_X8Y32.D5       net (fanout=10)       0.733   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o1151
    SLICE_X8Y32.CMUX     Topdc                 0.456   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_F
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X10Y33.B1      net (fanout=8)        1.955   cyclefsm1/sc/N32
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X13Y36.A6      net (fanout=3)        1.004   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X13Y36.A       Tilo                  0.259   cyclefsm1/sc/Mmux_n0759112
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o141
    SLICE_X14Y37.A2      net (fanout=8)        1.223   cyclefsm1/sc/a[13]_a[15]_MUX_1368_o
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.131ns (5.158ns logic, 13.973ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_12 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.117ns (Levels of Logic = 20)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_12 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.AQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_12
    SLICE_X8Y29.A5       net (fanout=14)       0.915   M_scorereg_q[12]
    SLICE_X8Y29.A        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o141
    SLICE_X9Y31.C5       net (fanout=13)       0.749   cyclefsm1/sc/Madd_a[15]_GND_26_o_add_13_OUT_Madd_lut[13]
    SLICE_X9Y31.C        Tilo                  0.259   cyclefsm1/sc/a[10]_a[15]_MUX_1355_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o131_1
    SLICE_X8Y32.C3       net (fanout=8)        0.695   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o131
    SLICE_X8Y32.CMUX     Tilo                  0.430   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_G
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X10Y33.B1      net (fanout=8)        1.955   cyclefsm1/sc/N32
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X11Y33.D1      net (fanout=3)        1.322   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X11Y33.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>_SW0
    SLICE_X12Y36.C5      net (fanout=3)        0.859   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.117ns (5.438ns logic, 13.679ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_15_1 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.117ns (Levels of Logic = 20)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_15_1 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_scorereg_q_15_1
                                                       M_scorereg_q_15_1
    SLICE_X11Y29.A1      net (fanout=3)        0.740   M_scorereg_q_15_1
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.D2       net (fanout=14)       1.028   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.D        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o1151_1
    SLICE_X8Y32.C6       net (fanout=10)       0.637   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o1151
    SLICE_X8Y32.CMUX     Tilo                  0.430   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_G
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X10Y33.B1      net (fanout=8)        1.955   cyclefsm1/sc/N32
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X11Y33.D1      net (fanout=3)        1.322   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X11Y33.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>_SW0
    SLICE_X12Y36.C5      net (fanout=3)        0.859   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.117ns (5.392ns logic, 13.725ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_12 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.101ns (Levels of Logic = 20)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_12 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.AQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_12
    SLICE_X11Y31.A1      net (fanout=14)       0.784   M_scorereg_q[12]
    SLICE_X11Y31.A       Tilo                  0.259   M_scorereg_q_9_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o131
    SLICE_X8Y29.D6       net (fanout=13)       0.800   cyclefsm1/sc/a[12]_a[15]_MUX_1289_o
    SLICE_X8Y29.D        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o1151_1
    SLICE_X8Y32.D5       net (fanout=10)       0.733   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o1151
    SLICE_X8Y32.CMUX     Topdc                 0.456   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_F
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X10Y33.B1      net (fanout=8)        1.955   cyclefsm1/sc/N32
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X11Y33.D1      net (fanout=3)        1.322   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X11Y33.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>_SW0
    SLICE_X12Y36.C5      net (fanout=3)        0.859   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.101ns (5.464ns logic, 13.637ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_14 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.101ns (Levels of Logic = 21)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_14 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_14
    SLICE_X11Y29.A4      net (fanout=18)       0.548   M_scorereg_q[14]
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.B3       net (fanout=14)       1.145   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.B        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o111_1
    SLICE_X8Y31.C4       net (fanout=7)        0.575   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o111
    SLICE_X8Y31.C        Tilo                  0.255   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o111_1
    SLICE_X8Y31.A1       net (fanout=4)        0.579   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1349_o1111
    SLICE_X8Y31.A        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o1141
    SLICE_X9Y32.B3       net (fanout=17)       1.582   cyclefsm1/sc/a[8]_a[15]_MUX_1357_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.101ns (5.281ns logic, 13.820ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_13 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.100ns (Levels of Logic = 20)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_13 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_13
    SLICE_X8Y29.A2       net (fanout=14)       0.991   M_scorereg_q[13]
    SLICE_X8Y29.A        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o141
    SLICE_X9Y31.C5       net (fanout=13)       0.749   cyclefsm1/sc/Madd_a[15]_GND_26_o_add_13_OUT_Madd_lut[13]
    SLICE_X9Y31.C        Tilo                  0.259   cyclefsm1/sc/a[10]_a[15]_MUX_1355_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o131_1
    SLICE_X8Y32.D4       net (fanout=8)        0.576   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o131
    SLICE_X8Y32.CMUX     Topdc                 0.456   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_F
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X10Y33.B1      net (fanout=8)        1.955   cyclefsm1/sc/N32
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X11Y33.D1      net (fanout=3)        1.322   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X11Y33.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>_SW0
    SLICE_X12Y36.C5      net (fanout=3)        0.859   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.100ns (5.464ns logic, 13.636ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_14 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.100ns (Levels of Logic = 21)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_14 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_14
    SLICE_X11Y29.A4      net (fanout=18)       0.548   M_scorereg_q[14]
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.B3       net (fanout=14)       1.145   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.B        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o111_1
    SLICE_X8Y31.D5       net (fanout=7)        0.764   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o111
    SLICE_X8Y31.D        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o1151
    SLICE_X8Y31.A3       net (fanout=8)        0.390   cyclefsm1/sc/score[15]_PWR_29_o_div_1/a[9]_a[15]_MUX_1340_o
    SLICE_X8Y31.A        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o1141
    SLICE_X9Y32.B3       net (fanout=17)       1.582   cyclefsm1/sc/a[8]_a[15]_MUX_1357_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.100ns (5.280ns logic, 13.820ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_14 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.093ns (Levels of Logic = 20)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_14 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_14
    SLICE_X11Y29.A4      net (fanout=18)       0.548   M_scorereg_q[14]
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.D2       net (fanout=14)       1.028   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.D        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o1151_1
    SLICE_X8Y32.D5       net (fanout=10)       0.733   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o1151
    SLICE_X8Y32.CMUX     Topdc                 0.456   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_F
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X10Y33.B1      net (fanout=8)        1.955   cyclefsm1/sc/N32
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X11Y33.D1      net (fanout=3)        1.322   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X11Y33.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>_SW0
    SLICE_X12Y36.C5      net (fanout=3)        0.859   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.093ns (5.464ns logic, 13.629ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_12 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.091ns (Levels of Logic = 21)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_12 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.AQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_12
    SLICE_X8Y29.A5       net (fanout=14)       0.915   M_scorereg_q[12]
    SLICE_X8Y29.A        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o141
    SLICE_X11Y29.C1      net (fanout=13)       0.802   cyclefsm1/sc/Madd_a[15]_GND_26_o_add_13_OUT_Madd_lut[13]
    SLICE_X11Y29.C       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o131
    SLICE_X9Y32.C3       net (fanout=15)       1.098   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1349_o111
    SLICE_X9Y32.C        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n075916121_SW0
    SLICE_X9Y30.D5       net (fanout=2)        0.479   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N222
    SLICE_X9Y30.D        Tilo                  0.259   M_scorereg_q_8_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n075916121
    SLICE_X10Y33.B3      net (fanout=7)        0.906   cyclefsm1/sc/Mmux_n07591612
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X11Y33.D1      net (fanout=3)        1.322   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X11Y33.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>_SW0
    SLICE_X12Y36.C5      net (fanout=3)        0.859   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.091ns (5.526ns logic, 13.565ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_13 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.091ns (Levels of Logic = 20)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_13 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_13
    SLICE_X8Y29.A2       net (fanout=14)       0.991   M_scorereg_q[13]
    SLICE_X8Y29.A        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o141
    SLICE_X6Y30.D1       net (fanout=13)       1.279   cyclefsm1/sc/Madd_a[15]_GND_26_o_add_13_OUT_Madd_lut[13]
    SLICE_X6Y30.CMUX     Topdc                 0.402   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N29
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o12_F
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o12
    SLICE_X8Y31.A6       net (fanout=21)       0.679   cyclefsm1/sc/a[11]_a[15]_MUX_1338_o
    SLICE_X8Y31.A        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o1141
    SLICE_X9Y32.B3       net (fanout=17)       1.582   cyclefsm1/sc/a[8]_a[15]_MUX_1357_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.091ns (5.169ns logic, 13.922ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_13 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.085ns (Levels of Logic = 20)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_13 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_13
    SLICE_X8Y29.A2       net (fanout=14)       0.991   M_scorereg_q[13]
    SLICE_X8Y29.A        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o141
    SLICE_X9Y31.C5       net (fanout=13)       0.749   cyclefsm1/sc/Madd_a[15]_GND_26_o_add_13_OUT_Madd_lut[13]
    SLICE_X9Y31.C        Tilo                  0.259   cyclefsm1/sc/a[10]_a[15]_MUX_1355_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o131_1
    SLICE_X8Y32.C3       net (fanout=8)        0.695   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o131
    SLICE_X8Y32.CMUX     Tilo                  0.430   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_G
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X11Y33.A1      net (fanout=8)        2.156   cyclefsm1/sc/N32
    SLICE_X11Y33.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421
    SLICE_X11Y33.B1      net (fanout=15)       0.851   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o142
    SLICE_X11Y33.B       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>21111
    SLICE_X12Y36.C6      net (fanout=8)        0.997   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2111
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.085ns (5.462ns logic, 13.623ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_13 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.085ns (Levels of Logic = 20)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_13 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_13
    SLICE_X8Y29.A2       net (fanout=14)       0.991   M_scorereg_q[13]
    SLICE_X8Y29.A        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o141
    SLICE_X9Y31.C5       net (fanout=13)       0.749   cyclefsm1/sc/Madd_a[15]_GND_26_o_add_13_OUT_Madd_lut[13]
    SLICE_X9Y31.C        Tilo                  0.259   cyclefsm1/sc/a[10]_a[15]_MUX_1355_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o131_1
    SLICE_X8Y32.C3       net (fanout=8)        0.695   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o131
    SLICE_X8Y32.CMUX     Tilo                  0.430   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_G
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X10Y33.B1      net (fanout=8)        1.955   cyclefsm1/sc/N32
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X13Y36.A6      net (fanout=3)        1.004   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X13Y36.A       Tilo                  0.259   cyclefsm1/sc/Mmux_n0759112
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o141
    SLICE_X14Y37.A2      net (fanout=8)        1.223   cyclefsm1/sc/a[13]_a[15]_MUX_1368_o
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.085ns (5.178ns logic, 13.907ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_15_1 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.084ns (Levels of Logic = 21)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_15_1 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_scorereg_q_15_1
                                                       M_scorereg_q_15_1
    SLICE_X11Y29.A1      net (fanout=3)        0.740   M_scorereg_q_15_1
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.B3       net (fanout=14)       1.145   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.B        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o111_1
    SLICE_X8Y31.C4       net (fanout=7)        0.575   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o111
    SLICE_X8Y31.C        Tilo                  0.255   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o111_1
    SLICE_X8Y31.A1       net (fanout=4)        0.579   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1349_o1111
    SLICE_X8Y31.A        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o1141
    SLICE_X9Y32.B3       net (fanout=17)       1.582   cyclefsm1/sc/a[8]_a[15]_MUX_1357_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.CX      net (fanout=2)        0.483   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Tcxcy                 0.134   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.084ns (5.044ns logic, 14.040ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  0.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_15_1 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.083ns (Levels of Logic = 21)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_15_1 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_scorereg_q_15_1
                                                       M_scorereg_q_15_1
    SLICE_X11Y29.A1      net (fanout=3)        0.740   M_scorereg_q_15_1
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.B3       net (fanout=14)       1.145   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.B        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o111_1
    SLICE_X8Y31.D5       net (fanout=7)        0.764   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o111
    SLICE_X8Y31.D        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o1151
    SLICE_X8Y31.A3       net (fanout=8)        0.390   cyclefsm1/sc/score[15]_PWR_29_o_div_1/a[9]_a[15]_MUX_1340_o
    SLICE_X8Y31.A        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o1141
    SLICE_X9Y32.B3       net (fanout=17)       1.582   cyclefsm1/sc/a[8]_a[15]_MUX_1357_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.CX      net (fanout=2)        0.483   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Tcxcy                 0.134   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.083ns (5.043ns logic, 14.040ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_15_1 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.076ns (Levels of Logic = 20)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_15_1 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_scorereg_q_15_1
                                                       M_scorereg_q_15_1
    SLICE_X11Y29.A1      net (fanout=3)        0.740   M_scorereg_q_15_1
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.D2       net (fanout=14)       1.028   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.D        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o1151_1
    SLICE_X8Y32.D5       net (fanout=10)       0.733   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o1151
    SLICE_X8Y32.CMUX     Topdc                 0.456   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N512
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1_F
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW1
    SLICE_X10Y33.B1      net (fanout=8)        1.955   cyclefsm1/sc/N32
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X11Y33.D1      net (fanout=3)        1.322   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X11Y33.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>_SW0
    SLICE_X12Y36.C5      net (fanout=3)        0.859   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.CX      net (fanout=2)        0.483   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Tcxcy                 0.134   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.076ns (5.227ns logic, 13.849ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_13 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.075ns (Levels of Logic = 22)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_13 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_13
    SLICE_X8Y29.A2       net (fanout=14)       0.991   M_scorereg_q[13]
    SLICE_X8Y29.A        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o141
    SLICE_X11Y29.C1      net (fanout=13)       0.802   cyclefsm1/sc/Madd_a[15]_GND_26_o_add_13_OUT_Madd_lut[13]
    SLICE_X11Y29.C       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o131
    SLICE_X13Y33.C4      net (fanout=15)       1.087   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1349_o111
    SLICE_X13Y33.C       Tilo                  0.259   cyclefsm1/sc/a[12]_a[15]_MUX_1369_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1611
    SLICE_X9Y32.D5       net (fanout=13)       0.932   cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o161
    SLICE_X9Y32.D        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1651
    SLICE_X12Y33.B4      net (fanout=5)        0.978   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
    SLICE_X12Y33.B       Tilo                  0.254   cyclefsm1/sc/N621
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<4>11
    SLICE_X12Y33.C4      net (fanout=24)       0.358   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<4>1
    SLICE_X12Y33.C       Tilo                  0.255   cyclefsm1/sc/N621
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>1312_SW0
    SLICE_X14Y33.B1      net (fanout=1)        0.747   cyclefsm1/sc/N396
    SLICE_X14Y33.COUT    Topcyb                0.448   cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_27_OUT[15:0]_Madd_cy[6]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_27_OUT[15:0]_Madd_lut<4>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_27_OUT[15:0]_Madd_cy<6>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_27_OUT[15:0]_Madd_cy[6]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_27_OUT[15:0]_Madd_cy[10]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_27_OUT[15:0]_Madd_cy<10>
    SLICE_X15Y38.D6      net (fanout=4)        0.610   cyclefsm1/sc/score[15]_PWR_29_o_div_1/a[15]_GND_26_o_add_27_OUT[15:0][8]
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.075ns (5.771ns logic, 13.304ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_15_1 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.075ns (Levels of Logic = 21)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_15_1 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_scorereg_q_15_1
                                                       M_scorereg_q_15_1
    SLICE_X11Y29.A1      net (fanout=3)        0.740   M_scorereg_q_15_1
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.D2       net (fanout=14)       1.028   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.D        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o1151_1
    SLICE_X8Y31.D4       net (fanout=10)       0.710   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o1151
    SLICE_X8Y31.D        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o1151
    SLICE_X8Y31.A3       net (fanout=8)        0.390   cyclefsm1/sc/score[15]_PWR_29_o_div_1/a[9]_a[15]_MUX_1340_o
    SLICE_X8Y31.A        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o1141
    SLICE_X9Y32.B3       net (fanout=17)       1.582   cyclefsm1/sc/a[8]_a[15]_MUX_1357_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.075ns (5.234ns logic, 13.841ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_15_1 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.074ns (Levels of Logic = 21)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_15_1 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   M_scorereg_q_15_1
                                                       M_scorereg_q_15_1
    SLICE_X11Y29.A1      net (fanout=3)        0.740   M_scorereg_q_15_1
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.B3       net (fanout=14)       1.145   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.B        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o111_1
    SLICE_X8Y31.D5       net (fanout=7)        0.764   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o111
    SLICE_X8Y31.D        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o1151
    SLICE_X8Y30.A1       net (fanout=8)        0.987   cyclefsm1/sc/score[15]_PWR_29_o_div_1/a[9]_a[15]_MUX_1340_o
    SLICE_X8Y30.A        Tilo                  0.254   M_scorereg_q_10_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o121
    SLICE_X9Y32.B1       net (fanout=17)       0.813   cyclefsm1/sc/a[11]_a[15]_MUX_1354_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.074ns (5.234ns logic, 13.840ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_13 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.065ns (Levels of Logic = 20)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_13 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_13
    SLICE_X8Y29.A2       net (fanout=14)       0.991   M_scorereg_q[13]
    SLICE_X8Y29.A        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o141
    SLICE_X6Y30.D1       net (fanout=13)       1.279   cyclefsm1/sc/Madd_a[15]_GND_26_o_add_13_OUT_Madd_lut[13]
    SLICE_X6Y30.CMUX     Topdc                 0.402   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N29
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o12_F
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o12
    SLICE_X11Y28.C1      net (fanout=21)       1.304   cyclefsm1/sc/a[11]_a[15]_MUX_1338_o
    SLICE_X11Y28.C       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[7]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_21_OUT_Madd_cy<13>_SW2
    SLICE_X10Y33.B5      net (fanout=2)        0.716   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N289
    SLICE_X10Y33.B       Tilo                  0.235   cyclefsm1/sc/a[12]_a[15]_MUX_1353_o
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1421_SW0
    SLICE_X11Y33.D1      net (fanout=3)        1.322   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N208
    SLICE_X11Y33.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>_SW0
    SLICE_X12Y36.C5      net (fanout=3)        0.859   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N281
    SLICE_X12Y36.CMUX    Topcc                 0.495   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[15]
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_lut<14>
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Madd_a[15]_GND_26_o_add_25_OUT_Madd_xor<15>
    SLICE_X19Y38.B4      net (fanout=16)       0.910   cyclefsm1/sc/a[15]_GND_26_o_add_25_OUT[14]
    SLICE_X19Y38.B       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C1      net (fanout=18)       0.748   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<3>14
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.065ns (5.410ns logic, 13.655ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scorereg_q_13 (FF)
  Destination:          cyclefsm1/sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.059ns (Levels of Logic = 21)
  Clock Path Skew:      -0.059ns (0.688 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scorereg_q_13 to cyclefsm1/sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.BQ      Tcko                  0.476   M_scorereg_q[15]
                                                       M_scorereg_q_13
    SLICE_X11Y29.A5      net (fanout=14)       0.506   M_scorereg_q[13]
    SLICE_X11Y29.A       Tilo                  0.259   cyclefsm1/sc/N31
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1301_o151
    SLICE_X8Y29.B3       net (fanout=14)       1.145   cyclefsm1/sc/a[14]_a[15]_MUX_1287_o
    SLICE_X8Y29.B        Tilo                  0.254   M_scorereg_q_14_2
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1333_o111_1
    SLICE_X8Y31.C4       net (fanout=7)        0.575   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1333_o111
    SLICE_X8Y31.C        Tilo                  0.255   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1349_o111_1
    SLICE_X8Y31.A1       net (fanout=4)        0.579   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1349_o1111
    SLICE_X8Y31.A        Tilo                  0.254   M_scorereg_q_14_1
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1365_o1141
    SLICE_X9Y32.B3       net (fanout=17)       1.582   cyclefsm1/sc/a[8]_a[15]_MUX_1357_o
    SLICE_X9Y32.B        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1381_o1211_SW5
    SLICE_X9Y32.A5       net (fanout=1)        0.230   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N538
    SLICE_X9Y32.A        Tilo                  0.259   cyclefsm1/sc/Mmux_a[0]_a[15]_MUX_1381_o165
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o1621_SW1
    SLICE_X14Y37.A1      net (fanout=2)        1.871   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N422
    SLICE_X14Y37.A       Tilo                  0.235   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N242
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_a[0]_a[15]_MUX_1397_o161
    SLICE_X15Y38.D5      net (fanout=18)       0.494   cyclefsm1/sc/a[15]_a[15]_MUX_1382_o
    SLICE_X15Y38.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151_SW0
    SLICE_X19Y38.C4      net (fanout=2)        1.270   cyclefsm1/sc/score[15]_PWR_29_o_div_1/N194
    SLICE_X19Y38.C       Tilo                  0.259   cyclefsm1/sc/N400
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1/Mmux_n0759151
    SLICE_X19Y37.D3      net (fanout=7)        1.072   cyclefsm1/sc/n0759[8]
    SLICE_X19Y37.D       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>2141
    SLICE_X16Y35.D1      net (fanout=6)        1.334   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>214
    SLICE_X16Y35.D       Tilo                  0.254   cyclefsm1/sc/N292
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26_SW2
    SLICE_X17Y39.A2      net (fanout=1)        1.539   cyclefsm1/sc/N292
    SLICE_X17Y39.A       Tilo                  0.259   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<0>26
                                                       cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT<1>26
    SLICE_X18Y40.B4      net (fanout=3)        0.737   cyclefsm1/sc/score[15]_PWR_29_o_div_1_OUT[1]
    SLICE_X18Y40.BMUX    Tilo                  0.298   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.C5      net (fanout=2)        0.455   cyclefsm1/sc/Madd_M_stateCounter_d1
    SLICE_X18Y40.COUT    Topcyc                0.325   cyclefsm1/sc/M_stateCounter_q[3]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_lut<0>2
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_2
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>3
    SLICE_X18Y41.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[7]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_6
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>7
    SLICE_X18Y42.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[11]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_10
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>11
    SLICE_X18Y43.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[15]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_14
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>15
    SLICE_X18Y44.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[19]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_18
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>19
    SLICE_X18Y45.COUT    Tbyp                  0.091   cyclefsm1/sc/M_stateCounter_q[23]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>_22
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   cyclefsm1/sc/Madd_M_stateCounter_d_cy<0>23
    SLICE_X18Y46.DMUX    Tcind                 0.289   cyclefsm1/sc/M_stateCounter_q[26]
                                                       cyclefsm1/sc/Madd_M_stateCounter_d_xor<0>_26
    SLICE_X17Y46.B6      net (fanout=1)        0.371   cyclefsm1/sc/M_stateCounter_d[27]
    SLICE_X17Y46.CLK     Tas                   0.373   cyclefsm1/M_sc_inc_state
                                                       cyclefsm1/sc/Mmux_M_stateCounter_d<27>11
                                                       cyclefsm1/sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.059ns (5.281ns logic, 13.778ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_cond/M_sync_out/CLK
  Logical resource: b_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_lanebits_q[15]/CLK
  Logical resource: M_lanebits_q_15/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: trianglefsm1/M_state_q_FSM_FFd5/CLK
  Logical resource: trianglefsm1/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: trianglefsm1/M_state_q_FSM_FFd5/CLK
  Logical resource: trianglefsm1/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: trianglefsm1/M_state_q_FSM_FFd5/CLK
  Logical resource: trianglefsm1/M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: trianglefsm1/M_state_q_FSM_FFd5/CLK
  Logical resource: trianglefsm1/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: trianglefsm1/M_state_q_FSM_FFd5/CLK
  Logical resource: trianglefsm1/M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_scorereg_q_14_2/CLK
  Logical resource: M_scorereg_q_14_2/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_scorereg_q_10_1/CLK
  Logical resource: M_scorereg_q_10_1/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_scorereg_q_14_1/CLK
  Logical resource: M_scorereg_q_14_1/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hiscorereg_q[11]/CLK
  Logical resource: M_hiscorereg_q_8/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hiscorereg_q[11]/CLK
  Logical resource: M_hiscorereg_q_9/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hiscorereg_q[11]/CLK
  Logical resource: M_hiscorereg_q_10/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hiscorereg_q[11]/CLK
  Logical resource: M_hiscorereg_q_11/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hiscorereg_q[3]/CLK
  Logical resource: M_hiscorereg_q_0/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hiscorereg_q[3]/CLK
  Logical resource: M_hiscorereg_q_1/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hiscorereg_q[3]/CLK
  Logical resource: M_hiscorereg_q_2/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hiscorereg_q[3]/CLK
  Logical resource: M_hiscorereg_q_3/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_lanebits_q[0]/CLK
  Logical resource: M_lanebits_q_0/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_lanebits_q[9]/CLK
  Logical resource: M_lanebits_q_6/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_lanebits_q[9]/CLK
  Logical resource: M_lanebits_q_7/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_lanebits_q[9]/CLK
  Logical resource: M_lanebits_q_8/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_lanebits_q[9]/CLK
  Logical resource: M_lanebits_q_9/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_lanebits_q[14]/CLK
  Logical resource: M_lanebits_q_13/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_lanebits_q[14]/CLK
  Logical resource: M_lanebits_q_14/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cyclefsm1/p1/M_x_q[5]/CLK
  Logical resource: cyclefsm1/p1/M_x_q_10/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cyclefsm1/p1/M_x_q[5]/CLK
  Logical resource: cyclefsm1/p1/M_x_q_0/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cyclefsm1/p1/M_x_q[5]/CLK
  Logical resource: cyclefsm1/p1/M_x_q_20/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cyclefsm1/p1/M_x_q[5]/CLK
  Logical resource: cyclefsm1/p1/M_x_q_1/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.340|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 67858636614 paths, 0 nets, and 3238 connections

Design statistics:
   Minimum period:  19.340ns{1}   (Maximum frequency:  51.706MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 14:23:01 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4569 MB



