<!-- Compiled by morty-0.9.0 / 2025-09-09 06:21:15.883685214 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_lite_dw_converter_intf</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ADDR_WIDTH">AXI_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>AXI4-Lite address width of the ports.</p>
</div><h3 id="parameter.AXI_SLV_PORT_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_SLV_PORT_DATA_WIDTH">AXI_SLV_PORT_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>AXI4-Lite data width of the slave port.</p>
</div><h3 id="parameter.AXI_MST_PORT_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_MST_PORT_DATA_WIDTH">AXI_MST_PORT_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>AXI4-Lite data width of the master port.</p>
</div><h3 id="parameter.AxiStrbWidthSlv" class="impl"><code class="in-band"><a href="#parameter.AxiStrbWidthSlv">AxiStrbWidthSlv</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiStrbWidthMst" class="impl"><code class="in-band"><a href="#parameter.AxiStrbWidthMst">AxiStrbWidthMst</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Clock, positive edge triggered.</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Asynchrounous reset, active low.</p>
</div><h3 id="port.slv" class="impl"><code class="in-band"><a href="#port.slv">slv</a><span class="type-annotation">: AXI_LITE.Slave</span></code></h3><div class="docblock">
<p>Slave port interface.</p>
</div><h3 id="port.mst" class="impl"><code class="in-band"><a href="#port.mst">mst</a><span class="type-annotation">: AXI_LITE.Master</span></code></h3><div class="docblock">
<p>Master port interface.</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.lite_addr_t.html">lite_addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.lite_data_slv_t.html">lite_data_slv_t</a></td><td></td></tr><tr><td><a class="type" href="type.lite_strb_slv_t.html">lite_strb_slv_t</a></td><td></td></tr><tr><td><a class="type" href="type.lite_data_mst_t.html">lite_data_mst_t</a></td><td></td></tr><tr><td><a class="type" href="type.lite_strb_mst_t.html">lite_strb_mst_t</a></td><td></td></tr><tr><td><a class="type" href="type.aw_chan_lite_t.html">aw_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_lite_slv_t.html">w_chan_lite_slv_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_lite_mst_t.html">w_chan_lite_mst_t</a></td><td></td></tr><tr><td><a class="type" href="type.b_chan_lite_t.html">b_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.ar_chan_lite_t.html">ar_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_chan_lite_slv_t.html">r_chan_lite_slv_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_chan_lite_mst_t.html">r_chan_lite_mst_t</a></td><td></td></tr><tr><td><a class="type" href="type.req_lite_slv_t.html">req_lite_slv_t</a></td><td></td></tr><tr><td><a class="type" href="type.res_lite_slv_t.html">res_lite_slv_t</a></td><td></td></tr><tr><td><a class="type" href="type.req_lite_mst_t.html">req_lite_mst_t</a></td><td></td></tr><tr><td><a class="type" href="type.res_lite_mst_t.html">res_lite_mst_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.slv_req" class="impl"><code class="in-band"><a href="#signal.slv_req">slv_req</a><span class="type-annotation">: req_lite_slv_t</span></code></h3><div class="docblock">
</div><h3 id="signal.slv_res" class="impl"><code class="in-band"><a href="#signal.slv_res">slv_res</a><span class="type-annotation">: res_lite_slv_t</span></code></h3><div class="docblock">
</div><h3 id="signal.mst_req" class="impl"><code class="in-band"><a href="#signal.mst_req">mst_req</a><span class="type-annotation">: req_lite_mst_t</span></code></h3><div class="docblock">
</div><h3 id="signal.mst_res" class="impl"><code class="in-band"><a href="#signal.mst_res">mst_res</a><span class="type-annotation">: res_lite_mst_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
