h VDD
l VSS
vector A A3 A2 A1 A0
vector B B3 B2 B1 B0
vector S S3 S2 S1 S0
analyzer A B S
setvector A 0000
setvector B 0010
s

