# Ottoman

## Projects

### Quantized Stream NPU
- INT8 neural-processing slice implementing a pipelined outer-product engine with automatic accumulator sizing and optional ReLU activation.
- Dual output paths: packed matrix export and ready/valid streaming interface for DMA/FIFO integration.
- Includes SystemVerilog RTL, self-checking testbench, and matching C++ golden model for quick bring-up.  
Repo: [Quantized-Stream-NPU](https://github.com/ahmed27037/Quantized-Stream-NPU)

### RISCV32 Harvard Pipeline
- RV32I Harvard microarchitecture featuring five pipeline stages, split instruction/data memories, and hazard mitigation.
- Synthesizable RTL with directed tests, waveform documentation, and extensible CSR hooks for SoC bring-up labs.  
Repo: [riscv32-harvard-pipeline](https://github.com/ahmed27037/riscv32-harvard-pipeline)

## Technical Stack

- ![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
- ![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
- ![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)
- ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-005F9E?style=for-the-badge)
- ![Verilog](https://img.shields.io/badge/Verilog-FF6F00?style=for-the-badge)
- ![VHDL](https://img.shields.io/badge/VHDL-512BD4?style=for-the-badge)
- ![JavaScript](https://img.shields.io/badge/JavaScript-F7DF1E?style=for-the-badge&logo=javascript&logoColor=black)
- ![TypeScript](https://img.shields.io/badge/TypeScript-3178C6?style=for-the-badge&logo=typescript&logoColor=white)

- Email: aasaosma@uwaterloo.ca
- GitHub: [@ahmed27037](https://github.com/ahmed27037)
