
---------- Begin Simulation Statistics ----------
simSeconds                                   0.816831                       # Number of seconds simulated (Second)
simTicks                                 816830792500                       # Number of ticks simulated (Tick)
finalTick                                816830792500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  14898.61                       # Real time elapsed on the host (Second)
hostTickRate                                 54825964                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8777992                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000002                       # Number of instructions simulated (Count)
simOps                                     1747736904                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    67120                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     117309                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1633661586                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      3733281478                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     6098                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     3289196778                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                4053770                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined           1985550643                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined        2997617203                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                5033                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1633534975                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.013545                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.372559                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 782600678     47.91%     47.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 110427454      6.76%     54.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 126047015      7.72%     62.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                 140910303      8.63%     71.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                 159090493      9.74%     80.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                 131598876      8.06%     88.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  98146359      6.01%     94.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  57000497      3.49%     98.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  27713300      1.70%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1633534975                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                19707690     89.08%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    83      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      6      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     89.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2316893     10.47%     99.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 97559      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               331      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              544      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1657998      0.05%      0.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    2560332586     77.84%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     11364871      0.35%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         33712      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        21766      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        36382      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           62      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           62      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       368262      0.01%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       182290      0.01%     78.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            1      0.00%     78.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       408617      0.01%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv        12482      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        42051      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    637513629     19.38%     97.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     76693997      2.33%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       256803      0.01%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       271207      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     3289196778                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.013389                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            22123106                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.006726                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               8234879258                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              5716317244                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      3093150735                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   3226147                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2538766                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1588661                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  3308048368                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1613518                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                        3183304304                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     604252249                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                 105892472                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          677634670                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      264565363                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     73382421                       # Number of stores executed (Count)
system.cpu.numRate                           1.948570                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1434                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          126611                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                  1000000002                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                    1747736904                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.633662                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.633662                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.612122                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.612122                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 4295769439                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                2483291594                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     2226258                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    1125241                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                  1563086310                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  965249043                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                1311776656                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      225                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      693134579                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      90825582                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     19058970                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      7983418                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               471803798                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         455474584                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect          52492929                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups            280766709                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits               280669635                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999654                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 7619519                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 86                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          166870                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             155988                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            10882                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          731                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts      1985796698                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1065                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts          52493751                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1332612152                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.311512                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.428927                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       842131868     63.19%     63.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       195269969     14.65%     77.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        48132280      3.61%     81.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        63155342      4.74%     86.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        32682328      2.45%     88.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        14036322      1.05%     89.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        10095856      0.76%     90.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        11615205      0.87%     91.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       115492982      8.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1332612152                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted           1000000002                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted             1747736904                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   363257571                       # Number of memory references committed (Count)
system.cpu.commit.loads                     316159993                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         560                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                  185494536                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    1366470                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                  1745533565                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1425570                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1152238      0.07%      0.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1374003036     78.62%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      8371706      0.48%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        30751      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        18778      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          400      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           38      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           44      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       326028      0.02%     79.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       162403      0.01%     79.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            1      0.00%     79.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       365943      0.02%     79.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        12303      0.00%     79.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        35664      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    315990513     18.08%     97.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     46834568      2.68%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       169480      0.01%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       263010      0.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1747736904                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     115492982                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      611581743                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         611581743                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     611582430                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        611582430                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     24960826                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        24960826                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     24990610                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       24990610                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1201633041210                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1201633041210                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1201633041210                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1201633041210                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    636542569                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     636542569                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    636573040                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    636573040                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.039213                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.039213                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.039258                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.039258                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 48140.756288                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 48140.756288                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 48083.381767                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 48083.381767                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     43787561                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2640                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1054953                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           28                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      41.506646                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    94.285714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      3987860                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           3987860                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     16319146                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      16319146                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     16319146                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     16319146                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      8641680                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      8641680                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      8671464                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      8671464                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 474786578248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 474786578248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 476904400248                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 476904400248                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.013576                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.013576                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.013622                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.013622                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 54941.467197                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 54941.467197                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 54996.987850                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 54996.987850                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                8670959                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          268                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          268                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data           12                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total           12                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       698500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       698500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          280                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          280                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.042857                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.042857                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 58208.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 58208.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data           12                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total           12                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      2217000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      2217000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.042857                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.042857                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       184750                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       184750                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          280                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          280                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          280                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          280                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    564739700                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       564739700                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     24705563                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      24705563                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1185429452000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1185429452000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    589445263                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    589445263                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.041913                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.041913                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 47982.288523                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 47982.288523                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     16309969                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     16309969                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      8395594                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      8395594                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 459453637000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 459453637000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.014243                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.014243                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 54725.566410                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 54725.566410                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data          687                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           687                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data        29784                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total        29784                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        30471                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        30471                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.977454                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.977454                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data        29784                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total        29784                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data   2117822000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total   2117822000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.977454                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.977454                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 71106.030083                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 71106.030083                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     46842043                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       46842043                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       255263                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       255263                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  16203589210                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  16203589210                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     47097306                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     47097306                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.005420                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.005420                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 63478.017613                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 63478.017613                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         9177                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         9177                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       246086                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       246086                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  15332941248                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  15332941248                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.005225                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.005225                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 62307.247255                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 62307.247255                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.982832                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            620254454                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            8671471                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              71.528170                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.982832                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999966                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999966                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          103                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          159                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          247                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         5101260271                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        5101260271                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                414605608                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             500931088                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 619599450                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              45886558                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles               52512271                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            262277699                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  4275                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             4239024804                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 21891                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles          525360480                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     2576673131                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   471803798                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches          288445142                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1055609803                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles               105032808                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                          5                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 4903                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         43380                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                 494664318                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes              18436554                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1633534975                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.778034                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.450626                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                864979553     52.95%     52.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                105065081      6.43%     59.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 21581074      1.32%     60.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 45668777      2.80%     63.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 66456106      4.07%     67.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 26924484      1.65%     69.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 46640385      2.86%     72.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 77263604      4.73%     76.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                378955911     23.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1633534975                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.288801                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.577238                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      494661901                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         494661901                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     494661901                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        494661901                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2417                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2417                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2417                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2417                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    153596500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    153596500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    153596500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    153596500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    494664318                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     494664318                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    494664318                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    494664318                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 63548.407116                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 63548.407116                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 63548.407116                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 63548.407116                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           89                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      44.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1302                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1302                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          598                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           598                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          598                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          598                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1819                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1819                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1819                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1819                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    121630500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    121630500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    121630500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    121630500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000004                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000004                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66866.684992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66866.684992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66866.684992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66866.684992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1302                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    494661901                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       494661901                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2417                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2417                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    153596500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    153596500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    494664318                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    494664318                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 63548.407116                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 63548.407116                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          598                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          598                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1819                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1819                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    121630500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    121630500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000004                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66866.684992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66866.684992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.749894                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            494663720                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1819                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           271942.671798                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.749894                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999512                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999512                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         3957316363                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        3957316363                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                  52512271                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  270929416                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 11194540                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             3733287576                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               282684                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                693134579                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                90825582                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  2200                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    592534                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 10431746                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          18451                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect       41694291                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect     25422168                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts             67116459                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               3121442060                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              3094739396                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                2584248130                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                3693433455                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.894358                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.699687                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     7541183                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads               376974581                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                15081                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               18451                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               43728004                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   53                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 994959                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          316127736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.260442                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            21.019377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              306107706     96.83%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               412467      0.13%     96.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               504485      0.16%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               401094      0.13%     97.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49              1117007      0.35%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               679118      0.21%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               326155      0.10%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               272813      0.09%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               629960      0.20%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               374774      0.12%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            2188604      0.69%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             933182      0.30%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             190089      0.06%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             618311      0.20%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             229646      0.07%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             212418      0.07%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             380034      0.12%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             115121      0.04%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              44067      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              25844      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              22580      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              26068      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              23292      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              21074      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              18217      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              23210      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              17215      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              11624      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              10986      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               9872      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           180703      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1206                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            316127736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               598558544                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                73382499                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    268132                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     52303                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               494670166                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      6145                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles               52512271                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                444805122                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               455717654                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6579                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 631183655                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              49309694                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             4059664552                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              13158465                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                4429316                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               21419924                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               13765699                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             121                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          6895449825                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                 14476180606                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               5824229007                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2907646                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2984178988                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps               3911270767                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     251                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 236                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  65093698                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       4950618413                       # The number of ROB reads (Count)
system.cpu.rob.writes                      7773198616                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1000000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1747736904                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   325                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples   3743853.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1806.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   6800475.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002044664500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       214127                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       214127                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            17203531                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            3535446                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     8673283                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    3989161                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   8673283                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  3989161                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                1871002                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                245308                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               8673283                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              3989161                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 4162861                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1774866                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  662438                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  202067                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                 127979                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 134829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 184674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 208900                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 219581                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 222325                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 222630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 223005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 220966                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 224048                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 224178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 232988                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 218372                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 217584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 216826                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 214673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 214361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 214314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1099                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       214127                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      31.767376                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     45.241739                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511        214099     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023           11      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            4      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        214127                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       214127                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.484124                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.439502                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.252079                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            77213     36.06%     36.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             6362      2.97%     39.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            91286     42.63%     81.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19            30029     14.02%     95.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             7749      3.62%     99.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             1256      0.59%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              190      0.09%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               24      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                6      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        214127                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ               119744128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               555090112                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            255306304                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              679565605.38209629                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              312557149.34375471                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  816830587000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      64508.13                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       115584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    435230400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    239604672                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 141502.990657639777                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 532828100.992532074451                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 293334524.359278500080                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1812                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      8671471                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      3989161                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     62686000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 219374580000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 19547589227750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34594.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25298.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4900175.56                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       115968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    554974144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      555090112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       115968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       115968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    255223040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    255223040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1812                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      8671471                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         8673283                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      3987860                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        3987860                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         141973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      679423632                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         679565605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       141973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        141973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    312455214                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        312455214                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    312455214                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        141973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     679423632                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        992020819                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              6802281                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             3743823                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       536649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       503075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       517364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       564569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       239574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       279364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       333324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       375920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       423467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       406456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       416192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       408953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       423503                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       415196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       456148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       502527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       265745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       252957                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       239340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       268876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       162766                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       149250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       156532                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       200107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       218211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       241457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       279482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       293792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       297750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       255125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       229046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       233387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             91894497250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           34011405000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       219437266000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13509.37                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32259.37                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             5170332                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            3120543                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            76.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           83.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      2255213                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   299.281453                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   199.501953                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   271.284156                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       638810     28.33%     28.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       592293     26.26%     54.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       316781     14.05%     68.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       210770      9.35%     77.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       175314      7.77%     85.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        98984      4.39%     90.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        70311      3.12%     93.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        50150      2.22%     95.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       101800      4.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      2255213                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             435345984                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          239604672                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              532.969604                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              293.334524                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    6.46                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.16                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               78.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      8930212200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      4746489990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    23917850460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    8850891060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 64479423840.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 345030998370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  23110604640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  479066470560                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   586.494137                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  57091827500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  27275560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 732463405000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      7172122860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      3812043345                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    24650435880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   10691865000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 64479423840.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 343491806280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  24406766400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  478704463605                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   586.050952                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  60606269750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  27275560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 728948962750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             8427071                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       3987860                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          1302                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           4683099                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 5                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             246219                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            246219                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1819                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        8425252                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port         4933                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         4933                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     26013906                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total     26013906                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                26018839                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port       199296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total       199296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    810197184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total    810197184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                810396480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                7                       # Total snoops (Count)
system.membus.snoopTraffic                        448                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            8673295                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000176                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.013263                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  8671769     99.98%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     1526      0.02%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              8673295                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 816830792500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         35022676000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            9703000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        45389326500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       17345556                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      8672261                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         1526                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
