```json
{
  "Conference dates": "April 28 - 30, 2025",
  "Year": "2025",
  "Location": "Tempe, AZ, USA",
  "City-State-Province": "Tempe, Arizona",
  "Country": "United States",
  "Continent": "North America",
  "Type": "Offline",
  "Submission Date": {
    "Paper registration (title, abstract, and authors)": "November 25, 2024",
    "Paper PDF upload": "December 2, 2024"
  },
  "Notification Date": {
    "Notification of acceptance": "February 8, 2025"
  },
  "Camera-ready Date": {
    "Camera-ready upload": "March 14, 2025"
  },
  "Other Date": {
    "Special Session Proposals": "January 31, 2025"
  },
  "Topics": "Test, Validation, Yield, Reliability, Security of Microelectronic Circuits and Systems, Generative AI Applications in Test and Security, Silicon Lifecycle Management, Silent Data Corruption, Test-Enabled Digital Twin, Analog – Mixed-Signal – RF Test, ATPG & Compression, Automotive Test & Safety, Built-In Self-Test (BIST), Functional safety, Digital Twin Enabled Test and Security, High BW Test through High-Speed Interfaces, Testing for Extreme Environments, Test of Non-Si & Compound Circuits, Test and Security of Quantum Circuits, Test and Security of Photonic Circuits, Test and Security of Emerging Memory Technologies, Functional Debug through Scan, Fault Modeling and Simulation, Low-Power IC Test, Machine Learning for Test & Security, Microsystems/MEMS/Sensors Test, Memory Test and Repair, Test for 3D & Heterogenous Integration, Yield Optimization, On-Line Test & Error Correction, Power & Thermal Issues in Test, System-on-Chip (SOC) Test, Test & Reliability of Biomedical Devices, Test & Reliability of High-Speed I/O, Test & Security of Machine Learning Hardware, Test Standards, FPGA Test, Defect-Based Test, Defect & Fault Tolerance, Delay & Performance Test, Design for Testability, Post-silicon Validation & Debug, Hardware Security, Embedded System & Board Test",
  "Summary": "The IEEE VLSI Test Symposium (VTS) explores emerging trends and novel concepts in test, validation, yield, reliability, and security of microelectronic circuits and systems. The symposium will take place on April 28-30, 2025, in Tempe, AZ, USA. The program includes keynotes, scientific paper presentations, short industrial application paper presentations, special sessions, and Innovative Practices sessions.",
  "Call for Papers": "# VTS 2025: Call for Papers\n\nThe IEEE VLSI Test Symposium (VTS) explores emerging trends and novel concepts in test, validation, yield, reliability, and security of microelectronic circuits and systems. The symposium will take place on **April 28-30, 2025, in Tempe, AZ, USA**.\n\n## Topics of Interest\n\nThe areas of interest include (but are not limited to) the following topics:\n\n*   Generative AI Applications in Test and Security\n*   Silicon Lifecycle Management\n*   Silent Data Corruption\n*   Test-Enabled Digital Twin\n*   Analog – Mixed-Signal – RF Test\n*   ATPG & Compression\n*   Automotive Test & Safety\n*   Built-In Self-Test (BIST)\n*   Functional safety\n*   Digital twin enabled test and security\n*   High BW Test through High-Speed Interfaces\n*   Testing for extreme environments\n*   Test of Non-Si & Compound Circuits\n*   Test and Security of Quantum Circuits\n*   Test and Security of Photonic Circuits\n*   Test and Security of Emerging Memory Technologies\n*   Functional Debug through Scan\n*   Fault Modeling and Simulation\n*   Low-Power IC Test\n*   Machine Learning for Test & Security\n*   Microsystems/MEMS/Sensors Test\n*   Memory Test and Repair\n*   Test for 3D & Heterogenous Integration\n*   Yield Optimization\n*   On-Line Test & Error Correction\n*   Power & Thermal Issues in Test\n*   System-on-Chip (SOC) Test\n*   Test & Reliability of Biomedical Devices\n*   Test & Reliability of High-Speed I/O\n*   Test & Security of Machine Learning Hardware\n*   Test Standards\n*   FPGA Test\n*   Defect-Based Test\n*   Defect & Fault Tolerance\n*   Delay & Performance Test\n*   Design for Testability\n*   Post-silicon Validation & Debug\n*   Hardware Security\n*   Embedded System & Board Test\n\n## Submission Guidelines\n\nThe VTS Program Committee invites original, unpublished submissions in the following categories:\n\n### Scientific Papers\n\nComplete manuscripts, up to six pages in a standard IEEE two-column format (references do not count towards the page limit). Papers exceeding the page limit will be returned without review.\n\n### Special Sessions Proposals\n\nProposals for special sessions may include presentations on hot topics, panels, and embedded tutorials. Every proposal must include a 150-200 word abstract, the name of the organizers, and a list of at least three speakers with contact information and tentative presentation titles.\n\n### Proposals for the Innovative Practices Sessions\n\nThe innovative practices track highlights cutting-edge challenges faced by test practitioners in the industry, and innovative solutions employed to address them. Every proposal must include a 150-to-200 word abstract, the name of the organizers, and a list of at least three speakers with a tentative presentation title.\n\n## Submission System\n\nAll submissions must be submitted electronically through the VTS website: [https://welcome.molesystems.com/tttc/VTS/2025/main.php](https://welcome.molesystems.com/tttc/VTS/2025/main.php)\n\n## Important Dates\n\n*   **Paper registration (title, abstract, and authors):** November 18, 2024\n*   **Paper PDF upload:** November 25, 2024 (11:59:59 AoE time)\n*   **Notification of acceptance:** February 8, 2025\n*   **Special Session Proposals:** January 31, 2025\n*   **Camera-ready upload:** March 14, 2025\n\n## General Chairs\n\n*   Sule Ozev, Arizona State University, [SuleOzev@asu.edu](mailto:SuleOzev@asu.edu)\n*   Krishnendu Chakrabarty, Arizona State University, [krishnendu.chakrabarty@asu.edu](mailto:krishnendu.chakrabarty@asu.edu)\n\n## Program Chairs\n\n*   Naghmeh Karimi, University of Maryland, Baltimore County, [naghmeh.karimi@umbc.edu](mailto:naghmeh.karimi@umbc.edu)\n*   Arani Sinha, Intel Corp., [arani.sinha@intel.com](mailto:arani.sinha@intel.com)"
}
```
