#######################################
# ACE GENERATED DELAYS SDC FILE
# Generated on: 2023.05.10 at 14:47:42 PDT
# By: ACE 9.0.1
# From project: vp_project
#######################################
# IO Ring Boundary Delays SDC File
#######################################
# SDC PVT Conditions:
# Voltage: 850 Temperature: 125 Corner: fast
#######################################
# Boundary pin delays for ethernet_0
# Clocks and Resets
set_clock_latency -source -late -rise 0.610886 [get_clocks ethernet_0_m0_ff_clk_divby2]
set_clock_latency -source -early -rise 0.511006 [get_clocks ethernet_0_m0_ff_clk_divby2]
set_clock_latency -source -late -rise 0.649679 [get_clocks ethernet_0_m1_ff_clk_divby2]
set_clock_latency -source -early -rise 0.554636 [get_clocks ethernet_0_m1_ff_clk_divby2]
set_clock_latency -source -late -rise 0.562420 [get_clocks ethernet_0_ref_clk_divby2]
set_clock_latency -source -early -rise 0.510929 [get_clocks ethernet_0_ref_clk_divby2]
# Free Running Counter
# Quad MAC 0 Flow Control
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.1903 [get_ports ethernet_0_quad0_emac_pause_on[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.2544 [get_ports ethernet_0_quad0_emac_pause_on[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4173 [get_ports ethernet_0_quad0_emac_pause_on[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4856 [get_ports ethernet_0_quad0_emac_pause_on[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.2416 [get_ports ethernet_0_quad0_emac_pause_on[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.3683 [get_ports ethernet_0_quad0_emac_pause_on[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4819 [get_ports ethernet_0_quad0_emac_pause_on[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.6174 [get_ports ethernet_0_quad0_emac_pause_on[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.1628 [get_ports ethernet_0_quad0_emac_pause_on[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.2341 [get_ports ethernet_0_quad0_emac_pause_on[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3705 [get_ports ethernet_0_quad0_emac_pause_on[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4459 [get_ports ethernet_0_quad0_emac_pause_on[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.2691 [get_ports ethernet_0_quad0_emac_pause_on[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.3418 [get_ports ethernet_0_quad0_emac_pause_on[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3934 [get_ports ethernet_0_quad0_emac_pause_on[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4646 [get_ports ethernet_0_quad0_emac_pause_on[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.1692 [get_ports ethernet_0_quad0_emac_pause_on[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.2465 [get_ports ethernet_0_quad0_emac_pause_on[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3625 [get_ports ethernet_0_quad0_emac_pause_on[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4462 [get_ports ethernet_0_quad0_emac_pause_on[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.1141 [get_ports ethernet_0_quad0_emac_pause_on[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.1706 [get_ports ethernet_0_quad0_emac_pause_on[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3242 [get_ports ethernet_0_quad0_emac_pause_on[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3769 [get_ports ethernet_0_quad0_emac_pause_on[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.1092 [get_ports ethernet_0_quad0_emac_pause_on[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.1697 [get_ports ethernet_0_quad0_emac_pause_on[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3262 [get_ports ethernet_0_quad0_emac_pause_on[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3758 [get_ports ethernet_0_quad0_emac_pause_on[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.2543 [get_ports ethernet_0_quad0_emac_pause_on[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.3131 [get_ports ethernet_0_quad0_emac_pause_on[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.378 [get_ports ethernet_0_quad0_emac_pause_on[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4393 [get_ports ethernet_0_quad0_emac_pause_on[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2666 [get_ports ethernet_0_quad0_emac_pause_on[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3859 [get_ports ethernet_0_quad0_emac_pause_on[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2087 [get_ports ethernet_0_quad0_emac_pause_on[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2595 [get_ports ethernet_0_quad0_emac_pause_on[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.1665 [get_ports ethernet_0_quad0_emac_pause_on[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2224 [get_ports ethernet_0_quad0_emac_pause_on[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.1599 [get_ports ethernet_0_quad0_emac_pause_on[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2182 [get_ports ethernet_0_quad0_emac_pause_on[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.1702 [get_ports ethernet_0_quad0_emac_pause_on[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2255 [get_ports ethernet_0_quad0_emac_pause_on[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.1967 [get_ports ethernet_0_quad0_emac_pause_on[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2589 [get_ports ethernet_0_quad0_emac_pause_on[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.1981 [get_ports ethernet_0_quad0_emac_pause_on[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2697 [get_ports ethernet_0_quad0_emac_pause_on[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2972 [get_ports ethernet_0_quad0_emac_pause_on[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.419 [get_ports ethernet_0_quad0_emac_pause_on[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2732 [get_ports ethernet_0_quad0_emac_pause_on[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.313 [get_ports ethernet_0_quad0_emac_pause_on[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2527 [get_ports ethernet_0_quad0_emac_pause_on[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2905 [get_ports ethernet_0_quad0_emac_pause_on[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3011 [get_ports ethernet_0_quad0_emac_pause_on[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3807 [get_ports ethernet_0_quad0_emac_pause_on[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3041 [get_ports ethernet_0_quad0_emac_pause_on[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3509 [get_ports ethernet_0_quad0_emac_pause_on[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2997 [get_ports ethernet_0_quad0_emac_pause_on[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3606 [get_ports ethernet_0_quad0_emac_pause_on[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3415 [get_ports ethernet_0_quad0_emac_pause_on[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4236 [get_ports ethernet_0_quad0_emac_pause_on[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.235 [get_ports ethernet_0_quad0_emac_pause_on[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2754 [get_ports ethernet_0_quad0_emac_pause_on[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2815 [get_ports ethernet_0_quad0_emac_pause_on[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3413 [get_ports ethernet_0_quad0_emac_pause_on[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2301 [get_ports ethernet_0_quad0_emac_pause_on[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2564 [get_ports ethernet_0_quad0_emac_pause_on[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.305 [get_ports ethernet_0_quad0_emac_pause_on[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.366 [get_ports ethernet_0_quad0_emac_pause_on[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3041 [get_ports ethernet_0_quad0_emac_pause_on[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3567 [get_ports ethernet_0_quad0_emac_pause_on[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2763 [get_ports ethernet_0_quad0_emac_pause_on[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3101 [get_ports ethernet_0_quad0_emac_pause_on[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2716 [get_ports ethernet_0_quad0_emac_pause_on[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3451 [get_ports ethernet_0_quad0_emac_pause_on[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2773 [get_ports ethernet_0_quad0_emac_pause_on[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3368 [get_ports ethernet_0_quad0_emac_pause_on[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2349 [get_ports ethernet_0_quad0_emac_pause_on[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2734 [get_ports ethernet_0_quad0_emac_pause_on[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2658 [get_ports ethernet_0_quad0_emac_pause_on[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3193 [get_ports ethernet_0_quad0_emac_pause_on[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4049 [get_ports ethernet_0_quad0_emac_xoff_gen[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4238 [get_ports ethernet_0_quad0_emac_xoff_gen[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3778 [get_ports ethernet_0_quad0_emac_xoff_gen[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4058 [get_ports ethernet_0_quad0_emac_xoff_gen[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3861 [get_ports ethernet_0_quad0_emac_xoff_gen[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4062 [get_ports ethernet_0_quad0_emac_xoff_gen[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3655 [get_ports ethernet_0_quad0_emac_xoff_gen[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3748 [get_ports ethernet_0_quad0_emac_xoff_gen[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3932 [get_ports ethernet_0_quad0_emac_xoff_gen[4]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4115 [get_ports ethernet_0_quad0_emac_xoff_gen[4]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5141 [get_ports ethernet_0_quad0_emac_xoff_gen[5]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5162 [get_ports ethernet_0_quad0_emac_xoff_gen[5]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3835 [get_ports ethernet_0_quad0_emac_xoff_gen[6]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3935 [get_ports ethernet_0_quad0_emac_xoff_gen[6]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3228 [get_ports ethernet_0_quad0_emac_xoff_gen[7]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3506 [get_ports ethernet_0_quad0_emac_xoff_gen[7]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1618 [get_ports ethernet_0_quad0_emac_xoff_gen[8]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1704 [get_ports ethernet_0_quad0_emac_xoff_gen[8]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1437 [get_ports ethernet_0_quad0_emac_xoff_gen[9]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1553 [get_ports ethernet_0_quad0_emac_xoff_gen[9]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1513 [get_ports ethernet_0_quad0_emac_xoff_gen[10]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1592 [get_ports ethernet_0_quad0_emac_xoff_gen[10]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1594 [get_ports ethernet_0_quad0_emac_xoff_gen[11]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1713 [get_ports ethernet_0_quad0_emac_xoff_gen[11]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1891 [get_ports ethernet_0_quad0_emac_xoff_gen[12]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2045 [get_ports ethernet_0_quad0_emac_xoff_gen[12]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1838 [get_ports ethernet_0_quad0_emac_xoff_gen[13]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1963 [get_ports ethernet_0_quad0_emac_xoff_gen[13]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1715 [get_ports ethernet_0_quad0_emac_xoff_gen[14]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1804 [get_ports ethernet_0_quad0_emac_xoff_gen[14]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1486 [get_ports ethernet_0_quad0_emac_xoff_gen[15]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.155 [get_ports ethernet_0_quad0_emac_xoff_gen[15]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1623 [get_ports ethernet_0_quad0_emac_xoff_gen[16]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1782 [get_ports ethernet_0_quad0_emac_xoff_gen[16]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2517 [get_ports ethernet_0_quad0_emac_xoff_gen[17]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2654 [get_ports ethernet_0_quad0_emac_xoff_gen[17]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.246 [get_ports ethernet_0_quad0_emac_xoff_gen[18]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2556 [get_ports ethernet_0_quad0_emac_xoff_gen[18]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3327 [get_ports ethernet_0_quad0_emac_xoff_gen[19]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3432 [get_ports ethernet_0_quad0_emac_xoff_gen[19]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1798 [get_ports ethernet_0_quad0_emac_xoff_gen[20]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1971 [get_ports ethernet_0_quad0_emac_xoff_gen[20]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2521 [get_ports ethernet_0_quad0_emac_xoff_gen[21]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2591 [get_ports ethernet_0_quad0_emac_xoff_gen[21]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1821 [get_ports ethernet_0_quad0_emac_xoff_gen[22]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1934 [get_ports ethernet_0_quad0_emac_xoff_gen[22]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1924 [get_ports ethernet_0_quad0_emac_xoff_gen[23]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2071 [get_ports ethernet_0_quad0_emac_xoff_gen[23]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2659 [get_ports ethernet_0_quad0_emac_xoff_gen[24]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2728 [get_ports ethernet_0_quad0_emac_xoff_gen[24]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1917 [get_ports ethernet_0_quad0_emac_xoff_gen[25]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2017 [get_ports ethernet_0_quad0_emac_xoff_gen[25]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1695 [get_ports ethernet_0_quad0_emac_xoff_gen[26]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1817 [get_ports ethernet_0_quad0_emac_xoff_gen[26]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1671 [get_ports ethernet_0_quad0_emac_xoff_gen[27]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1797 [get_ports ethernet_0_quad0_emac_xoff_gen[27]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2121 [get_ports ethernet_0_quad0_emac_xoff_gen[28]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2206 [get_ports ethernet_0_quad0_emac_xoff_gen[28]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2402 [get_ports ethernet_0_quad0_emac_xoff_gen[29]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2471 [get_ports ethernet_0_quad0_emac_xoff_gen[29]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1874 [get_ports ethernet_0_quad0_emac_xoff_gen[30]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1922 [get_ports ethernet_0_quad0_emac_xoff_gen[30]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1597 [get_ports ethernet_0_quad0_emac_xoff_gen[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1711 [get_ports ethernet_0_quad0_emac_xoff_gen[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3014 [get_ports ethernet_0_quad0_lpi_txhold[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.311 [get_ports ethernet_0_quad0_lpi_txhold[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2112 [get_ports ethernet_0_quad0_lpi_txhold[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2205 [get_ports ethernet_0_quad0_lpi_txhold[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2433 [get_ports ethernet_0_quad0_lpi_txhold[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2565 [get_ports ethernet_0_quad0_lpi_txhold[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1882 [get_ports ethernet_0_quad0_lpi_txhold[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2 [get_ports ethernet_0_quad0_lpi_txhold[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.4787 [get_ports ethernet_0_quad0_mac_stop_tx[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.4782 [get_ports ethernet_0_quad0_mac_stop_tx[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.621 [get_ports ethernet_0_quad0_mac_stop_tx[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.6057 [get_ports ethernet_0_quad0_mac_stop_tx[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.5857 [get_ports ethernet_0_quad0_mac_stop_tx[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.578 [get_ports ethernet_0_quad0_mac_stop_tx[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.5543 [get_ports ethernet_0_quad0_mac_stop_tx[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.5347 [get_ports ethernet_0_quad0_mac_stop_tx[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.5886 [get_ports ethernet_0_quad0_mac_stop_tx[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.5915 [get_ports ethernet_0_quad0_mac_stop_tx[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.6543 [get_ports ethernet_0_quad0_mac_stop_tx[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.6441 [get_ports ethernet_0_quad0_mac_stop_tx[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.6386 [get_ports ethernet_0_quad0_mac_stop_tx[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.635 [get_ports ethernet_0_quad0_mac_stop_tx[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.6563 [get_ports ethernet_0_quad0_mac_stop_tx[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.6416 [get_ports ethernet_0_quad0_mac_stop_tx[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3016 [get_ports ethernet_0_quad0_tx_hold_req[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2929 [get_ports ethernet_0_quad0_tx_hold_req[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1287 [get_ports ethernet_0_quad0_tx_hold_req[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1344 [get_ports ethernet_0_quad0_tx_hold_req[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2133 [get_ports ethernet_0_quad0_tx_hold_req[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2192 [get_ports ethernet_0_quad0_tx_hold_req[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1699 [get_ports ethernet_0_quad0_tx_hold_req[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1819 [get_ports ethernet_0_quad0_tx_hold_req[3]]
# Quad MAC 0 Status
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3604 [get_ports ethernet_0_m0_ffe_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4099 [get_ports ethernet_0_m0_ffe_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4112 [get_ports ethernet_0_m0_ffe_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4647 [get_ports ethernet_0_m0_ffe_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3907 [get_ports ethernet_0_m0_ffe_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4314 [get_ports ethernet_0_m0_ffe_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3952 [get_ports ethernet_0_m0_ffe_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4386 [get_ports ethernet_0_m0_ffe_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3007 [get_ports ethernet_0_m0_ffe_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3508 [get_ports ethernet_0_m0_ffe_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3414 [get_ports ethernet_0_m0_ffe_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3948 [get_ports ethernet_0_m0_ffe_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3306 [get_ports ethernet_0_m0_ffe_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3706 [get_ports ethernet_0_m0_ffe_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3248 [get_ports ethernet_0_m0_ffe_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3702 [get_ports ethernet_0_m0_ffe_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3385 [get_ports ethernet_0_m0_ffp_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.3742 [get_ports ethernet_0_m0_ffp_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3571 [get_ports ethernet_0_m0_ffp_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.414 [get_ports ethernet_0_m0_ffp_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3347 [get_ports ethernet_0_m0_ffp_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.374 [get_ports ethernet_0_m0_ffp_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3607 [get_ports ethernet_0_m0_ffp_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4046 [get_ports ethernet_0_m0_ffp_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2816 [get_ports ethernet_0_m0_ffp_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3178 [get_ports ethernet_0_m0_ffp_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.278 [get_ports ethernet_0_m0_ffp_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3355 [get_ports ethernet_0_m0_ffp_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2832 [get_ports ethernet_0_m0_ffp_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3216 [get_ports ethernet_0_m0_ffp_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3058 [get_ports ethernet_0_m0_ffp_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3496 [get_ports ethernet_0_m0_ffp_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.2983 [get_ports ethernet_0_m0_mac_tx_underflow[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3446 [get_ports ethernet_0_m0_mac_tx_underflow[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.2921 [get_ports ethernet_0_m0_mac_tx_underflow[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3489 [get_ports ethernet_0_m0_mac_tx_underflow[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3483 [get_ports ethernet_0_m0_mac_tx_underflow[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.373 [get_ports ethernet_0_m0_mac_tx_underflow[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.2482 [get_ports ethernet_0_m0_mac_tx_underflow[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.2817 [get_ports ethernet_0_m0_mac_tx_underflow[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2652 [get_ports ethernet_0_m0_mac_tx_underflow[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3112 [get_ports ethernet_0_m0_mac_tx_underflow[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2335 [get_ports ethernet_0_m0_mac_tx_underflow[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.2881 [get_ports ethernet_0_m0_mac_tx_underflow[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3048 [get_ports ethernet_0_m0_mac_tx_underflow[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3311 [get_ports ethernet_0_m0_mac_tx_underflow[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2071 [get_ports ethernet_0_m0_mac_tx_underflow[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.2416 [get_ports ethernet_0_m0_mac_tx_underflow[3]]
# Quad MAC 0 TSN
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5053 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5402 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4236 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4585 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4242 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4391 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3425 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3574 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4588 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4843 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3771 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4026 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4496 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4695 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3679 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3879 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4443 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4975 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3626 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4158 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5522 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6203 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4705 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.5386 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.576 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6603 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4943 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.5786 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4486 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4749 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3669 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3932 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4704 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5219 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3887 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4402 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5527 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6298 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4711 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.5481 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4425 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4699 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3608 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3881 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4421 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.485 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3603 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4032 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4808 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5303 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3991 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4486 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.469 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5396 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3872 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4579 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5156 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5485 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4339 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4668 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5238 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5872 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4421 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.5054 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5012 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5688 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4195 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4871 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4181 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4391 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3364 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3574 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5569 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6459 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4752 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.5641 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4876 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5204 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4059 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4387 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4804 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5356 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3987 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4539 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4839 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5216 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4022 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4399 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4521 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4599 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3705 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3782 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4103 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4355 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3285 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3538 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5028 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5598 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.421 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4781 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.492 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5819 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4103 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.5003 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4792 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5052 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3975 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4234 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.489 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5372 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4073 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4555 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4421 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4949 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3603 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4132 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4123 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4415 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3305 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3597 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4598 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5164 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3781 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4347 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4691 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.511 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3874 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4293 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4856 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5711 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4039 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4894 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4794 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4877 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3977 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4059 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4775 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5235 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3958 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4418 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4201 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.484 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3384 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4022 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4879 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5379 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4063 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4562 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4561 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4788 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3744 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3971 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4459 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4929 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3642 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4112 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4558 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5057 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3741 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.424 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5415 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.566 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4599 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4844 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4315 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4536 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3498 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3719 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4651 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5018 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3833 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4201 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4065 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4333 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3247 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3516 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4275 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4637 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3458 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.382 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4313 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4675 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3496 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3858 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4254 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4469 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3437 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3652 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4091 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4432 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3274 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3615 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4464 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4563 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3647 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3745 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4385 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4498 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3568 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.368 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4105 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4426 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3287 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3608 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4109 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4372 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3291 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3554 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4284 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4642 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3467 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3825 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4131 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4628 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3313 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.381 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4691 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5078 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3874 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4261 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4908 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5217 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4091 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.44 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4644 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5147 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3827 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4329 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4118 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4334 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3301 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3517 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4064 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4308 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3246 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.349 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4527 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5002 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.371 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4185 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4408 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4808 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3591 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3991 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4003 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4402 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3185 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3585 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4514 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4534 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3697 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3716 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4343 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5176 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3525 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4359 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4363 [get_ports ethernet_0_quad0_tx_ts[64]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4582 [get_ports ethernet_0_quad0_tx_ts[64]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3737 [get_ports ethernet_0_quad0_tx_ts[65]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4037 [get_ports ethernet_0_quad0_tx_ts[65]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4605 [get_ports ethernet_0_quad0_tx_ts[66]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5045 [get_ports ethernet_0_quad0_tx_ts[66]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4201 [get_ports ethernet_0_quad0_tx_ts[67]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4476 [get_ports ethernet_0_quad0_tx_ts[67]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3978 [get_ports ethernet_0_quad0_tx_ts[68]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4195 [get_ports ethernet_0_quad0_tx_ts[68]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.59 [get_ports ethernet_0_quad0_tx_ts[69]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6052 [get_ports ethernet_0_quad0_tx_ts[69]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4119 [get_ports ethernet_0_quad0_tx_ts[70]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4292 [get_ports ethernet_0_quad0_tx_ts[70]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4318 [get_ports ethernet_0_quad0_tx_ts[71]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4567 [get_ports ethernet_0_quad0_tx_ts[71]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4354 [get_ports ethernet_0_quad0_tx_ts[72]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.475 [get_ports ethernet_0_quad0_tx_ts[72]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.434 [get_ports ethernet_0_quad0_tx_ts[73]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4665 [get_ports ethernet_0_quad0_tx_ts[73]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4171 [get_ports ethernet_0_quad0_tx_ts[74]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4446 [get_ports ethernet_0_quad0_tx_ts[74]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.492 [get_ports ethernet_0_quad0_tx_ts[75]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.542 [get_ports ethernet_0_quad0_tx_ts[75]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4069 [get_ports ethernet_0_quad0_tx_ts[76]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.43 [get_ports ethernet_0_quad0_tx_ts[76]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5866 [get_ports ethernet_0_quad0_tx_ts[77]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6032 [get_ports ethernet_0_quad0_tx_ts[77]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5707 [get_ports ethernet_0_quad0_tx_ts[78]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.591 [get_ports ethernet_0_quad0_tx_ts[78]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6005 [get_ports ethernet_0_quad0_tx_ts[79]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6168 [get_ports ethernet_0_quad0_tx_ts[79]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4093 [get_ports ethernet_0_quad0_tx_ts[80]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4329 [get_ports ethernet_0_quad0_tx_ts[80]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4138 [get_ports ethernet_0_quad0_tx_ts[81]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4394 [get_ports ethernet_0_quad0_tx_ts[81]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4223 [get_ports ethernet_0_quad0_tx_ts[82]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4648 [get_ports ethernet_0_quad0_tx_ts[82]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4654 [get_ports ethernet_0_quad0_tx_ts[83]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5094 [get_ports ethernet_0_quad0_tx_ts[83]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.582 [get_ports ethernet_0_quad0_tx_ts[84]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6032 [get_ports ethernet_0_quad0_tx_ts[84]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5993 [get_ports ethernet_0_quad0_tx_ts[85]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6256 [get_ports ethernet_0_quad0_tx_ts[85]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4073 [get_ports ethernet_0_quad0_tx_ts[86]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4332 [get_ports ethernet_0_quad0_tx_ts[86]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6669 [get_ports ethernet_0_quad0_tx_ts[87]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.7218 [get_ports ethernet_0_quad0_tx_ts[87]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5786 [get_ports ethernet_0_quad0_tx_ts[88]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6049 [get_ports ethernet_0_quad0_tx_ts[88]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6318 [get_ports ethernet_0_quad0_tx_ts[89]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6736 [get_ports ethernet_0_quad0_tx_ts[89]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4166 [get_ports ethernet_0_quad0_tx_ts[90]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.474 [get_ports ethernet_0_quad0_tx_ts[90]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5944 [get_ports ethernet_0_quad0_tx_ts[91]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6163 [get_ports ethernet_0_quad0_tx_ts[91]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4442 [get_ports ethernet_0_quad0_tx_ts[92]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5167 [get_ports ethernet_0_quad0_tx_ts[92]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4207 [get_ports ethernet_0_quad0_tx_ts[93]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4422 [get_ports ethernet_0_quad0_tx_ts[93]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3869 [get_ports ethernet_0_quad0_tx_ts[94]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4113 [get_ports ethernet_0_quad0_tx_ts[94]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4231 [get_ports ethernet_0_quad0_tx_ts[95]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.485 [get_ports ethernet_0_quad0_tx_ts[95]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5729 [get_ports ethernet_0_quad0_tx_ts[96]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5939 [get_ports ethernet_0_quad0_tx_ts[96]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5593 [get_ports ethernet_0_quad0_tx_ts[97]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5822 [get_ports ethernet_0_quad0_tx_ts[97]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3941 [get_ports ethernet_0_quad0_tx_ts[98]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4358 [get_ports ethernet_0_quad0_tx_ts[98]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.612 [get_ports ethernet_0_quad0_tx_ts[99]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.668 [get_ports ethernet_0_quad0_tx_ts[99]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6234 [get_ports ethernet_0_quad0_tx_ts[100]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6677 [get_ports ethernet_0_quad0_tx_ts[100]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4192 [get_ports ethernet_0_quad0_tx_ts[101]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4461 [get_ports ethernet_0_quad0_tx_ts[101]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3771 [get_ports ethernet_0_quad0_tx_ts[102]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.3987 [get_ports ethernet_0_quad0_tx_ts[102]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4202 [get_ports ethernet_0_quad0_tx_ts[103]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4485 [get_ports ethernet_0_quad0_tx_ts[103]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.591 [get_ports ethernet_0_quad0_tx_ts[104]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6073 [get_ports ethernet_0_quad0_tx_ts[104]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5839 [get_ports ethernet_0_quad0_tx_ts[105]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6118 [get_ports ethernet_0_quad0_tx_ts[105]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5782 [get_ports ethernet_0_quad0_tx_ts[106]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5996 [get_ports ethernet_0_quad0_tx_ts[106]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5867 [get_ports ethernet_0_quad0_tx_ts[107]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.62 [get_ports ethernet_0_quad0_tx_ts[107]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6053 [get_ports ethernet_0_quad0_tx_ts[108]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6074 [get_ports ethernet_0_quad0_tx_ts[108]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4134 [get_ports ethernet_0_quad0_tx_ts[109]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4421 [get_ports ethernet_0_quad0_tx_ts[109]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6286 [get_ports ethernet_0_quad0_tx_ts[110]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6361 [get_ports ethernet_0_quad0_tx_ts[110]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4449 [get_ports ethernet_0_quad0_tx_ts[111]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4977 [get_ports ethernet_0_quad0_tx_ts[111]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4094 [get_ports ethernet_0_quad0_tx_ts[112]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.42 [get_ports ethernet_0_quad0_tx_ts[112]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5891 [get_ports ethernet_0_quad0_tx_ts[113]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6305 [get_ports ethernet_0_quad0_tx_ts[113]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4174 [get_ports ethernet_0_quad0_tx_ts[114]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.428 [get_ports ethernet_0_quad0_tx_ts[114]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4455 [get_ports ethernet_0_quad0_tx_ts[115]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5029 [get_ports ethernet_0_quad0_tx_ts[115]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4138 [get_ports ethernet_0_quad0_tx_ts[116]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4721 [get_ports ethernet_0_quad0_tx_ts[116]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4212 [get_ports ethernet_0_quad0_tx_ts[117]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4771 [get_ports ethernet_0_quad0_tx_ts[117]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5736 [get_ports ethernet_0_quad0_tx_ts[118]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5811 [get_ports ethernet_0_quad0_tx_ts[118]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3828 [get_ports ethernet_0_quad0_tx_ts[119]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.3938 [get_ports ethernet_0_quad0_tx_ts[119]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6202 [get_ports ethernet_0_quad0_tx_ts[120]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6283 [get_ports ethernet_0_quad0_tx_ts[120]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3965 [get_ports ethernet_0_quad0_tx_ts[121]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.412 [get_ports ethernet_0_quad0_tx_ts[121]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3685 [get_ports ethernet_0_quad0_tx_ts[122]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4022 [get_ports ethernet_0_quad0_tx_ts[122]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4002 [get_ports ethernet_0_quad0_tx_ts[123]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4214 [get_ports ethernet_0_quad0_tx_ts[123]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3874 [get_ports ethernet_0_quad0_tx_ts[124]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4129 [get_ports ethernet_0_quad0_tx_ts[124]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3658 [get_ports ethernet_0_quad0_tx_ts[125]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.3953 [get_ports ethernet_0_quad0_tx_ts[125]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3608 [get_ports ethernet_0_quad0_tx_ts[126]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.3892 [get_ports ethernet_0_quad0_tx_ts[126]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3798 [get_ports ethernet_0_quad0_tx_ts[127]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4083 [get_ports ethernet_0_quad0_tx_ts[127]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5907 [get_ports ethernet_0_quad0_tx_ts[128]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.645 [get_ports ethernet_0_quad0_tx_ts[128]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4179 [get_ports ethernet_0_quad0_tx_ts[129]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4758 [get_ports ethernet_0_quad0_tx_ts[129]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3929 [get_ports ethernet_0_quad0_tx_ts[130]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4193 [get_ports ethernet_0_quad0_tx_ts[130]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6249 [get_ports ethernet_0_quad0_tx_ts[131]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.7065 [get_ports ethernet_0_quad0_tx_ts[131]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5566 [get_ports ethernet_0_quad0_tx_ts[132]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5787 [get_ports ethernet_0_quad0_tx_ts[132]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5454 [get_ports ethernet_0_quad0_tx_ts[133]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5748 [get_ports ethernet_0_quad0_tx_ts[133]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6813 [get_ports ethernet_0_quad0_tx_ts[134]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.7644 [get_ports ethernet_0_quad0_tx_ts[134]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.55 [get_ports ethernet_0_quad0_tx_ts[135]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5795 [get_ports ethernet_0_quad0_tx_ts[135]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4392 [get_ports ethernet_0_quad0_tx_ts[136]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5249 [get_ports ethernet_0_quad0_tx_ts[136]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.574 [get_ports ethernet_0_quad0_tx_ts[137]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5949 [get_ports ethernet_0_quad0_tx_ts[137]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.7225 [get_ports ethernet_0_quad0_tx_ts[138]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.8133 [get_ports ethernet_0_quad0_tx_ts[138]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5536 [get_ports ethernet_0_quad0_tx_ts[139]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5797 [get_ports ethernet_0_quad0_tx_ts[139]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5666 [get_ports ethernet_0_quad0_tx_ts[140]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5999 [get_ports ethernet_0_quad0_tx_ts[140]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6116 [get_ports ethernet_0_quad0_tx_ts[141]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6563 [get_ports ethernet_0_quad0_tx_ts[141]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5431 [get_ports ethernet_0_quad0_tx_ts[142]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5696 [get_ports ethernet_0_quad0_tx_ts[142]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5954 [get_ports ethernet_0_quad0_tx_ts[143]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.656 [get_ports ethernet_0_quad0_tx_ts[143]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4103 [get_ports ethernet_0_quad0_tx_ts[144]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5163 [get_ports ethernet_0_quad0_tx_ts[144]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5496 [get_ports ethernet_0_quad0_tx_ts[145]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5778 [get_ports ethernet_0_quad0_tx_ts[145]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5724 [get_ports ethernet_0_quad0_tx_ts[146]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6019 [get_ports ethernet_0_quad0_tx_ts[146]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5552 [get_ports ethernet_0_quad0_tx_ts[147]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5785 [get_ports ethernet_0_quad0_tx_ts[147]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5974 [get_ports ethernet_0_quad0_tx_ts[148]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6468 [get_ports ethernet_0_quad0_tx_ts[148]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5852 [get_ports ethernet_0_quad0_tx_ts[149]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6287 [get_ports ethernet_0_quad0_tx_ts[149]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5662 [get_ports ethernet_0_quad0_tx_ts[150]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6148 [get_ports ethernet_0_quad0_tx_ts[150]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6746 [get_ports ethernet_0_quad0_tx_ts[151]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.7558 [get_ports ethernet_0_quad0_tx_ts[151]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3933 [get_ports ethernet_0_quad0_tx_ts[152]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.448 [get_ports ethernet_0_quad0_tx_ts[152]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5283 [get_ports ethernet_0_quad0_tx_ts[153]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5507 [get_ports ethernet_0_quad0_tx_ts[153]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5584 [get_ports ethernet_0_quad0_tx_ts[154]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5891 [get_ports ethernet_0_quad0_tx_ts[154]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5604 [get_ports ethernet_0_quad0_tx_ts[155]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6 [get_ports ethernet_0_quad0_tx_ts[155]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5873 [get_ports ethernet_0_quad0_tx_ts[156]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6446 [get_ports ethernet_0_quad0_tx_ts[156]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4503 [get_ports ethernet_0_quad0_tx_ts[157]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5575 [get_ports ethernet_0_quad0_tx_ts[157]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6359 [get_ports ethernet_0_quad0_tx_ts[158]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.689 [get_ports ethernet_0_quad0_tx_ts[158]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6021 [get_ports ethernet_0_quad0_tx_ts[159]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6514 [get_ports ethernet_0_quad0_tx_ts[159]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6209 [get_ports ethernet_0_quad0_tx_ts[160]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6979 [get_ports ethernet_0_quad0_tx_ts[160]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5359 [get_ports ethernet_0_quad0_tx_ts[161]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5573 [get_ports ethernet_0_quad0_tx_ts[161]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4967 [get_ports ethernet_0_quad0_tx_ts[162]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5449 [get_ports ethernet_0_quad0_tx_ts[162]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.6339 [get_ports ethernet_0_quad0_tx_ts[163]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.734 [get_ports ethernet_0_quad0_tx_ts[163]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4675 [get_ports ethernet_0_quad0_tx_ts[164]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5154 [get_ports ethernet_0_quad0_tx_ts[164]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4554 [get_ports ethernet_0_quad0_tx_ts[165]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5439 [get_ports ethernet_0_quad0_tx_ts[165]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5978 [get_ports ethernet_0_quad0_tx_ts[166]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6581 [get_ports ethernet_0_quad0_tx_ts[166]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5994 [get_ports ethernet_0_quad0_tx_ts[167]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6616 [get_ports ethernet_0_quad0_tx_ts[167]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5245 [get_ports ethernet_0_quad0_tx_ts[168]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5553 [get_ports ethernet_0_quad0_tx_ts[168]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4802 [get_ports ethernet_0_quad0_tx_ts[169]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5338 [get_ports ethernet_0_quad0_tx_ts[169]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4506 [get_ports ethernet_0_quad0_tx_ts[170]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4997 [get_ports ethernet_0_quad0_tx_ts[170]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4416 [get_ports ethernet_0_quad0_tx_ts[171]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5308 [get_ports ethernet_0_quad0_tx_ts[171]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4126 [get_ports ethernet_0_quad0_tx_ts[172]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5063 [get_ports ethernet_0_quad0_tx_ts[172]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4139 [get_ports ethernet_0_quad0_tx_ts[173]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4611 [get_ports ethernet_0_quad0_tx_ts[173]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4378 [get_ports ethernet_0_quad0_tx_ts[174]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.505 [get_ports ethernet_0_quad0_tx_ts[174]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4449 [get_ports ethernet_0_quad0_tx_ts[175]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4874 [get_ports ethernet_0_quad0_tx_ts[175]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4805 [get_ports ethernet_0_quad0_tx_ts[176]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5661 [get_ports ethernet_0_quad0_tx_ts[176]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4218 [get_ports ethernet_0_quad0_tx_ts[177]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5117 [get_ports ethernet_0_quad0_tx_ts[177]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.525 [get_ports ethernet_0_quad0_tx_ts[178]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6147 [get_ports ethernet_0_quad0_tx_ts[178]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4093 [get_ports ethernet_0_quad0_tx_ts[179]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4598 [get_ports ethernet_0_quad0_tx_ts[179]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4131 [get_ports ethernet_0_quad0_tx_ts[180]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5194 [get_ports ethernet_0_quad0_tx_ts[180]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4671 [get_ports ethernet_0_quad0_tx_ts[181]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5157 [get_ports ethernet_0_quad0_tx_ts[181]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4577 [get_ports ethernet_0_quad0_tx_ts[182]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4966 [get_ports ethernet_0_quad0_tx_ts[182]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4575 [get_ports ethernet_0_quad0_tx_ts[183]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.514 [get_ports ethernet_0_quad0_tx_ts[183]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4649 [get_ports ethernet_0_quad0_tx_ts[184]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5146 [get_ports ethernet_0_quad0_tx_ts[184]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4666 [get_ports ethernet_0_quad0_tx_ts[185]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5323 [get_ports ethernet_0_quad0_tx_ts[185]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4485 [get_ports ethernet_0_quad0_tx_ts[186]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4791 [get_ports ethernet_0_quad0_tx_ts[186]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4449 [get_ports ethernet_0_quad0_tx_ts[187]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5191 [get_ports ethernet_0_quad0_tx_ts[187]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3694 [get_ports ethernet_0_quad0_tx_ts[188]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.431 [get_ports ethernet_0_quad0_tx_ts[188]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4212 [get_ports ethernet_0_quad0_tx_ts[189]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4462 [get_ports ethernet_0_quad0_tx_ts[189]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3909 [get_ports ethernet_0_quad0_tx_ts[190]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4431 [get_ports ethernet_0_quad0_tx_ts[190]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4166 [get_ports ethernet_0_quad0_tx_ts[191]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4655 [get_ports ethernet_0_quad0_tx_ts[191]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4478 [get_ports ethernet_0_quad0_tx_ts[192]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5024 [get_ports ethernet_0_quad0_tx_ts[192]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4851 [get_ports ethernet_0_quad0_tx_ts[193]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.528 [get_ports ethernet_0_quad0_tx_ts[193]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.459 [get_ports ethernet_0_quad0_tx_ts[194]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4973 [get_ports ethernet_0_quad0_tx_ts[194]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5423 [get_ports ethernet_0_quad0_tx_ts[195]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.7149 [get_ports ethernet_0_quad0_tx_ts[195]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4259 [get_ports ethernet_0_quad0_tx_ts[196]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4521 [get_ports ethernet_0_quad0_tx_ts[196]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3799 [get_ports ethernet_0_quad0_tx_ts[197]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4319 [get_ports ethernet_0_quad0_tx_ts[197]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4813 [get_ports ethernet_0_quad0_tx_ts[198]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.52 [get_ports ethernet_0_quad0_tx_ts[198]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4822 [get_ports ethernet_0_quad0_tx_ts[199]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4881 [get_ports ethernet_0_quad0_tx_ts[199]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3977 [get_ports ethernet_0_quad0_tx_ts[200]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4327 [get_ports ethernet_0_quad0_tx_ts[200]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4935 [get_ports ethernet_0_quad0_tx_ts[201]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5264 [get_ports ethernet_0_quad0_tx_ts[201]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4691 [get_ports ethernet_0_quad0_tx_ts[202]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4995 [get_ports ethernet_0_quad0_tx_ts[202]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4307 [get_ports ethernet_0_quad0_tx_ts[203]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4614 [get_ports ethernet_0_quad0_tx_ts[203]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4607 [get_ports ethernet_0_quad0_tx_ts[204]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5095 [get_ports ethernet_0_quad0_tx_ts[204]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3921 [get_ports ethernet_0_quad0_tx_ts[205]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4414 [get_ports ethernet_0_quad0_tx_ts[205]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.454 [get_ports ethernet_0_quad0_tx_ts[206]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4728 [get_ports ethernet_0_quad0_tx_ts[206]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4485 [get_ports ethernet_0_quad0_tx_ts[207]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.504 [get_ports ethernet_0_quad0_tx_ts[207]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4817 [get_ports ethernet_0_quad0_tx_ts[208]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5776 [get_ports ethernet_0_quad0_tx_ts[208]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4576 [get_ports ethernet_0_quad0_tx_ts[209]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.538 [get_ports ethernet_0_quad0_tx_ts[209]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.443 [get_ports ethernet_0_quad0_tx_ts[210]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4843 [get_ports ethernet_0_quad0_tx_ts[210]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4526 [get_ports ethernet_0_quad0_tx_ts[211]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5025 [get_ports ethernet_0_quad0_tx_ts[211]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.481 [get_ports ethernet_0_quad0_tx_ts[212]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5308 [get_ports ethernet_0_quad0_tx_ts[212]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4793 [get_ports ethernet_0_quad0_tx_ts[213]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5407 [get_ports ethernet_0_quad0_tx_ts[213]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4224 [get_ports ethernet_0_quad0_tx_ts[214]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4638 [get_ports ethernet_0_quad0_tx_ts[214]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4341 [get_ports ethernet_0_quad0_tx_ts[215]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4765 [get_ports ethernet_0_quad0_tx_ts[215]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4611 [get_ports ethernet_0_quad0_tx_ts[216]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4923 [get_ports ethernet_0_quad0_tx_ts[216]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4674 [get_ports ethernet_0_quad0_tx_ts[217]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.503 [get_ports ethernet_0_quad0_tx_ts[217]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4805 [get_ports ethernet_0_quad0_tx_ts[218]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5186 [get_ports ethernet_0_quad0_tx_ts[218]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4419 [get_ports ethernet_0_quad0_tx_ts[219]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5081 [get_ports ethernet_0_quad0_tx_ts[219]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4962 [get_ports ethernet_0_quad0_tx_ts[220]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5369 [get_ports ethernet_0_quad0_tx_ts[220]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4654 [get_ports ethernet_0_quad0_tx_ts[221]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4826 [get_ports ethernet_0_quad0_tx_ts[221]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4004 [get_ports ethernet_0_quad0_tx_ts[222]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4446 [get_ports ethernet_0_quad0_tx_ts[222]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.432 [get_ports ethernet_0_quad0_tx_ts[223]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4963 [get_ports ethernet_0_quad0_tx_ts[223]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4868 [get_ports ethernet_0_quad0_tx_ts[224]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5289 [get_ports ethernet_0_quad0_tx_ts[224]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4543 [get_ports ethernet_0_quad0_tx_ts[225]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.505 [get_ports ethernet_0_quad0_tx_ts[225]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4271 [get_ports ethernet_0_quad0_tx_ts[226]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4708 [get_ports ethernet_0_quad0_tx_ts[226]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4685 [get_ports ethernet_0_quad0_tx_ts[227]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5206 [get_ports ethernet_0_quad0_tx_ts[227]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4696 [get_ports ethernet_0_quad0_tx_ts[228]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5193 [get_ports ethernet_0_quad0_tx_ts[228]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3971 [get_ports ethernet_0_quad0_tx_ts[229]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4137 [get_ports ethernet_0_quad0_tx_ts[229]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4667 [get_ports ethernet_0_quad0_tx_ts[230]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5435 [get_ports ethernet_0_quad0_tx_ts[230]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.468 [get_ports ethernet_0_quad0_tx_ts[231]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5171 [get_ports ethernet_0_quad0_tx_ts[231]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4283 [get_ports ethernet_0_quad0_tx_ts[232]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4845 [get_ports ethernet_0_quad0_tx_ts[232]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4435 [get_ports ethernet_0_quad0_tx_ts[233]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5054 [get_ports ethernet_0_quad0_tx_ts[233]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4844 [get_ports ethernet_0_quad0_tx_ts[234]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5399 [get_ports ethernet_0_quad0_tx_ts[234]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4919 [get_ports ethernet_0_quad0_tx_ts[235]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5349 [get_ports ethernet_0_quad0_tx_ts[235]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4471 [get_ports ethernet_0_quad0_tx_ts[236]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5347 [get_ports ethernet_0_quad0_tx_ts[236]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4245 [get_ports ethernet_0_quad0_tx_ts[237]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4614 [get_ports ethernet_0_quad0_tx_ts[237]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4469 [get_ports ethernet_0_quad0_tx_ts[238]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4993 [get_ports ethernet_0_quad0_tx_ts[238]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4463 [get_ports ethernet_0_quad0_tx_ts[239]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.493 [get_ports ethernet_0_quad0_tx_ts[239]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.46 [get_ports ethernet_0_quad0_tx_ts[240]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5089 [get_ports ethernet_0_quad0_tx_ts[240]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4351 [get_ports ethernet_0_quad0_tx_ts[241]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4904 [get_ports ethernet_0_quad0_tx_ts[241]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.514 [get_ports ethernet_0_quad0_tx_ts[242]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6095 [get_ports ethernet_0_quad0_tx_ts[242]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.501 [get_ports ethernet_0_quad0_tx_ts[243]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5804 [get_ports ethernet_0_quad0_tx_ts[243]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4719 [get_ports ethernet_0_quad0_tx_ts[244]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5576 [get_ports ethernet_0_quad0_tx_ts[244]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3741 [get_ports ethernet_0_quad0_tx_ts[245]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4229 [get_ports ethernet_0_quad0_tx_ts[245]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5494 [get_ports ethernet_0_quad0_tx_ts[246]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6574 [get_ports ethernet_0_quad0_tx_ts[246]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4759 [get_ports ethernet_0_quad0_tx_ts[247]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5811 [get_ports ethernet_0_quad0_tx_ts[247]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4652 [get_ports ethernet_0_quad0_tx_ts[248]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5054 [get_ports ethernet_0_quad0_tx_ts[248]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3869 [get_ports ethernet_0_quad0_tx_ts[249]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4894 [get_ports ethernet_0_quad0_tx_ts[249]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5351 [get_ports ethernet_0_quad0_tx_ts[250]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6477 [get_ports ethernet_0_quad0_tx_ts[250]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5155 [get_ports ethernet_0_quad0_tx_ts[251]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5852 [get_ports ethernet_0_quad0_tx_ts[251]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5189 [get_ports ethernet_0_quad0_tx_ts[252]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5977 [get_ports ethernet_0_quad0_tx_ts[252]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4643 [get_ports ethernet_0_quad0_tx_ts[253]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5338 [get_ports ethernet_0_quad0_tx_ts[253]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.505 [get_ports ethernet_0_quad0_tx_ts[254]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5545 [get_ports ethernet_0_quad0_tx_ts[254]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.431 [get_ports ethernet_0_quad0_tx_ts[255]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4686 [get_ports ethernet_0_quad0_tx_ts[255]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3873 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.424 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3451 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3818 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3426 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3616 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3004 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3194 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3786 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4055 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3364 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3633 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3305 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3541 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2883 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3119 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3487 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.401 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3065 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3588 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.393 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4658 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3509 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.4236 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3871 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4712 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3449 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.429 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3401 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3677 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2979 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3255 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3341 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3873 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2919 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3451 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3927 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4753 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3504 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.4331 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.33 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3606 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2879 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3184 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3459 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3904 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3037 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3482 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3543 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4026 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3122 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3604 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3719 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4371 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3298 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.395 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3531 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3887 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3109 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3465 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4069 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4706 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3647 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.4284 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3042 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3719 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.262 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3297 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3445 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3637 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3023 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3215 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3296 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4139 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2875 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3718 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3453 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3823 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3032 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3401 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3278 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3841 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2857 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3419 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3551 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3942 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3129 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3521 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3379 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3475 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2957 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3053 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3357 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3621 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2936 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.32 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3549 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4149 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3128 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3728 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2977 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3942 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2556 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.352 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3458 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3799 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3036 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3377 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3549 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4055 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3128 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3633 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3316 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3858 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2895 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3436 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2917 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3215 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2496 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.2794 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3388 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3974 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2966 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3552 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3198 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3617 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2776 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3196 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3457 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4276 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3035 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3854 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3896 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4008 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3474 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3586 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3631 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4126 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3209 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3704 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3245 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3901 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2823 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3479 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3517 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.403 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3095 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3609 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3643 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3865 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3222 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3443 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3438 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.392 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3016 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3499 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3355 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3897 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2933 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3475 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4519 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4778 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.4098 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.4356 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3477 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3706 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3056 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3284 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3776 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4144 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3355 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3722 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3269 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3552 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2847 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3131 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3423 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3789 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3001 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3367 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3404 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3669 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2982 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3247 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3569 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3796 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3147 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3375 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3224 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3575 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2802 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3153 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3619 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3743 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3198 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3322 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3649 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3808 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3227 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3386 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3142 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3468 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.272 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3047 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3277 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3553 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2856 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3132 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3359 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3717 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2937 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3295 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.329 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3787 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2869 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3366 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3493 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3916 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3071 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3495 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3844 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4216 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3422 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3794 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3266 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3803 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2844 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3381 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3407 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3643 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2985 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3222 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3249 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3513 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2828 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3092 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.341 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3901 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2989 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3479 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3503 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3885 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3081 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3463 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3259 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3657 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2838 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3235 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3522 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3583 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.31 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3161 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3357 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4185 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2936 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3763 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3369 [get_ports ethernet_0_quad0_tx_ts[64]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3591 [get_ports ethernet_0_quad0_tx_ts[64]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2806 [get_ports ethernet_0_quad0_tx_ts[65]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.312 [get_ports ethernet_0_quad0_tx_ts[65]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3542 [get_ports ethernet_0_quad0_tx_ts[66]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3934 [get_ports ethernet_0_quad0_tx_ts[66]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3196 [get_ports ethernet_0_quad0_tx_ts[67]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3489 [get_ports ethernet_0_quad0_tx_ts[67]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3107 [get_ports ethernet_0_quad0_tx_ts[68]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3355 [get_ports ethernet_0_quad0_tx_ts[68]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4978 [get_ports ethernet_0_quad0_tx_ts[69]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.516 [get_ports ethernet_0_quad0_tx_ts[69]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3306 [get_ports ethernet_0_quad0_tx_ts[70]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3502 [get_ports ethernet_0_quad0_tx_ts[70]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3407 [get_ports ethernet_0_quad0_tx_ts[71]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3673 [get_ports ethernet_0_quad0_tx_ts[71]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3427 [get_ports ethernet_0_quad0_tx_ts[72]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3838 [get_ports ethernet_0_quad0_tx_ts[72]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.342 [get_ports ethernet_0_quad0_tx_ts[73]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3748 [get_ports ethernet_0_quad0_tx_ts[73]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3243 [get_ports ethernet_0_quad0_tx_ts[74]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3538 [get_ports ethernet_0_quad0_tx_ts[74]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3136 [get_ports ethernet_0_quad0_tx_ts[75]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3692 [get_ports ethernet_0_quad0_tx_ts[75]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3079 [get_ports ethernet_0_quad0_tx_ts[76]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3332 [get_ports ethernet_0_quad0_tx_ts[76]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4844 [get_ports ethernet_0_quad0_tx_ts[77]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5028 [get_ports ethernet_0_quad0_tx_ts[77]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4719 [get_ports ethernet_0_quad0_tx_ts[78]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4942 [get_ports ethernet_0_quad0_tx_ts[78]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.504 [get_ports ethernet_0_quad0_tx_ts[79]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5225 [get_ports ethernet_0_quad0_tx_ts[79]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3032 [get_ports ethernet_0_quad0_tx_ts[80]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3285 [get_ports ethernet_0_quad0_tx_ts[80]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3172 [get_ports ethernet_0_quad0_tx_ts[81]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3452 [get_ports ethernet_0_quad0_tx_ts[81]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3158 [get_ports ethernet_0_quad0_tx_ts[82]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3602 [get_ports ethernet_0_quad0_tx_ts[82]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3097 [get_ports ethernet_0_quad0_tx_ts[83]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3567 [get_ports ethernet_0_quad0_tx_ts[83]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4773 [get_ports ethernet_0_quad0_tx_ts[84]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4997 [get_ports ethernet_0_quad0_tx_ts[84]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4956 [get_ports ethernet_0_quad0_tx_ts[85]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5238 [get_ports ethernet_0_quad0_tx_ts[85]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3162 [get_ports ethernet_0_quad0_tx_ts[86]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3447 [get_ports ethernet_0_quad0_tx_ts[86]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4839 [get_ports ethernet_0_quad0_tx_ts[87]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5404 [get_ports ethernet_0_quad0_tx_ts[87]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.477 [get_ports ethernet_0_quad0_tx_ts[88]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5047 [get_ports ethernet_0_quad0_tx_ts[88]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4902 [get_ports ethernet_0_quad0_tx_ts[89]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5341 [get_ports ethernet_0_quad0_tx_ts[89]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3247 [get_ports ethernet_0_quad0_tx_ts[90]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3824 [get_ports ethernet_0_quad0_tx_ts[90]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4813 [get_ports ethernet_0_quad0_tx_ts[91]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5048 [get_ports ethernet_0_quad0_tx_ts[91]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3106 [get_ports ethernet_0_quad0_tx_ts[92]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3836 [get_ports ethernet_0_quad0_tx_ts[92]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3163 [get_ports ethernet_0_quad0_tx_ts[93]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3391 [get_ports ethernet_0_quad0_tx_ts[93]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2968 [get_ports ethernet_0_quad0_tx_ts[94]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3233 [get_ports ethernet_0_quad0_tx_ts[94]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2846 [get_ports ethernet_0_quad0_tx_ts[95]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3464 [get_ports ethernet_0_quad0_tx_ts[95]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4727 [get_ports ethernet_0_quad0_tx_ts[96]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4944 [get_ports ethernet_0_quad0_tx_ts[96]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4537 [get_ports ethernet_0_quad0_tx_ts[97]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4783 [get_ports ethernet_0_quad0_tx_ts[97]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2866 [get_ports ethernet_0_quad0_tx_ts[98]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3302 [get_ports ethernet_0_quad0_tx_ts[98]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4846 [get_ports ethernet_0_quad0_tx_ts[99]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5418 [get_ports ethernet_0_quad0_tx_ts[99]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4641 [get_ports ethernet_0_quad0_tx_ts[100]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5104 [get_ports ethernet_0_quad0_tx_ts[100]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3263 [get_ports ethernet_0_quad0_tx_ts[101]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3548 [get_ports ethernet_0_quad0_tx_ts[101]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2947 [get_ports ethernet_0_quad0_tx_ts[102]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3183 [get_ports ethernet_0_quad0_tx_ts[102]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3353 [get_ports ethernet_0_quad0_tx_ts[103]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3654 [get_ports ethernet_0_quad0_tx_ts[103]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4834 [get_ports ethernet_0_quad0_tx_ts[104]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5034 [get_ports ethernet_0_quad0_tx_ts[104]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4869 [get_ports ethernet_0_quad0_tx_ts[105]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5161 [get_ports ethernet_0_quad0_tx_ts[105]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4865 [get_ports ethernet_0_quad0_tx_ts[106]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5099 [get_ports ethernet_0_quad0_tx_ts[106]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4857 [get_ports ethernet_0_quad0_tx_ts[107]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5211 [get_ports ethernet_0_quad0_tx_ts[107]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.5036 [get_ports ethernet_0_quad0_tx_ts[108]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5077 [get_ports ethernet_0_quad0_tx_ts[108]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.323 [get_ports ethernet_0_quad0_tx_ts[109]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3535 [get_ports ethernet_0_quad0_tx_ts[109]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.5148 [get_ports ethernet_0_quad0_tx_ts[110]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5225 [get_ports ethernet_0_quad0_tx_ts[110]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2972 [get_ports ethernet_0_quad0_tx_ts[111]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3543 [get_ports ethernet_0_quad0_tx_ts[111]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3047 [get_ports ethernet_0_quad0_tx_ts[112]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3155 [get_ports ethernet_0_quad0_tx_ts[112]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4772 [get_ports ethernet_0_quad0_tx_ts[113]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.521 [get_ports ethernet_0_quad0_tx_ts[113]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3352 [get_ports ethernet_0_quad0_tx_ts[114]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3482 [get_ports ethernet_0_quad0_tx_ts[114]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2909 [get_ports ethernet_0_quad0_tx_ts[115]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3488 [get_ports ethernet_0_quad0_tx_ts[115]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3069 [get_ports ethernet_0_quad0_tx_ts[116]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3656 [get_ports ethernet_0_quad0_tx_ts[116]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2895 [get_ports ethernet_0_quad0_tx_ts[117]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3468 [get_ports ethernet_0_quad0_tx_ts[117]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4852 [get_ports ethernet_0_quad0_tx_ts[118]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4929 [get_ports ethernet_0_quad0_tx_ts[118]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2831 [get_ports ethernet_0_quad0_tx_ts[119]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.2948 [get_ports ethernet_0_quad0_tx_ts[119]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.5047 [get_ports ethernet_0_quad0_tx_ts[120]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5141 [get_ports ethernet_0_quad0_tx_ts[120]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3014 [get_ports ethernet_0_quad0_tx_ts[121]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3186 [get_ports ethernet_0_quad0_tx_ts[121]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2804 [get_ports ethernet_0_quad0_tx_ts[122]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3155 [get_ports ethernet_0_quad0_tx_ts[122]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3111 [get_ports ethernet_0_quad0_tx_ts[123]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3335 [get_ports ethernet_0_quad0_tx_ts[123]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2904 [get_ports ethernet_0_quad0_tx_ts[124]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3179 [get_ports ethernet_0_quad0_tx_ts[124]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2667 [get_ports ethernet_0_quad0_tx_ts[125]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.298 [get_ports ethernet_0_quad0_tx_ts[125]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2747 [get_ports ethernet_0_quad0_tx_ts[126]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3037 [get_ports ethernet_0_quad0_tx_ts[126]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2944 [get_ports ethernet_0_quad0_tx_ts[127]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3252 [get_ports ethernet_0_quad0_tx_ts[127]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4706 [get_ports ethernet_0_quad0_tx_ts[128]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.527 [get_ports ethernet_0_quad0_tx_ts[128]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2998 [get_ports ethernet_0_quad0_tx_ts[129]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3615 [get_ports ethernet_0_quad0_tx_ts[129]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3059 [get_ports ethernet_0_quad0_tx_ts[130]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3344 [get_ports ethernet_0_quad0_tx_ts[130]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.485 [get_ports ethernet_0_quad0_tx_ts[131]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5678 [get_ports ethernet_0_quad0_tx_ts[131]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4709 [get_ports ethernet_0_quad0_tx_ts[132]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4936 [get_ports ethernet_0_quad0_tx_ts[132]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4655 [get_ports ethernet_0_quad0_tx_ts[133]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4958 [get_ports ethernet_0_quad0_tx_ts[133]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4648 [get_ports ethernet_0_quad0_tx_ts[134]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5479 [get_ports ethernet_0_quad0_tx_ts[134]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4671 [get_ports ethernet_0_quad0_tx_ts[135]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4972 [get_ports ethernet_0_quad0_tx_ts[135]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2962 [get_ports ethernet_0_quad0_tx_ts[136]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3831 [get_ports ethernet_0_quad0_tx_ts[136]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4679 [get_ports ethernet_0_quad0_tx_ts[137]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4925 [get_ports ethernet_0_quad0_tx_ts[137]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4703 [get_ports ethernet_0_quad0_tx_ts[138]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5589 [get_ports ethernet_0_quad0_tx_ts[138]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4661 [get_ports ethernet_0_quad0_tx_ts[139]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4939 [get_ports ethernet_0_quad0_tx_ts[139]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4648 [get_ports ethernet_0_quad0_tx_ts[140]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.498 [get_ports ethernet_0_quad0_tx_ts[140]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4783 [get_ports ethernet_0_quad0_tx_ts[141]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5256 [get_ports ethernet_0_quad0_tx_ts[141]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4597 [get_ports ethernet_0_quad0_tx_ts[142]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4871 [get_ports ethernet_0_quad0_tx_ts[142]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4732 [get_ports ethernet_0_quad0_tx_ts[143]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5349 [get_ports ethernet_0_quad0_tx_ts[143]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3202 [get_ports ethernet_0_quad0_tx_ts[144]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4237 [get_ports ethernet_0_quad0_tx_ts[144]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4456 [get_ports ethernet_0_quad0_tx_ts[145]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4745 [get_ports ethernet_0_quad0_tx_ts[145]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4802 [get_ports ethernet_0_quad0_tx_ts[146]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5109 [get_ports ethernet_0_quad0_tx_ts[146]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4592 [get_ports ethernet_0_quad0_tx_ts[147]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4854 [get_ports ethernet_0_quad0_tx_ts[147]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.5134 [get_ports ethernet_0_quad0_tx_ts[148]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5632 [get_ports ethernet_0_quad0_tx_ts[148]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4638 [get_ports ethernet_0_quad0_tx_ts[149]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.51 [get_ports ethernet_0_quad0_tx_ts[149]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4626 [get_ports ethernet_0_quad0_tx_ts[150]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5118 [get_ports ethernet_0_quad0_tx_ts[150]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4791 [get_ports ethernet_0_quad0_tx_ts[151]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5436 [get_ports ethernet_0_quad0_tx_ts[151]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2858 [get_ports ethernet_0_quad0_tx_ts[152]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3429 [get_ports ethernet_0_quad0_tx_ts[152]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4499 [get_ports ethernet_0_quad0_tx_ts[153]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4733 [get_ports ethernet_0_quad0_tx_ts[153]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4673 [get_ports ethernet_0_quad0_tx_ts[154]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.499 [get_ports ethernet_0_quad0_tx_ts[154]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4458 [get_ports ethernet_0_quad0_tx_ts[155]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4873 [get_ports ethernet_0_quad0_tx_ts[155]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4708 [get_ports ethernet_0_quad0_tx_ts[156]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5294 [get_ports ethernet_0_quad0_tx_ts[156]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3114 [get_ports ethernet_0_quad0_tx_ts[157]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4201 [get_ports ethernet_0_quad0_tx_ts[157]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4641 [get_ports ethernet_0_quad0_tx_ts[158]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5194 [get_ports ethernet_0_quad0_tx_ts[158]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4843 [get_ports ethernet_0_quad0_tx_ts[159]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5345 [get_ports ethernet_0_quad0_tx_ts[159]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4792 [get_ports ethernet_0_quad0_tx_ts[160]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5565 [get_ports ethernet_0_quad0_tx_ts[160]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4552 [get_ports ethernet_0_quad0_tx_ts[161]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4777 [get_ports ethernet_0_quad0_tx_ts[161]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3417 [get_ports ethernet_0_quad0_tx_ts[162]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3927 [get_ports ethernet_0_quad0_tx_ts[162]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4851 [get_ports ethernet_0_quad0_tx_ts[163]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5861 [get_ports ethernet_0_quad0_tx_ts[163]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3525 [get_ports ethernet_0_quad0_tx_ts[164]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4042 [get_ports ethernet_0_quad0_tx_ts[164]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3038 [get_ports ethernet_0_quad0_tx_ts[165]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3929 [get_ports ethernet_0_quad0_tx_ts[165]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4319 [get_ports ethernet_0_quad0_tx_ts[166]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4935 [get_ports ethernet_0_quad0_tx_ts[166]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4771 [get_ports ethernet_0_quad0_tx_ts[167]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.5406 [get_ports ethernet_0_quad0_tx_ts[167]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.4344 [get_ports ethernet_0_quad0_tx_ts[168]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4674 [get_ports ethernet_0_quad0_tx_ts[168]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3581 [get_ports ethernet_0_quad0_tx_ts[169]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4137 [get_ports ethernet_0_quad0_tx_ts[169]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3536 [get_ports ethernet_0_quad0_tx_ts[170]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4041 [get_ports ethernet_0_quad0_tx_ts[170]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3037 [get_ports ethernet_0_quad0_tx_ts[171]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3941 [get_ports ethernet_0_quad0_tx_ts[171]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3218 [get_ports ethernet_0_quad0_tx_ts[172]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4156 [get_ports ethernet_0_quad0_tx_ts[172]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2722 [get_ports ethernet_0_quad0_tx_ts[173]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3218 [get_ports ethernet_0_quad0_tx_ts[173]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3361 [get_ports ethernet_0_quad0_tx_ts[174]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.402 [get_ports ethernet_0_quad0_tx_ts[174]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3482 [get_ports ethernet_0_quad0_tx_ts[175]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3938 [get_ports ethernet_0_quad0_tx_ts[175]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3453 [get_ports ethernet_0_quad0_tx_ts[176]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4331 [get_ports ethernet_0_quad0_tx_ts[176]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3054 [get_ports ethernet_0_quad0_tx_ts[177]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3946 [get_ports ethernet_0_quad0_tx_ts[177]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3594 [get_ports ethernet_0_quad0_tx_ts[178]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4493 [get_ports ethernet_0_quad0_tx_ts[178]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2921 [get_ports ethernet_0_quad0_tx_ts[179]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3459 [get_ports ethernet_0_quad0_tx_ts[179]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3178 [get_ports ethernet_0_quad0_tx_ts[180]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4224 [get_ports ethernet_0_quad0_tx_ts[180]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3521 [get_ports ethernet_0_quad0_tx_ts[181]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.402 [get_ports ethernet_0_quad0_tx_ts[181]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3664 [get_ports ethernet_0_quad0_tx_ts[182]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4074 [get_ports ethernet_0_quad0_tx_ts[182]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3578 [get_ports ethernet_0_quad0_tx_ts[183]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4154 [get_ports ethernet_0_quad0_tx_ts[183]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3664 [get_ports ethernet_0_quad0_tx_ts[184]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.418 [get_ports ethernet_0_quad0_tx_ts[184]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3619 [get_ports ethernet_0_quad0_tx_ts[185]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.426 [get_ports ethernet_0_quad0_tx_ts[185]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3703 [get_ports ethernet_0_quad0_tx_ts[186]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4014 [get_ports ethernet_0_quad0_tx_ts[186]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3006 [get_ports ethernet_0_quad0_tx_ts[187]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3743 [get_ports ethernet_0_quad0_tx_ts[187]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2868 [get_ports ethernet_0_quad0_tx_ts[188]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3496 [get_ports ethernet_0_quad0_tx_ts[188]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3177 [get_ports ethernet_0_quad0_tx_ts[189]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3474 [get_ports ethernet_0_quad0_tx_ts[189]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.276 [get_ports ethernet_0_quad0_tx_ts[190]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3279 [get_ports ethernet_0_quad0_tx_ts[190]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3328 [get_ports ethernet_0_quad0_tx_ts[191]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3826 [get_ports ethernet_0_quad0_tx_ts[191]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3377 [get_ports ethernet_0_quad0_tx_ts[192]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3918 [get_ports ethernet_0_quad0_tx_ts[192]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.368 [get_ports ethernet_0_quad0_tx_ts[193]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4142 [get_ports ethernet_0_quad0_tx_ts[193]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.357 [get_ports ethernet_0_quad0_tx_ts[194]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3985 [get_ports ethernet_0_quad0_tx_ts[194]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3339 [get_ports ethernet_0_quad0_tx_ts[195]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.385 [get_ports ethernet_0_quad0_tx_ts[195]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3405 [get_ports ethernet_0_quad0_tx_ts[196]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3713 [get_ports ethernet_0_quad0_tx_ts[196]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3035 [get_ports ethernet_0_quad0_tx_ts[197]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3537 [get_ports ethernet_0_quad0_tx_ts[197]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3797 [get_ports ethernet_0_quad0_tx_ts[198]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4213 [get_ports ethernet_0_quad0_tx_ts[198]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3989 [get_ports ethernet_0_quad0_tx_ts[199]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4082 [get_ports ethernet_0_quad0_tx_ts[199]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3197 [get_ports ethernet_0_quad0_tx_ts[200]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3557 [get_ports ethernet_0_quad0_tx_ts[200]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3619 [get_ports ethernet_0_quad0_tx_ts[201]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3991 [get_ports ethernet_0_quad0_tx_ts[201]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3695 [get_ports ethernet_0_quad0_tx_ts[202]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4011 [get_ports ethernet_0_quad0_tx_ts[202]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3354 [get_ports ethernet_0_quad0_tx_ts[203]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3679 [get_ports ethernet_0_quad0_tx_ts[203]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3188 [get_ports ethernet_0_quad0_tx_ts[204]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3705 [get_ports ethernet_0_quad0_tx_ts[204]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3072 [get_ports ethernet_0_quad0_tx_ts[205]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3578 [get_ports ethernet_0_quad0_tx_ts[205]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3502 [get_ports ethernet_0_quad0_tx_ts[206]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3711 [get_ports ethernet_0_quad0_tx_ts[206]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3257 [get_ports ethernet_0_quad0_tx_ts[207]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3836 [get_ports ethernet_0_quad0_tx_ts[207]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3299 [get_ports ethernet_0_quad0_tx_ts[208]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4285 [get_ports ethernet_0_quad0_tx_ts[208]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3292 [get_ports ethernet_0_quad0_tx_ts[209]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4114 [get_ports ethernet_0_quad0_tx_ts[209]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3331 [get_ports ethernet_0_quad0_tx_ts[210]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3745 [get_ports ethernet_0_quad0_tx_ts[210]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3651 [get_ports ethernet_0_quad0_tx_ts[211]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4165 [get_ports ethernet_0_quad0_tx_ts[211]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.348 [get_ports ethernet_0_quad0_tx_ts[212]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4036 [get_ports ethernet_0_quad0_tx_ts[212]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.36 [get_ports ethernet_0_quad0_tx_ts[213]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4228 [get_ports ethernet_0_quad0_tx_ts[213]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3292 [get_ports ethernet_0_quad0_tx_ts[214]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3726 [get_ports ethernet_0_quad0_tx_ts[214]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3059 [get_ports ethernet_0_quad0_tx_ts[215]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.351 [get_ports ethernet_0_quad0_tx_ts[215]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3368 [get_ports ethernet_0_quad0_tx_ts[216]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3734 [get_ports ethernet_0_quad0_tx_ts[216]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3465 [get_ports ethernet_0_quad0_tx_ts[217]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3855 [get_ports ethernet_0_quad0_tx_ts[217]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3652 [get_ports ethernet_0_quad0_tx_ts[218]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4058 [get_ports ethernet_0_quad0_tx_ts[218]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.322 [get_ports ethernet_0_quad0_tx_ts[219]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3903 [get_ports ethernet_0_quad0_tx_ts[219]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3413 [get_ports ethernet_0_quad0_tx_ts[220]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3859 [get_ports ethernet_0_quad0_tx_ts[220]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3809 [get_ports ethernet_0_quad0_tx_ts[221]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4002 [get_ports ethernet_0_quad0_tx_ts[221]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2923 [get_ports ethernet_0_quad0_tx_ts[222]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3373 [get_ports ethernet_0_quad0_tx_ts[222]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3081 [get_ports ethernet_0_quad0_tx_ts[223]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3735 [get_ports ethernet_0_quad0_tx_ts[223]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3424 [get_ports ethernet_0_quad0_tx_ts[224]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3879 [get_ports ethernet_0_quad0_tx_ts[224]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3344 [get_ports ethernet_0_quad0_tx_ts[225]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3888 [get_ports ethernet_0_quad0_tx_ts[225]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3226 [get_ports ethernet_0_quad0_tx_ts[226]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.369 [get_ports ethernet_0_quad0_tx_ts[226]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3333 [get_ports ethernet_0_quad0_tx_ts[227]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3885 [get_ports ethernet_0_quad0_tx_ts[227]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2774 [get_ports ethernet_0_quad0_tx_ts[228]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3291 [get_ports ethernet_0_quad0_tx_ts[228]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3201 [get_ports ethernet_0_quad0_tx_ts[229]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3392 [get_ports ethernet_0_quad0_tx_ts[229]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3351 [get_ports ethernet_0_quad0_tx_ts[230]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4113 [get_ports ethernet_0_quad0_tx_ts[230]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3105 [get_ports ethernet_0_quad0_tx_ts[231]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3635 [get_ports ethernet_0_quad0_tx_ts[231]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2985 [get_ports ethernet_0_quad0_tx_ts[232]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3544 [get_ports ethernet_0_quad0_tx_ts[232]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3219 [get_ports ethernet_0_quad0_tx_ts[233]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3848 [get_ports ethernet_0_quad0_tx_ts[233]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3624 [get_ports ethernet_0_quad0_tx_ts[234]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4203 [get_ports ethernet_0_quad0_tx_ts[234]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3347 [get_ports ethernet_0_quad0_tx_ts[235]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.381 [get_ports ethernet_0_quad0_tx_ts[235]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3294 [get_ports ethernet_0_quad0_tx_ts[236]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4146 [get_ports ethernet_0_quad0_tx_ts[236]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3256 [get_ports ethernet_0_quad0_tx_ts[237]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3659 [get_ports ethernet_0_quad0_tx_ts[237]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3189 [get_ports ethernet_0_quad0_tx_ts[238]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.374 [get_ports ethernet_0_quad0_tx_ts[238]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2983 [get_ports ethernet_0_quad0_tx_ts[239]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3482 [get_ports ethernet_0_quad0_tx_ts[239]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3288 [get_ports ethernet_0_quad0_tx_ts[240]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3817 [get_ports ethernet_0_quad0_tx_ts[240]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3103 [get_ports ethernet_0_quad0_tx_ts[241]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3662 [get_ports ethernet_0_quad0_tx_ts[241]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2765 [get_ports ethernet_0_quad0_tx_ts[242]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3706 [get_ports ethernet_0_quad0_tx_ts[242]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3342 [get_ports ethernet_0_quad0_tx_ts[243]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.408 [get_ports ethernet_0_quad0_tx_ts[243]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3043 [get_ports ethernet_0_quad0_tx_ts[244]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3878 [get_ports ethernet_0_quad0_tx_ts[244]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2855 [get_ports ethernet_0_quad0_tx_ts[245]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3349 [get_ports ethernet_0_quad0_tx_ts[245]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3279 [get_ports ethernet_0_quad0_tx_ts[246]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4028 [get_ports ethernet_0_quad0_tx_ts[246]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2958 [get_ports ethernet_0_quad0_tx_ts[247]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4012 [get_ports ethernet_0_quad0_tx_ts[247]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3229 [get_ports ethernet_0_quad0_tx_ts[248]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.368 [get_ports ethernet_0_quad0_tx_ts[248]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2958 [get_ports ethernet_0_quad0_tx_ts[249]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3966 [get_ports ethernet_0_quad0_tx_ts[249]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3148 [get_ports ethernet_0_quad0_tx_ts[250]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3708 [get_ports ethernet_0_quad0_tx_ts[250]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3534 [get_ports ethernet_0_quad0_tx_ts[251]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4277 [get_ports ethernet_0_quad0_tx_ts[251]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.304 [get_ports ethernet_0_quad0_tx_ts[252]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3801 [get_ports ethernet_0_quad0_tx_ts[252]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3288 [get_ports ethernet_0_quad0_tx_ts[253]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4018 [get_ports ethernet_0_quad0_tx_ts[253]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3637 [get_ports ethernet_0_quad0_tx_ts[254]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4175 [get_ports ethernet_0_quad0_tx_ts[254]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3211 [get_ports ethernet_0_quad0_tx_ts[255]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.362 [get_ports ethernet_0_quad0_tx_ts[255]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4755 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4976 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3938 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4159 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5099 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5771 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.4281 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4954 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4083 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4319 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3266 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3501 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4327 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4832 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.3509 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.4014 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4288 [get_ports ethernet_0_quad0_tx_ts_id[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.459 [get_ports ethernet_0_quad0_tx_ts_id[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.39 [get_ports ethernet_0_quad0_tx_ts_id[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4223 [get_ports ethernet_0_quad0_tx_ts_id[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5759 [get_ports ethernet_0_quad0_tx_ts_id[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.6913 [get_ports ethernet_0_quad0_tx_ts_id[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.455 [get_ports ethernet_0_quad0_tx_ts_id[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5898 [get_ports ethernet_0_quad0_tx_ts_id[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4935 [get_ports ethernet_0_quad0_tx_ts_id[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5919 [get_ports ethernet_0_quad0_tx_ts_id[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.48 [get_ports ethernet_0_quad0_tx_ts_id[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5906 [get_ports ethernet_0_quad0_tx_ts_id[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3736 [get_ports ethernet_0_quad0_tx_ts_id[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.3945 [get_ports ethernet_0_quad0_tx_ts_id[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4427 [get_ports ethernet_0_quad0_tx_ts_id[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5463 [get_ports ethernet_0_quad0_tx_ts_id[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5337 [get_ports ethernet_0_quad0_tx_ts_id[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.626 [get_ports ethernet_0_quad0_tx_ts_id[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.5583 [get_ports ethernet_0_quad0_tx_ts_id[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.7143 [get_ports ethernet_0_quad0_tx_ts_id[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4263 [get_ports ethernet_0_quad0_tx_ts_id[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5027 [get_ports ethernet_0_quad0_tx_ts_id[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4357 [get_ports ethernet_0_quad0_tx_ts_id[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.5479 [get_ports ethernet_0_quad0_tx_ts_id[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3615 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3878 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3193 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3456 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3694 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4355 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.3272 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3934 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3142 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3391 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2721 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.297 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3314 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3833 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2893 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.3411 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3048 [get_ports ethernet_0_quad0_tx_ts_id[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3439 [get_ports ethernet_0_quad0_tx_ts_id[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3116 [get_ports ethernet_0_quad0_tx_ts_id[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3442 [get_ports ethernet_0_quad0_tx_ts_id[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3291 [get_ports ethernet_0_quad0_tx_ts_id[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4389 [get_ports ethernet_0_quad0_tx_ts_id[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.302 [get_ports ethernet_0_quad0_tx_ts_id[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.435 [get_ports ethernet_0_quad0_tx_ts_id[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2855 [get_ports ethernet_0_quad0_tx_ts_id[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3824 [get_ports ethernet_0_quad0_tx_ts_id[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2932 [get_ports ethernet_0_quad0_tx_ts_id[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4078 [get_ports ethernet_0_quad0_tx_ts_id[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2834 [get_ports ethernet_0_quad0_tx_ts_id[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3069 [get_ports ethernet_0_quad0_tx_ts_id[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2778 [get_ports ethernet_0_quad0_tx_ts_id[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3822 [get_ports ethernet_0_quad0_tx_ts_id[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2927 [get_ports ethernet_0_quad0_tx_ts_id[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3795 [get_ports ethernet_0_quad0_tx_ts_id[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2702 [get_ports ethernet_0_quad0_tx_ts_id[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.4304 [get_ports ethernet_0_quad0_tx_ts_id[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2636 [get_ports ethernet_0_quad0_tx_ts_id[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.346 [get_ports ethernet_0_quad0_tx_ts_id[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.2665 [get_ports ethernet_0_quad0_tx_ts_id[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.38 [get_ports ethernet_0_quad0_tx_ts_id[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.3737 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.397 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 1.292 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 1.3152 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4194 [get_ports ethernet_0_quad0_tx_ts_val[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4705 [get_ports ethernet_0_quad0_tx_ts_val[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4139 [get_ports ethernet_0_quad0_tx_ts_val[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4582 [get_ports ethernet_0_quad0_tx_ts_val[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.4146 [get_ports ethernet_0_quad0_tx_ts_val[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 1.4207 [get_ports ethernet_0_quad0_tx_ts_val[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3242 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.2579 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 1.2821 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3061 [get_ports ethernet_0_quad0_tx_ts_val[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3574 [get_ports ethernet_0_quad0_tx_ts_val[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3192 [get_ports ethernet_0_quad0_tx_ts_val[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3647 [get_ports ethernet_0_quad0_tx_ts_val[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.3039 [get_ports ethernet_0_quad0_tx_ts_val[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 1.3144 [get_ports ethernet_0_quad0_tx_ts_val[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3196 [get_ports ethernet_0_quad0_peer_delay[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3087 [get_ports ethernet_0_quad0_peer_delay[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2825 [get_ports ethernet_0_quad0_peer_delay[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2927 [get_ports ethernet_0_quad0_peer_delay[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4471 [get_ports ethernet_0_quad0_peer_delay[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4253 [get_ports ethernet_0_quad0_peer_delay[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3081 [get_ports ethernet_0_quad0_peer_delay[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3237 [get_ports ethernet_0_quad0_peer_delay[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3046 [get_ports ethernet_0_quad0_peer_delay[4]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2911 [get_ports ethernet_0_quad0_peer_delay[4]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2988 [get_ports ethernet_0_quad0_peer_delay[5]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2869 [get_ports ethernet_0_quad0_peer_delay[5]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3351 [get_ports ethernet_0_quad0_peer_delay[6]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3285 [get_ports ethernet_0_quad0_peer_delay[6]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3218 [get_ports ethernet_0_quad0_peer_delay[7]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.313 [get_ports ethernet_0_quad0_peer_delay[7]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3586 [get_ports ethernet_0_quad0_peer_delay[8]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3639 [get_ports ethernet_0_quad0_peer_delay[8]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5397 [get_ports ethernet_0_quad0_peer_delay[9]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5015 [get_ports ethernet_0_quad0_peer_delay[9]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4928 [get_ports ethernet_0_quad0_peer_delay[10]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4648 [get_ports ethernet_0_quad0_peer_delay[10]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.522 [get_ports ethernet_0_quad0_peer_delay[11]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.488 [get_ports ethernet_0_quad0_peer_delay[11]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4961 [get_ports ethernet_0_quad0_peer_delay[12]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4715 [get_ports ethernet_0_quad0_peer_delay[12]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.515 [get_ports ethernet_0_quad0_peer_delay[13]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.481 [get_ports ethernet_0_quad0_peer_delay[13]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4678 [get_ports ethernet_0_quad0_peer_delay[14]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4436 [get_ports ethernet_0_quad0_peer_delay[14]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4898 [get_ports ethernet_0_quad0_peer_delay[15]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4788 [get_ports ethernet_0_quad0_peer_delay[15]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4598 [get_ports ethernet_0_quad0_peer_delay[16]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4113 [get_ports ethernet_0_quad0_peer_delay[16]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4567 [get_ports ethernet_0_quad0_peer_delay[17]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4764 [get_ports ethernet_0_quad0_peer_delay[17]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4549 [get_ports ethernet_0_quad0_peer_delay[18]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.446 [get_ports ethernet_0_quad0_peer_delay[18]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4411 [get_ports ethernet_0_quad0_peer_delay[19]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4556 [get_ports ethernet_0_quad0_peer_delay[19]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3879 [get_ports ethernet_0_quad0_peer_delay[20]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3797 [get_ports ethernet_0_quad0_peer_delay[20]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3942 [get_ports ethernet_0_quad0_peer_delay[21]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4253 [get_ports ethernet_0_quad0_peer_delay[21]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3911 [get_ports ethernet_0_quad0_peer_delay[22]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.399 [get_ports ethernet_0_quad0_peer_delay[22]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.413 [get_ports ethernet_0_quad0_peer_delay[23]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3887 [get_ports ethernet_0_quad0_peer_delay[23]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3737 [get_ports ethernet_0_quad0_peer_delay[24]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.388 [get_ports ethernet_0_quad0_peer_delay[24]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4278 [get_ports ethernet_0_quad0_peer_delay[25]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4404 [get_ports ethernet_0_quad0_peer_delay[25]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3369 [get_ports ethernet_0_quad0_peer_delay[26]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.338 [get_ports ethernet_0_quad0_peer_delay[26]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4565 [get_ports ethernet_0_quad0_peer_delay[27]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4693 [get_ports ethernet_0_quad0_peer_delay[27]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3471 [get_ports ethernet_0_quad0_peer_delay[28]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3539 [get_ports ethernet_0_quad0_peer_delay[28]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.499 [get_ports ethernet_0_quad0_peer_delay[29]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5225 [get_ports ethernet_0_quad0_peer_delay[29]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4235 [get_ports ethernet_0_quad0_peer_delay[30]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4436 [get_ports ethernet_0_quad0_peer_delay[30]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3643 [get_ports ethernet_0_quad0_peer_delay[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4129 [get_ports ethernet_0_quad0_peer_delay[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4548 [get_ports ethernet_0_quad0_peer_delay[32]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4509 [get_ports ethernet_0_quad0_peer_delay[32]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3647 [get_ports ethernet_0_quad0_peer_delay[33]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3769 [get_ports ethernet_0_quad0_peer_delay[33]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3723 [get_ports ethernet_0_quad0_peer_delay[34]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3779 [get_ports ethernet_0_quad0_peer_delay[34]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3782 [get_ports ethernet_0_quad0_peer_delay[35]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3904 [get_ports ethernet_0_quad0_peer_delay[35]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4048 [get_ports ethernet_0_quad0_peer_delay[36]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4423 [get_ports ethernet_0_quad0_peer_delay[36]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3962 [get_ports ethernet_0_quad0_peer_delay[37]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4019 [get_ports ethernet_0_quad0_peer_delay[37]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4188 [get_ports ethernet_0_quad0_peer_delay[38]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4322 [get_ports ethernet_0_quad0_peer_delay[38]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4709 [get_ports ethernet_0_quad0_peer_delay[39]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4724 [get_ports ethernet_0_quad0_peer_delay[39]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4646 [get_ports ethernet_0_quad0_peer_delay[40]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4698 [get_ports ethernet_0_quad0_peer_delay[40]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4719 [get_ports ethernet_0_quad0_peer_delay[41]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.48 [get_ports ethernet_0_quad0_peer_delay[41]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4772 [get_ports ethernet_0_quad0_peer_delay[42]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4788 [get_ports ethernet_0_quad0_peer_delay[42]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4355 [get_ports ethernet_0_quad0_peer_delay[43]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4369 [get_ports ethernet_0_quad0_peer_delay[43]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.468 [get_ports ethernet_0_quad0_peer_delay[44]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4669 [get_ports ethernet_0_quad0_peer_delay[44]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4227 [get_ports ethernet_0_quad0_peer_delay[45]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4181 [get_ports ethernet_0_quad0_peer_delay[45]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.423 [get_ports ethernet_0_quad0_peer_delay[46]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.439 [get_ports ethernet_0_quad0_peer_delay[46]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4654 [get_ports ethernet_0_quad0_peer_delay[47]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4785 [get_ports ethernet_0_quad0_peer_delay[47]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4171 [get_ports ethernet_0_quad0_peer_delay[48]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4373 [get_ports ethernet_0_quad0_peer_delay[48]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4028 [get_ports ethernet_0_quad0_peer_delay[49]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4291 [get_ports ethernet_0_quad0_peer_delay[49]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4456 [get_ports ethernet_0_quad0_peer_delay[50]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4686 [get_ports ethernet_0_quad0_peer_delay[50]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4105 [get_ports ethernet_0_quad0_peer_delay[51]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4144 [get_ports ethernet_0_quad0_peer_delay[51]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4307 [get_ports ethernet_0_quad0_peer_delay[52]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4532 [get_ports ethernet_0_quad0_peer_delay[52]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4261 [get_ports ethernet_0_quad0_peer_delay[53]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4373 [get_ports ethernet_0_quad0_peer_delay[53]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3534 [get_ports ethernet_0_quad0_peer_delay[54]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3814 [get_ports ethernet_0_quad0_peer_delay[54]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4291 [get_ports ethernet_0_quad0_peer_delay[55]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4377 [get_ports ethernet_0_quad0_peer_delay[55]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3592 [get_ports ethernet_0_quad0_peer_delay[56]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3838 [get_ports ethernet_0_quad0_peer_delay[56]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.362 [get_ports ethernet_0_quad0_peer_delay[57]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4051 [get_ports ethernet_0_quad0_peer_delay[57]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3285 [get_ports ethernet_0_quad0_peer_delay[58]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3631 [get_ports ethernet_0_quad0_peer_delay[58]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3597 [get_ports ethernet_0_quad0_peer_delay[59]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3842 [get_ports ethernet_0_quad0_peer_delay[59]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.242 [get_ports ethernet_0_quad0_peer_delay[60]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2596 [get_ports ethernet_0_quad0_peer_delay[60]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2464 [get_ports ethernet_0_quad0_peer_delay[61]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2616 [get_ports ethernet_0_quad0_peer_delay[61]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2487 [get_ports ethernet_0_quad0_peer_delay[62]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2588 [get_ports ethernet_0_quad0_peer_delay[62]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2577 [get_ports ethernet_0_quad0_peer_delay[63]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2789 [get_ports ethernet_0_quad0_peer_delay[63]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2794 [get_ports ethernet_0_quad0_peer_delay[64]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2671 [get_ports ethernet_0_quad0_peer_delay[64]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2247 [get_ports ethernet_0_quad0_peer_delay[65]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2384 [get_ports ethernet_0_quad0_peer_delay[65]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3128 [get_ports ethernet_0_quad0_peer_delay[66]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3306 [get_ports ethernet_0_quad0_peer_delay[66]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2289 [get_ports ethernet_0_quad0_peer_delay[67]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2486 [get_ports ethernet_0_quad0_peer_delay[67]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2147 [get_ports ethernet_0_quad0_peer_delay[68]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2337 [get_ports ethernet_0_quad0_peer_delay[68]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4337 [get_ports ethernet_0_quad0_peer_delay[69]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4629 [get_ports ethernet_0_quad0_peer_delay[69]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4272 [get_ports ethernet_0_quad0_peer_delay[70]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.459 [get_ports ethernet_0_quad0_peer_delay[70]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4818 [get_ports ethernet_0_quad0_peer_delay[71]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4828 [get_ports ethernet_0_quad0_peer_delay[71]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4072 [get_ports ethernet_0_quad0_peer_delay[72]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.437 [get_ports ethernet_0_quad0_peer_delay[72]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4268 [get_ports ethernet_0_quad0_peer_delay[73]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4566 [get_ports ethernet_0_quad0_peer_delay[73]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.401 [get_ports ethernet_0_quad0_peer_delay[74]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4396 [get_ports ethernet_0_quad0_peer_delay[74]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.437 [get_ports ethernet_0_quad0_peer_delay[75]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4596 [get_ports ethernet_0_quad0_peer_delay[75]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3788 [get_ports ethernet_0_quad0_peer_delay[76]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.413 [get_ports ethernet_0_quad0_peer_delay[76]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4122 [get_ports ethernet_0_quad0_peer_delay[77]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4389 [get_ports ethernet_0_quad0_peer_delay[77]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3727 [get_ports ethernet_0_quad0_peer_delay[78]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4087 [get_ports ethernet_0_quad0_peer_delay[78]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3565 [get_ports ethernet_0_quad0_peer_delay[79]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3762 [get_ports ethernet_0_quad0_peer_delay[79]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3816 [get_ports ethernet_0_quad0_peer_delay[80]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.432 [get_ports ethernet_0_quad0_peer_delay[80]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3656 [get_ports ethernet_0_quad0_peer_delay[81]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3848 [get_ports ethernet_0_quad0_peer_delay[81]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3427 [get_ports ethernet_0_quad0_peer_delay[82]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3718 [get_ports ethernet_0_quad0_peer_delay[82]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3044 [get_ports ethernet_0_quad0_peer_delay[83]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3322 [get_ports ethernet_0_quad0_peer_delay[83]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2544 [get_ports ethernet_0_quad0_peer_delay[84]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2881 [get_ports ethernet_0_quad0_peer_delay[84]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3461 [get_ports ethernet_0_quad0_peer_delay[85]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3701 [get_ports ethernet_0_quad0_peer_delay[85]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3061 [get_ports ethernet_0_quad0_peer_delay[86]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3272 [get_ports ethernet_0_quad0_peer_delay[86]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2909 [get_ports ethernet_0_quad0_peer_delay[87]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3117 [get_ports ethernet_0_quad0_peer_delay[87]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2824 [get_ports ethernet_0_quad0_peer_delay[88]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3093 [get_ports ethernet_0_quad0_peer_delay[88]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2624 [get_ports ethernet_0_quad0_peer_delay[89]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2689 [get_ports ethernet_0_quad0_peer_delay[89]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3959 [get_ports ethernet_0_quad0_peer_delay[90]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3997 [get_ports ethernet_0_quad0_peer_delay[90]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4322 [get_ports ethernet_0_quad0_peer_delay[91]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4348 [get_ports ethernet_0_quad0_peer_delay[91]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4066 [get_ports ethernet_0_quad0_peer_delay[92]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4078 [get_ports ethernet_0_quad0_peer_delay[92]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4232 [get_ports ethernet_0_quad0_peer_delay[93]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4226 [get_ports ethernet_0_quad0_peer_delay[93]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3954 [get_ports ethernet_0_quad0_peer_delay[94]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4036 [get_ports ethernet_0_quad0_peer_delay[94]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3727 [get_ports ethernet_0_quad0_peer_delay[95]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3786 [get_ports ethernet_0_quad0_peer_delay[95]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4512 [get_ports ethernet_0_quad0_peer_delay[96]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4329 [get_ports ethernet_0_quad0_peer_delay[96]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3886 [get_ports ethernet_0_quad0_peer_delay[97]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4045 [get_ports ethernet_0_quad0_peer_delay[97]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4172 [get_ports ethernet_0_quad0_peer_delay[98]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4317 [get_ports ethernet_0_quad0_peer_delay[98]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5925 [get_ports ethernet_0_quad0_peer_delay[99]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5552 [get_ports ethernet_0_quad0_peer_delay[99]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4717 [get_ports ethernet_0_quad0_peer_delay[100]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.441 [get_ports ethernet_0_quad0_peer_delay[100]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4873 [get_ports ethernet_0_quad0_peer_delay[101]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.467 [get_ports ethernet_0_quad0_peer_delay[101]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4973 [get_ports ethernet_0_quad0_peer_delay[102]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.503 [get_ports ethernet_0_quad0_peer_delay[102]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5182 [get_ports ethernet_0_quad0_peer_delay[103]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4679 [get_ports ethernet_0_quad0_peer_delay[103]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5784 [get_ports ethernet_0_quad0_peer_delay[104]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5447 [get_ports ethernet_0_quad0_peer_delay[104]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5482 [get_ports ethernet_0_quad0_peer_delay[105]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5064 [get_ports ethernet_0_quad0_peer_delay[105]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4996 [get_ports ethernet_0_quad0_peer_delay[106]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4672 [get_ports ethernet_0_quad0_peer_delay[106]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3914 [get_ports ethernet_0_quad0_peer_delay[107]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3478 [get_ports ethernet_0_quad0_peer_delay[107]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5389 [get_ports ethernet_0_quad0_peer_delay[108]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4874 [get_ports ethernet_0_quad0_peer_delay[108]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4896 [get_ports ethernet_0_quad0_peer_delay[109]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4645 [get_ports ethernet_0_quad0_peer_delay[109]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4738 [get_ports ethernet_0_quad0_peer_delay[110]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4835 [get_ports ethernet_0_quad0_peer_delay[110]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5026 [get_ports ethernet_0_quad0_peer_delay[111]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4865 [get_ports ethernet_0_quad0_peer_delay[111]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4438 [get_ports ethernet_0_quad0_peer_delay[112]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4298 [get_ports ethernet_0_quad0_peer_delay[112]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4698 [get_ports ethernet_0_quad0_peer_delay[113]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4779 [get_ports ethernet_0_quad0_peer_delay[113]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4676 [get_ports ethernet_0_quad0_peer_delay[114]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.446 [get_ports ethernet_0_quad0_peer_delay[114]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3694 [get_ports ethernet_0_quad0_peer_delay[115]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3994 [get_ports ethernet_0_quad0_peer_delay[115]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4286 [get_ports ethernet_0_quad0_peer_delay[116]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4301 [get_ports ethernet_0_quad0_peer_delay[116]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3843 [get_ports ethernet_0_quad0_peer_delay[117]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4138 [get_ports ethernet_0_quad0_peer_delay[117]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4248 [get_ports ethernet_0_quad0_peer_delay[118]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4278 [get_ports ethernet_0_quad0_peer_delay[118]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3266 [get_ports ethernet_0_quad0_peer_delay[119]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3272 [get_ports ethernet_0_quad0_peer_delay[119]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.5068 [get_ports ethernet_0_quad0_peer_delay_val[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.5169 [get_ports ethernet_0_quad0_peer_delay_val[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.525 [get_ports ethernet_0_quad0_peer_delay_val[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.5091 [get_ports ethernet_0_quad0_peer_delay_val[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.5643 [get_ports ethernet_0_quad0_peer_delay_val[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.5612 [get_ports ethernet_0_quad0_peer_delay_val[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.5942 [get_ports ethernet_0_quad0_peer_delay_val[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.5679 [get_ports ethernet_0_quad0_peer_delay_val[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.5491 [get_ports ethernet_0_quad0_peer_delay_val[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.5618 [get_ports ethernet_0_quad0_peer_delay_val[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.5804 [get_ports ethernet_0_quad0_peer_delay_val[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.5696 [get_ports ethernet_0_quad0_peer_delay_val[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.5905 [get_ports ethernet_0_quad0_peer_delay_val[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.5911 [get_ports ethernet_0_quad0_peer_delay_val[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.6222 [get_ports ethernet_0_quad0_peer_delay_val[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.6057 [get_ports ethernet_0_quad0_peer_delay_val[3]]
# Boundary pin delays for noc
# Boundary pin delays for pll_ddr
# Boundary pin delays for pll_eth_sys_ne_0
# Boundary pin delays for pll_gddr_SE
# Boundary pin delays for pll_gddr_SW
# Boundary pin delays for pll_noc_ne_1
# Boundary pin delays for pll_pcie
# Boundary pin delays for vp_clkio_ne
# Boundary pin delays for vp_clkio_nw
# Boundary pin delays for vp_clkio_se
# Boundary pin delays for vp_clkio_sw
# Boundary pin delays for vp_gpio_n_b0
# Core Data
# Boundary pin delays for vp_gpio_n_b1
# Core Data
# Boundary pin delays for vp_gpio_n_b2
# Core Data
# Boundary pin delays for vp_gpio_s_b0
# Core Data
# Boundary pin delays for vp_gpio_s_b1
# Core Clock
set_clock_latency -source -late -rise 0.226074 [get_clocks mcio_vio_45_10_clk]
set_clock_latency -source -early -rise 0.210574 [get_clocks mcio_vio_45_10_clk]
# Core Data
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay 1.2375 [get_ports mcio_vio_in[0]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay 1.2384 [get_ports mcio_vio_in[0]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay 1.0429 [get_ports mcio_vio_in[0]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay 1.0626 [get_ports mcio_vio_in[0]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay 1.1931 [get_ports mcio_vio_in[1]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay 1.2046 [get_ports mcio_vio_in[1]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay 1.067 [get_ports mcio_vio_in[1]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay 1.0888 [get_ports mcio_vio_in[1]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay 1.1854 [get_ports mcio_vio_in[2]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay 1.1956 [get_ports mcio_vio_in[2]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay 1.0493 [get_ports mcio_vio_in[2]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay 1.0645 [get_ports mcio_vio_in[2]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay 1.2502 [get_ports mcio_vio_in[3]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay 1.2401 [get_ports mcio_vio_in[3]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay 1.0524 [get_ports mcio_vio_in[3]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay 1.0761 [get_ports mcio_vio_in[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.4845 [get_ports mcio_dir[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4796 [get_ports mcio_dir[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5388 [get_ports mcio_dir[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5344 [get_ports mcio_dir[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.4941 [get_ports mcio_dir[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4723 [get_ports mcio_dir[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5565 [get_ports mcio_dir[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.537 [get_ports mcio_dir[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.4966 [get_ports mcio_dir[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4722 [get_ports mcio_dir[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5501 [get_ports mcio_dir[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5285 [get_ports mcio_dir[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.4944 [get_ports mcio_dir[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4717 [get_ports mcio_dir[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5459 [get_ports mcio_dir[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5258 [get_ports mcio_dir[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.4822 [get_ports mcio_dir_45]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4684 [get_ports mcio_dir_45]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5495 [get_ports mcio_dir_45]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5351 [get_ports mcio_dir_45]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.5325 [get_ports mcio_dir_45_oe]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.5198 [get_ports mcio_dir_45_oe]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.585 [get_ports mcio_dir_45_oe]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5748 [get_ports mcio_dir_45_oe]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.5079 [get_ports mcio_dir_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4928 [get_ports mcio_dir_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5836 [get_ports mcio_dir_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5699 [get_ports mcio_dir_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.4664 [get_ports mcio_dir_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4531 [get_ports mcio_dir_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5199 [get_ports mcio_dir_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5098 [get_ports mcio_dir_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.4862 [get_ports mcio_dir_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4678 [get_ports mcio_dir_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5579 [get_ports mcio_dir_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5411 [get_ports mcio_dir_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.5408 [get_ports mcio_dir_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.5241 [get_ports mcio_dir_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.6018 [get_ports mcio_dir_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5879 [get_ports mcio_dir_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.457 [get_ports mcio_vio_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4402 [get_ports mcio_vio_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5134 [get_ports mcio_vio_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.4981 [get_ports mcio_vio_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.4803 [get_ports mcio_vio_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4654 [get_ports mcio_vio_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.549 [get_ports mcio_vio_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5347 [get_ports mcio_vio_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.4867 [get_ports mcio_vio_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4617 [get_ports mcio_vio_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5374 [get_ports mcio_vio_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5153 [get_ports mcio_vio_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.5525 [get_ports mcio_vio_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.5351 [get_ports mcio_vio_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.62 [get_ports mcio_vio_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.6048 [get_ports mcio_vio_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.5025 [get_ports mcio_vio_out[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4799 [get_ports mcio_vio_out[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5597 [get_ports mcio_vio_out[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.54 [get_ports mcio_vio_out[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.506 [get_ports mcio_vio_out[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4845 [get_ports mcio_vio_out[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5643 [get_ports mcio_vio_out[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5444 [get_ports mcio_vio_out[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.5017 [get_ports mcio_vio_out[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4796 [get_ports mcio_vio_out[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5567 [get_ports mcio_vio_out[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5362 [get_ports mcio_vio_out[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.4919 [get_ports mcio_vio_out[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4715 [get_ports mcio_vio_out[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5582 [get_ports mcio_vio_out[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5393 [get_ports mcio_vio_out[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.486 [get_ports test[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4706 [get_ports test[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5324 [get_ports test[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5179 [get_ports test[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.47 [get_ports test_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.4453 [get_ports test_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.5373 [get_ports test_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.5145 [get_ports test_oe[2]]
# Boundary pin delays for vp_gpio_s_b2
# Core Data
# Boundary pin delays for vp_pll_nw_2
# Boundary pin delays for vp_pll_sw_2

######################################
# End IO Ring Boundary Delays SDC File
######################################
