$date
	Sat Oct 22 21:15:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#212143
b10101 !
1"
#212146
b10101 &
b10101 %
1$
#212147
0"
#212150
b1000000 &
b1000000 %
#212154
b100000 &
b100000 %
#212158
b10000 &
b10000 %
#212162
b1000 &
b1000 %
#212166
b100 &
b100 %
#212170
b10 &
b10 %
#212174
b1 &
1#
b1 %
#212178
b0 &
b0 %
0#
0$
#1288896
b11000 !
1"
#1288898
b11000 &
b11000 %
1$
#1288899
0"
#1288902
b1100 &
b1100 %
#1288906
b110 &
b110 %
#1288910
b11 &
b11 %
#1288914
b1010 &
b1010 %
#1288918
b101 &
b101 %
#1288922
b10000 &
b10000 %
#1288926
b1000 &
b1000 %
#1288930
b100 &
b100 %
#1288934
b10 &
b10 %
#1288938
b1 &
b1 %
1#
#1288942
b0 &
0#
b0 %
0$
#2253173
b10101 !
1"
#2253174
b10101 &
b10101 %
1$
#2253175
0"
#2253178
b1000000 &
b1000000 %
#2253182
b100000 &
b100000 %
#2253186
b10000 &
b10000 %
#2253190
b1000 &
b1000 %
#2253194
b100 &
b100 %
#2253198
b10 &
b10 %
#2253202
b1 &
b1 %
1#
#2253206
b0 &
0#
b0 %
0$
#4500012
