-------------------------------------
| Tool Version : Vivado v.2024.1
| Date         : Thu Mar  6 16:21:51 2025
| Host         : lap-inf133
| Design       : design_1
| Device       : xcu55c-fsvh2892-2L-E-
-------------------------------------

For more information on clockInfo.txt clock routing debug file see https://support.xilinx.com/s/article/000035660?language=en_US

***********************
Running Pre-CRP Checker
***********************
Number of global clocks: 23
	Number of BUFGCE: 2
	Number of BUFGCE_HDIO: 0
	Number of BUFG_CTRL: 0
	Number of BUFGCE_DIV: 0
	Number of BUFG_GT: 21
	Number of BUFG_PS: 0
	Number of BUFG_FABRIC: 0
	Running suboptimal placement checker for 21 BUFG_GT clocks (and their loads)...
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
	Running suboptimal placement checker for 19 clocks (and their loads) which do not have the CLOCK_LOW_FANOUT property but have a fanout less than 2000...
Pre-CRP Checker took 0 secs

********************************
Clock Net Route Info (CRP Input)
********************************
Clock 1: bd_top_i/clk_wiz_0/inst/clk_out1
	Clock source type: BUFGCE
	Clock source region: X4Y3
	Clock regions with locked loads: X0Y0 X1Y0 X2Y0 X3Y0 
	initial rect ((0, 0), (5, 3))

Clock 2: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK
	Clock source type: BUFG_GT
	Clock source region: X7Y3
	Clock regions with locked loads: X4Y3 X7Y0 
	initial rect ((0, 0), (7, 3))

Clock 3: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0
	Clock source type: BUFG_GT
	Clock source region: X7Y1
	Clock regions with locked loads: X7Y0 X7Y1 X7Y2 X7Y3 
	initial rect ((5, 0), (7, 3))

Clock 4: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT
	Clock source type: BUFG_GT
	Clock source region: X7Y3
	Clock regions with locked loads: X7Y0 X7Y1 X7Y2 X7Y3 
	initial rect ((5, 0), (7, 3))

Clock 5: bd_top_i/util_ds_buf_1/U0/xlnx_opt_
	Clock source type: BUFGCE
	Clock source region: X4Y4
	Clock regions with locked loads: X2Y0 X4Y0 
	initial rect ((2, 0), (4, 4))

Clock 6: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y0
	initial rect ((6, 0), (7, 0))

Clock 7: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y2
	initial rect ((7, 2), (7, 2))

Clock 8: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y2
	initial rect ((7, 2), (7, 2))

Clock 9: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y3
	initial rect ((7, 3), (7, 3))

Clock 10: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y3
	initial rect ((7, 3), (7, 3))

Clock 11: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y3
	initial rect ((7, 3), (7, 3))

Clock 12: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y3
	initial rect ((7, 3), (7, 3))

Clock 13: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y0
	initial rect ((6, 0), (7, 0))

Clock 14: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y0
	initial rect ((6, 0), (7, 0))

Clock 15: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y0
	initial rect ((6, 0), (7, 0))

Clock 16: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y1
	initial rect ((6, 1), (7, 1))

Clock 17: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y1
	initial rect ((6, 1), (7, 1))

Clock 18: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y1
	initial rect ((6, 1), (7, 1))

Clock 19: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y1
	initial rect ((6, 1), (7, 1))

Clock 20: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y2
	initial rect ((7, 2), (7, 2))

Clock 21: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_top_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.bd_top_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X7Y2
	initial rect ((7, 2), (7, 2))

Clock 22: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK
	Clock source type: BUFG_GT
	Clock source region: X7Y3
	initial rect ((7, 3), (7, 3))

Clock 23: bd_top_i/xdma_0/inst/pcie4c_ip_i/inst/bd_top_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK
	Clock source type: BUFG_GT
	Clock source region: X7Y3
	Clock regions with locked loads: X7Y0 
	initial rect ((7, 0), (7, 3))



*****************
User Constraints:
*****************
No user constraints found


