INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling shift_reg_sreset.cpp_pre.cpp.tb.cpp
   Compiling shift_reg_en.cpp_pre.cpp.tb.cpp
   Compiling shift_reg_ip.cpp_pre.cpp.tb.cpp
   Compiling shift_reg_load.cpp_pre.cpp.tb.cpp
   Compiling shift_reg_class.cpp_pre.cpp.tb.cpp
   Compiling shift_reg.cpp_pre.cpp.tb.cpp
   Compiling apatb_shift_reg.cpp
   Compiling shift_reg_basic.cpp_pre.cpp.tb.cpp
   Compiling shift_reg_tb.cpp_pre.cpp.tb.cpp
   Compiling shift_reg_template.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
--------------
Testing shift_reg_tb
Test passed
--------------
--------------
Testing shift_reg_template_tb
Test passed
--------------

D:\Repo\hls\labA\Shift_Register\solution1\sim\verilog>set PATH= 

D:\Repo\hls\labA\Shift_Register\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_shift_reg_top glbl -prj shift_reg.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s shift_reg -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_shift_reg_top glbl -prj shift_reg.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s shift_reg -debug wave 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_shift_reg_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg_basic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_basic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg_class.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_class
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg_ip_Sregbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_ip_Sregbkb_core
INFO: [VRFC 10-311] analyzing module shift_reg_ip_Sregbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg_load.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_load
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg_sreset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_sreset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg_template.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_template
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_reg_class
Compiling module xil_defaultlib.shift_reg_en
Compiling module xil_defaultlib.shift_reg_load
Compiling module xil_defaultlib.shift_reg_sreset
Compiling module xil_defaultlib.shift_reg_ip_Sregbkb_core(DATA_W...
Compiling module xil_defaultlib.shift_reg_ip_Sregbkb(DataWidth=3...
Compiling module xil_defaultlib.shift_reg_ip
Compiling module xil_defaultlib.shift_reg_basic
Compiling module xil_defaultlib.shift_reg_template
Compiling module xil_defaultlib.shift_reg
Compiling module xil_defaultlib.apatb_shift_reg_top
Compiling module work.glbl
Built simulation snapshot shift_reg

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/xsim.dir/shift_reg/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  8 07:15:35 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/shift_reg/xsim_script.tcl
# xsim {shift_reg} -autoloadwcfg -tclbatch {shift_reg.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source shift_reg.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set dout1_group [add_wave_group dout1(wire) -into $coutputgroup]
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout1_3_ap_vld -into $dout1_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout1_3 -into $dout1_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout1_2_ap_vld -into $dout1_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout1_2 -into $dout1_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout1_1_ap_vld -into $dout1_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout1_1 -into $dout1_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout1_0_ap_vld -into $dout1_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout1_0 -into $dout1_group -radix hex
## set dout0_group [add_wave_group dout0(wire) -into $coutputgroup]
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_11_ap_vld -into $dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_11 -into $dout0_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_10_ap_vld -into $dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_10 -into $dout0_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_9_ap_vld -into $dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_9 -into $dout0_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_8_ap_vld -into $dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_8 -into $dout0_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_7_ap_vld -into $dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_7 -into $dout0_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_6_ap_vld -into $dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_6 -into $dout0_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_5_ap_vld -into $dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_5 -into $dout0_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_4_ap_vld -into $dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_4 -into $dout0_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_3_ap_vld -into $dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_3 -into $dout0_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_2_ap_vld -into $dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_2 -into $dout0_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_1_ap_vld -into $dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_1 -into $dout0_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_0_ap_vld -into $dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/dout0_0 -into $dout0_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set select_group [add_wave_group select(wire) -into $cinputgroup]
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/select_V -into $select_group -radix hex
## set en_group [add_wave_group en(wire) -into $cinputgroup]
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/en -into $en_group -radix hex
## set load_group [add_wave_group load(wire) -into $cinputgroup]
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load -into $load_group -radix hex
## set srst_group [add_wave_group srst(wire) -into $cinputgroup]
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/srst -into $srst_group -radix hex
## set load_data_group [add_wave_group load_data(wire) -into $cinputgroup]
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load_data_11 -into $load_data_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load_data_10 -into $load_data_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load_data_9 -into $load_data_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load_data_8 -into $load_data_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load_data_7 -into $load_data_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load_data_6 -into $load_data_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load_data_5 -into $load_data_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load_data_4 -into $load_data_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load_data_3 -into $load_data_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load_data_2 -into $load_data_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load_data_1 -into $load_data_group -radix hex
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/load_data_0 -into $load_data_group -radix hex
## set din1_group [add_wave_group din1(wire) -into $cinputgroup]
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/din1 -into $din1_group -radix hex
## set din0_group [add_wave_group din0(wire) -into $cinputgroup]
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/din0 -into $din0_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/ap_start -into $blocksiggroup
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/ap_done -into $blocksiggroup
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/ap_idle -into $blocksiggroup
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_shift_reg_top/AESL_inst_shift_reg/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_shift_reg_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_shift_reg_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_shift_reg_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_din0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_din1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load_data_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load_data_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load_data_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load_data_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load_data_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load_data_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load_data_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load_data_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load_data_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load_data_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load_data_10 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load_data_11 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout0_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout0_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout0_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout0_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout0_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout0_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout0_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout0_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout0_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout0_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout0_10 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout0_11 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout1_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout1_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout1_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_dout1_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_srst -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_load -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_en -into $tb_portdepth_group -radix hex
## add_wave /apatb_shift_reg_top/LENGTH_select_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_dout1_group [add_wave_group dout1(wire) -into $tbcoutputgroup]
## add_wave /apatb_shift_reg_top/dout1_3_ap_vld -into $tb_dout1_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout1_3 -into $tb_dout1_group -radix hex
## add_wave /apatb_shift_reg_top/dout1_2_ap_vld -into $tb_dout1_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout1_2 -into $tb_dout1_group -radix hex
## add_wave /apatb_shift_reg_top/dout1_1_ap_vld -into $tb_dout1_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout1_1 -into $tb_dout1_group -radix hex
## add_wave /apatb_shift_reg_top/dout1_0_ap_vld -into $tb_dout1_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout1_0 -into $tb_dout1_group -radix hex
## set tb_dout0_group [add_wave_group dout0(wire) -into $tbcoutputgroup]
## add_wave /apatb_shift_reg_top/dout0_11_ap_vld -into $tb_dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout0_11 -into $tb_dout0_group -radix hex
## add_wave /apatb_shift_reg_top/dout0_10_ap_vld -into $tb_dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout0_10 -into $tb_dout0_group -radix hex
## add_wave /apatb_shift_reg_top/dout0_9_ap_vld -into $tb_dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout0_9 -into $tb_dout0_group -radix hex
## add_wave /apatb_shift_reg_top/dout0_8_ap_vld -into $tb_dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout0_8 -into $tb_dout0_group -radix hex
## add_wave /apatb_shift_reg_top/dout0_7_ap_vld -into $tb_dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout0_7 -into $tb_dout0_group -radix hex
## add_wave /apatb_shift_reg_top/dout0_6_ap_vld -into $tb_dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout0_6 -into $tb_dout0_group -radix hex
## add_wave /apatb_shift_reg_top/dout0_5_ap_vld -into $tb_dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout0_5 -into $tb_dout0_group -radix hex
## add_wave /apatb_shift_reg_top/dout0_4_ap_vld -into $tb_dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout0_4 -into $tb_dout0_group -radix hex
## add_wave /apatb_shift_reg_top/dout0_3_ap_vld -into $tb_dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout0_3 -into $tb_dout0_group -radix hex
## add_wave /apatb_shift_reg_top/dout0_2_ap_vld -into $tb_dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout0_2 -into $tb_dout0_group -radix hex
## add_wave /apatb_shift_reg_top/dout0_1_ap_vld -into $tb_dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout0_1 -into $tb_dout0_group -radix hex
## add_wave /apatb_shift_reg_top/dout0_0_ap_vld -into $tb_dout0_group -color #ffff00 -radix hex
## add_wave /apatb_shift_reg_top/dout0_0 -into $tb_dout0_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_select_group [add_wave_group select(wire) -into $tbcinputgroup]
## add_wave /apatb_shift_reg_top/select_V -into $tb_select_group -radix hex
## set tb_en_group [add_wave_group en(wire) -into $tbcinputgroup]
## add_wave /apatb_shift_reg_top/en -into $tb_en_group -radix hex
## set tb_load_group [add_wave_group load(wire) -into $tbcinputgroup]
## add_wave /apatb_shift_reg_top/load -into $tb_load_group -radix hex
## set tb_srst_group [add_wave_group srst(wire) -into $tbcinputgroup]
## add_wave /apatb_shift_reg_top/srst -into $tb_srst_group -radix hex
## set tb_load_data_group [add_wave_group load_data(wire) -into $tbcinputgroup]
## add_wave /apatb_shift_reg_top/load_data_11 -into $tb_load_data_group -radix hex
## add_wave /apatb_shift_reg_top/load_data_10 -into $tb_load_data_group -radix hex
## add_wave /apatb_shift_reg_top/load_data_9 -into $tb_load_data_group -radix hex
## add_wave /apatb_shift_reg_top/load_data_8 -into $tb_load_data_group -radix hex
## add_wave /apatb_shift_reg_top/load_data_7 -into $tb_load_data_group -radix hex
## add_wave /apatb_shift_reg_top/load_data_6 -into $tb_load_data_group -radix hex
## add_wave /apatb_shift_reg_top/load_data_5 -into $tb_load_data_group -radix hex
## add_wave /apatb_shift_reg_top/load_data_4 -into $tb_load_data_group -radix hex
## add_wave /apatb_shift_reg_top/load_data_3 -into $tb_load_data_group -radix hex
## add_wave /apatb_shift_reg_top/load_data_2 -into $tb_load_data_group -radix hex
## add_wave /apatb_shift_reg_top/load_data_1 -into $tb_load_data_group -radix hex
## add_wave /apatb_shift_reg_top/load_data_0 -into $tb_load_data_group -radix hex
## set tb_din1_group [add_wave_group din1(wire) -into $tbcinputgroup]
## add_wave /apatb_shift_reg_top/din1 -into $tb_din1_group -radix hex
## set tb_din0_group [add_wave_group din0(wire) -into $tbcinputgroup]
## add_wave /apatb_shift_reg_top/din0 -into $tb_din0_group -radix hex
## save_wave_config shift_reg.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 719 [0.00%] @ "125000"
// RTL Simulation : 1 / 719 [100.00%] @ "155000"
// RTL Simulation : 2 / 719 [100.00%] @ "175000"
// RTL Simulation : 3 / 719 [100.00%] @ "195000"
// RTL Simulation : 4 / 719 [100.00%] @ "215000"
// RTL Simulation : 5 / 719 [100.00%] @ "235000"
// RTL Simulation : 6 / 719 [100.00%] @ "255000"
// RTL Simulation : 7 / 719 [100.00%] @ "275000"
// RTL Simulation : 8 / 719 [100.00%] @ "295000"
// RTL Simulation : 9 / 719 [100.00%] @ "315000"
// RTL Simulation : 10 / 719 [100.00%] @ "335000"
// RTL Simulation : 11 / 719 [100.00%] @ "355000"
// RTL Simulation : 12 / 719 [100.00%] @ "375000"
// RTL Simulation : 13 / 719 [100.00%] @ "395000"
// RTL Simulation : 14 / 719 [100.00%] @ "415000"
// RTL Simulation : 15 / 719 [100.00%] @ "435000"
// RTL Simulation : 16 / 719 [100.00%] @ "455000"
// RTL Simulation : 17 / 719 [100.00%] @ "475000"
// RTL Simulation : 18 / 719 [100.00%] @ "495000"
// RTL Simulation : 19 / 719 [100.00%] @ "515000"
// RTL Simulation : 20 / 719 [100.00%] @ "535000"
// RTL Simulation : 21 / 719 [100.00%] @ "555000"
// RTL Simulation : 22 / 719 [100.00%] @ "575000"
// RTL Simulation : 23 / 719 [100.00%] @ "595000"
// RTL Simulation : 24 / 719 [100.00%] @ "615000"
// RTL Simulation : 25 / 719 [100.00%] @ "635000"
// RTL Simulation : 26 / 719 [100.00%] @ "655000"
// RTL Simulation : 27 / 719 [100.00%] @ "675000"
// RTL Simulation : 28 / 719 [100.00%] @ "695000"
// RTL Simulation : 29 / 719 [100.00%] @ "715000"
// RTL Simulation : 30 / 719 [100.00%] @ "735000"
// RTL Simulation : 31 / 719 [100.00%] @ "755000"
// RTL Simulation : 32 / 719 [100.00%] @ "775000"
// RTL Simulation : 33 / 719 [100.00%] @ "795000"
// RTL Simulation : 34 / 719 [100.00%] @ "815000"
// RTL Simulation : 35 / 719 [100.00%] @ "835000"
// RTL Simulation : 36 / 719 [100.00%] @ "855000"
// RTL Simulation : 37 / 719 [100.00%] @ "875000"
// RTL Simulation : 38 / 719 [100.00%] @ "895000"
// RTL Simulation : 39 / 719 [100.00%] @ "915000"
// RTL Simulation : 40 / 719 [100.00%] @ "935000"
// RTL Simulation : 41 / 719 [100.00%] @ "955000"
// RTL Simulation : 42 / 719 [100.00%] @ "975000"
// RTL Simulation : 43 / 719 [100.00%] @ "995000"
// RTL Simulation : 44 / 719 [100.00%] @ "1015000"
// RTL Simulation : 45 / 719 [100.00%] @ "1035000"
// RTL Simulation : 46 / 719 [100.00%] @ "1055000"
// RTL Simulation : 47 / 719 [100.00%] @ "1075000"
// RTL Simulation : 48 / 719 [100.00%] @ "1095000"
// RTL Simulation : 49 / 719 [100.00%] @ "1115000"
// RTL Simulation : 50 / 719 [100.00%] @ "1135000"
// RTL Simulation : 51 / 719 [100.00%] @ "1155000"
// RTL Simulation : 52 / 719 [100.00%] @ "1175000"
// RTL Simulation : 53 / 719 [100.00%] @ "1195000"
// RTL Simulation : 54 / 719 [100.00%] @ "1215000"
// RTL Simulation : 55 / 719 [100.00%] @ "1235000"
// RTL Simulation : 56 / 719 [100.00%] @ "1255000"
// RTL Simulation : 57 / 719 [100.00%] @ "1275000"
// RTL Simulation : 58 / 719 [100.00%] @ "1295000"
// RTL Simulation : 59 / 719 [100.00%] @ "1315000"
// RTL Simulation : 60 / 719 [100.00%] @ "1335000"
// RTL Simulation : 61 / 719 [100.00%] @ "1355000"
// RTL Simulation : 62 / 719 [100.00%] @ "1375000"
// RTL Simulation : 63 / 719 [100.00%] @ "1395000"
// RTL Simulation : 64 / 719 [100.00%] @ "1415000"
// RTL Simulation : 65 / 719 [100.00%] @ "1435000"
// RTL Simulation : 66 / 719 [100.00%] @ "1455000"
// RTL Simulation : 67 / 719 [100.00%] @ "1475000"
// RTL Simulation : 68 / 719 [100.00%] @ "1495000"
// RTL Simulation : 69 / 719 [100.00%] @ "1515000"
// RTL Simulation : 70 / 719 [100.00%] @ "1535000"
// RTL Simulation : 71 / 719 [100.00%] @ "1555000"
// RTL Simulation : 72 / 719 [100.00%] @ "1575000"
// RTL Simulation : 73 / 719 [100.00%] @ "1595000"
// RTL Simulation : 74 / 719 [100.00%] @ "1615000"
// RTL Simulation : 75 / 719 [100.00%] @ "1635000"
// RTL Simulation : 76 / 719 [100.00%] @ "1655000"
// RTL Simulation : 77 / 719 [100.00%] @ "1675000"
// RTL Simulation : 78 / 719 [100.00%] @ "1695000"
// RTL Simulation : 79 / 719 [100.00%] @ "1715000"
// RTL Simulation : 80 / 719 [100.00%] @ "1735000"
// RTL Simulation : 81 / 719 [100.00%] @ "1755000"
// RTL Simulation : 82 / 719 [100.00%] @ "1775000"
// RTL Simulation : 83 / 719 [100.00%] @ "1795000"
// RTL Simulation : 84 / 719 [100.00%] @ "1815000"
// RTL Simulation : 85 / 719 [100.00%] @ "1835000"
// RTL Simulation : 86 / 719 [100.00%] @ "1855000"
// RTL Simulation : 87 / 719 [100.00%] @ "1875000"
// RTL Simulation : 88 / 719 [100.00%] @ "1895000"
// RTL Simulation : 89 / 719 [100.00%] @ "1915000"
// RTL Simulation : 90 / 719 [100.00%] @ "1935000"
// RTL Simulation : 91 / 719 [100.00%] @ "1955000"
// RTL Simulation : 92 / 719 [100.00%] @ "1975000"
// RTL Simulation : 93 / 719 [100.00%] @ "1995000"
// RTL Simulation : 94 / 719 [100.00%] @ "2015000"
// RTL Simulation : 95 / 719 [100.00%] @ "2035000"
// RTL Simulation : 96 / 719 [100.00%] @ "2055000"
// RTL Simulation : 97 / 719 [100.00%] @ "2075000"
// RTL Simulation : 98 / 719 [100.00%] @ "2095000"
// RTL Simulation : 99 / 719 [100.00%] @ "2115000"
// RTL Simulation : 100 / 719 [100.00%] @ "2135000"
// RTL Simulation : 101 / 719 [100.00%] @ "2155000"
// RTL Simulation : 102 / 719 [100.00%] @ "2175000"
// RTL Simulation : 103 / 719 [100.00%] @ "2195000"
// RTL Simulation : 104 / 719 [100.00%] @ "2225000"
// RTL Simulation : 105 / 719 [100.00%] @ "2255000"
// RTL Simulation : 106 / 719 [100.00%] @ "2285000"
// RTL Simulation : 107 / 719 [100.00%] @ "2315000"
// RTL Simulation : 108 / 719 [100.00%] @ "2345000"
// RTL Simulation : 109 / 719 [100.00%] @ "2375000"
// RTL Simulation : 110 / 719 [100.00%] @ "2405000"
// RTL Simulation : 111 / 719 [100.00%] @ "2435000"
// RTL Simulation : 112 / 719 [100.00%] @ "2465000"
// RTL Simulation : 113 / 719 [100.00%] @ "2495000"
// RTL Simulation : 114 / 719 [100.00%] @ "2525000"
// RTL Simulation : 115 / 719 [100.00%] @ "2555000"
// RTL Simulation : 116 / 719 [100.00%] @ "2585000"
// RTL Simulation : 117 / 719 [100.00%] @ "2615000"
// RTL Simulation : 118 / 719 [100.00%] @ "2645000"
// RTL Simulation : 119 / 719 [100.00%] @ "2675000"
// RTL Simulation : 120 / 719 [100.00%] @ "2705000"
// RTL Simulation : 121 / 719 [100.00%] @ "2735000"
// RTL Simulation : 122 / 719 [100.00%] @ "2765000"
// RTL Simulation : 123 / 719 [100.00%] @ "2795000"
// RTL Simulation : 124 / 719 [100.00%] @ "2825000"
// RTL Simulation : 125 / 719 [100.00%] @ "2855000"
// RTL Simulation : 126 / 719 [100.00%] @ "2885000"
// RTL Simulation : 127 / 719 [100.00%] @ "2915000"
// RTL Simulation : 128 / 719 [100.00%] @ "2945000"
// RTL Simulation : 129 / 719 [100.00%] @ "2975000"
// RTL Simulation : 130 / 719 [100.00%] @ "3005000"
// RTL Simulation : 131 / 719 [100.00%] @ "3035000"
// RTL Simulation : 132 / 719 [100.00%] @ "3065000"
// RTL Simulation : 133 / 719 [100.00%] @ "3095000"
// RTL Simulation : 134 / 719 [100.00%] @ "3125000"
// RTL Simulation : 135 / 719 [100.00%] @ "3155000"
// RTL Simulation : 136 / 719 [100.00%] @ "3185000"
// RTL Simulation : 137 / 719 [100.00%] @ "3215000"
// RTL Simulation : 138 / 719 [100.00%] @ "3245000"
// RTL Simulation : 139 / 719 [100.00%] @ "3275000"
// RTL Simulation : 140 / 719 [100.00%] @ "3305000"
// RTL Simulation : 141 / 719 [100.00%] @ "3335000"
// RTL Simulation : 142 / 719 [100.00%] @ "3365000"
// RTL Simulation : 143 / 719 [100.00%] @ "3395000"
// RTL Simulation : 144 / 719 [100.00%] @ "3425000"
// RTL Simulation : 145 / 719 [100.00%] @ "3455000"
// RTL Simulation : 146 / 719 [100.00%] @ "3485000"
// RTL Simulation : 147 / 719 [100.00%] @ "3515000"
// RTL Simulation : 148 / 719 [100.00%] @ "3545000"
// RTL Simulation : 149 / 719 [100.00%] @ "3575000"
// RTL Simulation : 150 / 719 [100.00%] @ "3605000"
// RTL Simulation : 151 / 719 [100.00%] @ "3635000"
// RTL Simulation : 152 / 719 [100.00%] @ "3665000"
// RTL Simulation : 153 / 719 [100.00%] @ "3695000"
// RTL Simulation : 154 / 719 [100.00%] @ "3725000"
// RTL Simulation : 155 / 719 [100.00%] @ "3755000"
// RTL Simulation : 156 / 719 [100.00%] @ "3785000"
// RTL Simulation : 157 / 719 [100.00%] @ "3815000"
// RTL Simulation : 158 / 719 [100.00%] @ "3845000"
// RTL Simulation : 159 / 719 [100.00%] @ "3875000"
// RTL Simulation : 160 / 719 [100.00%] @ "3905000"
// RTL Simulation : 161 / 719 [100.00%] @ "3935000"
// RTL Simulation : 162 / 719 [100.00%] @ "3965000"
// RTL Simulation : 163 / 719 [100.00%] @ "3995000"
// RTL Simulation : 164 / 719 [100.00%] @ "4025000"
// RTL Simulation : 165 / 719 [100.00%] @ "4055000"
// RTL Simulation : 166 / 719 [100.00%] @ "4085000"
// RTL Simulation : 167 / 719 [100.00%] @ "4115000"
// RTL Simulation : 168 / 719 [100.00%] @ "4145000"
// RTL Simulation : 169 / 719 [100.00%] @ "4175000"
// RTL Simulation : 170 / 719 [100.00%] @ "4205000"
// RTL Simulation : 171 / 719 [100.00%] @ "4235000"
// RTL Simulation : 172 / 719 [100.00%] @ "4265000"
// RTL Simulation : 173 / 719 [100.00%] @ "4295000"
// RTL Simulation : 174 / 719 [100.00%] @ "4325000"
// RTL Simulation : 175 / 719 [100.00%] @ "4355000"
// RTL Simulation : 176 / 719 [100.00%] @ "4385000"
// RTL Simulation : 177 / 719 [100.00%] @ "4415000"
// RTL Simulation : 178 / 719 [100.00%] @ "4445000"
// RTL Simulation : 179 / 719 [100.00%] @ "4475000"
// RTL Simulation : 180 / 719 [100.00%] @ "4505000"
// RTL Simulation : 181 / 719 [100.00%] @ "4535000"
// RTL Simulation : 182 / 719 [100.00%] @ "4565000"
// RTL Simulation : 183 / 719 [100.00%] @ "4595000"
// RTL Simulation : 184 / 719 [100.00%] @ "4625000"
// RTL Simulation : 185 / 719 [100.00%] @ "4655000"
// RTL Simulation : 186 / 719 [100.00%] @ "4685000"
// RTL Simulation : 187 / 719 [100.00%] @ "4715000"
// RTL Simulation : 188 / 719 [100.00%] @ "4745000"
// RTL Simulation : 189 / 719 [100.00%] @ "4775000"
// RTL Simulation : 190 / 719 [100.00%] @ "4805000"
// RTL Simulation : 191 / 719 [100.00%] @ "4835000"
// RTL Simulation : 192 / 719 [100.00%] @ "4865000"
// RTL Simulation : 193 / 719 [100.00%] @ "4895000"
// RTL Simulation : 194 / 719 [100.00%] @ "4925000"
// RTL Simulation : 195 / 719 [100.00%] @ "4955000"
// RTL Simulation : 196 / 719 [100.00%] @ "4985000"
// RTL Simulation : 197 / 719 [100.00%] @ "5015000"
// RTL Simulation : 198 / 719 [100.00%] @ "5045000"
// RTL Simulation : 199 / 719 [100.00%] @ "5075000"
// RTL Simulation : 200 / 719 [100.00%] @ "5105000"
// RTL Simulation : 201 / 719 [100.00%] @ "5135000"
// RTL Simulation : 202 / 719 [100.00%] @ "5165000"
// RTL Simulation : 203 / 719 [100.00%] @ "5195000"
// RTL Simulation : 204 / 719 [100.00%] @ "5225000"
// RTL Simulation : 205 / 719 [100.00%] @ "5255000"
// RTL Simulation : 206 / 719 [100.00%] @ "5285000"
// RTL Simulation : 207 / 719 [100.00%] @ "5305000"
// RTL Simulation : 208 / 719 [100.00%] @ "5325000"
// RTL Simulation : 209 / 719 [100.00%] @ "5345000"
// RTL Simulation : 210 / 719 [100.00%] @ "5365000"
// RTL Simulation : 211 / 719 [100.00%] @ "5385000"
// RTL Simulation : 212 / 719 [100.00%] @ "5405000"
// RTL Simulation : 213 / 719 [100.00%] @ "5425000"
// RTL Simulation : 214 / 719 [100.00%] @ "5445000"
// RTL Simulation : 215 / 719 [100.00%] @ "5465000"
// RTL Simulation : 216 / 719 [100.00%] @ "5485000"
// RTL Simulation : 217 / 719 [100.00%] @ "5505000"
// RTL Simulation : 218 / 719 [100.00%] @ "5525000"
// RTL Simulation : 219 / 719 [100.00%] @ "5545000"
// RTL Simulation : 220 / 719 [100.00%] @ "5565000"
// RTL Simulation : 221 / 719 [100.00%] @ "5585000"
// RTL Simulation : 222 / 719 [100.00%] @ "5605000"
// RTL Simulation : 223 / 719 [100.00%] @ "5625000"
// RTL Simulation : 224 / 719 [100.00%] @ "5645000"
// RTL Simulation : 225 / 719 [100.00%] @ "5665000"
// RTL Simulation : 226 / 719 [100.00%] @ "5685000"
// RTL Simulation : 227 / 719 [100.00%] @ "5705000"
// RTL Simulation : 228 / 719 [100.00%] @ "5725000"
// RTL Simulation : 229 / 719 [100.00%] @ "5745000"
// RTL Simulation : 230 / 719 [100.00%] @ "5765000"
// RTL Simulation : 231 / 719 [100.00%] @ "5785000"
// RTL Simulation : 232 / 719 [100.00%] @ "5805000"
// RTL Simulation : 233 / 719 [100.00%] @ "5825000"
// RTL Simulation : 234 / 719 [100.00%] @ "5845000"
// RTL Simulation : 235 / 719 [100.00%] @ "5865000"
// RTL Simulation : 236 / 719 [100.00%] @ "5885000"
// RTL Simulation : 237 / 719 [100.00%] @ "5905000"
// RTL Simulation : 238 / 719 [100.00%] @ "5925000"
// RTL Simulation : 239 / 719 [100.00%] @ "5945000"
// RTL Simulation : 240 / 719 [100.00%] @ "5965000"
// RTL Simulation : 241 / 719 [100.00%] @ "5985000"
// RTL Simulation : 242 / 719 [100.00%] @ "6005000"
// RTL Simulation : 243 / 719 [100.00%] @ "6025000"
// RTL Simulation : 244 / 719 [100.00%] @ "6045000"
// RTL Simulation : 245 / 719 [100.00%] @ "6065000"
// RTL Simulation : 246 / 719 [100.00%] @ "6085000"
// RTL Simulation : 247 / 719 [100.00%] @ "6105000"
// RTL Simulation : 248 / 719 [100.00%] @ "6125000"
// RTL Simulation : 249 / 719 [100.00%] @ "6145000"
// RTL Simulation : 250 / 719 [100.00%] @ "6165000"
// RTL Simulation : 251 / 719 [100.00%] @ "6185000"
// RTL Simulation : 252 / 719 [100.00%] @ "6205000"
// RTL Simulation : 253 / 719 [100.00%] @ "6225000"
// RTL Simulation : 254 / 719 [100.00%] @ "6245000"
// RTL Simulation : 255 / 719 [100.00%] @ "6265000"
// RTL Simulation : 256 / 719 [100.00%] @ "6285000"
// RTL Simulation : 257 / 719 [100.00%] @ "6305000"
// RTL Simulation : 258 / 719 [100.00%] @ "6325000"
// RTL Simulation : 259 / 719 [100.00%] @ "6345000"
// RTL Simulation : 260 / 719 [100.00%] @ "6365000"
// RTL Simulation : 261 / 719 [100.00%] @ "6385000"
// RTL Simulation : 262 / 719 [100.00%] @ "6405000"
// RTL Simulation : 263 / 719 [100.00%] @ "6425000"
// RTL Simulation : 264 / 719 [100.00%] @ "6445000"
// RTL Simulation : 265 / 719 [100.00%] @ "6465000"
// RTL Simulation : 266 / 719 [100.00%] @ "6485000"
// RTL Simulation : 267 / 719 [100.00%] @ "6505000"
// RTL Simulation : 268 / 719 [100.00%] @ "6525000"
// RTL Simulation : 269 / 719 [100.00%] @ "6545000"
// RTL Simulation : 270 / 719 [100.00%] @ "6565000"
// RTL Simulation : 271 / 719 [100.00%] @ "6585000"
// RTL Simulation : 272 / 719 [100.00%] @ "6605000"
// RTL Simulation : 273 / 719 [100.00%] @ "6625000"
// RTL Simulation : 274 / 719 [100.00%] @ "6645000"
// RTL Simulation : 275 / 719 [100.00%] @ "6665000"
// RTL Simulation : 276 / 719 [100.00%] @ "6685000"
// RTL Simulation : 277 / 719 [100.00%] @ "6705000"
// RTL Simulation : 278 / 719 [100.00%] @ "6725000"
// RTL Simulation : 279 / 719 [100.00%] @ "6745000"
// RTL Simulation : 280 / 719 [100.00%] @ "6765000"
// RTL Simulation : 281 / 719 [100.00%] @ "6785000"
// RTL Simulation : 282 / 719 [100.00%] @ "6805000"
// RTL Simulation : 283 / 719 [100.00%] @ "6825000"
// RTL Simulation : 284 / 719 [100.00%] @ "6845000"
// RTL Simulation : 285 / 719 [100.00%] @ "6865000"
// RTL Simulation : 286 / 719 [100.00%] @ "6885000"
// RTL Simulation : 287 / 719 [100.00%] @ "6905000"
// RTL Simulation : 288 / 719 [100.00%] @ "6925000"
// RTL Simulation : 289 / 719 [100.00%] @ "6945000"
// RTL Simulation : 290 / 719 [100.00%] @ "6965000"
// RTL Simulation : 291 / 719 [100.00%] @ "6985000"
// RTL Simulation : 292 / 719 [100.00%] @ "7005000"
// RTL Simulation : 293 / 719 [100.00%] @ "7025000"
// RTL Simulation : 294 / 719 [100.00%] @ "7045000"
// RTL Simulation : 295 / 719 [100.00%] @ "7065000"
// RTL Simulation : 296 / 719 [100.00%] @ "7085000"
// RTL Simulation : 297 / 719 [100.00%] @ "7105000"
// RTL Simulation : 298 / 719 [100.00%] @ "7125000"
// RTL Simulation : 299 / 719 [100.00%] @ "7145000"
// RTL Simulation : 300 / 719 [100.00%] @ "7165000"
// RTL Simulation : 301 / 719 [100.00%] @ "7185000"
// RTL Simulation : 302 / 719 [100.00%] @ "7205000"
// RTL Simulation : 303 / 719 [100.00%] @ "7225000"
// RTL Simulation : 304 / 719 [100.00%] @ "7245000"
// RTL Simulation : 305 / 719 [100.00%] @ "7265000"
// RTL Simulation : 306 / 719 [100.00%] @ "7285000"
// RTL Simulation : 307 / 719 [100.00%] @ "7305000"
// RTL Simulation : 308 / 719 [100.00%] @ "7325000"
// RTL Simulation : 309 / 719 [100.00%] @ "7345000"
// RTL Simulation : 310 / 719 [100.00%] @ "7365000"
// RTL Simulation : 311 / 719 [100.00%] @ "7385000"
// RTL Simulation : 312 / 719 [100.00%] @ "7405000"
// RTL Simulation : 313 / 719 [100.00%] @ "7425000"
// RTL Simulation : 314 / 719 [100.00%] @ "7445000"
// RTL Simulation : 315 / 719 [100.00%] @ "7465000"
// RTL Simulation : 316 / 719 [100.00%] @ "7485000"
// RTL Simulation : 317 / 719 [100.00%] @ "7505000"
// RTL Simulation : 318 / 719 [100.00%] @ "7525000"
// RTL Simulation : 319 / 719 [100.00%] @ "7545000"
// RTL Simulation : 320 / 719 [100.00%] @ "7565000"
// RTL Simulation : 321 / 719 [100.00%] @ "7585000"
// RTL Simulation : 322 / 719 [100.00%] @ "7605000"
// RTL Simulation : 323 / 719 [100.00%] @ "7625000"
// RTL Simulation : 324 / 719 [100.00%] @ "7645000"
// RTL Simulation : 325 / 719 [100.00%] @ "7665000"
// RTL Simulation : 326 / 719 [100.00%] @ "7685000"
// RTL Simulation : 327 / 719 [100.00%] @ "7705000"
// RTL Simulation : 328 / 719 [100.00%] @ "7725000"
// RTL Simulation : 329 / 719 [100.00%] @ "7745000"
// RTL Simulation : 330 / 719 [100.00%] @ "7765000"
// RTL Simulation : 331 / 719 [100.00%] @ "7785000"
// RTL Simulation : 332 / 719 [100.00%] @ "7805000"
// RTL Simulation : 333 / 719 [100.00%] @ "7825000"
// RTL Simulation : 334 / 719 [100.00%] @ "7845000"
// RTL Simulation : 335 / 719 [100.00%] @ "7865000"
// RTL Simulation : 336 / 719 [100.00%] @ "7885000"
// RTL Simulation : 337 / 719 [100.00%] @ "7905000"
// RTL Simulation : 338 / 719 [100.00%] @ "7925000"
// RTL Simulation : 339 / 719 [100.00%] @ "7945000"
// RTL Simulation : 340 / 719 [100.00%] @ "7965000"
// RTL Simulation : 341 / 719 [100.00%] @ "7985000"
// RTL Simulation : 342 / 719 [100.00%] @ "8005000"
// RTL Simulation : 343 / 719 [100.00%] @ "8025000"
// RTL Simulation : 344 / 719 [100.00%] @ "8045000"
// RTL Simulation : 345 / 719 [100.00%] @ "8065000"
// RTL Simulation : 346 / 719 [100.00%] @ "8085000"
// RTL Simulation : 347 / 719 [100.00%] @ "8105000"
// RTL Simulation : 348 / 719 [100.00%] @ "8125000"
// RTL Simulation : 349 / 719 [100.00%] @ "8145000"
// RTL Simulation : 350 / 719 [100.00%] @ "8165000"
// RTL Simulation : 351 / 719 [100.00%] @ "8185000"
// RTL Simulation : 352 / 719 [100.00%] @ "8205000"
// RTL Simulation : 353 / 719 [100.00%] @ "8225000"
// RTL Simulation : 354 / 719 [100.00%] @ "8245000"
// RTL Simulation : 355 / 719 [100.00%] @ "8265000"
// RTL Simulation : 356 / 719 [100.00%] @ "8285000"
// RTL Simulation : 357 / 719 [100.00%] @ "8305000"
// RTL Simulation : 358 / 719 [100.00%] @ "8325000"
// RTL Simulation : 359 / 719 [100.00%] @ "8345000"
// RTL Simulation : 360 / 719 [100.00%] @ "8365000"
// RTL Simulation : 361 / 719 [100.00%] @ "8385000"
// RTL Simulation : 362 / 719 [100.00%] @ "8405000"
// RTL Simulation : 363 / 719 [100.00%] @ "8425000"
// RTL Simulation : 364 / 719 [100.00%] @ "8445000"
// RTL Simulation : 365 / 719 [100.00%] @ "8465000"
// RTL Simulation : 366 / 719 [100.00%] @ "8485000"
// RTL Simulation : 367 / 719 [100.00%] @ "8505000"
// RTL Simulation : 368 / 719 [100.00%] @ "8525000"
// RTL Simulation : 369 / 719 [100.00%] @ "8545000"
// RTL Simulation : 370 / 719 [100.00%] @ "8565000"
// RTL Simulation : 371 / 719 [100.00%] @ "8585000"
// RTL Simulation : 372 / 719 [100.00%] @ "8605000"
// RTL Simulation : 373 / 719 [100.00%] @ "8625000"
// RTL Simulation : 374 / 719 [100.00%] @ "8645000"
// RTL Simulation : 375 / 719 [100.00%] @ "8665000"
// RTL Simulation : 376 / 719 [100.00%] @ "8685000"
// RTL Simulation : 377 / 719 [100.00%] @ "8705000"
// RTL Simulation : 378 / 719 [100.00%] @ "8725000"
// RTL Simulation : 379 / 719 [100.00%] @ "8745000"
// RTL Simulation : 380 / 719 [100.00%] @ "8765000"
// RTL Simulation : 381 / 719 [100.00%] @ "8785000"
// RTL Simulation : 382 / 719 [100.00%] @ "8805000"
// RTL Simulation : 383 / 719 [100.00%] @ "8825000"
// RTL Simulation : 384 / 719 [100.00%] @ "8845000"
// RTL Simulation : 385 / 719 [100.00%] @ "8865000"
// RTL Simulation : 386 / 719 [100.00%] @ "8885000"
// RTL Simulation : 387 / 719 [100.00%] @ "8905000"
// RTL Simulation : 388 / 719 [100.00%] @ "8925000"
// RTL Simulation : 389 / 719 [100.00%] @ "8945000"
// RTL Simulation : 390 / 719 [100.00%] @ "8965000"
// RTL Simulation : 391 / 719 [100.00%] @ "8985000"
// RTL Simulation : 392 / 719 [100.00%] @ "9005000"
// RTL Simulation : 393 / 719 [100.00%] @ "9025000"
// RTL Simulation : 394 / 719 [100.00%] @ "9045000"
// RTL Simulation : 395 / 719 [100.00%] @ "9065000"
// RTL Simulation : 396 / 719 [100.00%] @ "9085000"
// RTL Simulation : 397 / 719 [100.00%] @ "9105000"
// RTL Simulation : 398 / 719 [100.00%] @ "9125000"
// RTL Simulation : 399 / 719 [100.00%] @ "9145000"
// RTL Simulation : 400 / 719 [100.00%] @ "9165000"
// RTL Simulation : 401 / 719 [100.00%] @ "9185000"
// RTL Simulation : 402 / 719 [100.00%] @ "9205000"
// RTL Simulation : 403 / 719 [100.00%] @ "9225000"
// RTL Simulation : 404 / 719 [100.00%] @ "9245000"
// RTL Simulation : 405 / 719 [100.00%] @ "9265000"
// RTL Simulation : 406 / 719 [100.00%] @ "9285000"
// RTL Simulation : 407 / 719 [100.00%] @ "9305000"
// RTL Simulation : 408 / 719 [100.00%] @ "9325000"
// RTL Simulation : 409 / 719 [100.00%] @ "9345000"
// RTL Simulation : 410 / 719 [100.00%] @ "9365000"
// RTL Simulation : 411 / 719 [100.00%] @ "9385000"
// RTL Simulation : 412 / 719 [100.00%] @ "9405000"
// RTL Simulation : 413 / 719 [100.00%] @ "9435000"
// RTL Simulation : 414 / 719 [100.00%] @ "9465000"
// RTL Simulation : 415 / 719 [100.00%] @ "9495000"
// RTL Simulation : 416 / 719 [100.00%] @ "9525000"
// RTL Simulation : 417 / 719 [100.00%] @ "9555000"
// RTL Simulation : 418 / 719 [100.00%] @ "9585000"
// RTL Simulation : 419 / 719 [100.00%] @ "9615000"
// RTL Simulation : 420 / 719 [100.00%] @ "9645000"
// RTL Simulation : 421 / 719 [100.00%] @ "9675000"
// RTL Simulation : 422 / 719 [100.00%] @ "9705000"
// RTL Simulation : 423 / 719 [100.00%] @ "9735000"
// RTL Simulation : 424 / 719 [100.00%] @ "9765000"
// RTL Simulation : 425 / 719 [100.00%] @ "9795000"
// RTL Simulation : 426 / 719 [100.00%] @ "9825000"
// RTL Simulation : 427 / 719 [100.00%] @ "9855000"
// RTL Simulation : 428 / 719 [100.00%] @ "9885000"
// RTL Simulation : 429 / 719 [100.00%] @ "9915000"
// RTL Simulation : 430 / 719 [100.00%] @ "9945000"
// RTL Simulation : 431 / 719 [100.00%] @ "9975000"
// RTL Simulation : 432 / 719 [100.00%] @ "10005000"
// RTL Simulation : 433 / 719 [100.00%] @ "10035000"
// RTL Simulation : 434 / 719 [100.00%] @ "10065000"
// RTL Simulation : 435 / 719 [100.00%] @ "10095000"
// RTL Simulation : 436 / 719 [100.00%] @ "10125000"
// RTL Simulation : 437 / 719 [100.00%] @ "10155000"
// RTL Simulation : 438 / 719 [100.00%] @ "10185000"
// RTL Simulation : 439 / 719 [100.00%] @ "10215000"
// RTL Simulation : 440 / 719 [100.00%] @ "10245000"
// RTL Simulation : 441 / 719 [100.00%] @ "10275000"
// RTL Simulation : 442 / 719 [100.00%] @ "10305000"
// RTL Simulation : 443 / 719 [100.00%] @ "10335000"
// RTL Simulation : 444 / 719 [100.00%] @ "10365000"
// RTL Simulation : 445 / 719 [100.00%] @ "10395000"
// RTL Simulation : 446 / 719 [100.00%] @ "10425000"
// RTL Simulation : 447 / 719 [100.00%] @ "10455000"
// RTL Simulation : 448 / 719 [100.00%] @ "10485000"
// RTL Simulation : 449 / 719 [100.00%] @ "10515000"
// RTL Simulation : 450 / 719 [100.00%] @ "10545000"
// RTL Simulation : 451 / 719 [100.00%] @ "10575000"
// RTL Simulation : 452 / 719 [100.00%] @ "10605000"
// RTL Simulation : 453 / 719 [100.00%] @ "10635000"
// RTL Simulation : 454 / 719 [100.00%] @ "10665000"
// RTL Simulation : 455 / 719 [100.00%] @ "10695000"
// RTL Simulation : 456 / 719 [100.00%] @ "10725000"
// RTL Simulation : 457 / 719 [100.00%] @ "10755000"
// RTL Simulation : 458 / 719 [100.00%] @ "10785000"
// RTL Simulation : 459 / 719 [100.00%] @ "10815000"
// RTL Simulation : 460 / 719 [100.00%] @ "10845000"
// RTL Simulation : 461 / 719 [100.00%] @ "10875000"
// RTL Simulation : 462 / 719 [100.00%] @ "10905000"
// RTL Simulation : 463 / 719 [100.00%] @ "10935000"
// RTL Simulation : 464 / 719 [100.00%] @ "10965000"
// RTL Simulation : 465 / 719 [100.00%] @ "10995000"
// RTL Simulation : 466 / 719 [100.00%] @ "11025000"
// RTL Simulation : 467 / 719 [100.00%] @ "11055000"
// RTL Simulation : 468 / 719 [100.00%] @ "11085000"
// RTL Simulation : 469 / 719 [100.00%] @ "11115000"
// RTL Simulation : 470 / 719 [100.00%] @ "11145000"
// RTL Simulation : 471 / 719 [100.00%] @ "11175000"
// RTL Simulation : 472 / 719 [100.00%] @ "11205000"
// RTL Simulation : 473 / 719 [100.00%] @ "11235000"
// RTL Simulation : 474 / 719 [100.00%] @ "11265000"
// RTL Simulation : 475 / 719 [100.00%] @ "11295000"
// RTL Simulation : 476 / 719 [100.00%] @ "11325000"
// RTL Simulation : 477 / 719 [100.00%] @ "11355000"
// RTL Simulation : 478 / 719 [100.00%] @ "11385000"
// RTL Simulation : 479 / 719 [100.00%] @ "11415000"
// RTL Simulation : 480 / 719 [100.00%] @ "11445000"
// RTL Simulation : 481 / 719 [100.00%] @ "11475000"
// RTL Simulation : 482 / 719 [100.00%] @ "11505000"
// RTL Simulation : 483 / 719 [100.00%] @ "11535000"
// RTL Simulation : 484 / 719 [100.00%] @ "11565000"
// RTL Simulation : 485 / 719 [100.00%] @ "11595000"
// RTL Simulation : 486 / 719 [100.00%] @ "11625000"
// RTL Simulation : 487 / 719 [100.00%] @ "11655000"
// RTL Simulation : 488 / 719 [100.00%] @ "11685000"
// RTL Simulation : 489 / 719 [100.00%] @ "11715000"
// RTL Simulation : 490 / 719 [100.00%] @ "11745000"
// RTL Simulation : 491 / 719 [100.00%] @ "11775000"
// RTL Simulation : 492 / 719 [100.00%] @ "11805000"
// RTL Simulation : 493 / 719 [100.00%] @ "11835000"
// RTL Simulation : 494 / 719 [100.00%] @ "11865000"
// RTL Simulation : 495 / 719 [100.00%] @ "11895000"
// RTL Simulation : 496 / 719 [100.00%] @ "11925000"
// RTL Simulation : 497 / 719 [100.00%] @ "11955000"
// RTL Simulation : 498 / 719 [100.00%] @ "11985000"
// RTL Simulation : 499 / 719 [100.00%] @ "12015000"
// RTL Simulation : 500 / 719 [100.00%] @ "12045000"
// RTL Simulation : 501 / 719 [100.00%] @ "12075000"
// RTL Simulation : 502 / 719 [100.00%] @ "12105000"
// RTL Simulation : 503 / 719 [100.00%] @ "12135000"
// RTL Simulation : 504 / 719 [100.00%] @ "12165000"
// RTL Simulation : 505 / 719 [100.00%] @ "12195000"
// RTL Simulation : 506 / 719 [100.00%] @ "12225000"
// RTL Simulation : 507 / 719 [100.00%] @ "12255000"
// RTL Simulation : 508 / 719 [100.00%] @ "12285000"
// RTL Simulation : 509 / 719 [100.00%] @ "12315000"
// RTL Simulation : 510 / 719 [100.00%] @ "12345000"
// RTL Simulation : 511 / 719 [100.00%] @ "12375000"
// RTL Simulation : 512 / 719 [100.00%] @ "12405000"
// RTL Simulation : 513 / 719 [100.00%] @ "12435000"
// RTL Simulation : 514 / 719 [100.00%] @ "12465000"
// RTL Simulation : 515 / 719 [100.00%] @ "12495000"
// RTL Simulation : 516 / 719 [100.00%] @ "12635000"
// RTL Simulation : 517 / 719 [100.00%] @ "12775000"
// RTL Simulation : 518 / 719 [100.00%] @ "12915000"
// RTL Simulation : 519 / 719 [100.00%] @ "13055000"
// RTL Simulation : 520 / 719 [100.00%] @ "13195000"
// RTL Simulation : 521 / 719 [100.00%] @ "13335000"
// RTL Simulation : 522 / 719 [100.00%] @ "13475000"
// RTL Simulation : 523 / 719 [100.00%] @ "13615000"
// RTL Simulation : 524 / 719 [100.00%] @ "13755000"
// RTL Simulation : 525 / 719 [100.00%] @ "13895000"
// RTL Simulation : 526 / 719 [100.00%] @ "14035000"
// RTL Simulation : 527 / 719 [100.00%] @ "14175000"
// RTL Simulation : 528 / 719 [100.00%] @ "14315000"
// RTL Simulation : 529 / 719 [100.00%] @ "14455000"
// RTL Simulation : 530 / 719 [100.00%] @ "14595000"
// RTL Simulation : 531 / 719 [100.00%] @ "14735000"
// RTL Simulation : 532 / 719 [100.00%] @ "14875000"
// RTL Simulation : 533 / 719 [100.00%] @ "15015000"
// RTL Simulation : 534 / 719 [100.00%] @ "15155000"
// RTL Simulation : 535 / 719 [100.00%] @ "15295000"
// RTL Simulation : 536 / 719 [100.00%] @ "15435000"
// RTL Simulation : 537 / 719 [100.00%] @ "15575000"
// RTL Simulation : 538 / 719 [100.00%] @ "15715000"
// RTL Simulation : 539 / 719 [100.00%] @ "15855000"
// RTL Simulation : 540 / 719 [100.00%] @ "15995000"
// RTL Simulation : 541 / 719 [100.00%] @ "16135000"
// RTL Simulation : 542 / 719 [100.00%] @ "16275000"
// RTL Simulation : 543 / 719 [100.00%] @ "16415000"
// RTL Simulation : 544 / 719 [100.00%] @ "16555000"
// RTL Simulation : 545 / 719 [100.00%] @ "16695000"
// RTL Simulation : 546 / 719 [100.00%] @ "16835000"
// RTL Simulation : 547 / 719 [100.00%] @ "16975000"
// RTL Simulation : 548 / 719 [100.00%] @ "17115000"
// RTL Simulation : 549 / 719 [100.00%] @ "17255000"
// RTL Simulation : 550 / 719 [100.00%] @ "17395000"
// RTL Simulation : 551 / 719 [100.00%] @ "17535000"
// RTL Simulation : 552 / 719 [100.00%] @ "17675000"
// RTL Simulation : 553 / 719 [100.00%] @ "17815000"
// RTL Simulation : 554 / 719 [100.00%] @ "17955000"
// RTL Simulation : 555 / 719 [100.00%] @ "18095000"
// RTL Simulation : 556 / 719 [100.00%] @ "18235000"
// RTL Simulation : 557 / 719 [100.00%] @ "18375000"
// RTL Simulation : 558 / 719 [100.00%] @ "18515000"
// RTL Simulation : 559 / 719 [100.00%] @ "18655000"
// RTL Simulation : 560 / 719 [100.00%] @ "18795000"
// RTL Simulation : 561 / 719 [100.00%] @ "18935000"
// RTL Simulation : 562 / 719 [100.00%] @ "19075000"
// RTL Simulation : 563 / 719 [100.00%] @ "19215000"
// RTL Simulation : 564 / 719 [100.00%] @ "19355000"
// RTL Simulation : 565 / 719 [100.00%] @ "19495000"
// RTL Simulation : 566 / 719 [100.00%] @ "19635000"
// RTL Simulation : 567 / 719 [100.00%] @ "19775000"
// RTL Simulation : 568 / 719 [100.00%] @ "19915000"
// RTL Simulation : 569 / 719 [100.00%] @ "20055000"
// RTL Simulation : 570 / 719 [100.00%] @ "20195000"
// RTL Simulation : 571 / 719 [100.00%] @ "20335000"
// RTL Simulation : 572 / 719 [100.00%] @ "20475000"
// RTL Simulation : 573 / 719 [100.00%] @ "20615000"
// RTL Simulation : 574 / 719 [100.00%] @ "20755000"
// RTL Simulation : 575 / 719 [100.00%] @ "20895000"
// RTL Simulation : 576 / 719 [100.00%] @ "21035000"
// RTL Simulation : 577 / 719 [100.00%] @ "21175000"
// RTL Simulation : 578 / 719 [100.00%] @ "21315000"
// RTL Simulation : 579 / 719 [100.00%] @ "21455000"
// RTL Simulation : 580 / 719 [100.00%] @ "21595000"
// RTL Simulation : 581 / 719 [100.00%] @ "21735000"
// RTL Simulation : 582 / 719 [100.00%] @ "21875000"
// RTL Simulation : 583 / 719 [100.00%] @ "22015000"
// RTL Simulation : 584 / 719 [100.00%] @ "22155000"
// RTL Simulation : 585 / 719 [100.00%] @ "22295000"
// RTL Simulation : 586 / 719 [100.00%] @ "22435000"
// RTL Simulation : 587 / 719 [100.00%] @ "22575000"
// RTL Simulation : 588 / 719 [100.00%] @ "22715000"
// RTL Simulation : 589 / 719 [100.00%] @ "22855000"
// RTL Simulation : 590 / 719 [100.00%] @ "22995000"
// RTL Simulation : 591 / 719 [100.00%] @ "23135000"
// RTL Simulation : 592 / 719 [100.00%] @ "23275000"
// RTL Simulation : 593 / 719 [100.00%] @ "23415000"
// RTL Simulation : 594 / 719 [100.00%] @ "23555000"
// RTL Simulation : 595 / 719 [100.00%] @ "23695000"
// RTL Simulation : 596 / 719 [100.00%] @ "23835000"
// RTL Simulation : 597 / 719 [100.00%] @ "23975000"
// RTL Simulation : 598 / 719 [100.00%] @ "24115000"
// RTL Simulation : 599 / 719 [100.00%] @ "24255000"
// RTL Simulation : 600 / 719 [100.00%] @ "24395000"
// RTL Simulation : 601 / 719 [100.00%] @ "24535000"
// RTL Simulation : 602 / 719 [100.00%] @ "24675000"
// RTL Simulation : 603 / 719 [100.00%] @ "24815000"
// RTL Simulation : 604 / 719 [100.00%] @ "24955000"
// RTL Simulation : 605 / 719 [100.00%] @ "25095000"
// RTL Simulation : 606 / 719 [100.00%] @ "25235000"
// RTL Simulation : 607 / 719 [100.00%] @ "25375000"
// RTL Simulation : 608 / 719 [100.00%] @ "25515000"
// RTL Simulation : 609 / 719 [100.00%] @ "25655000"
// RTL Simulation : 610 / 719 [100.00%] @ "25795000"
// RTL Simulation : 611 / 719 [100.00%] @ "25935000"
// RTL Simulation : 612 / 719 [100.00%] @ "26075000"
// RTL Simulation : 613 / 719 [100.00%] @ "26215000"
// RTL Simulation : 614 / 719 [100.00%] @ "26355000"
// RTL Simulation : 615 / 719 [100.00%] @ "26495000"
// RTL Simulation : 616 / 719 [100.00%] @ "26635000"
// RTL Simulation : 617 / 719 [100.00%] @ "26775000"
// RTL Simulation : 618 / 719 [100.00%] @ "26915000"
// RTL Simulation : 619 / 719 [100.00%] @ "26935000"
// RTL Simulation : 620 / 719 [100.00%] @ "26955000"
// RTL Simulation : 621 / 719 [100.00%] @ "26975000"
// RTL Simulation : 622 / 719 [100.00%] @ "26995000"
// RTL Simulation : 623 / 719 [100.00%] @ "27015000"
// RTL Simulation : 624 / 719 [100.00%] @ "27035000"
// RTL Simulation : 625 / 719 [100.00%] @ "27055000"
// RTL Simulation : 626 / 719 [100.00%] @ "27075000"
// RTL Simulation : 627 / 719 [100.00%] @ "27095000"
// RTL Simulation : 628 / 719 [100.00%] @ "27115000"
// RTL Simulation : 629 / 719 [100.00%] @ "27135000"
// RTL Simulation : 630 / 719 [100.00%] @ "27155000"
// RTL Simulation : 631 / 719 [100.00%] @ "27175000"
// RTL Simulation : 632 / 719 [100.00%] @ "27195000"
// RTL Simulation : 633 / 719 [100.00%] @ "27215000"
// RTL Simulation : 634 / 719 [100.00%] @ "27235000"
// RTL Simulation : 635 / 719 [100.00%] @ "27255000"
// RTL Simulation : 636 / 719 [100.00%] @ "27275000"
// RTL Simulation : 637 / 719 [100.00%] @ "27295000"
// RTL Simulation : 638 / 719 [100.00%] @ "27315000"
// RTL Simulation : 639 / 719 [100.00%] @ "27335000"
// RTL Simulation : 640 / 719 [100.00%] @ "27355000"
// RTL Simulation : 641 / 719 [100.00%] @ "27375000"
// RTL Simulation : 642 / 719 [100.00%] @ "27395000"
// RTL Simulation : 643 / 719 [100.00%] @ "27415000"
// RTL Simulation : 644 / 719 [100.00%] @ "27435000"
// RTL Simulation : 645 / 719 [100.00%] @ "27455000"
// RTL Simulation : 646 / 719 [100.00%] @ "27475000"
// RTL Simulation : 647 / 719 [100.00%] @ "27495000"
// RTL Simulation : 648 / 719 [100.00%] @ "27515000"
// RTL Simulation : 649 / 719 [100.00%] @ "27535000"
// RTL Simulation : 650 / 719 [100.00%] @ "27555000"
// RTL Simulation : 651 / 719 [100.00%] @ "27575000"
// RTL Simulation : 652 / 719 [100.00%] @ "27595000"
// RTL Simulation : 653 / 719 [100.00%] @ "27615000"
// RTL Simulation : 654 / 719 [100.00%] @ "27635000"
// RTL Simulation : 655 / 719 [100.00%] @ "27655000"
// RTL Simulation : 656 / 719 [100.00%] @ "27675000"
// RTL Simulation : 657 / 719 [100.00%] @ "27695000"
// RTL Simulation : 658 / 719 [100.00%] @ "27715000"
// RTL Simulation : 659 / 719 [100.00%] @ "27735000"
// RTL Simulation : 660 / 719 [100.00%] @ "27755000"
// RTL Simulation : 661 / 719 [100.00%] @ "27775000"
// RTL Simulation : 662 / 719 [100.00%] @ "27795000"
// RTL Simulation : 663 / 719 [100.00%] @ "27815000"
// RTL Simulation : 664 / 719 [100.00%] @ "27835000"
// RTL Simulation : 665 / 719 [100.00%] @ "27855000"
// RTL Simulation : 666 / 719 [100.00%] @ "27875000"
// RTL Simulation : 667 / 719 [100.00%] @ "27895000"
// RTL Simulation : 668 / 719 [100.00%] @ "27915000"
// RTL Simulation : 669 / 719 [100.00%] @ "27935000"
// RTL Simulation : 670 / 719 [100.00%] @ "27955000"
// RTL Simulation : 671 / 719 [100.00%] @ "27975000"
// RTL Simulation : 672 / 719 [100.00%] @ "27995000"
// RTL Simulation : 673 / 719 [100.00%] @ "28015000"
// RTL Simulation : 674 / 719 [100.00%] @ "28035000"
// RTL Simulation : 675 / 719 [100.00%] @ "28055000"
// RTL Simulation : 676 / 719 [100.00%] @ "28075000"
// RTL Simulation : 677 / 719 [100.00%] @ "28095000"
// RTL Simulation : 678 / 719 [100.00%] @ "28115000"
// RTL Simulation : 679 / 719 [100.00%] @ "28135000"
// RTL Simulation : 680 / 719 [100.00%] @ "28155000"
// RTL Simulation : 681 / 719 [100.00%] @ "28175000"
// RTL Simulation : 682 / 719 [100.00%] @ "28195000"
// RTL Simulation : 683 / 719 [100.00%] @ "28215000"
// RTL Simulation : 684 / 719 [100.00%] @ "28235000"
// RTL Simulation : 685 / 719 [100.00%] @ "28255000"
// RTL Simulation : 686 / 719 [100.00%] @ "28275000"
// RTL Simulation : 687 / 719 [100.00%] @ "28295000"
// RTL Simulation : 688 / 719 [100.00%] @ "28315000"
// RTL Simulation : 689 / 719 [100.00%] @ "28335000"
// RTL Simulation : 690 / 719 [100.00%] @ "28355000"
// RTL Simulation : 691 / 719 [100.00%] @ "28375000"
// RTL Simulation : 692 / 719 [100.00%] @ "28395000"
// RTL Simulation : 693 / 719 [100.00%] @ "28415000"
// RTL Simulation : 694 / 719 [100.00%] @ "28435000"
// RTL Simulation : 695 / 719 [100.00%] @ "28455000"
// RTL Simulation : 696 / 719 [100.00%] @ "28475000"
// RTL Simulation : 697 / 719 [100.00%] @ "28495000"
// RTL Simulation : 698 / 719 [100.00%] @ "28515000"
// RTL Simulation : 699 / 719 [100.00%] @ "28535000"
// RTL Simulation : 700 / 719 [100.00%] @ "28555000"
// RTL Simulation : 701 / 719 [100.00%] @ "28575000"
// RTL Simulation : 702 / 719 [100.00%] @ "28595000"
// RTL Simulation : 703 / 719 [100.00%] @ "28615000"
// RTL Simulation : 704 / 719 [100.00%] @ "28635000"
// RTL Simulation : 705 / 719 [100.00%] @ "28655000"
// RTL Simulation : 706 / 719 [100.00%] @ "28675000"
// RTL Simulation : 707 / 719 [100.00%] @ "28695000"
// RTL Simulation : 708 / 719 [100.00%] @ "28715000"
// RTL Simulation : 709 / 719 [100.00%] @ "28735000"
// RTL Simulation : 710 / 719 [100.00%] @ "28755000"
// RTL Simulation : 711 / 719 [100.00%] @ "28775000"
// RTL Simulation : 712 / 719 [100.00%] @ "28795000"
// RTL Simulation : 713 / 719 [100.00%] @ "28815000"
// RTL Simulation : 714 / 719 [100.00%] @ "28835000"
// RTL Simulation : 715 / 719 [100.00%] @ "28855000"
// RTL Simulation : 716 / 719 [100.00%] @ "28875000"
// RTL Simulation : 717 / 719 [100.00%] @ "28895000"
// RTL Simulation : 718 / 719 [100.00%] @ "28915000"
// RTL Simulation : 719 / 719 [100.00%] @ "28935000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 28975 ns : File "D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg.autotb.v" Line 2216
## quit
INFO: [Common 17-206] Exiting xsim at Thu Apr  8 07:15:40 2021...
--------------
Testing shift_reg_tb
Test passed
--------------
--------------
Testing shift_reg_template_tb
Test passed
--------------
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
