# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do UART_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/Rami Code/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/UART.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART
# -- Compiling architecture Basic of UART
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/eightBitRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitRegister
# -- Compiling architecture rtl of eightBitRegister
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/Recepteur.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Recepteur
# -- Compiling architecture basic of Recepteur
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/VitesseDeBaud.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VitesseDeBaud
# -- Compiling architecture basic of VitesseDeBaud
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/Emetteur.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Emetteur
# -- Compiling architecture basic of Emetteur
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/ControleurUART.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ControleurUART
# -- Compiling architecture basic of ControleurUART
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/eightBitShiftRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitShiftRegister
# -- Compiling architecture rtl of eightBitShiftRegister
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/RecepteurControl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RecepteurControl
# -- Compiling architecture basic of RecepteurControl
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/clk_div41.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_div41
# -- Compiling architecture a of clk_div41
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/clk_div256.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_div256
# -- Compiling architecture rtl of clk_div256
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/eightToOneMux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightToOneMux
# -- Compiling architecture basic of eightToOneMux
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/controleur_emetteur.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity EmetteurControl
# -- Compiling architecture basic of EmetteurControl
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/eightBitShiftRegister_emetteur.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitShiftRegister_emetteur
# -- Compiling architecture rtl of eightBitShiftRegister_emetteur
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/clk_div2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_div2
# -- Compiling architecture rtl of clk_div2
# vcom -93 -work work {C:/Users/David/Desktop/Projet_Marc/Code/endArdFF_2R1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2R1
# -- Compiling architecture rtl of enARdFF_2R1
# 
vsim work.controleuruart
# vsim work.controleuruart 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.controleuruart(basic)
# Loading work.uart(basic)
# Loading work.enardff_2(rtl)
# Loading work.emetteur(basic)
# Loading work.eightbitregister(rtl)
# Loading work.eightbitshiftregister_emetteur(rtl)
# Loading work.enardff_2r1(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.emetteurcontrol(basic)
# Loading work.recepteur(basic)
# Loading work.eightbitshiftregister(rtl)
# Loading work.recepteurcontrol(basic)
# Loading work.vitessedebaud(basic)
# Loading work.clk_div41(a)
# Loading work.clk_div256(rtl)
# Loading work.clk_div2(rtl)
# Loading work.eighttoonemux(basic)
add wave -position end  sim:/controleuruart/i_resetBar
add wave -position end  sim:/controleuruart/i_clock
add wave -position end  sim:/controleuruart/i_Feu
add wave -position end  sim:/controleuruart/selBaud
add wave -position end  sim:/controleuruart/o_sortie
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: David  Hostname: SCOTT-LAPTOP  ProcessID: 8200
# 
#           Attempting to use alternate WLF file "./wlftm2c2h8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftm2c2h8
# 
add wave -position end  sim:/controleuruart/IO
restart
force i_clock 0 0, 1 200 -r 400
force i_feu 10101010 0
force selBaud 000
force i_resetBar 0 0, 1 200


run 100ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 0  Instance: /controleuruart/UART1/vitesseDeBaud1/div41
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 0  Instance: /controleuruart/UART1/vitesseDeBaud1/div41
restart
force i_clock 0 0, 1 200 -r 400
force i_feu 10101010 0
force selBaud 000
force i_resetBar 0 0, 1 200


run 10000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 0  Instance: /controleuruart/UART1/vitesseDeBaud1/div41
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 0  Instance: /controleuruart/UART1/vitesseDeBaud1/div41
