============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 05 2025  10:24:07 am
  Module:                 square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Late External Delay Assertion at pin ready_o
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) ready_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     590            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          100     
                                              
      Output Delay:-     300                  
       Uncertainty:-      50                  
     Required Time:=     340                  
      Launch Clock:-     100                  
         Data Path:-     239                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             300             square_root.sdc_line_35 

#------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[1]/CK -       -     R     (arrival)     57    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[1]/Q  -       CK->Q R     DFFRHQX4       1  9.0    18    54     154    (-,-) 
  g12767/Y                            -       A->Y  F     CLKINVX12     10 37.5    24    18     172    (-,-) 
  g12739/Y                            -       A->Y  R     CLKINVX8       3 10.1    12    10     182    (-,-) 
  g12738/Y                            -       A->Y  F     CLKINVX6       4 10.1    13    11     194    (-,-) 
  g12737/Y                            -       A->Y  F     BUFX3          2  5.5    14    22     215    (-,-) 
  g12736/Y                            -       A->Y  F     BUFX3          2  5.3    13    21     236    (-,-) 
  g12735/Y                            -       A->Y  F     BUFX2          4  9.7    30    32     268    (-,-) 
  g12688__8246/Y                      -       B->Y  F     OR2X4          1 47.9    78    71     339    (-,-) 
  ready_o                             <<<     -     F     (port)         -    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------------------

