.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_bSAR_SEQ */
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set ADC_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB03_CTL
.set ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set ADC_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set ADC_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B1_UDB04_MSK
.set ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ADC_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B1_UDB04_ST

/* ADC_FinalBuf */
.set ADC_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_FinalBuf__DRQ_NUMBER, 0
.set ADC_FinalBuf__NUMBEROF_TDS, 0
.set ADC_FinalBuf__PRIORITY, 2
.set ADC_FinalBuf__TERMIN_EN, 0
.set ADC_FinalBuf__TERMIN_SEL, 0
.set ADC_FinalBuf__TERMOUT0_EN, 1
.set ADC_FinalBuf__TERMOUT0_SEL, 0
.set ADC_FinalBuf__TERMOUT1_EN, 0
.set ADC_FinalBuf__TERMOUT1_SEL, 0

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x02
.set ADC_IRQ__INTC_NUMBER, 1
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_ADC_SAR */
.set ADC_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_TempBuf */
.set ADC_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_TempBuf__DRQ_NUMBER, 1
.set ADC_TempBuf__NUMBEROF_TDS, 0
.set ADC_TempBuf__PRIORITY, 2
.set ADC_TempBuf__TERMIN_EN, 0
.set ADC_TempBuf__TERMIN_SEL, 0
.set ADC_TempBuf__TERMOUT0_EN, 1
.set ADC_TempBuf__TERMOUT0_SEL, 1
.set ADC_TempBuf__TERMOUT1_EN, 0
.set ADC_TempBuf__TERMOUT1_SEL, 0

/* PWM_PWMUDB */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB00_ST
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* Rx_1 */
.set Rx_1__0__MASK, 0x10
.set Rx_1__0__PC, CYREG_PRT12_PC4
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 4
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__MASK, 0x10
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 4
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__MASK, 0x20
.set Tx_1__0__PC, CYREG_PRT12_PC5
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 5
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__MASK, 0x20
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 5
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* Xacc */
.set Xacc__0__MASK, 0x20
.set Xacc__0__PC, CYREG_PRT1_PC5
.set Xacc__0__PORT, 1
.set Xacc__0__SHIFT, 5
.set Xacc__AG, CYREG_PRT1_AG
.set Xacc__AMUX, CYREG_PRT1_AMUX
.set Xacc__BIE, CYREG_PRT1_BIE
.set Xacc__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Xacc__BYP, CYREG_PRT1_BYP
.set Xacc__CTL, CYREG_PRT1_CTL
.set Xacc__DM0, CYREG_PRT1_DM0
.set Xacc__DM1, CYREG_PRT1_DM1
.set Xacc__DM2, CYREG_PRT1_DM2
.set Xacc__DR, CYREG_PRT1_DR
.set Xacc__INP_DIS, CYREG_PRT1_INP_DIS
.set Xacc__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Xacc__LCD_EN, CYREG_PRT1_LCD_EN
.set Xacc__MASK, 0x20
.set Xacc__PORT, 1
.set Xacc__PRT, CYREG_PRT1_PRT
.set Xacc__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Xacc__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Xacc__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Xacc__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Xacc__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Xacc__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Xacc__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Xacc__PS, CYREG_PRT1_PS
.set Xacc__SHIFT, 5
.set Xacc__SLW, CYREG_PRT1_SLW

/* Yacc */
.set Yacc__0__MASK, 0x40
.set Yacc__0__PC, CYREG_PRT1_PC6
.set Yacc__0__PORT, 1
.set Yacc__0__SHIFT, 6
.set Yacc__AG, CYREG_PRT1_AG
.set Yacc__AMUX, CYREG_PRT1_AMUX
.set Yacc__BIE, CYREG_PRT1_BIE
.set Yacc__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Yacc__BYP, CYREG_PRT1_BYP
.set Yacc__CTL, CYREG_PRT1_CTL
.set Yacc__DM0, CYREG_PRT1_DM0
.set Yacc__DM1, CYREG_PRT1_DM1
.set Yacc__DM2, CYREG_PRT1_DM2
.set Yacc__DR, CYREG_PRT1_DR
.set Yacc__INP_DIS, CYREG_PRT1_INP_DIS
.set Yacc__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Yacc__LCD_EN, CYREG_PRT1_LCD_EN
.set Yacc__MASK, 0x40
.set Yacc__PORT, 1
.set Yacc__PRT, CYREG_PRT1_PRT
.set Yacc__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Yacc__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Yacc__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Yacc__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Yacc__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Yacc__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Yacc__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Yacc__PS, CYREG_PRT1_PS
.set Yacc__SHIFT, 6
.set Yacc__SLW, CYREG_PRT1_SLW

/* Zacc */
.set Zacc__0__MASK, 0x80
.set Zacc__0__PC, CYREG_PRT1_PC7
.set Zacc__0__PORT, 1
.set Zacc__0__SHIFT, 7
.set Zacc__AG, CYREG_PRT1_AG
.set Zacc__AMUX, CYREG_PRT1_AMUX
.set Zacc__BIE, CYREG_PRT1_BIE
.set Zacc__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Zacc__BYP, CYREG_PRT1_BYP
.set Zacc__CTL, CYREG_PRT1_CTL
.set Zacc__DM0, CYREG_PRT1_DM0
.set Zacc__DM1, CYREG_PRT1_DM1
.set Zacc__DM2, CYREG_PRT1_DM2
.set Zacc__DR, CYREG_PRT1_DR
.set Zacc__INP_DIS, CYREG_PRT1_INP_DIS
.set Zacc__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Zacc__LCD_EN, CYREG_PRT1_LCD_EN
.set Zacc__MASK, 0x80
.set Zacc__PORT, 1
.set Zacc__PRT, CYREG_PRT1_PRT
.set Zacc__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Zacc__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Zacc__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Zacc__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Zacc__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Zacc__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Zacc__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Zacc__PS, CYREG_PRT1_PS
.set Zacc__SHIFT, 7
.set Zacc__SLW, CYREG_PRT1_SLW

/* CAN_1_CanIP */
.set CAN_1_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_1_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_1_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_1_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_1_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_1_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_1_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_1_CanIP__PM_ACT_MSK, 0x01
.set CAN_1_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_1_CanIP__PM_STBY_MSK, 0x01
.set CAN_1_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_1_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_1_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_1_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_1_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_1_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_1_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_1_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_1_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_1_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_1_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_1_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_1_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_1_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_1_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_1_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_1_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_1_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_1_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_1_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_1_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_1_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_1_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_1_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_1_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_1_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_1_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_1_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_1_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_1_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_1_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_1_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_1_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_1_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_1_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_1_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_1_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_1_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_1_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_1_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_1_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_1_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_1_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_1_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_1_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_1_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_1_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_1_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_1_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_1_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_1_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_1_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_1_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_1_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_1_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_1_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_1_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_1_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_1_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_1_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_1_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_1_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_1_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_1_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_1_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_1_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_1_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_1_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_1_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_1_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_1_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_1_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_1_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_1_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_1_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_1_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_1_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_1_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_1_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_1_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_1_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_1_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_1_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_1_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_1_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_1_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_1_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_1_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_1_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_1_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_1_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_1_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_1_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_1_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_1_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_1_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_1_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_1_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_1_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_1_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_1_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_1_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_1_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_1_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_1_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_1_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_1_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_1_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_1_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_1_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_1_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_1_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_1_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_1_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_1_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_1_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_1_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_1_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_1_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_1_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_1_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_1_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_1_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_1_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_1_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_1_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_1_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_1_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_1_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_1_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_1_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_1_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_1_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_1_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_1_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_1_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_1_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_1_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_1_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_1_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_1_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_1_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_1_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_1_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_1_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_1_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_1_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_1_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_1_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_1_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_1_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_1_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_1_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_1_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_1_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_1_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_1_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_1_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_1_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_1_CanIP__TX7_ID, CYREG_CAN0_TX7_ID

/* CAN_1_isr */
.set CAN_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_1_isr__INTC_MASK, 0x10000
.set CAN_1_isr__INTC_NUMBER, 16
.set CAN_1_isr__INTC_PRIOR_NUM, 7
.set CAN_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* HB1_1 */
.set HB1_1__0__MASK, 0x20
.set HB1_1__0__PC, CYREG_PRT0_PC5
.set HB1_1__0__PORT, 0
.set HB1_1__0__SHIFT, 5
.set HB1_1__AG, CYREG_PRT0_AG
.set HB1_1__AMUX, CYREG_PRT0_AMUX
.set HB1_1__BIE, CYREG_PRT0_BIE
.set HB1_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set HB1_1__BYP, CYREG_PRT0_BYP
.set HB1_1__CTL, CYREG_PRT0_CTL
.set HB1_1__DM0, CYREG_PRT0_DM0
.set HB1_1__DM1, CYREG_PRT0_DM1
.set HB1_1__DM2, CYREG_PRT0_DM2
.set HB1_1__DR, CYREG_PRT0_DR
.set HB1_1__INP_DIS, CYREG_PRT0_INP_DIS
.set HB1_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set HB1_1__LCD_EN, CYREG_PRT0_LCD_EN
.set HB1_1__MASK, 0x20
.set HB1_1__PORT, 0
.set HB1_1__PRT, CYREG_PRT0_PRT
.set HB1_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set HB1_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set HB1_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set HB1_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set HB1_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set HB1_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set HB1_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set HB1_1__PS, CYREG_PRT0_PS
.set HB1_1__SHIFT, 5
.set HB1_1__SLW, CYREG_PRT0_SLW

/* HB2_1 */
.set HB2_1__0__MASK, 0x80
.set HB2_1__0__PC, CYREG_PRT0_PC7
.set HB2_1__0__PORT, 0
.set HB2_1__0__SHIFT, 7
.set HB2_1__AG, CYREG_PRT0_AG
.set HB2_1__AMUX, CYREG_PRT0_AMUX
.set HB2_1__BIE, CYREG_PRT0_BIE
.set HB2_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set HB2_1__BYP, CYREG_PRT0_BYP
.set HB2_1__CTL, CYREG_PRT0_CTL
.set HB2_1__DM0, CYREG_PRT0_DM0
.set HB2_1__DM1, CYREG_PRT0_DM1
.set HB2_1__DM2, CYREG_PRT0_DM2
.set HB2_1__DR, CYREG_PRT0_DR
.set HB2_1__INP_DIS, CYREG_PRT0_INP_DIS
.set HB2_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set HB2_1__LCD_EN, CYREG_PRT0_LCD_EN
.set HB2_1__MASK, 0x80
.set HB2_1__PORT, 0
.set HB2_1__PRT, CYREG_PRT0_PRT
.set HB2_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set HB2_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set HB2_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set HB2_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set HB2_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set HB2_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set HB2_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set HB2_1__PS, CYREG_PRT0_PS
.set HB2_1__SHIFT, 7
.set HB2_1__SLW, CYREG_PRT0_SLW

/* HB3_1 */
.set HB3_1__0__MASK, 0x08
.set HB3_1__0__PC, CYREG_PRT4_PC3
.set HB3_1__0__PORT, 4
.set HB3_1__0__SHIFT, 3
.set HB3_1__AG, CYREG_PRT4_AG
.set HB3_1__AMUX, CYREG_PRT4_AMUX
.set HB3_1__BIE, CYREG_PRT4_BIE
.set HB3_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set HB3_1__BYP, CYREG_PRT4_BYP
.set HB3_1__CTL, CYREG_PRT4_CTL
.set HB3_1__DM0, CYREG_PRT4_DM0
.set HB3_1__DM1, CYREG_PRT4_DM1
.set HB3_1__DM2, CYREG_PRT4_DM2
.set HB3_1__DR, CYREG_PRT4_DR
.set HB3_1__INP_DIS, CYREG_PRT4_INP_DIS
.set HB3_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set HB3_1__LCD_EN, CYREG_PRT4_LCD_EN
.set HB3_1__MASK, 0x08
.set HB3_1__PORT, 4
.set HB3_1__PRT, CYREG_PRT4_PRT
.set HB3_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set HB3_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set HB3_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set HB3_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set HB3_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set HB3_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set HB3_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set HB3_1__PS, CYREG_PRT4_PS
.set HB3_1__SHIFT, 3
.set HB3_1__SLW, CYREG_PRT4_SLW

/* CAN_BY */
.set CAN_BY__0__MASK, 0x10
.set CAN_BY__0__PC, CYREG_PRT6_PC4
.set CAN_BY__0__PORT, 6
.set CAN_BY__0__SHIFT, 4
.set CAN_BY__AG, CYREG_PRT6_AG
.set CAN_BY__AMUX, CYREG_PRT6_AMUX
.set CAN_BY__BIE, CYREG_PRT6_BIE
.set CAN_BY__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CAN_BY__BYP, CYREG_PRT6_BYP
.set CAN_BY__CTL, CYREG_PRT6_CTL
.set CAN_BY__DM0, CYREG_PRT6_DM0
.set CAN_BY__DM1, CYREG_PRT6_DM1
.set CAN_BY__DM2, CYREG_PRT6_DM2
.set CAN_BY__DR, CYREG_PRT6_DR
.set CAN_BY__INP_DIS, CYREG_PRT6_INP_DIS
.set CAN_BY__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CAN_BY__LCD_EN, CYREG_PRT6_LCD_EN
.set CAN_BY__MASK, 0x10
.set CAN_BY__PORT, 6
.set CAN_BY__PRT, CYREG_PRT6_PRT
.set CAN_BY__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CAN_BY__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CAN_BY__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CAN_BY__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CAN_BY__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CAN_BY__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CAN_BY__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CAN_BY__PS, CYREG_PRT6_PS
.set CAN_BY__SHIFT, 4
.set CAN_BY__SLW, CYREG_PRT6_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x06
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x40
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x40

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x05
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x20
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x20

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x00
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x01
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x01

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x03
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x08
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x08

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x01
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x02
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x02

/* Clock_6 */
.set Clock_6__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set Clock_6__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set Clock_6__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set Clock_6__CFG2_SRC_SEL_MASK, 0x07
.set Clock_6__INDEX, 0x07
.set Clock_6__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_6__PM_ACT_MSK, 0x80
.set Clock_6__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_6__PM_STBY_MSK, 0x80

/* Clock_7 */
.set Clock_7__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_7__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_7__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_7__CFG2_SRC_SEL_MASK, 0x07
.set Clock_7__INDEX, 0x02
.set Clock_7__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_7__PM_ACT_MSK, 0x04
.set Clock_7__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_7__PM_STBY_MSK, 0x04

/* Door_GO */
.set Door_GO_Sync_ctrl_reg__0__MASK, 0x01
.set Door_GO_Sync_ctrl_reg__0__POS, 0
.set Door_GO_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Door_GO_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Door_GO_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Door_GO_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Door_GO_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Door_GO_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Door_GO_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Door_GO_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Door_GO_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Door_GO_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Door_GO_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Door_GO_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Door_GO_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Door_GO_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Door_GO_Sync_ctrl_reg__MASK, 0x01
.set Door_GO_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Door_GO_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Door_GO_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* isr_ADC */
.set isr_ADC__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_ADC__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_ADC__INTC_MASK, 0x04
.set isr_ADC__INTC_NUMBER, 2
.set isr_ADC__INTC_PRIOR_NUM, 7
.set isr_ADC__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_ADC__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_ADC__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* HB1_En_1 */
.set HB1_En_1__0__MASK, 0x10
.set HB1_En_1__0__PC, CYREG_PRT0_PC4
.set HB1_En_1__0__PORT, 0
.set HB1_En_1__0__SHIFT, 4
.set HB1_En_1__AG, CYREG_PRT0_AG
.set HB1_En_1__AMUX, CYREG_PRT0_AMUX
.set HB1_En_1__BIE, CYREG_PRT0_BIE
.set HB1_En_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set HB1_En_1__BYP, CYREG_PRT0_BYP
.set HB1_En_1__CTL, CYREG_PRT0_CTL
.set HB1_En_1__DM0, CYREG_PRT0_DM0
.set HB1_En_1__DM1, CYREG_PRT0_DM1
.set HB1_En_1__DM2, CYREG_PRT0_DM2
.set HB1_En_1__DR, CYREG_PRT0_DR
.set HB1_En_1__INP_DIS, CYREG_PRT0_INP_DIS
.set HB1_En_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set HB1_En_1__LCD_EN, CYREG_PRT0_LCD_EN
.set HB1_En_1__MASK, 0x10
.set HB1_En_1__PORT, 0
.set HB1_En_1__PRT, CYREG_PRT0_PRT
.set HB1_En_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set HB1_En_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set HB1_En_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set HB1_En_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set HB1_En_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set HB1_En_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set HB1_En_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set HB1_En_1__PS, CYREG_PRT0_PS
.set HB1_En_1__SHIFT, 4
.set HB1_En_1__SLW, CYREG_PRT0_SLW

/* HB2_En_1 */
.set HB2_En_1__0__MASK, 0x40
.set HB2_En_1__0__PC, CYREG_PRT0_PC6
.set HB2_En_1__0__PORT, 0
.set HB2_En_1__0__SHIFT, 6
.set HB2_En_1__AG, CYREG_PRT0_AG
.set HB2_En_1__AMUX, CYREG_PRT0_AMUX
.set HB2_En_1__BIE, CYREG_PRT0_BIE
.set HB2_En_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set HB2_En_1__BYP, CYREG_PRT0_BYP
.set HB2_En_1__CTL, CYREG_PRT0_CTL
.set HB2_En_1__DM0, CYREG_PRT0_DM0
.set HB2_En_1__DM1, CYREG_PRT0_DM1
.set HB2_En_1__DM2, CYREG_PRT0_DM2
.set HB2_En_1__DR, CYREG_PRT0_DR
.set HB2_En_1__INP_DIS, CYREG_PRT0_INP_DIS
.set HB2_En_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set HB2_En_1__LCD_EN, CYREG_PRT0_LCD_EN
.set HB2_En_1__MASK, 0x40
.set HB2_En_1__PORT, 0
.set HB2_En_1__PRT, CYREG_PRT0_PRT
.set HB2_En_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set HB2_En_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set HB2_En_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set HB2_En_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set HB2_En_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set HB2_En_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set HB2_En_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set HB2_En_1__PS, CYREG_PRT0_PS
.set HB2_En_1__SHIFT, 6
.set HB2_En_1__SLW, CYREG_PRT0_SLW

/* HB3_En_1 */
.set HB3_En_1__0__MASK, 0x04
.set HB3_En_1__0__PC, CYREG_PRT4_PC2
.set HB3_En_1__0__PORT, 4
.set HB3_En_1__0__SHIFT, 2
.set HB3_En_1__AG, CYREG_PRT4_AG
.set HB3_En_1__AMUX, CYREG_PRT4_AMUX
.set HB3_En_1__BIE, CYREG_PRT4_BIE
.set HB3_En_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set HB3_En_1__BYP, CYREG_PRT4_BYP
.set HB3_En_1__CTL, CYREG_PRT4_CTL
.set HB3_En_1__DM0, CYREG_PRT4_DM0
.set HB3_En_1__DM1, CYREG_PRT4_DM1
.set HB3_En_1__DM2, CYREG_PRT4_DM2
.set HB3_En_1__DR, CYREG_PRT4_DR
.set HB3_En_1__INP_DIS, CYREG_PRT4_INP_DIS
.set HB3_En_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set HB3_En_1__LCD_EN, CYREG_PRT4_LCD_EN
.set HB3_En_1__MASK, 0x04
.set HB3_En_1__PORT, 4
.set HB3_En_1__PRT, CYREG_PRT4_PRT
.set HB3_En_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set HB3_En_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set HB3_En_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set HB3_En_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set HB3_En_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set HB3_En_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set HB3_En_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set HB3_En_1__PS, CYREG_PRT4_PS
.set HB3_En_1__SHIFT, 2
.set HB3_En_1__SLW, CYREG_PRT4_SLW

/* Door_Step */
.set Door_Step__0__MASK, 0x04
.set Door_Step__0__PC, CYREG_PRT12_PC2
.set Door_Step__0__PORT, 12
.set Door_Step__0__SHIFT, 2
.set Door_Step__AG, CYREG_PRT12_AG
.set Door_Step__BIE, CYREG_PRT12_BIE
.set Door_Step__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Door_Step__BYP, CYREG_PRT12_BYP
.set Door_Step__DM0, CYREG_PRT12_DM0
.set Door_Step__DM1, CYREG_PRT12_DM1
.set Door_Step__DM2, CYREG_PRT12_DM2
.set Door_Step__DR, CYREG_PRT12_DR
.set Door_Step__INP_DIS, CYREG_PRT12_INP_DIS
.set Door_Step__MASK, 0x04
.set Door_Step__PORT, 12
.set Door_Step__PRT, CYREG_PRT12_PRT
.set Door_Step__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Door_Step__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Door_Step__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Door_Step__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Door_Step__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Door_Step__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Door_Step__PS, CYREG_PRT12_PS
.set Door_Step__SHIFT, 2
.set Door_Step__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Door_Step__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Door_Step__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Door_Step__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Door_Step__SLW, CYREG_PRT12_SLW

/* Door_Step_Dist_CounterUDB */
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Door_Step_Dist_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Door_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Door_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* StartStop */
.set StartStop_Sync_ctrl_reg__0__MASK, 0x01
.set StartStop_Sync_ctrl_reg__0__POS, 0
.set StartStop_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set StartStop_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set StartStop_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set StartStop_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB15_CTL
.set StartStop_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set StartStop_Sync_ctrl_reg__MASK, 0x01
.set StartStop_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set StartStop_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set StartStop_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB15_MSK

/* Door_Clock */
.set Door_Clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Door_Clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Door_Clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Door_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Door_Clock__INDEX, 0x04
.set Door_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Door_Clock__PM_ACT_MSK, 0x10
.set Door_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Door_Clock__PM_STBY_MSK, 0x10

/* Door_Power_viDAC8 */
.set Door_Power_viDAC8__CR0, CYREG_DAC1_CR0
.set Door_Power_viDAC8__CR1, CYREG_DAC1_CR1
.set Door_Power_viDAC8__D, CYREG_DAC1_D
.set Door_Power_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Door_Power_viDAC8__PM_ACT_MSK, 0x02
.set Door_Power_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Door_Power_viDAC8__PM_STBY_MSK, 0x02
.set Door_Power_viDAC8__STROBE, CYREG_DAC1_STROBE
.set Door_Power_viDAC8__SW0, CYREG_DAC1_SW0
.set Door_Power_viDAC8__SW2, CYREG_DAC1_SW2
.set Door_Power_viDAC8__SW3, CYREG_DAC1_SW3
.set Door_Power_viDAC8__SW4, CYREG_DAC1_SW4
.set Door_Power_viDAC8__TR, CYREG_DAC1_TR
.set Door_Power_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set Door_Power_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set Door_Power_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set Door_Power_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set Door_Power_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set Door_Power_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set Door_Power_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set Door_Power_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set Door_Power_viDAC8__TST, CYREG_DAC1_TST

/* Rotary_PWM */
.set Rotary_PWM__0__MASK, 0x10
.set Rotary_PWM__0__PC, CYREG_PRT1_PC4
.set Rotary_PWM__0__PORT, 1
.set Rotary_PWM__0__SHIFT, 4
.set Rotary_PWM__AG, CYREG_PRT1_AG
.set Rotary_PWM__AMUX, CYREG_PRT1_AMUX
.set Rotary_PWM__BIE, CYREG_PRT1_BIE
.set Rotary_PWM__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rotary_PWM__BYP, CYREG_PRT1_BYP
.set Rotary_PWM__CTL, CYREG_PRT1_CTL
.set Rotary_PWM__DM0, CYREG_PRT1_DM0
.set Rotary_PWM__DM1, CYREG_PRT1_DM1
.set Rotary_PWM__DM2, CYREG_PRT1_DM2
.set Rotary_PWM__DR, CYREG_PRT1_DR
.set Rotary_PWM__INP_DIS, CYREG_PRT1_INP_DIS
.set Rotary_PWM__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rotary_PWM__LCD_EN, CYREG_PRT1_LCD_EN
.set Rotary_PWM__MASK, 0x10
.set Rotary_PWM__PORT, 1
.set Rotary_PWM__PRT, CYREG_PRT1_PRT
.set Rotary_PWM__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rotary_PWM__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rotary_PWM__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rotary_PWM__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rotary_PWM__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rotary_PWM__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rotary_PWM__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rotary_PWM__PS, CYREG_PRT1_PS
.set Rotary_PWM__SHIFT, 4
.set Rotary_PWM__SLW, CYREG_PRT1_SLW

/* SSI_Enable */
.set SSI_Enable_Sync_ctrl_reg__0__MASK, 0x01
.set SSI_Enable_Sync_ctrl_reg__0__POS, 0
.set SSI_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SSI_Enable_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set SSI_Enable_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set SSI_Enable_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB11_CTL
.set SSI_Enable_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set SSI_Enable_Sync_ctrl_reg__MASK, 0x01
.set SSI_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set SSI_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set SSI_Enable_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB11_MSK

/* ControlMode */
.set ControlMode_Sync_ctrl_reg__0__MASK, 0x01
.set ControlMode_Sync_ctrl_reg__0__POS, 0
.set ControlMode_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ControlMode_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set ControlMode_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set ControlMode_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set ControlMode_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set ControlMode_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set ControlMode_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set ControlMode_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set ControlMode_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set ControlMode_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ControlMode_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set ControlMode_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set ControlMode_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set ControlMode_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set ControlMode_Sync_ctrl_reg__MASK, 0x01
.set ControlMode_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ControlMode_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ControlMode_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* Current_HB1 */
.set Current_HB1__0__MASK, 0x08
.set Current_HB1__0__PC, CYREG_PRT2_PC3
.set Current_HB1__0__PORT, 2
.set Current_HB1__0__SHIFT, 3
.set Current_HB1__AG, CYREG_PRT2_AG
.set Current_HB1__AMUX, CYREG_PRT2_AMUX
.set Current_HB1__BIE, CYREG_PRT2_BIE
.set Current_HB1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Current_HB1__BYP, CYREG_PRT2_BYP
.set Current_HB1__CTL, CYREG_PRT2_CTL
.set Current_HB1__DM0, CYREG_PRT2_DM0
.set Current_HB1__DM1, CYREG_PRT2_DM1
.set Current_HB1__DM2, CYREG_PRT2_DM2
.set Current_HB1__DR, CYREG_PRT2_DR
.set Current_HB1__INP_DIS, CYREG_PRT2_INP_DIS
.set Current_HB1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Current_HB1__LCD_EN, CYREG_PRT2_LCD_EN
.set Current_HB1__MASK, 0x08
.set Current_HB1__PORT, 2
.set Current_HB1__PRT, CYREG_PRT2_PRT
.set Current_HB1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Current_HB1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Current_HB1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Current_HB1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Current_HB1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Current_HB1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Current_HB1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Current_HB1__PS, CYREG_PRT2_PS
.set Current_HB1__SHIFT, 3
.set Current_HB1__SLW, CYREG_PRT2_SLW

/* Current_HB2 */
.set Current_HB2__0__MASK, 0x02
.set Current_HB2__0__PC, CYREG_PRT2_PC1
.set Current_HB2__0__PORT, 2
.set Current_HB2__0__SHIFT, 1
.set Current_HB2__AG, CYREG_PRT2_AG
.set Current_HB2__AMUX, CYREG_PRT2_AMUX
.set Current_HB2__BIE, CYREG_PRT2_BIE
.set Current_HB2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Current_HB2__BYP, CYREG_PRT2_BYP
.set Current_HB2__CTL, CYREG_PRT2_CTL
.set Current_HB2__DM0, CYREG_PRT2_DM0
.set Current_HB2__DM1, CYREG_PRT2_DM1
.set Current_HB2__DM2, CYREG_PRT2_DM2
.set Current_HB2__DR, CYREG_PRT2_DR
.set Current_HB2__INP_DIS, CYREG_PRT2_INP_DIS
.set Current_HB2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Current_HB2__LCD_EN, CYREG_PRT2_LCD_EN
.set Current_HB2__MASK, 0x02
.set Current_HB2__PORT, 2
.set Current_HB2__PRT, CYREG_PRT2_PRT
.set Current_HB2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Current_HB2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Current_HB2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Current_HB2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Current_HB2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Current_HB2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Current_HB2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Current_HB2__PS, CYREG_PRT2_PS
.set Current_HB2__SHIFT, 1
.set Current_HB2__SLW, CYREG_PRT2_SLW

/* Current_HB3 */
.set Current_HB3__0__MASK, 0x04
.set Current_HB3__0__PC, CYREG_PRT2_PC2
.set Current_HB3__0__PORT, 2
.set Current_HB3__0__SHIFT, 2
.set Current_HB3__AG, CYREG_PRT2_AG
.set Current_HB3__AMUX, CYREG_PRT2_AMUX
.set Current_HB3__BIE, CYREG_PRT2_BIE
.set Current_HB3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Current_HB3__BYP, CYREG_PRT2_BYP
.set Current_HB3__CTL, CYREG_PRT2_CTL
.set Current_HB3__DM0, CYREG_PRT2_DM0
.set Current_HB3__DM1, CYREG_PRT2_DM1
.set Current_HB3__DM2, CYREG_PRT2_DM2
.set Current_HB3__DR, CYREG_PRT2_DR
.set Current_HB3__INP_DIS, CYREG_PRT2_INP_DIS
.set Current_HB3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Current_HB3__LCD_EN, CYREG_PRT2_LCD_EN
.set Current_HB3__MASK, 0x04
.set Current_HB3__PORT, 2
.set Current_HB3__PRT, CYREG_PRT2_PRT
.set Current_HB3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Current_HB3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Current_HB3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Current_HB3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Current_HB3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Current_HB3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Current_HB3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Current_HB3__PS, CYREG_PRT2_PS
.set Current_HB3__SHIFT, 2
.set Current_HB3__SLW, CYREG_PRT2_SLW

/* Door_Enable */
.set Door_Enable__0__MASK, 0x08
.set Door_Enable__0__PC, CYREG_PRT12_PC3
.set Door_Enable__0__PORT, 12
.set Door_Enable__0__SHIFT, 3
.set Door_Enable__AG, CYREG_PRT12_AG
.set Door_Enable__BIE, CYREG_PRT12_BIE
.set Door_Enable__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Door_Enable__BYP, CYREG_PRT12_BYP
.set Door_Enable__DM0, CYREG_PRT12_DM0
.set Door_Enable__DM1, CYREG_PRT12_DM1
.set Door_Enable__DM2, CYREG_PRT12_DM2
.set Door_Enable__DR, CYREG_PRT12_DR
.set Door_Enable__INP_DIS, CYREG_PRT12_INP_DIS
.set Door_Enable__MASK, 0x08
.set Door_Enable__PORT, 12
.set Door_Enable__PRT, CYREG_PRT12_PRT
.set Door_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Door_Enable__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Door_Enable__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Door_Enable__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Door_Enable__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Door_Enable__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Door_Enable__PS, CYREG_PRT12_PS
.set Door_Enable__SHIFT, 3
.set Door_Enable__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Door_Enable__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Door_Enable__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Door_Enable__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Door_Enable__SLW, CYREG_PRT12_SLW

/* PhaseControl */
.set PhaseControl_Sync_ctrl_reg__0__MASK, 0x01
.set PhaseControl_Sync_ctrl_reg__0__POS, 0
.set PhaseControl_Sync_ctrl_reg__1__MASK, 0x02
.set PhaseControl_Sync_ctrl_reg__1__POS, 1
.set PhaseControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PhaseControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PhaseControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PhaseControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PhaseControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PhaseControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PhaseControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PhaseControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PhaseControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PhaseControl_Sync_ctrl_reg__2__MASK, 0x04
.set PhaseControl_Sync_ctrl_reg__2__POS, 2
.set PhaseControl_Sync_ctrl_reg__3__MASK, 0x08
.set PhaseControl_Sync_ctrl_reg__3__POS, 3
.set PhaseControl_Sync_ctrl_reg__4__MASK, 0x10
.set PhaseControl_Sync_ctrl_reg__4__POS, 4
.set PhaseControl_Sync_ctrl_reg__5__MASK, 0x20
.set PhaseControl_Sync_ctrl_reg__5__POS, 5
.set PhaseControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PhaseControl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PhaseControl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PhaseControl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PhaseControl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PhaseControl_Sync_ctrl_reg__MASK, 0x3F
.set PhaseControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PhaseControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PhaseControl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* isr_SSI_Read */
.set isr_SSI_Read__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_SSI_Read__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_SSI_Read__INTC_MASK, 0x08
.set isr_SSI_Read__INTC_NUMBER, 3
.set isr_SSI_Read__INTC_PRIOR_NUM, 7
.set isr_SSI_Read__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_SSI_Read__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_SSI_Read__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_position */
.set isr_position__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_position__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_position__INTC_MASK, 0x20
.set isr_position__INTC_NUMBER, 5
.set isr_position__INTC_PRIOR_NUM, 7
.set isr_position__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_position__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_position__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_SSI_Write */
.set isr_SSI_Write__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_SSI_Write__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_SSI_Write__INTC_MASK, 0x10
.set isr_SSI_Write__INTC_NUMBER, 4
.set isr_SSI_Write__INTC_PRIOR_NUM, 7
.set isr_SSI_Write__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_SSI_Write__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_SSI_Write__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Door_Direction */
.set Door_Direction__0__MASK, 0x04
.set Door_Direction__0__PC, CYREG_IO_PC_PRT15_PC2
.set Door_Direction__0__PORT, 15
.set Door_Direction__0__SHIFT, 2
.set Door_Direction__AG, CYREG_PRT15_AG
.set Door_Direction__AMUX, CYREG_PRT15_AMUX
.set Door_Direction__BIE, CYREG_PRT15_BIE
.set Door_Direction__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Door_Direction__BYP, CYREG_PRT15_BYP
.set Door_Direction__CTL, CYREG_PRT15_CTL
.set Door_Direction__DM0, CYREG_PRT15_DM0
.set Door_Direction__DM1, CYREG_PRT15_DM1
.set Door_Direction__DM2, CYREG_PRT15_DM2
.set Door_Direction__DR, CYREG_PRT15_DR
.set Door_Direction__INP_DIS, CYREG_PRT15_INP_DIS
.set Door_Direction__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Door_Direction__LCD_EN, CYREG_PRT15_LCD_EN
.set Door_Direction__MASK, 0x04
.set Door_Direction__PORT, 15
.set Door_Direction__PRT, CYREG_PRT15_PRT
.set Door_Direction__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Door_Direction__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Door_Direction__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Door_Direction__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Door_Direction__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Door_Direction__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Door_Direction__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Door_Direction__PS, CYREG_PRT15_PS
.set Door_Direction__SHIFT, 2
.set Door_Direction__SLW, CYREG_PRT15_SLW

/* Door_StepSizeA */
.set Door_StepSizeA__0__MASK, 0x02
.set Door_StepSizeA__0__PC, CYREG_PRT12_PC1
.set Door_StepSizeA__0__PORT, 12
.set Door_StepSizeA__0__SHIFT, 1
.set Door_StepSizeA__AG, CYREG_PRT12_AG
.set Door_StepSizeA__BIE, CYREG_PRT12_BIE
.set Door_StepSizeA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Door_StepSizeA__BYP, CYREG_PRT12_BYP
.set Door_StepSizeA__DM0, CYREG_PRT12_DM0
.set Door_StepSizeA__DM1, CYREG_PRT12_DM1
.set Door_StepSizeA__DM2, CYREG_PRT12_DM2
.set Door_StepSizeA__DR, CYREG_PRT12_DR
.set Door_StepSizeA__INP_DIS, CYREG_PRT12_INP_DIS
.set Door_StepSizeA__MASK, 0x02
.set Door_StepSizeA__PORT, 12
.set Door_StepSizeA__PRT, CYREG_PRT12_PRT
.set Door_StepSizeA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Door_StepSizeA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Door_StepSizeA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Door_StepSizeA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Door_StepSizeA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Door_StepSizeA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Door_StepSizeA__PS, CYREG_PRT12_PS
.set Door_StepSizeA__SHIFT, 1
.set Door_StepSizeA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Door_StepSizeA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Door_StepSizeA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Door_StepSizeA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Door_StepSizeA__SLW, CYREG_PRT12_SLW

/* Door_StepSizeB */
.set Door_StepSizeB__0__MASK, 0x01
.set Door_StepSizeB__0__PC, CYREG_PRT12_PC0
.set Door_StepSizeB__0__PORT, 12
.set Door_StepSizeB__0__SHIFT, 0
.set Door_StepSizeB__AG, CYREG_PRT12_AG
.set Door_StepSizeB__BIE, CYREG_PRT12_BIE
.set Door_StepSizeB__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Door_StepSizeB__BYP, CYREG_PRT12_BYP
.set Door_StepSizeB__DM0, CYREG_PRT12_DM0
.set Door_StepSizeB__DM1, CYREG_PRT12_DM1
.set Door_StepSizeB__DM2, CYREG_PRT12_DM2
.set Door_StepSizeB__DR, CYREG_PRT12_DR
.set Door_StepSizeB__INP_DIS, CYREG_PRT12_INP_DIS
.set Door_StepSizeB__MASK, 0x01
.set Door_StepSizeB__PORT, 12
.set Door_StepSizeB__PRT, CYREG_PRT12_PRT
.set Door_StepSizeB__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Door_StepSizeB__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Door_StepSizeB__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Door_StepSizeB__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Door_StepSizeB__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Door_StepSizeB__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Door_StepSizeB__PS, CYREG_PRT12_PS
.set Door_StepSizeB__SHIFT, 0
.set Door_StepSizeB__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Door_StepSizeB__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Door_StepSizeB__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Door_StepSizeB__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Door_StepSizeB__SLW, CYREG_PRT12_SLW

/* RotarySensor_U */
.set RotarySensor_U__0__MASK, 0x20
.set RotarySensor_U__0__PC, CYREG_PRT6_PC5
.set RotarySensor_U__0__PORT, 6
.set RotarySensor_U__0__SHIFT, 5
.set RotarySensor_U__AG, CYREG_PRT6_AG
.set RotarySensor_U__AMUX, CYREG_PRT6_AMUX
.set RotarySensor_U__BIE, CYREG_PRT6_BIE
.set RotarySensor_U__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RotarySensor_U__BYP, CYREG_PRT6_BYP
.set RotarySensor_U__CTL, CYREG_PRT6_CTL
.set RotarySensor_U__DM0, CYREG_PRT6_DM0
.set RotarySensor_U__DM1, CYREG_PRT6_DM1
.set RotarySensor_U__DM2, CYREG_PRT6_DM2
.set RotarySensor_U__DR, CYREG_PRT6_DR
.set RotarySensor_U__INP_DIS, CYREG_PRT6_INP_DIS
.set RotarySensor_U__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RotarySensor_U__LCD_EN, CYREG_PRT6_LCD_EN
.set RotarySensor_U__MASK, 0x20
.set RotarySensor_U__PORT, 6
.set RotarySensor_U__PRT, CYREG_PRT6_PRT
.set RotarySensor_U__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RotarySensor_U__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RotarySensor_U__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RotarySensor_U__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RotarySensor_U__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RotarySensor_U__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RotarySensor_U__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RotarySensor_U__PS, CYREG_PRT6_PS
.set RotarySensor_U__SHIFT, 5
.set RotarySensor_U__SLW, CYREG_PRT6_SLW

/* RotarySensor_V */
.set RotarySensor_V__0__MASK, 0x40
.set RotarySensor_V__0__PC, CYREG_PRT6_PC6
.set RotarySensor_V__0__PORT, 6
.set RotarySensor_V__0__SHIFT, 6
.set RotarySensor_V__AG, CYREG_PRT6_AG
.set RotarySensor_V__AMUX, CYREG_PRT6_AMUX
.set RotarySensor_V__BIE, CYREG_PRT6_BIE
.set RotarySensor_V__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RotarySensor_V__BYP, CYREG_PRT6_BYP
.set RotarySensor_V__CTL, CYREG_PRT6_CTL
.set RotarySensor_V__DM0, CYREG_PRT6_DM0
.set RotarySensor_V__DM1, CYREG_PRT6_DM1
.set RotarySensor_V__DM2, CYREG_PRT6_DM2
.set RotarySensor_V__DR, CYREG_PRT6_DR
.set RotarySensor_V__INP_DIS, CYREG_PRT6_INP_DIS
.set RotarySensor_V__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RotarySensor_V__LCD_EN, CYREG_PRT6_LCD_EN
.set RotarySensor_V__MASK, 0x40
.set RotarySensor_V__PORT, 6
.set RotarySensor_V__PRT, CYREG_PRT6_PRT
.set RotarySensor_V__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RotarySensor_V__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RotarySensor_V__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RotarySensor_V__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RotarySensor_V__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RotarySensor_V__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RotarySensor_V__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RotarySensor_V__PS, CYREG_PRT6_PS
.set RotarySensor_V__SHIFT, 6
.set RotarySensor_V__SLW, CYREG_PRT6_SLW

/* RotarySensor_W */
.set RotarySensor_W__0__MASK, 0x80
.set RotarySensor_W__0__PC, CYREG_PRT6_PC7
.set RotarySensor_W__0__PORT, 6
.set RotarySensor_W__0__SHIFT, 7
.set RotarySensor_W__AG, CYREG_PRT6_AG
.set RotarySensor_W__AMUX, CYREG_PRT6_AMUX
.set RotarySensor_W__BIE, CYREG_PRT6_BIE
.set RotarySensor_W__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RotarySensor_W__BYP, CYREG_PRT6_BYP
.set RotarySensor_W__CTL, CYREG_PRT6_CTL
.set RotarySensor_W__DM0, CYREG_PRT6_DM0
.set RotarySensor_W__DM1, CYREG_PRT6_DM1
.set RotarySensor_W__DM2, CYREG_PRT6_DM2
.set RotarySensor_W__DR, CYREG_PRT6_DR
.set RotarySensor_W__INP_DIS, CYREG_PRT6_INP_DIS
.set RotarySensor_W__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RotarySensor_W__LCD_EN, CYREG_PRT6_LCD_EN
.set RotarySensor_W__MASK, 0x80
.set RotarySensor_W__PORT, 6
.set RotarySensor_W__PRT, CYREG_PRT6_PRT
.set RotarySensor_W__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RotarySensor_W__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RotarySensor_W__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RotarySensor_W__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RotarySensor_W__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RotarySensor_W__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RotarySensor_W__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RotarySensor_W__PS, CYREG_PRT6_PS
.set RotarySensor_W__SHIFT, 7
.set RotarySensor_W__SLW, CYREG_PRT6_SLW

/* Door_Bumper_ISR */
.set Door_Bumper_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Door_Bumper_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Door_Bumper_ISR__INTC_MASK, 0x01
.set Door_Bumper_ISR__INTC_NUMBER, 0
.set Door_Bumper_ISR__INTC_PRIOR_NUM, 7
.set Door_Bumper_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Door_Bumper_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Door_Bumper_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Door_CurrentRef */
.set Door_CurrentRef__0__MASK, 0x08
.set Door_CurrentRef__0__PC, CYREG_IO_PC_PRT15_PC3
.set Door_CurrentRef__0__PORT, 15
.set Door_CurrentRef__0__SHIFT, 3
.set Door_CurrentRef__AG, CYREG_PRT15_AG
.set Door_CurrentRef__AMUX, CYREG_PRT15_AMUX
.set Door_CurrentRef__BIE, CYREG_PRT15_BIE
.set Door_CurrentRef__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Door_CurrentRef__BYP, CYREG_PRT15_BYP
.set Door_CurrentRef__CTL, CYREG_PRT15_CTL
.set Door_CurrentRef__DM0, CYREG_PRT15_DM0
.set Door_CurrentRef__DM1, CYREG_PRT15_DM1
.set Door_CurrentRef__DM2, CYREG_PRT15_DM2
.set Door_CurrentRef__DR, CYREG_PRT15_DR
.set Door_CurrentRef__INP_DIS, CYREG_PRT15_INP_DIS
.set Door_CurrentRef__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Door_CurrentRef__LCD_EN, CYREG_PRT15_LCD_EN
.set Door_CurrentRef__MASK, 0x08
.set Door_CurrentRef__PORT, 15
.set Door_CurrentRef__PRT, CYREG_PRT15_PRT
.set Door_CurrentRef__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Door_CurrentRef__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Door_CurrentRef__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Door_CurrentRef__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Door_CurrentRef__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Door_CurrentRef__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Door_CurrentRef__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Door_CurrentRef__PS, CYREG_PRT15_PS
.set Door_CurrentRef__SHIFT, 3
.set Door_CurrentRef__SLW, CYREG_PRT15_SLW

/* PositionCounter_CounterUDB */
.set PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PositionCounter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PositionCounter_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PositionCounter_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PositionCounter_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PositionCounter_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PositionCounter_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PositionCounter_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PositionCounter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PositionCounter_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PositionCounter_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PositionCounter_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set PositionCounter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set PositionCounter_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set PositionCounter_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set PositionCounter_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set PositionCounter_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set PositionCounter_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set PositionCounter_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set PositionCounter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PositionCounter_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set PositionCounter_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set PositionCounter_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PositionCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PositionCounter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set PositionCounter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set PositionCounter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set PositionCounter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set PositionCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PositionCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set PositionCounter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set PositionCounter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set PositionCounter_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set PositionCounter_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set PositionCounter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set PositionCounter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set PositionCounter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set PositionCounter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set PositionCounter_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set PositionCounter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set PositionCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PositionCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB09_ST

/* Door_Bumper_Port */
.set Door_Bumper_Port__0__MASK, 0x01
.set Door_Bumper_Port__0__PC, CYREG_PRT3_PC0
.set Door_Bumper_Port__0__PORT, 3
.set Door_Bumper_Port__0__SHIFT, 0
.set Door_Bumper_Port__AG, CYREG_PRT3_AG
.set Door_Bumper_Port__AMUX, CYREG_PRT3_AMUX
.set Door_Bumper_Port__BIE, CYREG_PRT3_BIE
.set Door_Bumper_Port__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Door_Bumper_Port__BYP, CYREG_PRT3_BYP
.set Door_Bumper_Port__CTL, CYREG_PRT3_CTL
.set Door_Bumper_Port__DM0, CYREG_PRT3_DM0
.set Door_Bumper_Port__DM1, CYREG_PRT3_DM1
.set Door_Bumper_Port__DM2, CYREG_PRT3_DM2
.set Door_Bumper_Port__Door_Bumper_Port_Open_Limit__MASK, 0x01
.set Door_Bumper_Port__Door_Bumper_Port_Open_Limit__PC, CYREG_PRT3_PC0
.set Door_Bumper_Port__Door_Bumper_Port_Open_Limit__PORT, 3
.set Door_Bumper_Port__Door_Bumper_Port_Open_Limit__SHIFT, 0
.set Door_Bumper_Port__DR, CYREG_PRT3_DR
.set Door_Bumper_Port__INP_DIS, CYREG_PRT3_INP_DIS
.set Door_Bumper_Port__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Door_Bumper_Port__LCD_EN, CYREG_PRT3_LCD_EN
.set Door_Bumper_Port__MASK, 0x01
.set Door_Bumper_Port__PORT, 3
.set Door_Bumper_Port__PRT, CYREG_PRT3_PRT
.set Door_Bumper_Port__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Door_Bumper_Port__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Door_Bumper_Port__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Door_Bumper_Port__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Door_Bumper_Port__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Door_Bumper_Port__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Door_Bumper_Port__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Door_Bumper_Port__PS, CYREG_PRT3_PS
.set Door_Bumper_Port__SHIFT, 0
.set Door_Bumper_Port__SLW, CYREG_PRT3_SLW

/* Door_Motor_Speed_PWMUDB */
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Door_Motor_Speed_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set Door_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* RotarySensor_Ncc */
.set RotarySensor_Ncc__0__MASK, 0x04
.set RotarySensor_Ncc__0__PC, CYREG_PRT5_PC2
.set RotarySensor_Ncc__0__PORT, 5
.set RotarySensor_Ncc__0__SHIFT, 2
.set RotarySensor_Ncc__AG, CYREG_PRT5_AG
.set RotarySensor_Ncc__AMUX, CYREG_PRT5_AMUX
.set RotarySensor_Ncc__BIE, CYREG_PRT5_BIE
.set RotarySensor_Ncc__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RotarySensor_Ncc__BYP, CYREG_PRT5_BYP
.set RotarySensor_Ncc__CTL, CYREG_PRT5_CTL
.set RotarySensor_Ncc__DM0, CYREG_PRT5_DM0
.set RotarySensor_Ncc__DM1, CYREG_PRT5_DM1
.set RotarySensor_Ncc__DM2, CYREG_PRT5_DM2
.set RotarySensor_Ncc__DR, CYREG_PRT5_DR
.set RotarySensor_Ncc__INP_DIS, CYREG_PRT5_INP_DIS
.set RotarySensor_Ncc__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RotarySensor_Ncc__LCD_EN, CYREG_PRT5_LCD_EN
.set RotarySensor_Ncc__MASK, 0x04
.set RotarySensor_Ncc__PORT, 5
.set RotarySensor_Ncc__PRT, CYREG_PRT5_PRT
.set RotarySensor_Ncc__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RotarySensor_Ncc__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RotarySensor_Ncc__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RotarySensor_Ncc__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RotarySensor_Ncc__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RotarySensor_Ncc__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RotarySensor_Ncc__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RotarySensor_Ncc__PS, CYREG_PRT5_PS
.set RotarySensor_Ncc__SHIFT, 2
.set RotarySensor_Ncc__SLW, CYREG_PRT5_SLW

/* RotarySensor_SSI_CLK */
.set RotarySensor_SSI_CLK__0__MASK, 0x01
.set RotarySensor_SSI_CLK__0__PC, CYREG_PRT5_PC0
.set RotarySensor_SSI_CLK__0__PORT, 5
.set RotarySensor_SSI_CLK__0__SHIFT, 0
.set RotarySensor_SSI_CLK__AG, CYREG_PRT5_AG
.set RotarySensor_SSI_CLK__AMUX, CYREG_PRT5_AMUX
.set RotarySensor_SSI_CLK__BIE, CYREG_PRT5_BIE
.set RotarySensor_SSI_CLK__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RotarySensor_SSI_CLK__BYP, CYREG_PRT5_BYP
.set RotarySensor_SSI_CLK__CTL, CYREG_PRT5_CTL
.set RotarySensor_SSI_CLK__DM0, CYREG_PRT5_DM0
.set RotarySensor_SSI_CLK__DM1, CYREG_PRT5_DM1
.set RotarySensor_SSI_CLK__DM2, CYREG_PRT5_DM2
.set RotarySensor_SSI_CLK__DR, CYREG_PRT5_DR
.set RotarySensor_SSI_CLK__INP_DIS, CYREG_PRT5_INP_DIS
.set RotarySensor_SSI_CLK__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RotarySensor_SSI_CLK__LCD_EN, CYREG_PRT5_LCD_EN
.set RotarySensor_SSI_CLK__MASK, 0x01
.set RotarySensor_SSI_CLK__PORT, 5
.set RotarySensor_SSI_CLK__PRT, CYREG_PRT5_PRT
.set RotarySensor_SSI_CLK__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RotarySensor_SSI_CLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RotarySensor_SSI_CLK__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RotarySensor_SSI_CLK__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RotarySensor_SSI_CLK__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RotarySensor_SSI_CLK__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RotarySensor_SSI_CLK__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RotarySensor_SSI_CLK__PS, CYREG_PRT5_PS
.set RotarySensor_SSI_CLK__SHIFT, 0
.set RotarySensor_SSI_CLK__SLW, CYREG_PRT5_SLW

/* RotarySensor_SSI_DIO */
.set RotarySensor_SSI_DIO__0__MASK, 0x02
.set RotarySensor_SSI_DIO__0__PC, CYREG_PRT5_PC1
.set RotarySensor_SSI_DIO__0__PORT, 5
.set RotarySensor_SSI_DIO__0__SHIFT, 1
.set RotarySensor_SSI_DIO__AG, CYREG_PRT5_AG
.set RotarySensor_SSI_DIO__AMUX, CYREG_PRT5_AMUX
.set RotarySensor_SSI_DIO__BIE, CYREG_PRT5_BIE
.set RotarySensor_SSI_DIO__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RotarySensor_SSI_DIO__BYP, CYREG_PRT5_BYP
.set RotarySensor_SSI_DIO__CTL, CYREG_PRT5_CTL
.set RotarySensor_SSI_DIO__DM0, CYREG_PRT5_DM0
.set RotarySensor_SSI_DIO__DM1, CYREG_PRT5_DM1
.set RotarySensor_SSI_DIO__DM2, CYREG_PRT5_DM2
.set RotarySensor_SSI_DIO__DR, CYREG_PRT5_DR
.set RotarySensor_SSI_DIO__INP_DIS, CYREG_PRT5_INP_DIS
.set RotarySensor_SSI_DIO__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RotarySensor_SSI_DIO__LCD_EN, CYREG_PRT5_LCD_EN
.set RotarySensor_SSI_DIO__MASK, 0x02
.set RotarySensor_SSI_DIO__PORT, 5
.set RotarySensor_SSI_DIO__PRT, CYREG_PRT5_PRT
.set RotarySensor_SSI_DIO__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RotarySensor_SSI_DIO__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RotarySensor_SSI_DIO__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RotarySensor_SSI_DIO__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RotarySensor_SSI_DIO__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RotarySensor_SSI_DIO__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RotarySensor_SSI_DIO__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RotarySensor_SSI_DIO__PS, CYREG_PRT5_PS
.set RotarySensor_SSI_DIO__SHIFT, 1
.set RotarySensor_SSI_DIO__SLW, CYREG_PRT5_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000003F
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
