#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May  1 20:23:54 2024
# Process ID: 18112
# Current directory: C:/ECE281/ece281-lab5-jakemiller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19080 C:\ECE281\ece281-lab5-jakemiller\basic_cpu.xpr
# Log file: C:/ECE281/ece281-lab5-jakemiller/vivado.log
# Journal file: C:/ECE281/ece281-lab5-jakemiller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ECE281/ece281-lab5-jakemiller/basic_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May  1 20:24:52 2024] Launched synth_1...
Run output will be captured here: C:/ECE281/ece281-lab5-jakemiller/basic_cpu.runs/synth_1/runme.log
[Wed May  1 20:24:52 2024] Launched impl_1...
Run output will be captured here: C:/ECE281/ece281-lab5-jakemiller/basic_cpu.runs/impl_1/runme.log
add_files -norecurse {C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/controller_fsm.vhd C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/ALU_41_MUX.vhd C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/regB.vhd C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/regA.vhd C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/top_21MUX.vhd C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/ALU_21_MUX.vhd C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/top_MUX.vhd}
update_compile_order -fileset sources_1
add_files -norecurse C:/ECE281/ece281-lab5-jakemiller/src/hdl/sevenSegDecoder.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sim_1/new/ALU_tb.vhd
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/ECE281/ece281-lab5-jakemiller/src/hdl/twoscomp_decimal_tb.vhd]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/ECE281/ece281-lab5-jakemiller/src/hdl/clock_divider_tb.vhd]
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'twoscomp_decimal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj twoscomp_decimal_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/8bit_fulladder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA_8bit
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/src/hdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/ALU_21_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_21_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/ALU_41_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_41_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/src/hdl/TDM4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TDM4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/src/hdl/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/controller_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/src/hdl/sevenSegDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sevenSegDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/top_21MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_21MUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/basic_cpu.srcs/sources_1/new/top_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/src/hdl/top_basys3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_basys3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab5-jakemiller/src/hdl/twoscomp_decimal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity twoscomp_decimal
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 846655f69311450f8a61d78ff6805056 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot twoscomp_decimal_tb_behav xil_defaultlib.twoscomp_decimal_tb -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.twoscomp_decimal_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/ECE281/ece281-lab5-jakemiller/basic_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  1 20:32:29 2024...
