# CPU-Design-in-Verilog

Building a simple RISC Computer (MINI SRC) consisting of a RISC processor, memory, and I/O

Term long CPU Design project for ELEC 374 at Queen's University.

Phase 1 - Registers, ALU, Bus, MDR

Phase 2 - Memory Subsystem, Select & Encode Logic, IR, Conditional Branch, I/O

Phase 3 - Control Unit
