V 000050 55 2880          1375158649708 Structure
(_unit VHDL (vmuxregsre 0 17 (structure 0 26 ))
	(_version va7)
	(_time 1375158649709 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9597c59ac4c3c4829c9187cfc19392929692979390)
	(_entity
		(_time 1375158649704)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 28 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1220          1375158649714 Structure
(_unit VHDL (vcc 0 39 (structure 0 46 ))
	(_version va7)
	(_time 1375158649715 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9597c59a93c2c282929386cfc79293939693969293)
	(_entity
		(_time 1375158649712)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 48 (_component .machxo2.components.vhi )
		(_port
			((z)(PWR1))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_object
		(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1220          1375158649720 Structure
(_unit VHDL (gnd 0 58 (structure 0 65 ))
	(_version va7)
	(_time 1375158649721 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a5a6f4f2f5f2f5b3a3a3e0fff0a3a2a3f0a3a1a3a2)
	(_entity
		(_time 1375158649718)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vlo
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1468 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 67 (_component .machxo2.components.vlo )
		(_port
			((z)(PWR0))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_object
		(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4628          1375158649726 Structure
(_unit VHDL (ccu2b0 0 77 (structure 0 87 ))
	(_version va7)
	(_time 1375158649727 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a5a6f0f2a3f3f4b6a6a5b7faf4a3a6a3a6a2a0a6a7)
	(_entity
		(_time 1375158649724)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 89 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"1111000011100100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"1111000011100100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 13128         1375158649732 Structure
(_unit VHDL (counter1_slice_0 0 102 (structure 0 138 ))
	(_version va7)
	(_time 1375158649733 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a5a6f0f2f6f3f4b3a3a0b1fff1a2a7a6a4a0f3a2a6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649730)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 167 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 167 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 167 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_0 0 172 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 175 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 177 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_cry_0_0 0 179 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 185 
		(_object
			(_process
				(line__187(_architecture 0 0 187 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__188(_architecture 1 0 188 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__189(_architecture 2 0 189 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__190(_architecture 3 0 190 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__191(_architecture 4 0 191 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 195 
		(_object
			(_process
				(line__197(_architecture 5 0 197 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
				(line__198(_architecture 6 0 198 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 105 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 106 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 107 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 108 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 108 (_entity (_string \"counter1_SLICE_0"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 110 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 111 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 113 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 114 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 115 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 120 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 121 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 122 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 123 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 124 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 125 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 126 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 127 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 128 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 203 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 204 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 205 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 206 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 207 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 208 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 210 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 211 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 212 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 213 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 201 (_process (_simple)(_target(5)(6)(7))(_sensitivity(8)(9)(10)(12)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 4647          1375158649738 Structure
(_unit VHDL (ccu20001 0 299 (structure 0 309 ))
	(_version va7)
	(_time 1375158649739 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b5b6e0e1b3e3e4a6b6b0a5eae4b6b5b6b4b3b6b3b6)
	(_entity
		(_time 1375158649736)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 311 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0011000000001111"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0011000000001111"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 300 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 300 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 300 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 301 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 301 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 301 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 302 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 302 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 302 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 303 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 303 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 303 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 6065          1375158649744 Structure
(_unit VHDL (counter1_slice_1 0 324 (structure 0 343 ))
	(_version va7)
	(_time 1375158649745 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b5b6e0e1e6e3e4a3e5b0a1efe1b2b7b6b4b0e3b2b6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649742)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20001
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 355 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 355 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 355 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 356 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 356 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 356 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 357 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 357 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 357 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 358 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 358 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 358 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un4_counter_0_I_93_0 0 361 (_component ccu20001 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_entity . ccu20001)
		)
	)
	(_instantiation DRIVEGND 0 365 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 369 
		(_object
			(_process
				(line__371(_architecture 0 0 371 (_procedure_call (_simple)(_target(3))(_sensitivity(0)))))
				(line__372(_architecture 1 0 372 (_procedure_call (_simple)(_target(4))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 327 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 328 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 329 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 330 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 330 (_entity (_string \"counter1_SLICE_1"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 332 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 333 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 335 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 337 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 337 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 337 (_entity (_out )(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 346 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 348 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 350 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 376 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 377 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 2 0 375 (_process (_simple)(_target(2))(_sensitivity(3)(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12614 )
	)
	(_model . Structure 3 -1
	)
)
V 000050 55 4649          1375158649750 Structure
(_unit VHDL (ccu20002 0 409 (structure 0 419 ))
	(_version va7)
	(_time 1375158649751 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b5b6e0e1b3e3e4a6b6b0a5eae4b6b5b6b7b3b6b3b6)
	(_entity
		(_time 1375158649748)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 421 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 410 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 410 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 410 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 411 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 411 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 411 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 412 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 412 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 412 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 413 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 413 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 413 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7700          1375158649756 Structure
(_unit VHDL (counter1_slice_2 0 434 (structure 0 460 ))
	(_version va7)
	(_time 1375158649757 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c4c79191969295d297cbd09e90c3c6c7c5c192c3c7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649754)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 475 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 475 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 475 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 476 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 476 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 476 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 477 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 477 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 477 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 478 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 478 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 478 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 472 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un4_counter_0_I_81_0 0 481 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_instantiation DRIVEGND 0 485 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 489 
		(_object
			(_process
				(line__491(_architecture 0 0 491 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__492(_architecture 1 0 492 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__493(_architecture 2 0 493 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__494(_architecture 3 0 494 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__495(_architecture 4 0 495 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 437 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 438 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 439 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 440 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 440 (_entity (_string \"counter1_SLICE_2"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 446 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 447 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 448 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 451 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 454 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 454 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 454 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 463 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 464 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 465 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 466 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 467 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 468 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 499 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 500 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 498 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 7700          1375158649762 Structure
(_unit VHDL (counter1_slice_3 0 541 (structure 0 567 ))
	(_version va7)
	(_time 1375158649763 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c4c79191969295d297cbd09e90c3c6c7c5c192c3c7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649760)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 582 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 582 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 582 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 583 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 583 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 583 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 584 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 584 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 584 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 585 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 585 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 585 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 579 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un4_counter_0_I_69_0 0 588 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_instantiation DRIVEGND 0 592 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 596 
		(_object
			(_process
				(line__598(_architecture 0 0 598 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__599(_architecture 1 0 599 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__600(_architecture 2 0 600 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__601(_architecture 3 0 601 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__602(_architecture 4 0 602 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 544 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 545 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 546 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 547 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 547 (_entity (_string \"counter1_SLICE_3"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 549 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 550 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 551 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 552 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 553 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 554 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 555 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 556 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 558 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 560 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 560 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 560 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 561 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 561 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 561 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 570 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 571 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 572 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 573 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 574 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 575 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 577 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 606 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 607 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 605 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 7700          1375158649768 Structure
(_unit VHDL (counter1_slice_4 0 648 (structure 0 674 ))
	(_version va7)
	(_time 1375158649769 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c4c79191969295d297cbd09e90c3c6c7c5c192c3c7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649766)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 689 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 689 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 689 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 690 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 690 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 690 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 691 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 691 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 691 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 692 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 692 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 692 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 686 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un4_counter_0_I_57_0 0 695 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_instantiation DRIVEGND 0 699 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 703 
		(_object
			(_process
				(line__705(_architecture 0 0 705 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__706(_architecture 1 0 706 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__707(_architecture 2 0 707 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__708(_architecture 3 0 708 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__709(_architecture 4 0 709 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 651 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 652 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 653 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 654 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 654 (_entity (_string \"counter1_SLICE_4"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 659 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 660 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 661 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 662 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 663 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 664 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 665 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 667 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 667 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 667 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 668 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 668 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 668 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 677 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 678 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 679 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 680 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 681 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 682 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 684 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 713 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 714 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 712 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 4649          1375158649774 Structure
(_unit VHDL (ccu20003 0 755 (structure 0 765 ))
	(_version va7)
	(_time 1375158649775 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d4d78186d38285c7d7d1c48b85d7d4d7d7d2d7d2d7)
	(_entity
		(_time 1375158649772)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 767 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0101000000001001"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0101000000001001"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 756 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 756 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 756 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 757 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 757 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 757 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 758 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 758 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 758 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 759 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 759 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 759 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8245          1375158649780 Structure
(_unit VHDL (counter1_slice_5 0 780 (structure 0 809 ))
	(_version va7)
	(_time 1375158649781 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d4d78186868285c286d2c08e80d3d6d7d5d182d3d7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649778)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 825 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 825 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 825 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 826 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 826 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 826 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 827 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 827 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 827 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 828 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 828 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 828 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 822 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un4_counter_0_I_45_0 0 831 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_instantiation DRIVEGND 0 835 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 839 
		(_object
			(_process
				(line__841(_architecture 0 0 841 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__842(_architecture 1 0 842 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__843(_architecture 2 0 843 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__844(_architecture 3 0 844 (_procedure_call (_simple)(_target(10))(_sensitivity(3)))))
				(line__845(_architecture 4 0 845 (_procedure_call (_simple)(_target(11))(_sensitivity(4)))))
				(line__846(_architecture 5 0 846 (_procedure_call (_simple)(_target(12))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 783 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 784 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 785 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 786 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 786 (_entity (_string \"counter1_SLICE_5"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 795 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 796 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 797 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 798 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 799 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 801 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 801 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 801 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 802 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 802 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 802 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 803 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 812 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 813 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 814 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 815 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 816 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 817 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 818 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 820 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 851 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 852 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 849 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 4649          1375158649786 Structure
(_unit VHDL (ccu20004 0 896 (structure 0 906 ))
	(_version va7)
	(_time 1375158649787 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d4d78186d38285c7d7d1c48b85d7d4d7d0d2d7d2d7)
	(_entity
		(_time 1375158649784)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 908 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"1000010000100001"\))
			((init1)(_string \"1000010000100001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"1000010000100001"\))
				((init1)(_string \"1000010000100001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 897 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 897 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 897 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 898 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 898 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 898 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 899 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 899 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 899 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 900 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 900 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 900 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9549          1375158649792 Structure
(_unit VHDL (counter1_slice_6 0 921 (structure 0 957 ))
	(_version va7)
	(_time 1375158649793 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e3e0b6b0b6b5b2f5bee5f7b9b7e4e1e0e2e6b5e4e0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649790)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 972 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 972 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 972 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 973 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 973 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 973 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 974 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 974 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 974 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 975 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 975 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 975 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un4_counter_0_I_33_0 0 978 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 984 
		(_object
			(_process
				(line__986(_architecture 0 0 986 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__987(_architecture 1 0 987 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__988(_architecture 2 0 988 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__989(_architecture 3 0 989 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__990(_architecture 4 0 990 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__991(_architecture 5 0 991 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__992(_architecture 6 0 992 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__993(_architecture 7 0 993 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__994(_architecture 8 0 994 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 924 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 925 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 926 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 927 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 927 (_entity (_string \"counter1_SLICE_6"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 930 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 936 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 937 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 938 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 939 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 946 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 948 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 948 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 948 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 949 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 949 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 949 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 950 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 950 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 950 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 951 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 960 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 961 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 962 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 963 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 964 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 965 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 966 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 967 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 968 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 969 (_architecture (_uni ((i 1))))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 999 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1000 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 997 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4664          1375158649798 Structure
(_unit VHDL (ccu20005 0 1053 (structure 0 1063 ))
	(_version va7)
	(_time 1375158649799 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e3e0b6b0e3b5b2f0e0e6f3bcb2e0e3e0e6e5e0e5e0)
	(_entity
		(_time 1375158649796)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 1065 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0101000000100001"\))
			((init1)(_string \"1000010000100001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0101000000100001"\))
				((init1)(_string \"1000010000100001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1055 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1055 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1055 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1056 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1056 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1056 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1057 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1057 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1057 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9412          1375158649804 Structure
(_unit VHDL (counter1_slice_7 0 1078 (structure 0 1111 ))
	(_version va7)
	(_time 1375158649805 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f3f0a6a3a6a5a2e5a1a2e7a9a7f4f1f0f2f6a5f4f0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649802)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1129 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1129 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1129 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1130 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1130 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1130 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1131 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1131 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1131 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1132 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1132 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1132 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1126 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un4_counter_0_I_21_0 0 1135 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_instantiation DRIVEGND 0 1139 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1143 
		(_object
			(_process
				(line__1145(_architecture 0 0 1145 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__1146(_architecture 1 0 1146 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__1147(_architecture 2 0 1147 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__1148(_architecture 3 0 1148 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__1149(_architecture 4 0 1149 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__1150(_architecture 5 0 1150 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__1151(_architecture 6 0 1151 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
				(line__1152(_architecture 7 0 1152 (_procedure_call (_simple)(_target(16))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1081 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1082 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1083 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1084 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1084 (_entity (_string \"counter1_SLICE_7"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1101 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1103 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1103 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1103 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1104 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1104 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1104 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1105 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1105 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1105 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1114 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1115 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1116 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1117 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1118 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1119 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1120 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1121 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1122 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1124 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1157 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1158 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 1155 (_process (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 7758          1375158649810 Structure
(_unit VHDL (counter1_slice_8 0 1208 (structure 0 1234 ))
	(_version va7)
	(_time 1375158649811 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f3f0a6a3a6a5a2e5a0fce7a9a7f4f1f0f2f6a5f4f0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649808)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1249 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1249 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1249 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1250 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1250 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1250 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1251 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1251 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1251 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1252 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1252 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1252 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1246 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un4_counter_0_I_9_0 0 1255 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_instantiation DRIVEGND 0 1259 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1263 
		(_object
			(_process
				(line__1265(_architecture 0 0 1265 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__1266(_architecture 1 0 1266 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__1267(_architecture 2 0 1267 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__1268(_architecture 3 0 1268 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__1269(_architecture 4 0 1269 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1211 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1212 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1213 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1214 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1214 (_entity (_string \"counter1_SLICE_8"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1219 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1220 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1221 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1222 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1223 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1224 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1225 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1227 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1227 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1227 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1228 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1228 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1228 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1237 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1238 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1239 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1240 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1241 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1242 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1244 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1274 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 1272 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 4662          1375158649816 Structure
(_unit VHDL (ccu20006 0 1315 (structure 0 1325 ))
	(_version va7)
	(_time 1375158649817 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 03030005035552100006135c520003000505000500)
	(_entity
		(_time 1375158649814)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 1327 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1316 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1316 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1316 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1317 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1317 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1317 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1318 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1318 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1318 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1319 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1319 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1319 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 6109          1375158649822 Structure
(_unit VHDL (counter1_slice_9 0 1340 (structure 0 1359 ))
	(_version va7)
	(_time 1375158649823 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 030300055655521553051759570401000206550400)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649820)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1371 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1371 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1371 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1372 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1372 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1372 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1373 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1373 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1373 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1374 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1374 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1374 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1368 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un4_counter_0_I_1_0 0 1377 (_component ccu20006 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_instantiation DRIVEGND 0 1380 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1384 
		(_object
			(_process
				(line__1386(_architecture 0 0 1386 (_procedure_call (_simple)(_target(3))(_sensitivity(0)))))
				(line__1387(_architecture 1 0 1387 (_procedure_call (_simple)(_target(4))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1343 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1344 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1345 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1346 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1346 (_entity (_string \"counter1_SLICE_9"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1348 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1349 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1350 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1351 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1353 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1353 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1353 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1362 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1363 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1364 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1366 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1391 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1392 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 2 0 1390 (_process (_simple)(_target(2))(_sensitivity(3)(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 3 -1
	)
)
V 000050 55 4660          1375158649828 Structure
(_unit VHDL (ccu20007 0 1424 (structure 0 1434 ))
	(_version va7)
	(_time 1375158649829 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 12121115134443011117024d431112111514111411)
	(_entity
		(_time 1375158649826)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 1436 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001111"\))
			((init1)(_string \"0000000000000000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001111"\))
				((init1)(_string \"0000000000000000"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1425 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1425 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1425 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1426 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1426 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1426 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1427 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1427 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1427 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1428 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1428 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1428 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 5562          1375158649834 Structure
(_unit VHDL (counter1_slice_10 0 1449 (structure 0 1466 ))
	(_version va7)
	(_time 1375158649835 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 121211154644430443470648461510111317441511)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649832)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20007
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1477 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1477 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1477 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1478 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1478 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1478 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1479 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1479 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1479 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1480 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1480 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1480 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1474 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_30_0 0 1483 (_component ccu20007 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20007)
		)
	)
	(_instantiation DRIVEGND 0 1487 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1491 
		(_object
			(_process
				(line__1493(_architecture 0 0 1493 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1452 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1453 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1454 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1455 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1455 (_entity (_string \"counter1_SLICE_10"\))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1458 (_entity (((ns 0))((ns 0))))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1460 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1460 (_entity (_out )(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1469 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1470 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1472 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1497 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1498 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 1496 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4660          1375158649841 Structure
(_unit VHDL (ccu20008 0 1527 (structure 0 1537 ))
	(_version va7)
	(_time 1375158649842 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 22222126237473312127327d732122212a24212421)
	(_entity
		(_time 1375158649838)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 1539 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000000011"\))
			((init1)(_string \"1111000000000011"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000000011"\))
				((init1)(_string \"1111000000000011"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1528 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1528 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1528 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1529 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1529 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1529 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1530 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1530 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1530 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1531 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1531 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1531 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 6664          1375158649851 Structure
(_unit VHDL (counter1_slice_11 0 1552 (structure 0 1574 ))
	(_version va7)
	(_time 1375158649852 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 222221267674733472743678762520212327742521)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649845)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1587 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1587 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1587 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1588 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1588 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1588 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1589 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1589 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1589 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1590 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1590 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1590 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1584 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_29_0 0 1593 (_component ccu20008 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 1597 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1601 
		(_object
			(_process
				(line__1603(_architecture 0 0 1603 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__1604(_architecture 1 0 1604 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__1605(_architecture 2 0 1605 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1555 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1556 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1557 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1558 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1558 (_entity (_string \"counter1_SLICE_11"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1565 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1567 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1567 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1567 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1568 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1577 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1578 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1579 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1580 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1582 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1609 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1610 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 1608 (_process (_simple)(_target(3))(_sensitivity(4)(5)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 6664          1375158649860 Structure
(_unit VHDL (counter1_slice_12 0 1645 (structure 0 1667 ))
	(_version va7)
	(_time 1375158649861 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 31313234666760276167256b653633323034673632)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649858)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1680 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1680 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1680 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1681 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1681 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1681 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1682 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1682 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1682 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1683 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1683 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1683 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1677 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_27_0 0 1686 (_component ccu20008 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 1690 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1694 
		(_object
			(_process
				(line__1696(_architecture 0 0 1696 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__1697(_architecture 1 0 1697 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__1698(_architecture 2 0 1698 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1648 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1649 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1650 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1651 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1651 (_entity (_string \"counter1_SLICE_12"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1658 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1660 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1660 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1660 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1661 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1670 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1671 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1672 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1673 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1675 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1702 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1703 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 1701 (_process (_simple)(_target(3))(_sensitivity(4)(5)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 6664          1375158649867 Structure
(_unit VHDL (counter1_slice_13 0 1738 (structure 0 1760 ))
	(_version va7)
	(_time 1375158649868 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 31313234666760276167256b653633323034673632)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649865)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1773 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1773 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1773 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1774 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1774 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1774 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1775 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1775 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1775 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1776 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1776 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1776 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1770 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_25_0 0 1779 (_component ccu20008 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 1783 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1787 
		(_object
			(_process
				(line__1789(_architecture 0 0 1789 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__1790(_architecture 1 0 1790 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__1791(_architecture 2 0 1791 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1741 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1742 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1743 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1744 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1744 (_entity (_string \"counter1_SLICE_13"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1746 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1747 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1748 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1749 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1750 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1751 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1753 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1753 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1753 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1754 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1763 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1764 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1765 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1766 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1768 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1795 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1796 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 1794 (_process (_simple)(_target(3))(_sensitivity(4)(5)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 6664          1375158649875 Structure
(_unit VHDL (counter1_slice_14 0 1831 (structure 0 1853 ))
	(_version va7)
	(_time 1375158649876 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 41414243161710571117551b154643424044174642)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649872)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1866 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1866 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1866 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1867 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1867 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1867 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1868 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1868 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1868 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1869 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1869 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1869 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1863 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_23_0 0 1872 (_component ccu20008 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 1876 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1880 
		(_object
			(_process
				(line__1882(_architecture 0 0 1882 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__1883(_architecture 1 0 1883 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__1884(_architecture 2 0 1884 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1834 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1835 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1836 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1837 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1837 (_entity (_string \"counter1_SLICE_14"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1839 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1840 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1841 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1843 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1844 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1846 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1846 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1846 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1847 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1856 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1857 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1858 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1859 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1861 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1888 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1889 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 1887 (_process (_simple)(_target(3))(_sensitivity(4)(5)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 6664          1375158649881 Structure
(_unit VHDL (counter1_slice_15 0 1924 (structure 0 1946 ))
	(_version va7)
	(_time 1375158649882 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 41414243161710571117551b154643424044174642)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649879)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1959 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1959 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1959 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1960 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1960 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1960 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1961 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1961 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1961 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1962 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1962 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1962 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1956 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_21_0 0 1965 (_component ccu20008 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 1969 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1973 
		(_object
			(_process
				(line__1975(_architecture 0 0 1975 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__1976(_architecture 1 0 1976 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__1977(_architecture 2 0 1977 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1927 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1928 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1929 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1930 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1930 (_entity (_string \"counter1_SLICE_15"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1936 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1937 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1939 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1939 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1939 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1940 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1949 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1950 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1951 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1952 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1954 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1981 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1982 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 1980 (_process (_simple)(_target(3))(_sensitivity(4)(5)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 6664          1375158649889 Structure
(_unit VHDL (counter1_slice_16 0 2017 (structure 0 2039 ))
	(_version va7)
	(_time 1375158649890 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 51515252060700470107450b055653525054075652)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649887)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2052 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2052 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2052 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2053 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2053 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2053 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2054 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2054 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2054 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2055 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2049 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_19_0 0 2058 (_component ccu20008 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 2062 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 2066 
		(_object
			(_process
				(line__2068(_architecture 0 0 2068 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__2069(_architecture 1 0 2069 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__2070(_architecture 2 0 2070 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2020 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2021 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2022 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2023 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2023 (_entity (_string \"counter1_SLICE_16"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2025 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2026 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2027 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2028 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2029 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2030 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2032 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2032 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2032 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2033 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2042 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2043 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2044 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2045 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2047 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2074 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2075 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 2073 (_process (_simple)(_target(3))(_sensitivity(4)(5)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 6664          1375158649897 Structure
(_unit VHDL (counter1_slice_17 0 2110 (structure 0 2132 ))
	(_version va7)
	(_time 1375158649898 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 51515252060700470107450b055653525054075652)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649894)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2145 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2145 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2145 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2146 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2146 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2146 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2147 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2147 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2147 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2148 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2148 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2148 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2142 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_17_0 0 2151 (_component ccu20008 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 2155 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 2159 
		(_object
			(_process
				(line__2161(_architecture 0 0 2161 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__2162(_architecture 1 0 2162 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__2163(_architecture 2 0 2163 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2113 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2114 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2115 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2116 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2116 (_entity (_string \"counter1_SLICE_17"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2120 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2121 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2122 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2123 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2125 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2125 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2125 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2126 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2135 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2136 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2137 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2138 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2140 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2167 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2168 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 2166 (_process (_simple)(_target(3))(_sensitivity(4)(5)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 6664          1375158649905 Structure
(_unit VHDL (counter1_slice_18 0 2203 (structure 0 2225 ))
	(_version va7)
	(_time 1375158649906 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 60606360363631763036743a346762636165366763)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649902)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2238 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2238 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2238 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2239 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2239 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2239 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2240 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2240 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2240 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2241 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2241 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2241 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2235 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_15_0 0 2244 (_component ccu20008 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 2248 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 2252 
		(_object
			(_process
				(line__2254(_architecture 0 0 2254 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__2255(_architecture 1 0 2255 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__2256(_architecture 2 0 2256 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2206 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2207 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2208 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2209 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2209 (_entity (_string \"counter1_SLICE_18"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2211 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2212 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2216 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2218 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2218 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2218 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2219 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2228 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2229 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2230 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2231 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2233 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2260 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2261 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 2259 (_process (_simple)(_target(3))(_sensitivity(4)(5)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 4660          1375158649914 Structure
(_unit VHDL (ccu20009 0 2296 (structure 0 2306 ))
	(_version va7)
	(_time 1375158649915 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 60606360633631736365703f316360636966636663)
	(_entity
		(_time 1375158649911)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 2308 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000001001"\))
			((init1)(_string \"0101000000001001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000001001"\))
				((init1)(_string \"0101000000001001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2297 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2297 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2297 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2298 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2298 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2298 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2299 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2299 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2299 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2300 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2300 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2300 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7761          1375158649920 Structure
(_unit VHDL (counter1_slice_19 0 2321 (structure 0 2347 ))
	(_version va7)
	(_time 1375158649921 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7070737126262166237f642a247772737175267773)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649918)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2362 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2362 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2362 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2363 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2363 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2363 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2364 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2364 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2364 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2365 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2365 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2365 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2359 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_13_0 0 2368 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 2372 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 2376 
		(_object
			(_process
				(line__2378(_architecture 0 0 2378 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__2379(_architecture 1 0 2379 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__2380(_architecture 2 0 2380 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__2381(_architecture 3 0 2381 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__2382(_architecture 4 0 2382 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2324 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2325 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2326 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2327 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2327 (_entity (_string \"counter1_SLICE_19"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2331 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2332 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2333 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2335 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2336 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2337 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2338 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2340 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2340 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2340 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2341 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2341 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2341 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2350 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2351 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2352 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2353 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2354 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2355 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2357 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2386 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2387 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 2385 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 7761          1375158649927 Structure
(_unit VHDL (counter1_slice_20 0 2428 (structure 0 2454 ))
	(_version va7)
	(_time 1375158649928 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7070737126262166237f642a247772737175267773)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649924)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2469 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2469 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2469 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2470 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2470 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2470 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2471 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2471 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2471 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2472 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2472 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2472 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2466 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_11_0 0 2475 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 2479 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 2483 
		(_object
			(_process
				(line__2485(_architecture 0 0 2485 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__2486(_architecture 1 0 2486 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__2487(_architecture 2 0 2487 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__2488(_architecture 3 0 2488 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__2489(_architecture 4 0 2489 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2431 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2432 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2433 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2434 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2434 (_entity (_string \"counter1_SLICE_20"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2436 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2437 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2438 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2439 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2440 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2441 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2442 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2443 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2444 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2445 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2447 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2447 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2447 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2448 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2448 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2448 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2457 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2458 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2459 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2460 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2461 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2462 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2464 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2493 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2494 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 2492 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 7760          1375158649936 Structure
(_unit VHDL (counter1_slice_21 0 2535 (structure 0 2561 ))
	(_version va7)
	(_time 1375158649937 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7f7f7c7e7f292e692c706b252b787d7c7e7a29787c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649933)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2576 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2576 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2576 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2577 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2577 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2577 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2578 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2578 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2578 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2579 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2579 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2579 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2573 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_9_0 0 2582 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 2586 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 2590 
		(_object
			(_process
				(line__2592(_architecture 0 0 2592 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__2593(_architecture 1 0 2593 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__2594(_architecture 2 0 2594 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__2595(_architecture 3 0 2595 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__2596(_architecture 4 0 2596 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2538 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2539 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2540 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2541 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2541 (_entity (_string \"counter1_SLICE_21"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2543 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2544 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2545 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2546 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2547 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2548 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2549 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2550 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2551 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2552 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2554 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2554 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2554 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2555 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2555 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2555 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2564 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2565 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2566 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2567 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2568 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2569 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2571 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2600 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2601 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 2599 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 7760          1375158649943 Structure
(_unit VHDL (counter1_slice_22 0 2642 (structure 0 2668 ))
	(_version va7)
	(_time 1375158649944 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7f7f7c7e7f292e692c706b252b787d7c7e7a29787c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649941)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2683 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2683 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2683 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2684 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2684 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2684 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2685 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2685 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2685 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2686 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2686 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2686 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2680 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_7_0 0 2689 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 2693 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 2697 
		(_object
			(_process
				(line__2699(_architecture 0 0 2699 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__2700(_architecture 1 0 2700 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__2701(_architecture 2 0 2701 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__2702(_architecture 3 0 2702 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__2703(_architecture 4 0 2703 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2645 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2646 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2647 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2648 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2648 (_entity (_string \"counter1_SLICE_22"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2659 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2661 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2661 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2661 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2662 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2662 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2662 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2671 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2672 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2673 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2674 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2675 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2676 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2678 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2707 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2708 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 2706 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 6663          1375158649952 Structure
(_unit VHDL (counter1_slice_23 0 2749 (structure 0 2771 ))
	(_version va7)
	(_time 1375158649953 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8f8f8c818fd9de99dfd99bd5db888d8c8e8ad9888c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649949)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2784 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2784 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2784 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2785 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2785 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2785 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2786 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2786 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2786 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2787 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2787 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2787 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2781 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_5_0 0 2790 (_component ccu20008 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 2794 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 2798 
		(_object
			(_process
				(line__2800(_architecture 0 0 2800 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__2801(_architecture 1 0 2801 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__2802(_architecture 2 0 2802 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2752 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2753 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2754 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2755 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2755 (_entity (_string \"counter1_SLICE_23"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2762 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2764 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2764 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2764 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2765 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2774 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2775 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2776 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2777 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2779 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2806 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2807 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 2805 (_process (_simple)(_target(3))(_sensitivity(4)(5)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 6663          1375158649959 Structure
(_unit VHDL (counter1_slice_24 0 2842 (structure 0 2864 ))
	(_version va7)
	(_time 1375158649960 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8f8f8c818fd9de99dfd99bd5db888d8c8e8ad9888c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649956)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2877 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2877 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2877 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2878 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2878 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2878 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2879 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2879 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2879 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2880 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2880 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2880 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2874 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_3_0 0 2883 (_component ccu20008 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 2887 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 2891 
		(_object
			(_process
				(line__2893(_architecture 0 0 2893 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__2894(_architecture 1 0 2894 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__2895(_architecture 2 0 2895 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2845 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2846 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2847 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2848 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2848 (_entity (_string \"counter1_SLICE_24"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2850 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2851 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2852 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2853 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2854 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2855 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2857 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2857 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2857 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2858 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2867 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2868 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2869 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2870 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2872 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2899 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2900 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 2898 (_process (_simple)(_target(3))(_sensitivity(4)(5)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 4662          1375158649965 Structure
(_unit VHDL (ccu20010 0 2935 (structure 0 2945 ))
	(_version va7)
	(_time 1375158649966 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8f8f8c81dad9de9c8c8a9fd0de8c8e8c8f898c898c)
	(_entity
		(_time 1375158649963)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 2947 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0000000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0000000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2936 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2936 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2936 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2937 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2937 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2937 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2938 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2938 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2938 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2939 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2939 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2939 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 5564          1375158649971 Structure
(_unit VHDL (counter1_slice_25 0 2960 (structure 0 2977 ))
	(_version va7)
	(_time 1375158649972 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9f9f9c909fc9ce89cec98bc5cb989d9c9e9ac9989c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649969)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20010
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2988 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2988 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2988 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2989 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2989 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2989 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2990 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2990 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2990 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2991 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2991 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2991 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2985 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_cry_2_0 0 2994 (_component ccu20010 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20010)
		)
	)
	(_instantiation DRIVEGND 0 2997 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 3001 
		(_object
			(_process
				(line__3003(_architecture 0 0 3003 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2963 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2964 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2965 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2966 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2966 (_entity (_string \"counter1_SLICE_25"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2969 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2971 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2971 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2980 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2981 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2983 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3007 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3008 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 3006 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4660          1375158649978 Structure
(_unit VHDL (ccu20011 0 3037 (structure 0 3047 ))
	(_version va7)
	(_time 1375158649979 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9f9f9c90cac9ce8c9c9a8fc0ce9c9e9c9e999c999c)
	(_entity
		(_time 1375158649976)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 3049 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000011100100"\))
			((init1)(_string \"0101000011100100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000011100100"\))
				((init1)(_string \"0101000011100100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3038 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3038 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3038 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3039 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3039 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3039 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3040 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3040 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3040 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3041 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3041 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3041 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16372         1375158649985 Structure
(_unit VHDL (counter1_slice_26 0 3062 (structure 0 3108 ))
	(_version va7)
	(_time 1375158649986 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code aeaeadf9adf8ffb8adfabaf4faa9acadafabf8a9ad)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649982)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3130 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3130 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3130 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3131 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3131 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3131 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3132 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3135 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3138 (_entity (_out ))))
			)
		)
		(ccu20011
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3141 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3141 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3141 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3142 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3142 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3142 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3143 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3143 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3143 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3144 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3144 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3144 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_30 0 3147 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3150 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3152 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_29 0 3154 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_29 0 3157 (_component ccu20011 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_entity . ccu20011)
		)
	)
	(_block WireDelay 0 3163 
		(_object
			(_process
				(line__3165(_architecture 0 0 3165 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__3166(_architecture 1 0 3166 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__3167(_architecture 2 0 3167 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__3168(_architecture 3 0 3168 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3169(_architecture 4 0 3169 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__3170(_architecture 5 0 3170 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__3171(_architecture 6 0 3171 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__3172(_architecture 7 0 3172 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3176 
		(_object
			(_process
				(line__3178(_architecture 8 0 3178 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__3179(_architecture 9 0 3179 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__3180(_architecture 10 0 3180 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3065 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3066 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3067 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3068 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3068 (_entity (_string \"counter1_SLICE_26"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3070 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3071 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3072 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3088 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3089 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3090 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3091 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3092 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3093 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3094 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3095 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3096 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3097 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3099 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3099 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3099 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3100 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3100 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3100 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3101 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3101 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3101 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3102 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3102 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3102 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3111 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3112 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3113 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3114 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3115 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3116 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3117 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3118 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3119 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3120 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3121 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3122 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3123 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3124 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3125 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3127 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3128 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3185 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3186 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3187 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3188 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3189 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3190 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3191 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3192 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3194 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3195 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3196 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3197 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3198 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3199 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 3183 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(12)(13)(14)(15)(17)(19)(21)(22)(23)(24)(25)(26))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 4660          1375158649994 Structure
(_unit VHDL (ccu20012 0 3317 (structure 0 3327 ))
	(_version va7)
	(_time 1375158649995 2013.07.29 21:30:49)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code aeaeadf9f8f8ffbdadabbef1ffadafadaca8ada8ad)
	(_entity
		(_time 1375158649992)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 3329 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000011100100"\))
			((init1)(_string \"1111000011100100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000011100100"\))
				((init1)(_string \"1111000011100100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3318 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3318 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3318 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3321 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3321 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3321 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17395         1375158650002 Structure
(_unit VHDL (counter1_slice_27 0 3342 (structure 0 3394 ))
	(_version va7)
	(_time 1375158650003 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code bebebdeabde8efa8ebb8bbb1abe5edbdbfbbe8b9bdb8ed)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158649998)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3417 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3417 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3417 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3418 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3418 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3418 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3419 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3422 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3425 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3428 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3428 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3428 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3429 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3429 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3429 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3430 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3430 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3430 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3431 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3431 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3431 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_28 0 3434 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3437 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3439 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_27 0 3441 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_27 0 3444 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 3450 
		(_object
			(_process
				(line__3452(_architecture 0 0 3452 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__3453(_architecture 1 0 3453 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__3454(_architecture 2 0 3454 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__3455(_architecture 3 0 3455 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__3456(_architecture 4 0 3456 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3457(_architecture 5 0 3457 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__3458(_architecture 6 0 3458 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__3459(_architecture 7 0 3459 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3463 
		(_object
			(_process
				(line__3465(_architecture 8 0 3465 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__3466(_architecture 9 0 3466 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__3467(_architecture 10 0 3467 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3345 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3346 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3347 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3348 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3348 (_entity (_string \"counter1_SLICE_27"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3350 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3351 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3352 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3353 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3354 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3355 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3356 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3357 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3358 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3359 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3360 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3361 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3362 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3363 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3364 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3365 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3366 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3367 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3368 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3369 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3370 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3371 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3372 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3373 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3374 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3375 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3376 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3377 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3378 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3379 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3380 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3381 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3382 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3384 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3384 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3384 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3385 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3385 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3385 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3386 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3386 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3386 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3387 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3387 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3387 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3388 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3397 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3398 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3399 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3400 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3401 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3402 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3403 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3404 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3405 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3406 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3407 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3408 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3409 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3410 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3411 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3412 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3414 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3415 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3472 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3473 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3474 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3475 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3476 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3477 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3478 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3479 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3480 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3481 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3483 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3484 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3485 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3486 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3487 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3488 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 3470 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17395         1375158650013 Structure
(_unit VHDL (counter1_slice_28 0 3626 (structure 0 3678 ))
	(_version va7)
	(_time 1375158650014 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code cdcdce98cf9b9cdb98cbc8c2d8969ececcc89bcacecb9e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650008)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3701 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3701 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3701 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3702 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3702 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3702 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3703 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3706 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3709 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3712 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3712 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3712 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3713 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3713 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3713 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3714 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3714 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3714 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3715 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3715 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3715 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_26 0 3718 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3721 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3723 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_25 0 3725 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_25 0 3728 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 3734 
		(_object
			(_process
				(line__3736(_architecture 0 0 3736 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__3737(_architecture 1 0 3737 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__3738(_architecture 2 0 3738 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__3739(_architecture 3 0 3739 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__3740(_architecture 4 0 3740 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3741(_architecture 5 0 3741 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__3742(_architecture 6 0 3742 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__3743(_architecture 7 0 3743 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3747 
		(_object
			(_process
				(line__3749(_architecture 8 0 3749 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__3750(_architecture 9 0 3750 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__3751(_architecture 10 0 3751 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3629 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3630 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3631 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3632 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3632 (_entity (_string \"counter1_SLICE_28"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3634 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3635 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3636 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3637 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3638 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3639 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3640 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3641 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3642 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3643 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3644 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3645 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3646 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3647 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3648 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3649 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3657 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3658 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3659 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3660 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3661 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3662 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3663 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3664 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3665 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3666 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3668 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3668 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3668 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3669 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3669 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3669 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3670 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3670 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3670 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3671 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3671 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3671 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3672 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3681 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3682 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3683 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3684 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3685 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3686 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3687 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3688 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3689 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3690 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3691 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3692 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3693 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3694 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3695 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3696 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3698 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3699 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3756 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3757 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3758 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3759 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3760 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3761 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3762 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3763 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3764 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3765 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3767 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3768 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3769 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3770 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3771 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3772 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 3754 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17395         1375158650025 Structure
(_unit VHDL (counter1_slice_29 0 3910 (structure 0 3962 ))
	(_version va7)
	(_time 1375158650026 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code cdcdce98cf9b9cdb98cbc8c2d8969ececcc89bcacecb9e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650019)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3985 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3985 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3985 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3986 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3986 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3986 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3987 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3990 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3993 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3996 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3996 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3996 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3997 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3997 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3997 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3998 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3998 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3998 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3999 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3999 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3999 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_24 0 4002 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4005 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4007 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_23 0 4009 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_23 0 4012 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 4018 
		(_object
			(_process
				(line__4020(_architecture 0 0 4020 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__4021(_architecture 1 0 4021 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__4022(_architecture 2 0 4022 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__4023(_architecture 3 0 4023 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__4024(_architecture 4 0 4024 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4025(_architecture 5 0 4025 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__4026(_architecture 6 0 4026 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__4027(_architecture 7 0 4027 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4031 
		(_object
			(_process
				(line__4033(_architecture 8 0 4033 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__4034(_architecture 9 0 4034 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__4035(_architecture 10 0 4035 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3913 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3914 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3915 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3916 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3916 (_entity (_string \"counter1_SLICE_29"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3918 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3919 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3920 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3921 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3922 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3923 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3924 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3925 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3926 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3927 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3928 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3930 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3936 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3937 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3938 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3939 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3941 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3942 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3943 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3944 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3945 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3946 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3947 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3948 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3949 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3950 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3952 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3952 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3952 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3953 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3953 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3953 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3954 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3954 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3954 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3955 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3955 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3955 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3956 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3965 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3966 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3967 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3968 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3969 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3970 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3971 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3972 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3973 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3974 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3975 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3976 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3977 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3978 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3979 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3980 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3982 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3983 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4040 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4041 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4042 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4043 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4044 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4045 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4046 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4047 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4048 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4049 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4051 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4052 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4053 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4054 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4055 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4056 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 4038 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17395         1375158650037 Structure
(_unit VHDL (counter1_slice_30 0 4194 (structure 0 4246 ))
	(_version va7)
	(_time 1375158650038 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ddddde8fdf8b8ccb88dbd8d2c8868ededcd88bdadedb8e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650031)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4269 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4269 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4269 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4270 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4270 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4270 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4271 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4274 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4277 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4280 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4280 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4280 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4281 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4281 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4281 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4282 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4282 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4282 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4283 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4283 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4283 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_22 0 4286 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4289 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4291 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_21 0 4293 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_21 0 4296 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 4302 
		(_object
			(_process
				(line__4304(_architecture 0 0 4304 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__4305(_architecture 1 0 4305 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__4306(_architecture 2 0 4306 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__4307(_architecture 3 0 4307 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__4308(_architecture 4 0 4308 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4309(_architecture 5 0 4309 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__4310(_architecture 6 0 4310 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__4311(_architecture 7 0 4311 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4315 
		(_object
			(_process
				(line__4317(_architecture 8 0 4317 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__4318(_architecture 9 0 4318 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__4319(_architecture 10 0 4319 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4197 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4198 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4199 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4200 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4200 (_entity (_string \"counter1_SLICE_30"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4202 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4203 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4204 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4205 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4206 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4207 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4208 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4209 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4210 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4211 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4212 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4219 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4220 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4221 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4222 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4223 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4224 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4225 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4226 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4227 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4228 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4229 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4230 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4231 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4232 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4233 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4234 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4236 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4236 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4236 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4237 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4237 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4237 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4238 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4238 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4238 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4239 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4239 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4239 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4240 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4249 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4250 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4251 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4252 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4253 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4254 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4255 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4256 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4257 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4258 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4259 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4260 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4261 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4262 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4263 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4264 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4266 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4267 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4324 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4325 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4326 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4327 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4328 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4329 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4330 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4331 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4332 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4333 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4335 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4336 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4337 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4338 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4339 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4340 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 4322 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17395         1375158650048 Structure
(_unit VHDL (counter1_slice_31 0 4478 (structure 0 4530 ))
	(_version va7)
	(_time 1375158650049 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ededeebeefbbbcfbb8ebe8e2f8b6beeeece8bbeaeeebbe)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650043)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4553 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4553 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4553 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4554 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4554 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4554 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4555 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4558 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4561 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4564 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4564 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4564 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4565 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4565 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4565 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4566 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4566 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4566 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4567 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4567 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4567 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_20 0 4570 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4573 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4575 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_19 0 4577 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_19 0 4580 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 4586 
		(_object
			(_process
				(line__4588(_architecture 0 0 4588 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__4589(_architecture 1 0 4589 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__4590(_architecture 2 0 4590 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__4591(_architecture 3 0 4591 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__4592(_architecture 4 0 4592 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4593(_architecture 5 0 4593 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__4594(_architecture 6 0 4594 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__4595(_architecture 7 0 4595 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4599 
		(_object
			(_process
				(line__4601(_architecture 8 0 4601 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__4602(_architecture 9 0 4602 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__4603(_architecture 10 0 4603 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4481 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4482 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4483 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4484 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4484 (_entity (_string \"counter1_SLICE_31"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4486 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4487 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4488 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4489 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4490 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4491 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4492 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4493 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4497 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4498 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4499 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4500 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4501 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4502 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4503 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4504 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4505 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4506 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4507 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4508 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4509 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4510 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4511 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4512 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4513 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4514 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4515 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4516 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4517 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4518 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4520 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4520 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4520 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4521 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4521 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4521 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4522 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4522 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4522 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4523 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4523 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4523 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4524 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4533 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4534 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4535 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4536 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4537 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4538 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4539 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4540 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4541 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4542 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4543 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4544 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4545 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4546 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4547 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4548 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4550 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4551 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4608 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4609 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4610 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4611 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4612 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4613 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4614 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4615 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4616 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4617 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4619 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4620 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4621 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4622 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4623 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4624 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 4606 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17395         1375158650060 Structure
(_unit VHDL (counter1_slice_32 0 4762 (structure 0 4814 ))
	(_version va7)
	(_time 1375158650061 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fcfcffacf9aaadeaa9faf9f3e9a7affffdf9aafbfffaaf)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650055)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4837 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4837 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4837 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4838 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4838 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4838 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4839 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4842 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4845 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4848 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4848 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4848 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4849 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4849 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4849 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4850 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4850 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4850 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4851 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4851 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4851 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_18 0 4854 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4857 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4859 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_17 0 4861 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_17 0 4864 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 4870 
		(_object
			(_process
				(line__4872(_architecture 0 0 4872 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__4873(_architecture 1 0 4873 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__4874(_architecture 2 0 4874 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__4875(_architecture 3 0 4875 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__4876(_architecture 4 0 4876 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4877(_architecture 5 0 4877 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__4878(_architecture 6 0 4878 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__4879(_architecture 7 0 4879 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4883 
		(_object
			(_process
				(line__4885(_architecture 8 0 4885 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__4886(_architecture 9 0 4886 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__4887(_architecture 10 0 4887 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4765 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4766 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4767 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4768 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4768 (_entity (_string \"counter1_SLICE_32"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4793 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4794 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4795 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4796 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4797 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4798 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4799 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4800 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4801 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4802 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4804 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4804 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4804 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4805 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4805 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4805 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4806 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4806 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4806 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4807 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4807 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4807 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4808 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4817 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4818 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4819 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4820 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4821 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4822 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4823 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4824 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4825 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4826 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4827 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4828 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4829 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4830 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4831 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4832 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4834 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4835 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4892 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4893 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4895 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4896 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4897 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4898 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4899 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4900 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4901 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4903 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4904 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4905 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4906 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4907 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4908 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 4890 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17395         1375158650074 Structure
(_unit VHDL (counter1_slice_33 0 5046 (structure 0 5098 ))
	(_version va7)
	(_time 1375158650075 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fcfcffacf9aaadeaa9faf9f3e9a7affffdf9aafbfffaaf)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650068)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5121 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5121 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5121 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5122 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5122 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5122 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5123 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5126 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5129 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5132 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5132 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5132 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5133 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5133 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5133 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5134 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5134 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5134 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5135 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5135 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5135 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_16 0 5138 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5141 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5143 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_15 0 5145 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_15 0 5148 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 5154 
		(_object
			(_process
				(line__5156(_architecture 0 0 5156 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__5157(_architecture 1 0 5157 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__5158(_architecture 2 0 5158 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__5159(_architecture 3 0 5159 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__5160(_architecture 4 0 5160 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__5161(_architecture 5 0 5161 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__5162(_architecture 6 0 5162 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__5163(_architecture 7 0 5163 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5167 
		(_object
			(_process
				(line__5169(_architecture 8 0 5169 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__5170(_architecture 9 0 5170 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__5171(_architecture 10 0 5171 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5049 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5050 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5051 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5052 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5052 (_entity (_string \"counter1_SLICE_33"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5054 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5055 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5056 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5057 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5058 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5059 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5060 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5061 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5062 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5063 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5064 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5065 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5069 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5070 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5071 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5072 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5077 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5078 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5079 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5080 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5081 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5082 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5083 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5084 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5085 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5086 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5088 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5088 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5088 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5089 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5089 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5089 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5090 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5090 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5090 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5091 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5091 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5091 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5092 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5101 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5102 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5103 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5104 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5105 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5106 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5107 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5108 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5109 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5110 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5111 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5112 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5113 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5114 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5115 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5116 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5118 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5119 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5176 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5177 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5178 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5179 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5180 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5181 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5182 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5183 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5184 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5185 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5187 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5188 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5189 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5190 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5191 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5192 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 5174 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17395         1375158650086 Structure
(_unit VHDL (counter1_slice_34 0 5330 (structure 0 5382 ))
	(_version va7)
	(_time 1375158650087 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0c0c0e0a095a5d1a590a090319575f0f0d095a0b0f0a5f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650081)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5405 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5405 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5405 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5406 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5406 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5406 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5407 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5410 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5413 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5416 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5416 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5416 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5417 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5417 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5417 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5418 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5418 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5418 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5419 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5419 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5419 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_14 0 5422 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5425 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5427 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_13 0 5429 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_13 0 5432 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 5438 
		(_object
			(_process
				(line__5440(_architecture 0 0 5440 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__5441(_architecture 1 0 5441 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__5442(_architecture 2 0 5442 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__5443(_architecture 3 0 5443 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__5444(_architecture 4 0 5444 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__5445(_architecture 5 0 5445 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__5446(_architecture 6 0 5446 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__5447(_architecture 7 0 5447 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5451 
		(_object
			(_process
				(line__5453(_architecture 8 0 5453 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__5454(_architecture 9 0 5454 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__5455(_architecture 10 0 5455 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5333 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5334 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5335 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5336 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5336 (_entity (_string \"counter1_SLICE_34"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5338 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5340 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5342 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5343 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5344 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5345 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5346 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5347 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5348 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5349 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5350 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5351 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5352 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5353 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5354 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5355 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5356 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5357 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5358 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5359 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5360 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5361 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5362 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5363 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5364 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5365 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5366 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5367 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5368 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5369 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5370 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5372 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5372 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5372 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5373 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5373 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5373 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5374 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5374 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5374 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5375 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5375 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5375 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5376 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5385 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5386 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5387 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5388 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5389 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5390 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5391 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5392 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5393 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5394 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5395 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5396 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5397 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5398 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5399 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5400 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5402 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5403 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5460 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5461 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5462 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5463 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5464 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5465 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5466 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5467 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5468 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5469 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5471 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5472 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5473 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5474 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5475 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5476 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 5458 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17395         1375158650100 Structure
(_unit VHDL (counter1_slice_35 0 5614 (structure 0 5666 ))
	(_version va7)
	(_time 1375158650101 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1b1b191c1f4d4a0d4e1d1e140e4048181a1e4d1c181d48)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650095)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5689 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5689 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5689 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5690 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5690 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5690 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5691 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5694 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5697 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5700 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5700 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5700 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5701 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5701 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5701 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5702 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5702 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5702 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5703 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5703 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5703 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_12 0 5706 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5709 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5711 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_11 0 5713 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_11 0 5716 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 5722 
		(_object
			(_process
				(line__5724(_architecture 0 0 5724 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__5725(_architecture 1 0 5725 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__5726(_architecture 2 0 5726 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__5727(_architecture 3 0 5727 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__5728(_architecture 4 0 5728 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__5729(_architecture 5 0 5729 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__5730(_architecture 6 0 5730 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__5731(_architecture 7 0 5731 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5735 
		(_object
			(_process
				(line__5737(_architecture 8 0 5737 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__5738(_architecture 9 0 5738 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__5739(_architecture 10 0 5739 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5617 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5618 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5619 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5620 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5620 (_entity (_string \"counter1_SLICE_35"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5625 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5626 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5627 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5628 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5629 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5630 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5631 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5632 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5633 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5634 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5635 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5636 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5637 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5638 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5639 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5640 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5641 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5642 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5643 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5644 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5645 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5646 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5647 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5648 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5649 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5650 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5651 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5652 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5653 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5654 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5656 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5656 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5656 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5657 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5657 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5657 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5658 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5658 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5658 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5659 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5659 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5659 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5660 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5669 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5670 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5671 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5672 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5673 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5674 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5675 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5676 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5677 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5678 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5679 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5680 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5681 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5682 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5683 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5684 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5686 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5687 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5744 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5745 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5746 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5747 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5748 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5749 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5750 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5751 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5752 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5753 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5755 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5756 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5757 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5758 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5759 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5760 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 5742 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17393         1375158650113 Structure
(_unit VHDL (counter1_slice_36 0 5898 (structure 0 5950 ))
	(_version va7)
	(_time 1375158650114 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2b2b292f2f7d7a3d7e2d2e243e7078282a2e7d2c282d78)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650108)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5973 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5973 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5973 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5974 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5974 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5974 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5975 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5978 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5981 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5984 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5984 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5984 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5985 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5985 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5985 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5986 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5986 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5986 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5987 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5987 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5987 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_10 0 5990 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5993 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5995 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_9 0 5997 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_9 0 6000 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 6006 
		(_object
			(_process
				(line__6008(_architecture 0 0 6008 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__6009(_architecture 1 0 6009 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__6010(_architecture 2 0 6010 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__6011(_architecture 3 0 6011 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__6012(_architecture 4 0 6012 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__6013(_architecture 5 0 6013 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__6014(_architecture 6 0 6014 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__6015(_architecture 7 0 6015 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6019 
		(_object
			(_process
				(line__6021(_architecture 8 0 6021 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__6022(_architecture 9 0 6022 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__6023(_architecture 10 0 6023 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5901 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5902 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5903 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5904 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5904 (_entity (_string \"counter1_SLICE_36"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5909 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5910 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5911 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5912 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5913 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5914 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5915 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5916 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5917 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5918 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5919 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5920 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5921 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5922 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5923 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5924 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5925 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5926 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5927 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5928 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5929 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5930 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5931 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5932 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5933 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5934 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5935 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5936 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5937 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5938 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5940 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5940 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5940 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5941 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5941 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5941 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5942 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5942 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5942 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5943 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5943 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5943 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5944 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5953 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5954 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5955 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5956 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5957 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5958 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5959 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5960 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5961 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5962 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5963 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5964 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5965 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5966 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5967 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5968 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5970 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5971 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6028 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6029 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6030 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6031 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6032 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6033 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6034 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6035 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6036 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6037 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6039 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6040 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6041 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6042 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6043 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6044 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 6026 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17392         1375158650126 Structure
(_unit VHDL (counter1_slice_37 0 6182 (structure 0 6234 ))
	(_version va7)
	(_time 1375158650127 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3b3b393e3f6d6a2d6e3d3e342e6068383a3e6d3c383d68)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650121)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6257 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6257 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6257 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6258 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6258 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6258 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6259 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6262 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6265 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6268 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6268 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6268 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6269 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6269 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6269 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6270 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6270 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6270 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6271 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6271 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6271 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_8 0 6274 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6277 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6279 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_7 0 6281 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_7 0 6284 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 6290 
		(_object
			(_process
				(line__6292(_architecture 0 0 6292 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__6293(_architecture 1 0 6293 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__6294(_architecture 2 0 6294 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__6295(_architecture 3 0 6295 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__6296(_architecture 4 0 6296 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__6297(_architecture 5 0 6297 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__6298(_architecture 6 0 6298 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__6299(_architecture 7 0 6299 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6303 
		(_object
			(_process
				(line__6305(_architecture 8 0 6305 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__6306(_architecture 9 0 6306 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__6307(_architecture 10 0 6307 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6185 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6186 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6187 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6188 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6188 (_entity (_string \"counter1_SLICE_37"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6190 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6191 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6192 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6193 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6194 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6195 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6196 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6197 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6198 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6199 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6200 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6201 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6202 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6203 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6204 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6205 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6206 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6207 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6208 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6209 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6210 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6211 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6212 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6213 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6214 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6215 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6216 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6217 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6218 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6219 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6220 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6221 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6222 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6224 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6224 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6224 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6226 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6226 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6226 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6228 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6237 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6238 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6239 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6240 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6241 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6242 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6243 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6244 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6245 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6246 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6247 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6248 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6249 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6250 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6251 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6252 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6254 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6255 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6312 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6313 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6314 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6315 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6316 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6317 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6318 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6319 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6320 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6321 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6323 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6324 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6325 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6326 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6327 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6328 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 6310 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17392         1375158650140 Structure
(_unit VHDL (counter1_slice_38 0 6466 (structure 0 6518 ))
	(_version va7)
	(_time 1375158650141 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4a4a48484d1c1b5c1f4c4f455f1119494b4f1c4d494c19)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650134)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6541 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6541 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6541 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6542 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6542 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6542 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6543 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6546 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6549 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6552 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6552 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6552 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6553 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6553 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6553 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6554 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6554 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6554 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6555 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6555 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6555 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_6 0 6558 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6561 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6563 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_5 0 6565 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_5 0 6568 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 6574 
		(_object
			(_process
				(line__6576(_architecture 0 0 6576 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__6577(_architecture 1 0 6577 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__6578(_architecture 2 0 6578 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__6579(_architecture 3 0 6579 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__6580(_architecture 4 0 6580 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__6581(_architecture 5 0 6581 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__6582(_architecture 6 0 6582 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__6583(_architecture 7 0 6583 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6587 
		(_object
			(_process
				(line__6589(_architecture 8 0 6589 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__6590(_architecture 9 0 6590 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__6591(_architecture 10 0 6591 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6469 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6470 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6471 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6472 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6472 (_entity (_string \"counter1_SLICE_38"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6477 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6482 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6483 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6484 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6485 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6486 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6487 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6488 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6489 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6490 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6491 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6492 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6493 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6497 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6498 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6499 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6500 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6501 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6502 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6503 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6504 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6505 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6506 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6508 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6508 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6508 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6509 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6509 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6509 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6510 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6510 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6510 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6511 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6511 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6511 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6512 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6521 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6522 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6523 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6524 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6525 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6526 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6527 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6528 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6529 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6530 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6531 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6532 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6533 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6534 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6535 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6538 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6539 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6596 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6597 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6598 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6599 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6600 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6601 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6602 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6603 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6604 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6605 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6607 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6608 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6609 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6610 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6611 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6612 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 6594 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17392         1375158650153 Structure
(_unit VHDL (counter1_slice_39 0 6750 (structure 0 6802 ))
	(_version va7)
	(_time 1375158650154 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5a5a58595d0c0b4c0f5c5f554f0109595b5f0c5d595c09)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650147)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6825 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6825 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6825 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6826 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6826 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6826 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6827 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6830 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6833 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6836 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6836 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6836 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6839 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6839 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6839 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_4 0 6842 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6845 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6847 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_3 0 6849 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_3 0 6852 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 6858 
		(_object
			(_process
				(line__6860(_architecture 0 0 6860 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__6861(_architecture 1 0 6861 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__6862(_architecture 2 0 6862 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__6863(_architecture 3 0 6863 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__6864(_architecture 4 0 6864 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__6865(_architecture 5 0 6865 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__6866(_architecture 6 0 6866 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__6867(_architecture 7 0 6867 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6871 
		(_object
			(_process
				(line__6873(_architecture 8 0 6873 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__6874(_architecture 9 0 6874 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__6875(_architecture 10 0 6875 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6753 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6754 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6755 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6756 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6756 (_entity (_string \"counter1_SLICE_39"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6763 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6764 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6765 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6766 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6767 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6781 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6782 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6783 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6784 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6785 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6786 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6787 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6788 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6789 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6790 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6792 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6792 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6792 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6793 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6793 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6793 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6794 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6794 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6794 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6795 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6795 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6795 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6796 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6805 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6806 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6807 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6808 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6809 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6810 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6811 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6812 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6813 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6814 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6815 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6816 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6817 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6818 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6819 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6820 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6822 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6823 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6880 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6881 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6882 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6883 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6884 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6885 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6886 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6887 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6888 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6889 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6891 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6892 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6893 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6894 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6895 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6896 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 6878 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 17392         1375158650169 Structure
(_unit VHDL (counter1_slice_40 0 7034 (structure 0 7086 ))
	(_version va7)
	(_time 1375158650170 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 69696b69363f387f3c6f6c667c323a6a686c3f6e6a6f3a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650163)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7109 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7109 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7109 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7110 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7110 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7110 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7117 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7120 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7120 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7120 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7121 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7121 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7121 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7122 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7122 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7122 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7123 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7123 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7123 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter_2 0 7126 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7129 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7131 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter_1 0 7133 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation counter1_counter_cry_0_1 0 7136 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 7142 
		(_object
			(_process
				(line__7144(_architecture 0 0 7144 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__7145(_architecture 1 0 7145 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__7146(_architecture 2 0 7146 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__7147(_architecture 3 0 7147 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__7148(_architecture 4 0 7148 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__7149(_architecture 5 0 7149 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__7150(_architecture 6 0 7150 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__7151(_architecture 7 0 7151 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7155 
		(_object
			(_process
				(line__7157(_architecture 8 0 7157 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__7158(_architecture 9 0 7158 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__7159(_architecture 10 0 7159 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7037 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7038 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7039 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7040 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7040 (_entity (_string \"counter1_SLICE_40"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7042 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7043 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7044 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7045 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7046 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7047 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7048 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7049 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7050 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7051 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7052 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7053 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7054 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7055 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7056 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7057 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7058 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7059 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7060 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7061 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7062 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7063 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7064 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7065 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7066 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7067 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7068 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7069 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7070 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7071 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7072 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7073 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7074 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7076 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7076 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7076 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7077 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7077 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7077 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7078 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7078 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7078 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7079 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7079 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7079 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7080 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7089 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7090 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7091 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7092 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7093 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7094 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7095 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7096 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7097 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7098 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7099 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7100 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7101 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7102 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7103 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7104 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7106 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7107 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7164 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7165 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7166 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7167 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7168 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7169 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7170 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7171 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7172 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7173 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7175 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7176 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7177 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7178 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7179 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7180 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 7162 (_process (_simple)(_target(8)(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(23)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 2534          1375158650178 Structure
(_unit VHDL (lut4 0 7318 (structure 0 7326 ))
	(_version va7)
	(_time 1375158650179 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 69693b68653f397a6c6d2a323d6e6d6a6d6f3a6e6c)
	(_entity
		(_time 1375158650175)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 7328 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010001010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010001010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7319 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7319 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7319 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7319 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7320 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2538          1375158650186 Structure
(_unit VHDL (lut40013 0 7339 (structure 0 7347 ))
	(_version va7)
	(_time 1375158650187 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 79792b79752f296a7c786926287a787a7a7f2a7e7c)
	(_entity
		(_time 1375158650182)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 7349 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100101011001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100101011001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7340 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7340 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7340 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7340 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7341 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2902          1375158650192 Structure
(_unit VHDL (vmuxregsre0014 0 7360 (structure 0 7369 ))
	(_version va7)
	(_time 1375158650193 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 79787e78242f286e707d6b232d7f7e7e7a7e7b7f7c)
	(_entity
		(_time 1375158650190)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 7371 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7361 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7361 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7361 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7362 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7362 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7362 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7363 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 15045         1375158650201 Structure
(_unit VHDL (counter1_slice_41 0 7382 (structure 0 7424 ))
	(_version va7)
	(_time 1375158650202 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 89898b87d6dfd89f888b9dd3dd8e8b8a888cdf8e8a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650196)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7451 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7451 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7451 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7451 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7452 (_entity (_out ))))
			)
		)
		(lut40013
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7455 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7455 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7455 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7455 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7456 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7448 (_entity (_out ))))
			)
		)
		(vmuxregsre0014
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7459 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7459 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7459 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7460 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7460 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7460 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7461 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7445 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_next_state_1_res_lat_RNI6609 0 7464 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation counter1_next_state_1_res_lat_RNIDD0I 0 7466 (_component lut40013 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40013)
		)
	)
	(_instantiation DRIVEGND 0 7468 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_next_state_1_II_0 0 7470 (_component vmuxregsre0014 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0014)
		)
	)
	(_instantiation DRIVEVCC 0 7473 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 7477 
		(_object
			(_process
				(line__7479(_architecture 0 0 7479 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__7480(_architecture 1 0 7480 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__7481(_architecture 2 0 7481 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__7482(_architecture 3 0 7482 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__7483(_architecture 4 0 7483 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__7484(_architecture 5 0 7484 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__7485(_architecture 6 0 7485 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__7486(_architecture 7 0 7486 (_procedure_call (_simple)(_target(19))(_sensitivity(7)))))
				(line__7487(_architecture 8 0 7487 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7491 
		(_object
			(_process
				(line__7493(_architecture 9 0 7493 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__7494(_architecture 10 0 7494 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7385 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7386 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7387 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7388 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7388 (_entity (_string \"counter1_SLICE_41"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7390 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7391 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7392 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7393 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7397 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7407 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7408 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7409 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7410 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7411 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7412 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7413 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7415 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7415 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7415 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7416 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7416 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7416 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7417 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7417 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7417 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7418 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7418 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7418 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7427 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7428 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7429 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7430 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7431 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7432 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7433 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7434 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7435 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7436 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7437 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7438 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7439 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7440 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7442 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7443 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7499 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7500 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7501 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7502 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7503 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7504 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7506 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7507 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7508 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7509 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 7497 (_process (_simple)(_target(9)(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(18)(20)(22)(23)(24)(25))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 2538          1375158650211 Structure
(_unit VHDL (lut40015 0 7598 (structure 0 7606 ))
	(_version va7)
	(_time 1375158650212 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8989db8685dfd99a8c8899d6d88a888a8c8fda8e8c)
	(_entity
		(_time 1375158650209)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 7608 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7599 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7599 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7599 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7599 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7600 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 3432          1375158650221 Structure
(_unit VHDL (vmuxregsre0016 0 7619 (structure 0 7628 ))
	(_version va7)
	(_time 1375158650222 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 98999f97c4cec98f91998ac2cc9e9f9f9b9f9a9e9d)
	(_entity
		(_time 1375158650215)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 125 (_entity (_in ((i 1))))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1577 1 871 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 873 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 874 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 875 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 876 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 877 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 878 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST50 0 7631 (_component .machxo2.components.and2 )
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_entity machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation INST01 0 7633 (_component .machxo2.components.fl1s1d )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1s1d)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7620 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7620 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7620 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7621 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7621 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7621 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7622 (_entity (_out ))))
		(_signal (_internal GATE ~extieee.std_logic_1164.STD_LOGIC 0 7629 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1577 (machxo2 components ~STRING~1577)))
	)
)
V 000050 55 11802         1375158650231 Structure
(_unit VHDL (counter1_slice_43 0 7644 (structure 0 7678 ))
	(_version va7)
	(_time 1375158650232 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a8a8aafff6fef9beaffabcf2fcafaaaba9adfeafab)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650225)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40015
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7699 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7699 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7699 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7699 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7700 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7696 (_entity (_out ))))
			)
		)
		(vmuxregsre0016
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7703 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7703 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7703 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7704 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7704 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7704 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7705 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7693 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_counter1_VCC_000_BUF1_BUF1 0 7708 (_component lut40015 )
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40015)
		)
	)
	(_instantiation DRIVEGND 0 7710 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_next_state_0_res_lat 0 7712 (_component vmuxregsre0016 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0016)
		)
	)
	(_instantiation DRIVEVCC 0 7715 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 7719 
		(_object
			(_process
				(line__7721(_architecture 0 0 7721 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__7722(_architecture 1 0 7722 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__7723(_architecture 2 0 7723 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7727 
		(_object
			(_process
				(line__7729(_architecture 3 0 7729 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__7730(_architecture 4 0 7730 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__7731(_architecture 5 0 7731 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7647 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7648 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7649 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7650 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7650 (_entity (_string \"counter1_SLICE_43"\))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 7653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7657 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7658 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7659 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7660 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7661 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7662 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7663 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 7664 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7665 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7666 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7667 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7668 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7669 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7671 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7671 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7671 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7672 (_entity (_out ))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7672 (_entity (_out )(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7681 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7682 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7683 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 7684 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7685 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7686 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7687 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7688 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7690 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7691 (_architecture (_uni ))))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7735 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7736 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7738 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7739 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 7740 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7741 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 7742 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7743 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7744 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7745 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 7734 (_process (_simple)(_target(3)(4))(_sensitivity(6)(8)(10)(11)(12))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(5395276 )
		(12369 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2538          1375158650242 Structure
(_unit VHDL (lut40017 0 7837 (structure 0 7845 ))
	(_version va7)
	(_time 1375158650243 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a8a8fafea5fef8bbada9b8f7f9aba9abafaefbafad)
	(_entity
		(_time 1375158650239)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 7847 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010100010101000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010100010101000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7838 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7838 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7838 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7838 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7839 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16419         1375158650254 Structure
(_unit VHDL (counter1_slice_44 0 7858 (structure 0 7906 ))
	(_version va7)
	(_time 1375158650255 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b7b7b5e3e6e1e6a1b4e6a3ede3b0b5b4b6b2e1b0b4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650246)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40013
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7939 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7939 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7939 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7939 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7940 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7936 (_entity (_out ))))
			)
		)
		(lut40017
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7943 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7943 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7943 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7943 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7944 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7928 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7928 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7928 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7929 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7929 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7929 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7930 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7933 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_next_state_0_res_lat_RNIR5C81 0 7947 (_component lut40013 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40013)
		)
	)
	(_instantiation DRIVEGND 0 7949 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_state_RNICTED1_0 0 7951 (_component lut40017 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40017)
		)
	)
	(_instantiation counter1_next_state_0_II_0 0 7953 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7956 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 7960 
		(_object
			(_process
				(line__7962(_architecture 0 0 7962 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__7963(_architecture 1 0 7963 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__7964(_architecture 2 0 7964 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__7965(_architecture 3 0 7965 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__7966(_architecture 4 0 7966 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__7967(_architecture 5 0 7967 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__7968(_architecture 6 0 7968 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__7969(_architecture 7 0 7969 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__7970(_architecture 8 0 7970 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7974 
		(_object
			(_process
				(line__7976(_architecture 9 0 7976 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__7977(_architecture 10 0 7977 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__7978(_architecture 11 0 7978 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7861 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7862 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7863 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7864 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7864 (_entity (_string \"counter1_SLICE_44"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7866 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7867 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7868 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7869 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7870 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7871 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7872 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 7873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7875 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7876 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7877 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7878 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7879 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7880 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7881 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7882 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7883 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7884 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7885 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7886 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7887 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7888 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7889 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 7890 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7891 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7892 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7893 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7894 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7895 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7897 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7897 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7897 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7898 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7898 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7898 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7899 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7899 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7899 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7900 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7900 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7900 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7909 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7910 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7911 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7912 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7913 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7914 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7915 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7916 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7917 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 7918 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7919 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7920 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7921 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7922 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7923 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7925 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7926 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7983 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7984 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7985 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7986 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7987 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7988 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7990 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7991 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 7992 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7993 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 7994 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7995 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7996 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7997 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 7981 (_process (_simple)(_target(9)(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(19)(21)(23)(24)(25)(26))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
V 000050 55 3430          1375158650262 Structure
(_unit VHDL (vmuxregsre0018 0 8116 (structure 0 8125 ))
	(_version va7)
	(_time 1375158650263 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c7c6c092949196d0cec6d59d93c1c0c0c4c0c5c1c2)
	(_entity
		(_time 1375158650260)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 125 (_entity (_in ((i 1))))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1577 1 871 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 873 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 874 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 875 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 876 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 877 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 878 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST50 0 8128 (_component .machxo2.components.and2 )
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_entity machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_instantiation INST01 0 8130 (_component .machxo2.components.fl1s1d )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1s1d)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8117 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8117 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8117 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8118 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8118 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8118 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8119 (_entity (_out ))))
		(_signal (_internal GATE ~extieee.std_logic_1164.STD_LOGIC 0 8126 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1577 (machxo2 components ~STRING~1577)))
	)
)
V 000050 55 10243         1375158650270 Structure
(_unit VHDL (slice_46 0 8141 (structure 0 8167 ))
	(_version va7)
	(_time 1375158650271 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c7c6c59293909ad1cdc0d29ec0c4c3c4c1c0c4c194)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650266)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40015
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 8187 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 8187 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8187 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8187 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8188 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8184 (_entity (_out ))))
			)
		)
		(vmuxregsre0018
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8191 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8191 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8191 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8192 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8192 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8192 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8193 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8181 (_entity (_out ))))
			)
		)
	)
	(_instantiation VCCI 0 8196 (_component lut40015 )
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40015)
		)
	)
	(_instantiation DRIVEGND 0 8198 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_counter1_VCC_001_BUF1_BUF1 0 8200 (_component lut40015 )
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40015)
		)
	)
	(_instantiation counter1_next_state_1_res_lat 0 8202 (_component vmuxregsre0018 )
		(_port
			((D0)(VCCIS))
			((D1)(DI0_dly))
			((SD)(VCCIS))
			((SP)(VCCIS))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0018)
		)
	)
	(_instantiation DRIVEVCC 0 8205 (_component vcc )
		(_port
			((PWR1)(VCCIS))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 8209 
		(_object
			(_process
				(line__8211(_architecture 0 0 8211 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__8212(_architecture 1 0 8212 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8216 
		(_object
			(_process
				(line__8218(_architecture 2 0 8218 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__8219(_architecture 3 0 8219 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8144 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8145 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8146 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8147 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8147 (_entity (_string \"SLICE_46"\))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8149 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8150 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8152 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8153 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8154 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8155 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8156 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8157 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8158 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8160 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8160 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8160 (_entity (_out ))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8161 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8161 (_entity (_out ))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8170 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8171 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8172 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8173 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8174 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8175 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8176 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8178 (_architecture (_uni ))))
		(_signal (_internal VCCIS ~extieee.std_logic_1164.STD_LOGIC 0 8179 (_architecture (_uni ))))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8223 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8224 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8226 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8227 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8228 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8229 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 8222 (_process (_simple)(_target(2)(3)(4))(_sensitivity(6)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12369 )
	)
	(_model . Structure 5 -1
	)
)
V 000050 55 2538          1375158650278 Structure
(_unit VHDL (lut40019 0 8289 (structure 0 8297 ))
	(_version va7)
	(_time 1375158650279 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d7d78584d58187c4d2d6c78886d4d6d4ded184d0d2)
	(_entity
		(_time 1375158650275)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 8299 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010011100100111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010011100100111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 8290 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 8290 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8290 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8290 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8291 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16524         1375158650288 Structure
(_unit VHDL (counter1_slice_47 0 8310 (structure 0 8356 ))
	(_version va7)
	(_time 1375158650289 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d7d7d585868186c1d481c38d83d0d5d4d6d281d0d4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650283)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40013
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 8390 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 8390 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8390 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8390 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8391 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8387 (_entity (_out ))))
			)
		)
		(lut40019
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 8394 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 8394 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8394 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8394 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8395 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8379 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8379 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8379 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8380 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8380 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8380 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8381 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8384 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_next_state_1_res_lat_RNIUQE6 0 8398 (_component lut40013 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40013)
		)
	)
	(_instantiation DRIVEGND 0 8400 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_next_state_0_res_lat_RNIR5C81_0 0 8402 (_component lut40019 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40019)
		)
	)
	(_instantiation counter1_state_1 0 8404 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 8407 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation counter1_state_0 0 8409 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 8414 
		(_object
			(_process
				(line__8416(_architecture 0 0 8416 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__8417(_architecture 1 0 8417 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__8418(_architecture 2 0 8418 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__8419(_architecture 3 0 8419 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__8420(_architecture 4 0 8420 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__8421(_architecture 5 0 8421 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__8422(_architecture 6 0 8422 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__8423(_architecture 7 0 8423 (_procedure_call (_simple)(_target(21))(_sensitivity(7)))))
				(line__8424(_architecture 8 0 8424 (_procedure_call (_simple)(_target(23))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8428 
		(_object
			(_process
				(line__8430(_architecture 9 0 8430 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__8431(_architecture 10 0 8431 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__8432(_architecture 11 0 8432 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8313 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8314 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8315 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8316 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8316 (_entity (_string \"counter1_SLICE_47"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8318 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8319 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8320 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8321 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8322 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8323 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8324 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8325 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8331 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8332 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8333 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8335 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8336 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8337 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8338 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8339 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8340 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8341 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8342 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8343 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8344 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8346 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8346 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8346 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8347 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8347 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8347 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8348 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8348 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8348 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8349 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8349 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8349 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8350 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8359 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8360 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8361 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8362 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8363 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8364 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8365 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8366 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8367 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8368 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8369 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8370 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8371 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8372 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8373 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8374 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8376 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8377 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8437 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8438 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8439 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8440 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8441 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8442 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8443 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8444 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8446 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8447 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8448 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8449 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8450 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8451 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 8435 (_process (_simple)(_target(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(20)(22)(24)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 13 -1
	)
)
V 000050 55 2538          1375158650297 Structure
(_unit VHDL (lut40020 0 8563 (structure 0 8571 ))
	(_version va7)
	(_time 1375158650298 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e6e6b4b4e5b0b6f5e3e7f6b9b7e5e4e5e6e0b5e1e3)
	(_entity
		(_time 1375158650295)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 8573 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111011101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111011101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 8564 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 8564 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8564 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8564 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8565 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2538          1375158650303 Structure
(_unit VHDL (lut40021 0 8584 (structure 0 8592 ))
	(_version va7)
	(_time 1375158650304 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e6e6b4b4e5b0b6f5e3e7f6b9b7e5e4e5e7e0b5e1e3)
	(_entity
		(_time 1375158650301)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 8594 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000100010001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000100010001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 8585 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 8585 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8585 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8585 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8586 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 13313         1375158650315 Structure
(_unit VHDL (slice_48 0 8605 (structure 0 8640 ))
	(_version va7)
	(_time 1375158650316 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f6f7f4a6a3a1abe0a7a6e3aff1f5f2f5fef1f5f0a5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650307)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40020
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 8669 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 8669 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8669 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8669 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8670 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8666 (_entity (_out ))))
			)
		)
		(lut40021
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 8673 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 8673 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8673 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8673 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8674 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8658 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8658 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8658 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8659 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8659 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8659 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8660 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8663 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_state_RNIHN25_0 0 8677 (_component lut40020 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40020)
		)
	)
	(_instantiation DRIVEGND 0 8679 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation REG_stb_i 0 8681 (_component lut40021 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40021)
		)
	)
	(_instantiation counter1_rst_out 0 8683 (_component vmuxregsre )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 8686 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 8690 
		(_object
			(_process
				(line__8692(_architecture 0 0 8692 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__8693(_architecture 1 0 8693 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__8694(_architecture 2 0 8694 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__8695(_architecture 3 0 8695 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__8696(_architecture 4 0 8696 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__8697(_architecture 5 0 8697 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8701 
		(_object
			(_process
				(line__8703(_architecture 6 0 8703 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__8704(_architecture 7 0 8704 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8608 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8609 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8610 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8611 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8611 (_entity (_string \"SLICE_48"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8614 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8616 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8617 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8624 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8625 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8626 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8627 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8628 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8629 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8630 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8632 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8632 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8632 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8633 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 8633 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8633 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8634 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8634 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8634 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8643 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8644 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8645 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8646 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8647 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8648 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8649 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8650 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8651 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8652 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8653 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8655 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8656 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8709 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8710 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8711 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8712 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8713 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8714 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 8716 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8717 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8718 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8719 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 8707 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)(12)(14)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2538          1375158650323 Structure
(_unit VHDL (lut40022 0 8799 (structure 0 8807 ))
	(_version va7)
	(_time 1375158650324 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f6f6a4a7f5a0a6e5f3f7e6a9a7f5f4f5f4f0a5f1f3)
	(_entity
		(_time 1375158650321)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 8809 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110001011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110001011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 8800 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 8800 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8800 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8800 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8801 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2538          1375158650329 Structure
(_unit VHDL (lut40023 0 8820 (structure 0 8828 ))
	(_version va7)
	(_time 1375158650330 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 05055402055355160004155a540607060603560200)
	(_entity
		(_time 1375158650327)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 8830 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0110010001100100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0110010001100100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 8821 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 8821 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8821 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8821 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8822 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2904          1375158650335 Structure
(_unit VHDL (vmuxregsre0024 0 8841 (structure 0 8850 ))
	(_version va7)
	(_time 1375158650336 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 05040103545354120c01175f510302020602070300)
	(_entity
		(_time 1375158650333)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3bx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1570 1 785 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 787 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 788 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 789 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 790 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 791 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 792 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 793 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 8852 (_component .machxo2.components.fl1p3bx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3bx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8842 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8842 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8842 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8843 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8843 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8843 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8844 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1570 (machxo2 components ~STRING~1570)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16956         1375158650342 Structure
(_unit VHDL (counter1_slice_49 0 8863 (structure 0 8914 ))
	(_version va7)
	(_time 1375158650343 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 151514124643440340131114004e461614104312161346)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650339)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40022
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 8943 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 8943 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8943 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8943 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8944 (_entity (_out ))))
			)
		)
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 8947 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 8947 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 8947 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8947 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8948 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8940 (_entity (_out ))))
			)
		)
		(vmuxregsre0024
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8951 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8951 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8951 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8952 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8952 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8952 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8953 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8937 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_state_4_0 0 8956 (_component lut40022 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40022)
		)
	)
	(_instantiation counter1_un1_counter_2_0 0 8958 (_component lut40023 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation DRIVEGND 0 8960 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_next_state_1_II_1 0 8962 (_component vmuxregsre0024 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0024)
		)
	)
	(_instantiation DRIVEVCC 0 8965 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 8969 
		(_object
			(_process
				(line__8971(_architecture 0 0 8971 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__8972(_architecture 1 0 8972 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__8973(_architecture 2 0 8973 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__8974(_architecture 3 0 8974 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__8975(_architecture 4 0 8975 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__8976(_architecture 5 0 8976 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__8977(_architecture 6 0 8977 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__8978(_architecture 7 0 8978 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__8979(_architecture 8 0 8979 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
				(line__8980(_architecture 9 0 8980 (_procedure_call (_simple)(_target(24))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8984 
		(_object
			(_process
				(line__8986(_architecture 10 0 8986 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__8987(_architecture 11 0 8987 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__8988(_architecture 12 0 8988 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8866 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8867 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8868 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8869 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8869 (_entity (_string \"counter1_SLICE_49"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8871 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8872 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8875 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8876 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8877 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8878 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 8879 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8880 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8881 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8882 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8883 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8890 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8891 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8892 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8893 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8894 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8895 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8896 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 8897 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8898 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8899 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8900 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8901 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8902 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8904 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8904 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8904 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8905 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8905 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8905 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8906 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 8906 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8906 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8907 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8907 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8907 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8908 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8917 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8918 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8919 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8920 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8921 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8922 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8923 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8924 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8925 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8926 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 8927 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8928 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8929 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8930 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8931 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8932 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8934 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8935 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8993 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8994 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8995 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8996 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8997 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8998 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 9000 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9001 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9002 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9003 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 9004 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9005 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9006 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9007 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8991 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(21)(23)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2538          1375158650350 Structure
(_unit VHDL (lut40025 0 9129 (structure 0 9137 ))
	(_version va7)
	(_time 1375158650351 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 15154413154345061014054a441617161013461210)
	(_entity
		(_time 1375158650348)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 9139 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0100010001000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0100010001000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9130 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9130 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 9130 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 9130 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9131 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2538          1375158650356 Structure
(_unit VHDL (lut40026 0 9150 (structure 0 9158 ))
	(_version va7)
	(_time 1375158650357 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 15154413154345061014054a441617161313461210)
	(_entity
		(_time 1375158650354)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 9160 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9151 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9151 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 9151 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 9151 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9152 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 15868         1375158650365 Structure
(_unit VHDL (counter1_slice_50 0 9171 (structure 0 9217 ))
	(_version va7)
	(_time 1375158650366 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2525242176737433262a317f712227262420732226)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650360)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40025
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9249 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9249 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 9249 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 9249 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9250 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9241 (_entity (_out ))))
			)
		)
		(lut40026
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9253 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9253 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 9253 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 9253 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9254 (_entity (_out ))))
			)
		)
		(vmuxregsre0024
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9244 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9244 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9244 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9245 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9245 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9245 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9246 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9238 (_entity (_out ))))
			)
		)
	)
	(_instantiation counter1_un1_counter_2_0_a2 0 9257 (_component lut40025 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40025)
		)
	)
	(_instantiation DRIVEGND 0 9259 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation counter1_next_state_0_sqmuxa_1_2_a2 0 9261 (_component lut40026 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40026)
		)
	)
	(_instantiation counter1_next_state_0_II_1 0 9263 (_component vmuxregsre0024 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0024)
		)
	)
	(_instantiation DRIVEVCC 0 9266 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 9270 
		(_object
			(_process
				(line__9272(_architecture 0 0 9272 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__9273(_architecture 1 0 9273 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__9274(_architecture 2 0 9274 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__9275(_architecture 3 0 9275 (_procedure_call (_simple)(_target(14))(_sensitivity(3)))))
				(line__9276(_architecture 4 0 9276 (_procedure_call (_simple)(_target(15))(_sensitivity(4)))))
				(line__9277(_architecture 5 0 9277 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
				(line__9278(_architecture 6 0 9278 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__9279(_architecture 7 0 9279 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9283 
		(_object
			(_process
				(line__9285(_architecture 8 0 9285 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__9286(_architecture 9 0 9286 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__9287(_architecture 10 0 9287 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9174 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9175 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9176 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9177 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9177 (_entity (_string \"counter1_SLICE_50"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9179 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9180 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9181 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9182 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9183 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9184 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9185 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9186 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9187 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9188 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9189 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9190 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9191 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9192 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9193 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9194 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9195 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9196 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9197 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9198 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9199 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9200 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 9201 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9202 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9203 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9204 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9205 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9206 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9208 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9208 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9208 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9209 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9209 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 9209 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9210 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9210 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9210 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9211 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9211 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9220 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9221 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9222 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9223 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9224 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9225 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9226 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9227 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9228 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9229 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9230 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9231 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9232 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9233 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9235 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9236 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9292 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9293 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9294 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9295 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9296 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9297 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 9299 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9300 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9301 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9302 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 9303 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9304 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9305 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9306 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 11 0 9290 (_process (_simple)(_target(8)(9)(10))(_sensitivity(11)(12)(13)(14)(15)(17)(19)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 12 -1
	)
)
V 000050 55 1665          1375158650373 Structure
(_unit VHDL (xo2iobuf 0 9422 (structure 0 9429 ))
	(_version va7)
	(_time 1375158650374 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 34353e31666662223c32726e6733313232333c3262)
	(_entity
		(_time 1375158650371)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.obzpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1665 (_entity (_in ((i 1))))))
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 1 1666 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1667 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST5 0 9431 (_component .machxo2.components.obzpd )
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_entity machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9423 (_entity (_in ))))
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 9423 (_entity (_in ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9423 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4647          1375158650380 Structure
(_unit VHDL (sync_outb 0 9441 (structure 0 9458 ))
	(_version va7)
	(_time 1375158650381 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 34353530396335223337726e333331333032363337)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650377)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9469 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 9469 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9469 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9466 (_entity (_out ))))
			)
		)
	)
	(_instantiation sync_out_pad 0 9472 (_component xo2iobuf )
		(_port
			((I)(IOLDO_ipd))
			((T)(GNDI))
			((PAD)(syncout_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 9474 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9478 
		(_object
			(_process
				(line__9480(_architecture 0 0 9480 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9444 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9445 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9446 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9447 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9447 (_entity (_string \"sync_outB"\))))
		(_generic (_internal tipd_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_IOLDO_syncout ~extvital2000.VITAL_Timing.VitalDelayType01 0 9450 (_entity (((ns 0))((ns 0))))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 9452 (_entity (_in ))))
		(_port (_internal syncout ~extieee.std_logic_1164.STD_LOGIC 0 9452 (_entity (_out )(_param_out))))
		(_signal (_internal IOLDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9461 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal syncout_out ~extieee.std_logic_1164.STD_LOGIC 0 9462 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9464 (_architecture (_uni ))))
		(_variable (_internal syncout_zd ~extieee.std_logic_1164.STD_LOGIC 0 9484 (_process 0 ((i 1)))))
		(_variable (_internal syncout_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9485 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9483 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668184435 7632239 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2479          1375158650386 Structure
(_unit VHDL (mfflsre 0 9514 (structure 0 9522 ))
	(_version va7)
	(_time 1375158650387 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 34346231366366226631276f673231326032323232)
	(_entity
		(_time 1375158650384)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fd1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1553 1 612 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 614 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 615 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 616 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 617 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 618 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 9524 (_component .machxo2.components.fd1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((ck)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fd1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9515 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9515 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9515 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9516 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9516 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1553 (machxo2 components ~STRING~1553)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9814          1375158650393 Structure
(_unit VHDL (sync_out_mgiol 0 9535 (structure 0 9566 ))
	(_version va7)
	(_time 1375158650394 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 44454547491345524e14021e434341434041124210)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650390)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(mfflsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9582 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9582 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9582 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9583 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9583 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9579 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1_qio 0 9586 (_component mfflsre )
		(_port
			((D0)(OPOS_dly))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(IOLDO_out))
		)
		(_use (_entity . mfflsre)
		)
	)
	(_instantiation DRIVEVCC 0 9589 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 9593 
		(_object
			(_process
				(line__9595(_architecture 0 0 9595 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__9596(_architecture 1 0 9596 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__9597(_architecture 2 0 9597 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9601 
		(_object
			(_process
				(line__9603(_architecture 3 0 9603 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__9604(_architecture 4 0 9604 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__9605(_architecture 5 0 9605 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9538 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9539 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9540 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9541 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9541 (_entity (_string \"sync_out_MGIOL"\))))
		(_generic (_internal tipd_OPOS ~extvital2000.VITAL_Timing.VitalDelayType01 0 9543 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9544 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9545 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9546 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9547 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9548 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OPOS_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9549 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OPOS_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9550 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OPOS_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9551 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9552 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9553 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9554 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9555 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9556 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9557 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 9559 (_entity (_out )(_param_out))))
		(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 9559 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9559 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9560 (_entity (_in ))))
		(_signal (_internal IOLDO_out ~extieee.std_logic_1164.STD_LOGIC 0 9569 (_architecture (_uni ((i 1))))))
		(_signal (_internal OPOS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9570 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OPOS_dly ~extieee.std_logic_1164.STD_LOGIC 0 9571 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9572 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9573 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9574 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9575 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9577 (_architecture (_uni ))))
		(_variable (_internal IOLDO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9609 (_process 0 ((i 1)))))
		(_variable (_internal IOLDO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9610 (_process 0 )))
		(_variable (_internal tviol_OPOS_CLK ~extieee.std_logic_1164.X01 0 9612 (_process 0 ((i 2)))))
		(_variable (_internal OPOS_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9613 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9614 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9615 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9616 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9617 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 9608 (_process (_simple)(_target(0))(_sensitivity(4)(6)(8)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1397706831 )
		(4934723 )
		(5395276 )
		(1145851721 79 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 1464          1375158650400 Structure
(_unit VHDL (xo2iobuf0027 0 9696 (structure 0 9703 ))
	(_version va7)
	(_time 1375158650401 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 44454e46161612524c42021e174341424247444744)
	(_entity
		(_time 1375158650398)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ibpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1626 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1627 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST1 0 9705 (_component .machxo2.components.ibpd )
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_entity machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9697 (_entity (_out ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9697 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 5170          1375158650408 Structure
(_unit VHDL (sync_inb 0 9715 (structure 0 9735 ))
	(_version va7)
	(_time 1375158650409 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5352525159045245555715090b550655515450545a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650404)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0027
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9742 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9742 (_entity (_in ))))
			)
		)
	)
	(_instantiation sync_in_pad 0 9745 (_component xo2iobuf0027 )
		(_port
			((Z)(PADDI_out))
			((PAD)(syncin_ipd))
		)
		(_use (_entity . xo2iobuf0027)
		)
	)
	(_block WireDelay 0 9749 
		(_object
			(_process
				(line__9751(_architecture 0 0 9751 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9718 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9719 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9720 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9721 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9721 (_entity (_string \"sync_inB"\))))
		(_generic (_internal tipd_syncin ~extvital2000.VITAL_Timing.VitalDelayType01 0 9723 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_syncin_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_syncin ~extvital2000.VITAL_Timing.VitalDelayType 0 9725 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_syncin_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9726 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_syncin_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9727 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9729 (_entity (_out )(_param_out))))
		(_port (_internal syncin ~extieee.std_logic_1164.STD_LOGIC 0 9729 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9738 (_architecture (_uni ((i 1))))))
		(_signal (_internal syncin_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9739 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9755 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9756 (_process 0 )))
		(_variable (_internal tviol_syncin_syncin ~extieee.std_logic_1164.X01 0 9758 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_syncin ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9759 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9754 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1668184435 28265 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 1669          1375158650414 Structure
(_unit VHDL (xo2iobuf0028 0 9799 (structure 0 9806 ))
	(_version va7)
	(_time 1375158650415 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 53525950060105455b551509005456555550535053)
	(_entity
		(_time 1375158650412)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.obzpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1665 (_entity (_in ((i 1))))))
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 1 1666 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1667 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST5 0 9808 (_component .machxo2.components.obzpd )
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_entity machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9800 (_entity (_in ))))
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 9800 (_entity (_in ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9800 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4651          1375158650420 Structure
(_unit VHDL (ff_clr_ib 0 9818 (structure 0 9835 ))
	(_version va7)
	(_time 1375158650421 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 636367636637617564632038306635656a65616565)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650418)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9846 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 9846 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9846 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9843 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff_clr_i_pad 0 9849 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(ffclri_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 9851 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9855 
		(_object
			(_process
				(line__9857(_architecture 0 0 9857 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9821 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9822 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9823 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9824 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9824 (_entity (_string \"ff_clr_iB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9826 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_ffclri ~extvital2000.VITAL_Timing.VitalDelayType01 0 9827 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 9829 (_entity (_in ))))
		(_port (_internal ffclri ~extieee.std_logic_1164.STD_LOGIC 0 9829 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9838 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal ffclri_out ~extieee.std_logic_1164.STD_LOGIC 0 9839 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9841 (_architecture (_uni ))))
		(_variable (_internal ffclri_zd ~extieee.std_logic_1164.STD_LOGIC 0 9861 (_process 0 ((i 1)))))
		(_variable (_internal ffclri_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9862 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9860 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1818453606 26994 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4641          1375158650428 Structure
(_unit VHDL (prt_o_3_b 0 9891 (structure 0 9908 ))
	(_version va7)
	(_time 1375158650429 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 63626162623533763163253a646060663565616463)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650424)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9919 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 9919 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9919 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9916 (_entity (_out ))))
			)
		)
	)
	(_instantiation PRT_O_pad_3 0 9922 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PRTO3_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 9924 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 9928 
		(_object
			(_process
				(line__9930(_architecture 0 0 9930 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9894 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9895 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9896 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9897 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9897 (_entity (_string \"PRT_O_3_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PRTO3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9900 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 9902 (_entity (_in ))))
		(_port (_internal PRTO3 ~extieee.std_logic_1164.STD_LOGIC 0 9902 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9911 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PRTO3_out ~extieee.std_logic_1164.STD_LOGIC 0 9912 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9914 (_architecture (_uni ))))
		(_variable (_internal PRTO3_zd ~extieee.std_logic_1164.STD_LOGIC 0 9934 (_process 0 ((i 1)))))
		(_variable (_internal PRTO3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9935 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9933 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330926160 51 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4647          1375158650436 Structure
(_unit VHDL (prt_o_2_b 0 9964 (structure 0 9981 ))
	(_version va7)
	(_time 1375158650437 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 73727173722523662173352a747071762575717473)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650434)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 9992 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 9992 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9992 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9989 (_entity (_out ))))
			)
		)
	)
	(_instantiation PRT_O_pad_2 0 9995 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PRTO2_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 9997 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10001 
		(_object
			(_process
				(line__10003(_architecture 0 0 10003 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9967 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9968 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9969 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9970 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9970 (_entity (_string \"PRT_O_2_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PRTO2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9973 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 9975 (_entity (_in ))))
		(_port (_internal PRTO2 ~extieee.std_logic_1164.STD_LOGIC 0 9975 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9984 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PRTO2_out ~extieee.std_logic_1164.STD_LOGIC 0 9985 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9987 (_architecture (_uni ))))
		(_variable (_internal PRTO2_zd ~extieee.std_logic_1164.STD_LOGIC 0 10007 (_process 0 ((i 1)))))
		(_variable (_internal PRTO2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10008 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10006 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330926160 50 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4667          1375158650445 Structure
(_unit VHDL (prt_o_1_b 0 10037 (structure 0 10054 ))
	(_version va7)
	(_time 1375158650446 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 73727173722523662173352a747072762575717473)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650441)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10065 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10065 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10065 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10062 (_entity (_out ))))
			)
		)
	)
	(_instantiation PRT_O_pad_1 0 10068 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PRTO1_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 10070 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10074 
		(_object
			(_process
				(line__10076(_architecture 0 0 10076 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10040 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10041 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10042 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10043 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10043 (_entity (_string \"PRT_O_1_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10045 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PRTO1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10046 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 10048 (_entity (_in ))))
		(_port (_internal PRTO1 ~extieee.std_logic_1164.STD_LOGIC 0 10048 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10057 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PRTO1_out ~extieee.std_logic_1164.STD_LOGIC 0 10058 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10060 (_architecture (_uni ))))
		(_variable (_internal PRTO1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10080 (_process 0 ((i 1)))))
		(_variable (_internal PRTO1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10081 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10079 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330926160 49 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4667          1375158650451 Structure
(_unit VHDL (prt_o_0_b 0 10110 (structure 0 10127 ))
	(_version va7)
	(_time 1375158650452 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8283808d82d4d297d082c4db85818287d484808582)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650449)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10138 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10138 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10138 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10135 (_entity (_out ))))
			)
		)
	)
	(_instantiation PRT_O_pad_0 0 10141 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PRTO0_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 10143 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10147 
		(_object
			(_process
				(line__10149(_architecture 0 0 10149 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10113 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10114 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10115 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10116 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10116 (_entity (_string \"PRT_O_0_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PRTO0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10119 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 10121 (_entity (_in ))))
		(_port (_internal PRTO0 ~extieee.std_logic_1164.STD_LOGIC 0 10121 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10130 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PRTO0_out ~extieee.std_logic_1164.STD_LOGIC 0 10131 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10133 (_architecture (_uni ))))
		(_variable (_internal PRTO0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10153 (_process 0 ((i 1)))))
		(_variable (_internal PRTO0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10154 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10152 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330926160 48 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 1469          1375158650458 Structure
(_unit VHDL (xo2iobuf0029 0 10183 (structure 0 10190 ))
	(_version va7)
	(_time 1375158650459 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8283888cd6d0d4948a84c4d8d18587848481828182)
	(_entity
		(_time 1375158650456)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ibpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1626 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1627 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST1 0 10192 (_component .machxo2.components.ibpd )
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_entity machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10184 (_entity (_out ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10184 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 5146          1375158650466 Structure
(_unit VHDL (we_ib 0 10202 (structure 0 10222 ))
	(_version va7)
	(_time 1375158650467 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9293979d95c690849e9580c9c4949797c4949b9490)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650462)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10229 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10229 (_entity (_in ))))
			)
		)
	)
	(_instantiation WE_I_pad 0 10232 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(WEI_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 10236 
		(_object
			(_process
				(line__10238(_architecture 0 0 10238 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10205 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10206 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10207 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10208 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10208 (_entity (_string \"WE_IB"\))))
		(_generic (_internal tipd_WEI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10210 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_WEI_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10211 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_WEI ~extvital2000.VITAL_Timing.VitalDelayType 0 10212 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_WEI_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10213 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_WEI_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10214 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10216 (_entity (_out )(_param_out))))
		(_port (_internal WEI ~extieee.std_logic_1164.STD_LOGIC 0 10216 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10225 (_architecture (_uni ((i 1))))))
		(_signal (_internal WEI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10226 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10242 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10243 (_process 0 )))
		(_variable (_internal tviol_WEI_WEI ~extieee.std_logic_1164.X01 0 10245 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_WEI ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10246 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10241 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(4801879 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 5163          1375158650473 Structure
(_unit VHDL (stb_ib 0 10286 (structure 0 10306 ))
	(_version va7)
	(_time 1375158650474 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9293939c94c5c487c1958bc8c195919596949097c4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650470)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10313 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10313 (_entity (_in ))))
			)
		)
	)
	(_instantiation STB_I_pad 0 10316 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(STBI_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 10320 
		(_object
			(_process
				(line__10322(_architecture 0 0 10322 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10289 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10290 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10291 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10292 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10292 (_entity (_string \"STB_IB"\))))
		(_generic (_internal tipd_STBI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10294 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_STBI_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10295 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_STBI ~extvital2000.VITAL_Timing.VitalDelayType 0 10296 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_STBI_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10297 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_STBI_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10298 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10300 (_entity (_out )(_param_out))))
		(_port (_internal STBI ~extieee.std_logic_1164.STD_LOGIC 0 10300 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10309 (_architecture (_uni ((i 1))))))
		(_signal (_internal STBI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10310 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10326 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10327 (_process 0 )))
		(_variable (_internal tviol_STBI_STBI ~extieee.std_logic_1164.X01 0 10329 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_STBI ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10330 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10325 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1229083731 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 5163          1375158650481 Structure
(_unit VHDL (rst_ib 0 10370 (structure 0 10390 ))
	(_version va7)
	(_time 1375158650482 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a1a0a1f7a3f7f1b4f2a6b8fbf2a6a3a6a2a6a5a4f7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650479)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10397 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10397 (_entity (_in ))))
			)
		)
	)
	(_instantiation RST_I_pad 0 10400 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(RSTI_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 10404 
		(_object
			(_process
				(line__10406(_architecture 0 0 10406 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10373 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10374 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10375 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10376 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10376 (_entity (_string \"RST_IB"\))))
		(_generic (_internal tipd_RSTI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10378 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_RSTI_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10379 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_RSTI ~extvital2000.VITAL_Timing.VitalDelayType 0 10380 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_RSTI_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10381 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_RSTI_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10382 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10384 (_entity (_out )(_param_out))))
		(_port (_internal RSTI ~extieee.std_logic_1164.STD_LOGIC 0 10384 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10393 (_architecture (_uni ((i 1))))))
		(_signal (_internal RSTI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10394 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10410 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10411 (_process 0 )))
		(_variable (_internal tviol_RSTI_RSTI ~extieee.std_logic_1164.X01 0 10413 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_RSTI ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10414 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10409 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230263122 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4667          1375158650491 Structure
(_unit VHDL (dat_o_7_b 0 10454 (structure 0 10471 ))
	(_version va7)
	(_time 1375158650492 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a1a1a7f6a1f7f1b4f3a1e7f8a6a2a6a4f7a7a3a7a5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650487)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10482 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10482 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10482 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10479 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_7 0 10485 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO7_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 10487 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10491 
		(_object
			(_process
				(line__10493(_architecture 0 0 10493 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10457 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10458 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10459 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10460 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10460 (_entity (_string \"DAT_O_7_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10462 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10463 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 10465 (_entity (_in ))))
		(_port (_internal DATO7 ~extieee.std_logic_1164.STD_LOGIC 0 10465 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10474 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO7_out ~extieee.std_logic_1164.STD_LOGIC 0 10475 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10477 (_architecture (_uni ))))
		(_variable (_internal DATO7_zd ~extieee.std_logic_1164.STD_LOGIC 0 10497 (_process 0 ((i 1)))))
		(_variable (_internal DATO7_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10498 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10496 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 55 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4667          1375158650499 Structure
(_unit VHDL (dat_o_6_b 0 10527 (structure 0 10544 ))
	(_version va7)
	(_time 1375158650500 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b1b1b7e5b1e7e1a4e3b1f7e8b6b2b7b4e7b7b3b7b5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650496)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10555 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10555 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10555 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10552 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_6 0 10558 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO6_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 10560 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10564 
		(_object
			(_process
				(line__10566(_architecture 0 0 10566 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10530 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10531 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10532 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10533 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10533 (_entity (_string \"DAT_O_6_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10535 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10536 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 10538 (_entity (_in ))))
		(_port (_internal DATO6 ~extieee.std_logic_1164.STD_LOGIC 0 10538 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10547 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO6_out ~extieee.std_logic_1164.STD_LOGIC 0 10548 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10550 (_architecture (_uni ))))
		(_variable (_internal DATO6_zd ~extieee.std_logic_1164.STD_LOGIC 0 10570 (_process 0 ((i 1)))))
		(_variable (_internal DATO6_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10571 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10569 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 54 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4667          1375158650508 Structure
(_unit VHDL (dat_o_5_b 0 10600 (structure 0 10617 ))
	(_version va7)
	(_time 1375158650509 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b1b1b7e5b1e7e1a4e3b1f7e8b6b2b4b4e7b7b3b7b5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650503)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10628 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10628 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10628 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10625 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_5 0 10631 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO5_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 10633 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10637 
		(_object
			(_process
				(line__10639(_architecture 0 0 10639 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10603 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10604 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10605 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10606 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10606 (_entity (_string \"DAT_O_5_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10609 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 10611 (_entity (_in ))))
		(_port (_internal DATO5 ~extieee.std_logic_1164.STD_LOGIC 0 10611 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10620 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO5_out ~extieee.std_logic_1164.STD_LOGIC 0 10621 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10623 (_architecture (_uni ))))
		(_variable (_internal DATO5_zd ~extieee.std_logic_1164.STD_LOGIC 0 10643 (_process 0 ((i 1)))))
		(_variable (_internal DATO5_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10644 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10642 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 53 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4667          1375158650516 Structure
(_unit VHDL (dat_o_4_b 0 10673 (structure 0 10690 ))
	(_version va7)
	(_time 1375158650517 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c1c1c794c19791d493c18798c6c2c5c497c7c3c7c5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650514)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10701 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10701 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10701 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10698 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_4 0 10704 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO4_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 10706 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10710 
		(_object
			(_process
				(line__10712(_architecture 0 0 10712 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10676 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10677 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10678 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10679 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10679 (_entity (_string \"DAT_O_4_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10681 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10682 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 10684 (_entity (_in ))))
		(_port (_internal DATO4 ~extieee.std_logic_1164.STD_LOGIC 0 10684 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10693 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO4_out ~extieee.std_logic_1164.STD_LOGIC 0 10694 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10696 (_architecture (_uni ))))
		(_variable (_internal DATO4_zd ~extieee.std_logic_1164.STD_LOGIC 0 10716 (_process 0 ((i 1)))))
		(_variable (_internal DATO4_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10717 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10715 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 52 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4667          1375158650525 Structure
(_unit VHDL (dat_o_3_b 0 10746 (structure 0 10763 ))
	(_version va7)
	(_time 1375158650526 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c1c1c794c19791d493c18798c6c2c2c497c7c3c7c5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650521)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10774 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10774 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10774 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10771 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_3 0 10777 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO3_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 10779 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10783 
		(_object
			(_process
				(line__10785(_architecture 0 0 10785 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10749 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10750 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10751 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10752 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10752 (_entity (_string \"DAT_O_3_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10755 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 10757 (_entity (_in ))))
		(_port (_internal DATO3 ~extieee.std_logic_1164.STD_LOGIC 0 10757 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10766 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO3_out ~extieee.std_logic_1164.STD_LOGIC 0 10767 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10769 (_architecture (_uni ))))
		(_variable (_internal DATO3_zd ~extieee.std_logic_1164.STD_LOGIC 0 10789 (_process 0 ((i 1)))))
		(_variable (_internal DATO3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10790 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10788 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 51 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4667          1375158650534 Structure
(_unit VHDL (dat_o_2_b 0 10819 (structure 0 10836 ))
	(_version va7)
	(_time 1375158650535 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d0d0d682d18680c582d09689d7d3d2d586d6d2d6d4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650531)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10847 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10847 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10847 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10844 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_2 0 10850 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO2_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 10852 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10856 
		(_object
			(_process
				(line__10858(_architecture 0 0 10858 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10822 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10823 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10824 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10825 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10825 (_entity (_string \"DAT_O_2_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10827 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10828 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal DATO2 ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10839 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO2_out ~extieee.std_logic_1164.STD_LOGIC 0 10840 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10842 (_architecture (_uni ))))
		(_variable (_internal DATO2_zd ~extieee.std_logic_1164.STD_LOGIC 0 10862 (_process 0 ((i 1)))))
		(_variable (_internal DATO2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10863 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10861 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 50 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4667          1375158650546 Structure
(_unit VHDL (dat_o_1_b 0 10892 (structure 0 10909 ))
	(_version va7)
	(_time 1375158650547 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e0e0e6b3e1b6b0f5b2e0a6b9e7e3e1e5b6e6e2e6e4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650540)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10920 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10920 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10920 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10917 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_1 0 10923 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO1_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 10925 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10929 
		(_object
			(_process
				(line__10931(_architecture 0 0 10931 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10895 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10896 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10897 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10898 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10898 (_entity (_string \"DAT_O_1_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10901 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 10903 (_entity (_in ))))
		(_port (_internal DATO1 ~extieee.std_logic_1164.STD_LOGIC 0 10903 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10912 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO1_out ~extieee.std_logic_1164.STD_LOGIC 0 10913 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10915 (_architecture (_uni ))))
		(_variable (_internal DATO1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10935 (_process 0 ((i 1)))))
		(_variable (_internal DATO1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10936 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10934 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 49 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4667          1375158650553 Structure
(_unit VHDL (dat_o_0_b 0 10965 (structure 0 10982 ))
	(_version va7)
	(_time 1375158650554 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e0e0e6b3e1b6b0f5b2e0a6b9e7e3e0e5b6e6e2e6e4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650551)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10993 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10993 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10993 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10990 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_0 0 10996 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO0_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 10998 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 11002 
		(_object
			(_process
				(line__11004(_architecture 0 0 11004 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10968 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10969 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10970 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10971 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10971 (_entity (_string \"DAT_O_0_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10974 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 10976 (_entity (_in ))))
		(_port (_internal DATO0 ~extieee.std_logic_1164.STD_LOGIC 0 10976 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10985 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO0_out ~extieee.std_logic_1164.STD_LOGIC 0 10986 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10988 (_architecture (_uni ))))
		(_variable (_internal DATO0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11008 (_process 0 ((i 1)))))
		(_variable (_internal DATO0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11009 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 11007 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 48 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 5185          1375158650565 Structure
(_unit VHDL (dat_i_7_b 0 11038 (structure 0 11058 ))
	(_version va7)
	(_time 1375158650566 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code efefe9bcb8b9bffabce8f6b6e8ece8eab9e9ede9eb)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650559)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11065 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 11065 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_7 0 11068 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI7_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 11072 
		(_object
			(_process
				(line__11074(_architecture 0 0 11074 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11041 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11042 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11043 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11044 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11044 (_entity (_string \"DAT_I_7_B"\))))
		(_generic (_internal tipd_DATI7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11046 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI7_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11047 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI7 ~extvital2000.VITAL_Timing.VitalDelayType 0 11048 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI7_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11049 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI7_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11050 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11052 (_entity (_out )(_param_out))))
		(_port (_internal DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 11052 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 11061 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11062 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 11078 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11079 (_process 0 )))
		(_variable (_internal tviol_DATI7_DATI7 ~extieee.std_logic_1164.X01 0 11081 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI7 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11082 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 11077 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 55 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2502          1375158650572 Structure
(_unit VHDL (smuxlregsre 0 11122 (structure 0 11130 ))
	(_version va7)
	(_time 1375158650573 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code efeeeebcedb9bef8e6ebacb4bce9eae9e8e8ece8ed)
	(_entity
		(_time 1375158650569)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ifs1p3ix
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1584 1 971 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 973 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 974 (_entity (_in ((i 1))))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 1 975 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 976 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 977 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 11132 (_component .machxo2.components.ifs1p3ix )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((sclk)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 ifs1p3ix)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((sclk)(sclk))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11123 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11123 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11123 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11124 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11124 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1584 (machxo2 components ~STRING~1584)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 10620         1375158650582 Structure
(_unit VHDL (dat_i_7_mgiol 0 11143 (structure 0 11177 ))
	(_version va7)
	(_time 1375158650583 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fffff9afa8a9afeaf8afe6a6f8fcf8faa9f9abf9f8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650576)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11191 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11191 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11191 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11192 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11192 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_7 0 11195 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_block WireDelay 0 11199 
		(_object
			(_process
				(line__11201(_architecture 0 0 11201 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__11202(_architecture 1 0 11202 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__11203(_architecture 2 0 11203 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__11204(_architecture 3 0 11204 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11208 
		(_object
			(_process
				(line__11210(_architecture 4 0 11210 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__11211(_architecture 5 0 11211 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__11212(_architecture 6 0 11212 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__11213(_architecture 7 0 11213 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11146 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11147 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11148 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11149 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11149 (_entity (_string \"DAT_I_7_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 11153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 11155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11156 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11157 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11158 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11159 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11160 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11161 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11162 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11163 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11164 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11165 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11166 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11167 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11168 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11170 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11170 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11170 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11171 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11171 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11180 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 11181 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11182 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11183 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11184 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 11185 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11186 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11187 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 11188 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 11217 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11218 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 11220 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11221 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11222 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11223 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 11224 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11225 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11226 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11227 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 11216 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5185          1375158650594 Structure
(_unit VHDL (dat_i_6_b 0 11321 (structure 0 11341 ))
	(_version va7)
	(_time 1375158650595 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0f0f080958595f1a5c081656080c090a59090d090b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650588)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11348 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 11348 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_6 0 11351 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI6_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 11355 
		(_object
			(_process
				(line__11357(_architecture 0 0 11357 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11324 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11325 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11326 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11327 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11327 (_entity (_string \"DAT_I_6_B"\))))
		(_generic (_internal tipd_DATI6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI6_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI6 ~extvital2000.VITAL_Timing.VitalDelayType 0 11331 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI6_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11332 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI6_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11333 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11335 (_entity (_out )(_param_out))))
		(_port (_internal DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 11335 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 11344 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11345 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 11361 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11362 (_process 0 )))
		(_variable (_internal tviol_DATI6_DATI6 ~extieee.std_logic_1164.X01 0 11364 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI6 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11365 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 11360 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 54 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10620         1375158650604 Structure
(_unit VHDL (dat_i_6_mgiol 0 11405 (structure 0 11439 ))
	(_version va7)
	(_time 1375158650605 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0f0f080958595f1a085f1656080c090a59095b0908)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650598)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11453 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11453 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11453 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11454 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11454 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_6 0 11457 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_block WireDelay 0 11461 
		(_object
			(_process
				(line__11463(_architecture 0 0 11463 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__11464(_architecture 1 0 11464 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__11465(_architecture 2 0 11465 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__11466(_architecture 3 0 11466 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11470 
		(_object
			(_process
				(line__11472(_architecture 4 0 11472 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__11473(_architecture 5 0 11473 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__11474(_architecture 6 0 11474 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__11475(_architecture 7 0 11475 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11408 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11409 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11410 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11411 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11411 (_entity (_string \"DAT_I_6_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11413 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 11415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 11417 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11418 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11419 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11420 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11421 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11422 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11423 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11424 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11425 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11426 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11427 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11428 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11429 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11430 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11432 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11432 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11432 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11433 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11433 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11442 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 11443 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11444 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11445 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11446 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 11447 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11448 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11449 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 11450 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 11479 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11480 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 11482 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11483 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11484 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11485 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 11486 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11487 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11488 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11489 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 11478 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5185          1375158650615 Structure
(_unit VHDL (dat_i_5_b 0 11583 (structure 0 11603 ))
	(_version va7)
	(_time 1375158650616 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1e1e19194a484e0b4d190747191d1b1b48181c181a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650611)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11610 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 11610 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_5 0 11613 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI5_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 11617 
		(_object
			(_process
				(line__11619(_architecture 0 0 11619 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11586 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11587 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11588 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11589 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11589 (_entity (_string \"DAT_I_5_B"\))))
		(_generic (_internal tipd_DATI5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI5_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI5 ~extvital2000.VITAL_Timing.VitalDelayType 0 11593 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI5_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11594 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI5_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11595 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11597 (_entity (_out )(_param_out))))
		(_port (_internal DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 11597 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 11606 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11607 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 11623 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11624 (_process 0 )))
		(_variable (_internal tviol_DATI5_DATI5 ~extieee.std_logic_1164.X01 0 11626 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI5 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11627 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 11622 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 53 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10620         1375158650625 Structure
(_unit VHDL (dat_i_5_mgiol 0 11667 (structure 0 11701 ))
	(_version va7)
	(_time 1375158650626 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2e2e292a7a787e3b297e3777292d2b2b78287a2829)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650620)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11715 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11715 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11715 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11716 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11716 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_5 0 11719 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_block WireDelay 0 11723 
		(_object
			(_process
				(line__11725(_architecture 0 0 11725 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__11726(_architecture 1 0 11726 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__11727(_architecture 2 0 11727 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__11728(_architecture 3 0 11728 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11732 
		(_object
			(_process
				(line__11734(_architecture 4 0 11734 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__11735(_architecture 5 0 11735 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__11736(_architecture 6 0 11736 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__11737(_architecture 7 0 11737 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11670 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11671 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11672 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11673 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11673 (_entity (_string \"DAT_I_5_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11675 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11676 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 11677 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11678 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 11679 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11680 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11681 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11682 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11683 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11684 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11685 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11686 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11687 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11688 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11689 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11690 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11691 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11692 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11694 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11694 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11694 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11695 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11695 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11704 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 11705 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11706 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11707 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11708 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 11709 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11710 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11711 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 11712 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 11741 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11742 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 11744 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11745 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11746 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11747 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 11748 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11749 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11750 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11751 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 11740 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5185          1375158650634 Structure
(_unit VHDL (dat_i_4_b 0 11845 (structure 0 11865 ))
	(_version va7)
	(_time 1375158650635 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2e2e292a7a787e3b7d293777292d2a2b78282c282a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650631)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11872 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 11872 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_4 0 11875 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI4_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 11879 
		(_object
			(_process
				(line__11881(_architecture 0 0 11881 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11848 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11849 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11850 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11851 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11851 (_entity (_string \"DAT_I_4_B"\))))
		(_generic (_internal tipd_DATI4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11853 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI4_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11854 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI4 ~extvital2000.VITAL_Timing.VitalDelayType 0 11855 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI4_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11856 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI4_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11857 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11859 (_entity (_out )(_param_out))))
		(_port (_internal DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 11859 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 11868 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11869 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 11885 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11886 (_process 0 )))
		(_variable (_internal tviol_DATI4_DATI4 ~extieee.std_logic_1164.X01 0 11888 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI4 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11889 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 11884 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 52 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10620         1375158650646 Structure
(_unit VHDL (dat_i_4_mgiol 0 11929 (structure 0 11963 ))
	(_version va7)
	(_time 1375158650647 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3d3d3a38686b6d283a6d24643a3e39386b3b693b3a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650641)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11977 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11977 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11977 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11978 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11978 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_4 0 11981 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_block WireDelay 0 11985 
		(_object
			(_process
				(line__11987(_architecture 0 0 11987 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__11988(_architecture 1 0 11988 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__11989(_architecture 2 0 11989 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__11990(_architecture 3 0 11990 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11994 
		(_object
			(_process
				(line__11996(_architecture 4 0 11996 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__11997(_architecture 5 0 11997 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__11998(_architecture 6 0 11998 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__11999(_architecture 7 0 11999 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11932 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11933 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11934 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11935 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11935 (_entity (_string \"DAT_I_4_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 11937 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11938 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 11939 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 11941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11942 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11943 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11944 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11945 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11946 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11947 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11948 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11949 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11950 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11951 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11952 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11953 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11954 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11956 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11956 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11956 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11957 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11957 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11966 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 11967 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11968 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11969 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11970 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 11971 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11972 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11973 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 11974 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 12003 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12004 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 12006 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12007 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 12008 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12009 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 12010 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12011 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12012 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12013 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 12002 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5185          1375158650656 Structure
(_unit VHDL (dat_i_3_b 0 12107 (structure 0 12127 ))
	(_version va7)
	(_time 1375158650657 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4d4d4a4f181b1d581e4a54144a4e4e481b4b4f4b49)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650653)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12134 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 12134 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_3 0 12137 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI3_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 12141 
		(_object
			(_process
				(line__12143(_architecture 0 0 12143 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12110 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12111 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12112 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12113 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12113 (_entity (_string \"DAT_I_3_B"\))))
		(_generic (_internal tipd_DATI3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12115 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI3_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 12116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI3 ~extvital2000.VITAL_Timing.VitalDelayType 0 12117 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI3_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12118 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI3_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12119 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 12121 (_entity (_out )(_param_out))))
		(_port (_internal DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 12121 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 12130 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI3_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12131 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 12147 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12148 (_process 0 )))
		(_variable (_internal tviol_DATI3_DATI3 ~extieee.std_logic_1164.X01 0 12150 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI3 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12151 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 12146 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 51 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10620         1375158650667 Structure
(_unit VHDL (dat_i_3_mgiol 0 12191 (structure 0 12225 ))
	(_version va7)
	(_time 1375158650668 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5d5d5a5e080b0d485a0d44045a5e5e580b5b095b5a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650661)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12239 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12239 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12239 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12240 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12240 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_3 0 12243 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_block WireDelay 0 12247 
		(_object
			(_process
				(line__12249(_architecture 0 0 12249 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__12250(_architecture 1 0 12250 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__12251(_architecture 2 0 12251 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__12252(_architecture 3 0 12252 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12256 
		(_object
			(_process
				(line__12258(_architecture 4 0 12258 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__12259(_architecture 5 0 12259 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__12260(_architecture 6 0 12260 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__12261(_architecture 7 0 12261 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12194 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12195 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12196 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12197 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12197 (_entity (_string \"DAT_I_3_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 12199 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12200 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 12201 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12202 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 12203 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12204 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12205 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12206 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12207 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12208 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12209 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12210 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12211 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12212 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12213 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12214 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12215 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12216 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 12218 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12218 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12218 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12219 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 12219 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12228 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 12229 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12230 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 12231 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12232 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 12233 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12234 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12235 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 12236 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 12265 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12266 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 12268 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12269 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 12270 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12271 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 12272 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12273 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12274 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12275 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 12264 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5185          1375158650681 Structure
(_unit VHDL (dat_i_2_b 0 12369 (structure 0 12389 ))
	(_version va7)
	(_time 1375158650682 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5d5d5a5e080b0d480e5a44045a5e5f580b5b5f5b59)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650677)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12396 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 12396 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_2 0 12399 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI2_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 12403 
		(_object
			(_process
				(line__12405(_architecture 0 0 12405 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12372 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12373 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12374 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12375 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12375 (_entity (_string \"DAT_I_2_B"\))))
		(_generic (_internal tipd_DATI2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12377 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI2_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 12378 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI2 ~extvital2000.VITAL_Timing.VitalDelayType 0 12379 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI2_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12380 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI2_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12381 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 12383 (_entity (_out )(_param_out))))
		(_port (_internal DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 12383 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 12392 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI2_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12393 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 12409 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12410 (_process 0 )))
		(_variable (_internal tviol_DATI2_DATI2 ~extieee.std_logic_1164.X01 0 12412 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI2 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12413 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 12408 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 50 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10620         1375158650690 Structure
(_unit VHDL (dat_i_2_mgiol 0 12453 (structure 0 12487 ))
	(_version va7)
	(_time 1375158650691 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6c6c6b6c3e3a3c796b3c75356b6f6e693a6a386a6b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650685)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12501 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12501 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12501 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12502 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12502 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_2 0 12505 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_block WireDelay 0 12509 
		(_object
			(_process
				(line__12511(_architecture 0 0 12511 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__12512(_architecture 1 0 12512 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__12513(_architecture 2 0 12513 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__12514(_architecture 3 0 12514 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12518 
		(_object
			(_process
				(line__12520(_architecture 4 0 12520 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__12521(_architecture 5 0 12521 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__12522(_architecture 6 0 12522 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__12523(_architecture 7 0 12523 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12456 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12457 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12458 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12459 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12459 (_entity (_string \"DAT_I_2_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 12461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12462 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 12463 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12464 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 12465 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12466 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12467 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12468 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12469 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12470 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12471 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12472 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12473 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12474 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12475 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12476 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12477 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12478 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 12480 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12480 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12480 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12481 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 12481 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12490 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 12491 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12492 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 12493 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12494 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 12495 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12496 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12497 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 12498 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 12527 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12528 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 12530 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12531 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 12532 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12533 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 12534 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12535 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12536 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12537 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 12526 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5185          1375158650702 Structure
(_unit VHDL (dat_i_1_b 0 12631 (structure 0 12651 ))
	(_version va7)
	(_time 1375158650703 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7c7c7b7d2e2a2c692f7b65257b7f7d792a7a7e7a78)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650697)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12658 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 12658 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_1 0 12661 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI1_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 12665 
		(_object
			(_process
				(line__12667(_architecture 0 0 12667 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12634 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12635 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12636 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12637 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12637 (_entity (_string \"DAT_I_1_B"\))))
		(_generic (_internal tipd_DATI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12639 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI1_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 12640 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI1 ~extvital2000.VITAL_Timing.VitalDelayType 0 12641 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI1_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12642 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI1_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12643 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 12645 (_entity (_out )(_param_out))))
		(_port (_internal DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 12645 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 12654 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12655 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 12671 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12672 (_process 0 )))
		(_variable (_internal tviol_DATI1_DATI1 ~extieee.std_logic_1164.X01 0 12674 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI1 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12675 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 12670 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 49 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10620         1375158650712 Structure
(_unit VHDL (dat_i_1_mgiol 0 12715 (structure 0 12749 ))
	(_version va7)
	(_time 1375158650713 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7c7c7b7d2e2a2c697b2c65257b7f7d792a7a287a7b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650706)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12763 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12763 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12763 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12764 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12764 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_1 0 12767 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_block WireDelay 0 12771 
		(_object
			(_process
				(line__12773(_architecture 0 0 12773 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__12774(_architecture 1 0 12774 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__12775(_architecture 2 0 12775 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__12776(_architecture 3 0 12776 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12780 
		(_object
			(_process
				(line__12782(_architecture 4 0 12782 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__12783(_architecture 5 0 12783 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__12784(_architecture 6 0 12784 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__12785(_architecture 7 0 12785 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12718 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12719 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12720 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12721 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12721 (_entity (_string \"DAT_I_1_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 12723 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 12725 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12726 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 12727 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12728 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12729 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12730 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12731 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12732 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12733 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12734 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12735 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12736 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12737 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12738 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12739 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12740 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 12742 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12742 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12742 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12743 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 12743 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12752 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 12753 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12754 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12756 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 12757 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12758 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12759 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 12760 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 12789 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12790 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 12792 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12793 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 12794 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12795 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 12796 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12797 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12798 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12799 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 12788 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5185          1375158650724 Structure
(_unit VHDL (dat_i_0_b 0 12893 (structure 0 12913 ))
	(_version va7)
	(_time 1375158650725 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8b8b8c85d8dddb9ed88c92d28c888b8edd8d898d8f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650719)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12920 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 12920 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_0 0 12923 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI0_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 12927 
		(_object
			(_process
				(line__12929(_architecture 0 0 12929 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12896 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12897 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12898 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12899 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12899 (_entity (_string \"DAT_I_0_B"\))))
		(_generic (_internal tipd_DATI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI0_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 12902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI0 ~extvital2000.VITAL_Timing.VitalDelayType 0 12903 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI0_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12904 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI0_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12905 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 12907 (_entity (_out )(_param_out))))
		(_port (_internal DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 12907 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 12916 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12917 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 12933 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12934 (_process 0 )))
		(_variable (_internal tviol_DATI0_DATI0 ~extieee.std_logic_1164.X01 0 12936 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI0 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12937 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 12932 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 48 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10620         1375158650735 Structure
(_unit VHDL (dat_i_0_mgiol 0 12977 (structure 0 13011 ))
	(_version va7)
	(_time 1375158650736 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9b9b9c94c8cdcb8e9ccb82c29c989b9ecd9dcf9d9c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650729)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13025 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13025 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13025 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13026 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13026 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_0 0 13029 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_block WireDelay 0 13033 
		(_object
			(_process
				(line__13035(_architecture 0 0 13035 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__13036(_architecture 1 0 13036 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__13037(_architecture 2 0 13037 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__13038(_architecture 3 0 13038 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13042 
		(_object
			(_process
				(line__13044(_architecture 4 0 13044 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__13045(_architecture 5 0 13045 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__13046(_architecture 6 0 13046 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__13047(_architecture 7 0 13047 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12980 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12981 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12982 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12983 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12983 (_entity (_string \"DAT_I_0_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 12985 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12986 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 12987 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12988 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 12989 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12990 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12991 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12992 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12993 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12994 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12995 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12996 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12997 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12998 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12999 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13000 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13001 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13002 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 13004 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13004 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13004 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13005 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 13005 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13014 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 13015 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13016 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 13017 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13018 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 13019 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13020 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13021 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 13022 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 13051 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13052 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 13054 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13055 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 13056 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13057 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 13058 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13059 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13060 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13061 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 13050 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5163          1375158650744 Structure
(_unit VHDL (clk_ib 0 13155 (structure 0 13175 ))
	(_version va7)
	(_time 1375158650745 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9b9b9b949acc9d8ec89c82c1c89d989dc89dc99ecd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650741)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13182 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 13182 (_entity (_in ))))
			)
		)
	)
	(_instantiation CLK_I_pad 0 13185 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(CLKI_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 13189 
		(_object
			(_process
				(line__13191(_architecture 0 0 13191 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13158 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13159 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13160 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13161 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13161 (_entity (_string \"CLK_IB"\))))
		(_generic (_internal tipd_CLKI ~extvital2000.VITAL_Timing.VitalDelayType01 0 13163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKI_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 13164 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLKI ~extvital2000.VITAL_Timing.VitalDelayType 0 13165 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKI_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13166 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKI_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13167 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13169 (_entity (_out )(_param_out))))
		(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 13169 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 13178 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13179 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 13195 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13196 (_process 0 )))
		(_variable (_internal tviol_CLKI_CLKI ~extieee.std_logic_1164.X01 0 13198 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLKI ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13199 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 13194 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1229671491 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4650          1375158650754 Structure
(_unit VHDL (ack_ob 0 13239 (structure 0 13256 ))
	(_version va7)
	(_time 1375158650755 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ababa9fcfafcadbef9abedf1f8adaaada8adf9aefd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650751)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0028
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13267 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 13267 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 13267 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13264 (_entity (_out ))))
			)
		)
	)
	(_instantiation ACK_O_pad 0 13270 (_component xo2iobuf0028 )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(ACKO_out))
		)
		(_use (_entity . xo2iobuf0028)
		)
	)
	(_instantiation DRIVEGND 0 13272 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 13276 
		(_object
			(_process
				(line__13278(_architecture 0 0 13278 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13242 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13243 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13244 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13245 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13245 (_entity (_string \"ACK_OB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13247 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_ACKO ~extvital2000.VITAL_Timing.VitalDelayType01 0 13248 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13250 (_entity (_in ))))
		(_port (_internal ACKO ~extieee.std_logic_1164.STD_LOGIC 0 13250 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13259 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal ACKO_out ~extieee.std_logic_1164.STD_LOGIC 0 13260 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13262 (_architecture (_uni ))))
		(_variable (_internal ACKO_zd ~extieee.std_logic_1164.STD_LOGIC 0 13282 (_process 0 ((i 1)))))
		(_variable (_internal ACKO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13283 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 13281 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330332481 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 5264          1375158650764 Structure
(_unit VHDL (clk_counterb 0 13312 (structure 0 13332 ))
	(_version va7)
	(_time 1375158650765 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code bababaeeb8edbcafe9bda9e0bdbdbfbcefbdbebcbf)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650759)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0029
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13339 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 13339 (_entity (_in ))))
			)
		)
	)
	(_instantiation clk_counter_pad 0 13342 (_component xo2iobuf0029 )
		(_port
			((Z)(PADDI_out))
			((PAD)(clkcounter_ipd))
		)
		(_use (_entity . xo2iobuf0029)
		)
	)
	(_block WireDelay 0 13346 
		(_object
			(_process
				(line__13348(_architecture 0 0 13348 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13315 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13316 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13317 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13318 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13318 (_entity (_string \"clk_counterB"\))))
		(_generic (_internal tipd_clkcounter ~extvital2000.VITAL_Timing.VitalDelayType01 0 13320 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_clkcounter_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 13321 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_clkcounter ~extvital2000.VITAL_Timing.VitalDelayType 0 13322 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkcounter_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13323 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkcounter_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13324 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13326 (_entity (_out )(_param_out))))
		(_port (_internal clkcounter ~extieee.std_logic_1164.STD_LOGIC 0 13326 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 13335 (_architecture (_uni ((i 1))))))
		(_signal (_internal clkcounter_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13336 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 13352 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13353 (_process 0 )))
		(_variable (_internal tviol_clkcounter_clkcounter ~extieee.std_logic_1164.X01 0 13355 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_clkcounter ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13356 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 13351 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1667984483 1953396079 29285 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 1817          1375158650773 Structure
(_unit VHDL (gsr5mode 0 13396 (structure 0 13403 ))
	(_version va7)
	(_time 1375158650774 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code bababeefe8ececa9bebffee0bdbcbebcbfbcbdbdb9)
	(_entity
		(_time 1375158650769)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13406 (_component .machxo2.components.inv )
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation INST20 0 13408 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 13397 (_entity (_in ))))
		(_signal (_internal GSRMODE ~extieee.std_logic_1164.STD_LOGIC 0 13404 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2724          1375158650781 Structure
(_unit VHDL (gsr_instb 0 13418 (structure 0 13434 ))
	(_version va7)
	(_time 1375158650782 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code cacace9e989c9cdf9fc8d390cecdc9cdceccc8cccd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375158650777)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(GSR5MODE
			(_object
				(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 13440 (_entity (_in ))))
			)
		)
	)
	(_instantiation GSR_INST_GSRMODE 0 13443 (_component GSR5MODE )
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_entity . GSR5MODE)
		)
	)
	(_block WireDelay 0 13447 
		(_object
			(_process
				(line__13449(_architecture 0 0 13449 (_procedure_call (_simple)(_target(1))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13421 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13422 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13423 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13424 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13424 (_entity (_string \"GSR_INSTB"\))))
		(_generic (_internal tipd_GSRNET ~extvital2000.VITAL_Timing.VitalDelayType01 0 13426 (_entity (((ns 0))((ns 0))))))
		(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 13428 (_entity (_in ))))
		(_signal (_internal GSRNET_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13437 (_architecture (_uni ((i 1)))(_param_out))))
		(_process
			(VitalBehavior(_architecture 1 0 13452 (_process (_simple)(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 95068         1375158650831 Structure
(_unit VHDL (sync_controller_wb_wrapper 0 13473 (structure 0 13485 ))
	(_version va7)
	(_time 1375158650832 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f9f8f9a8f9aef8effaffa6ffeaa3feffacfefdfefbffaf)
	(_entity
		(_time 1375158650787)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_component
		(counter1_SLICE_0
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13637 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13637 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13637 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13638 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13638 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13638 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13639 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13639 (_entity (_out ))))
			)
		)
		(counter1_SLICE_1
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13642 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13642 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13642 (_entity (_out ))))
			)
		)
		(counter1_SLICE_2
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13645 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13645 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13645 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13646 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13646 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13646 (_entity (_out ))))
			)
		)
		(counter1_SLICE_3
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13649 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13649 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13649 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13650 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13650 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13650 (_entity (_out ))))
			)
		)
		(counter1_SLICE_4
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13653 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13653 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13653 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13654 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13654 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13654 (_entity (_out ))))
			)
		)
		(counter1_SLICE_5
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13657 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13657 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13657 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13658 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13658 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13658 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13659 (_entity (_out ))))
			)
		)
		(counter1_SLICE_6
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13662 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13662 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13662 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13663 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13663 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13663 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13664 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13664 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13664 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13665 (_entity (_out ))))
			)
		)
		(counter1_SLICE_7
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13668 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13668 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13668 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13669 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13669 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13669 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13670 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13670 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13670 (_entity (_out ))))
			)
		)
		(counter1_SLICE_8
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13673 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13673 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13673 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13674 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13674 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13674 (_entity (_out ))))
			)
		)
		(counter1_SLICE_9
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13677 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13677 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13677 (_entity (_out ))))
			)
		)
		(counter1_SLICE_10
			(_object
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13680 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13680 (_entity (_out ))))
			)
		)
		(counter1_SLICE_11
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13683 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13683 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13683 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13684 (_entity (_out ))))
			)
		)
		(counter1_SLICE_12
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13687 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13687 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13687 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13688 (_entity (_out ))))
			)
		)
		(counter1_SLICE_13
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13691 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13691 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13691 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13692 (_entity (_out ))))
			)
		)
		(counter1_SLICE_14
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13695 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13695 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13695 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13696 (_entity (_out ))))
			)
		)
		(counter1_SLICE_15
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13699 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13699 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13699 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13700 (_entity (_out ))))
			)
		)
		(counter1_SLICE_16
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13703 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13703 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13703 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13704 (_entity (_out ))))
			)
		)
		(counter1_SLICE_17
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13707 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13707 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13707 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13708 (_entity (_out ))))
			)
		)
		(counter1_SLICE_18
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13711 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13711 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13711 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13712 (_entity (_out ))))
			)
		)
		(counter1_SLICE_19
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13715 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13715 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13715 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13716 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13716 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13716 (_entity (_out ))))
			)
		)
		(counter1_SLICE_20
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13719 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13719 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13719 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13720 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13720 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13720 (_entity (_out ))))
			)
		)
		(counter1_SLICE_21
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13723 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13723 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13723 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13724 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13724 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13724 (_entity (_out ))))
			)
		)
		(counter1_SLICE_22
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13727 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13727 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13727 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13728 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13728 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13728 (_entity (_out ))))
			)
		)
		(counter1_SLICE_23
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13731 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13731 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13731 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13732 (_entity (_out ))))
			)
		)
		(counter1_SLICE_24
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13735 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13735 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13735 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13736 (_entity (_out ))))
			)
		)
		(counter1_SLICE_25
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13739 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13739 (_entity (_out ))))
			)
		)
		(counter1_SLICE_26
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13742 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13742 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13742 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13743 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13743 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13743 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13744 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13744 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13744 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13745 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13745 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13745 (_entity (_out ))))
			)
		)
		(counter1_SLICE_27
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13748 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13748 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13748 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13749 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13749 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13749 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13750 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13750 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13750 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13751 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13751 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13751 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13752 (_entity (_out ))))
			)
		)
		(counter1_SLICE_28
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13755 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13755 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13755 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13756 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13756 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13756 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13757 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13757 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13757 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13758 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13758 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13758 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13759 (_entity (_out ))))
			)
		)
		(counter1_SLICE_29
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13762 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13762 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13762 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13763 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13763 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13763 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13764 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13764 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13764 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13765 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13765 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13765 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13766 (_entity (_out ))))
			)
		)
		(counter1_SLICE_30
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13769 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13769 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13769 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13770 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13770 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13770 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13771 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13771 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13771 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13772 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13772 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13772 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13773 (_entity (_out ))))
			)
		)
		(counter1_SLICE_31
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13776 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13776 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13776 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13777 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13777 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13777 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13778 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13778 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13778 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13779 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13779 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13779 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13780 (_entity (_out ))))
			)
		)
		(counter1_SLICE_32
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13783 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13783 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13783 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13784 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13784 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13784 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13785 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13785 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13785 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13786 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13786 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13786 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13787 (_entity (_out ))))
			)
		)
		(counter1_SLICE_33
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13790 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13790 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13790 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13791 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13791 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13791 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13792 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13792 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13792 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13793 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13793 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13793 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13794 (_entity (_out ))))
			)
		)
		(counter1_SLICE_34
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13797 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13797 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13797 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13798 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13798 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13798 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13799 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13799 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13799 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13800 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13800 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13800 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13801 (_entity (_out ))))
			)
		)
		(counter1_SLICE_35
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13804 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13804 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13804 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13805 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13805 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13805 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13806 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13806 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13806 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13807 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13807 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13807 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13808 (_entity (_out ))))
			)
		)
		(counter1_SLICE_36
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13811 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13811 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13811 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13812 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13812 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13812 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13813 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13813 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13813 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13814 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13814 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13814 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13815 (_entity (_out ))))
			)
		)
		(counter1_SLICE_37
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13818 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13818 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13818 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13819 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13819 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13819 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13820 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13820 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13820 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13821 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13821 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13821 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13822 (_entity (_out ))))
			)
		)
		(counter1_SLICE_38
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13825 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13825 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13825 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13826 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13826 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13826 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13827 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13827 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13827 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13828 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13828 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13828 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13829 (_entity (_out ))))
			)
		)
		(counter1_SLICE_39
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13832 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13832 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13832 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13833 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13833 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13833 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13834 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13834 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13834 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13835 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13835 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13835 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13836 (_entity (_out ))))
			)
		)
		(counter1_SLICE_40
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13839 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13839 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13839 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13840 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13840 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13840 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13841 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 13841 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13841 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13842 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13842 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13842 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 13843 (_entity (_out ))))
			)
		)
		(counter1_SLICE_41
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13846 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13846 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13846 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13847 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13847 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13847 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13848 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13848 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13848 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13849 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13849 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13849 (_entity (_out ))))
			)
		)
		(counter1_SLICE_43
			(_object
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13852 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13852 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13852 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13853 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13853 (_entity (_out ))))
			)
		)
		(counter1_SLICE_44
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13856 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13856 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13856 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13857 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13857 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13857 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13858 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13858 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13858 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13859 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13859 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13859 (_entity (_out ))))
			)
		)
		(SLICE_46
			(_object
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13862 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13862 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13862 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13863 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13863 (_entity (_out ))))
			)
		)
		(counter1_SLICE_47
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13866 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13866 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13866 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13867 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13867 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13867 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13868 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13868 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13868 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13869 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13869 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13869 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13870 (_entity (_out ))))
			)
		)
		(SLICE_48
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13873 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13873 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13873 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13874 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 13874 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13874 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13875 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13875 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13875 (_entity (_out ))))
			)
		)
		(counter1_SLICE_49
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13878 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13878 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13878 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13879 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13879 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13879 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13880 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 13880 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13880 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13881 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13881 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13881 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13882 (_entity (_out ))))
			)
		)
		(counter1_SLICE_50
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13885 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13885 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13885 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13886 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13886 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 13886 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13887 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13887 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13887 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13888 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13888 (_entity (_out ))))
			)
		)
		(sync_outB
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 13891 (_entity (_in ))))
				(_port (_internal syncout ~extieee.std_logic_1164.STD_LOGIC 0 13891 (_entity (_out ))))
			)
		)
		(sync_out_MGIOL
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 13894 (_entity (_out ))))
				(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 13894 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13894 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13895 (_entity (_in ))))
			)
		)
		(sync_inB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13898 (_entity (_out ))))
				(_port (_internal syncin ~extieee.std_logic_1164.STD_LOGIC 0 13898 (_entity (_in ))))
			)
		)
		(ff_clr_iB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13901 (_entity (_in ))))
				(_port (_internal ffclri ~extieee.std_logic_1164.STD_LOGIC 0 13901 (_entity (_out ))))
			)
		)
		(PRT_O_3_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13904 (_entity (_in ))))
				(_port (_internal PRTO3 ~extieee.std_logic_1164.STD_LOGIC 0 13904 (_entity (_out ))))
			)
		)
		(PRT_O_2_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13907 (_entity (_in ))))
				(_port (_internal PRTO2 ~extieee.std_logic_1164.STD_LOGIC 0 13907 (_entity (_out ))))
			)
		)
		(PRT_O_1_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13910 (_entity (_in ))))
				(_port (_internal PRTO1 ~extieee.std_logic_1164.STD_LOGIC 0 13910 (_entity (_out ))))
			)
		)
		(PRT_O_0_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13913 (_entity (_in ))))
				(_port (_internal PRTO0 ~extieee.std_logic_1164.STD_LOGIC 0 13913 (_entity (_out ))))
			)
		)
		(WE_IB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13916 (_entity (_out ))))
				(_port (_internal WEI ~extieee.std_logic_1164.STD_LOGIC 0 13916 (_entity (_in ))))
			)
		)
		(STB_IB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13919 (_entity (_out ))))
				(_port (_internal STBI ~extieee.std_logic_1164.STD_LOGIC 0 13919 (_entity (_in ))))
			)
		)
		(RST_IB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13922 (_entity (_out ))))
				(_port (_internal RSTI ~extieee.std_logic_1164.STD_LOGIC 0 13922 (_entity (_in ))))
			)
		)
		(DAT_O_7_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13925 (_entity (_in ))))
				(_port (_internal DATO7 ~extieee.std_logic_1164.STD_LOGIC 0 13925 (_entity (_out ))))
			)
		)
		(DAT_O_6_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13928 (_entity (_in ))))
				(_port (_internal DATO6 ~extieee.std_logic_1164.STD_LOGIC 0 13928 (_entity (_out ))))
			)
		)
		(DAT_O_5_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13931 (_entity (_in ))))
				(_port (_internal DATO5 ~extieee.std_logic_1164.STD_LOGIC 0 13931 (_entity (_out ))))
			)
		)
		(DAT_O_4_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13934 (_entity (_in ))))
				(_port (_internal DATO4 ~extieee.std_logic_1164.STD_LOGIC 0 13934 (_entity (_out ))))
			)
		)
		(DAT_O_3_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13937 (_entity (_in ))))
				(_port (_internal DATO3 ~extieee.std_logic_1164.STD_LOGIC 0 13937 (_entity (_out ))))
			)
		)
		(DAT_O_2_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13940 (_entity (_in ))))
				(_port (_internal DATO2 ~extieee.std_logic_1164.STD_LOGIC 0 13940 (_entity (_out ))))
			)
		)
		(DAT_O_1_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13943 (_entity (_in ))))
				(_port (_internal DATO1 ~extieee.std_logic_1164.STD_LOGIC 0 13943 (_entity (_out ))))
			)
		)
		(DAT_O_0_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 13946 (_entity (_in ))))
				(_port (_internal DATO0 ~extieee.std_logic_1164.STD_LOGIC 0 13946 (_entity (_out ))))
			)
		)
		(DAT_I_7_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13949 (_entity (_out ))))
				(_port (_internal DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 13949 (_entity (_in ))))
			)
		)
		(DAT_I_7_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 13952 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13952 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13952 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13953 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 13953 (_entity (_out ))))
			)
		)
		(DAT_I_6_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13956 (_entity (_out ))))
				(_port (_internal DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 13956 (_entity (_in ))))
			)
		)
		(DAT_I_6_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 13959 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13959 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13959 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13960 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 13960 (_entity (_out ))))
			)
		)
		(DAT_I_5_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13963 (_entity (_out ))))
				(_port (_internal DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 13963 (_entity (_in ))))
			)
		)
		(DAT_I_5_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 13966 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13966 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13966 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13967 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 13967 (_entity (_out ))))
			)
		)
		(DAT_I_4_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13970 (_entity (_out ))))
				(_port (_internal DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 13970 (_entity (_in ))))
			)
		)
		(DAT_I_4_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 13973 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13973 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13973 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13974 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 13974 (_entity (_out ))))
			)
		)
		(DAT_I_3_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13977 (_entity (_out ))))
				(_port (_internal DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 13977 (_entity (_in ))))
			)
		)
		(DAT_I_3_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 13980 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13980 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13980 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13981 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 13981 (_entity (_out ))))
			)
		)
		(DAT_I_2_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13984 (_entity (_out ))))
				(_port (_internal DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 13984 (_entity (_in ))))
			)
		)
		(DAT_I_2_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 13987 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13987 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13987 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13988 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 13988 (_entity (_out ))))
			)
		)
		(DAT_I_1_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13991 (_entity (_out ))))
				(_port (_internal DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 13991 (_entity (_in ))))
			)
		)
		(DAT_I_1_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 13994 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 13994 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13994 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13995 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 13995 (_entity (_out ))))
			)
		)
		(DAT_I_0_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 13998 (_entity (_out ))))
				(_port (_internal DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 13998 (_entity (_in ))))
			)
		)
		(DAT_I_0_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 14001 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 14001 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14001 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14002 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 14002 (_entity (_out ))))
			)
		)
		(CLK_IB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 14005 (_entity (_out ))))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 14005 (_entity (_in ))))
			)
		)
		(ACK_OB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 14008 (_entity (_in ))))
				(_port (_internal ACKO ~extieee.std_logic_1164.STD_LOGIC 0 14008 (_entity (_out ))))
			)
		)
		(clk_counterB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 14011 (_entity (_out ))))
				(_port (_internal clkcounter ~extieee.std_logic_1164.STD_LOGIC 0 14011 (_entity (_in ))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 14014 (_entity (_in ))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_generic (_internal RST_PULSE ~extSTD.STANDARD.INTEGER 1 1352 (_entity -1 ((i 1)))))
				(_port (_internal pur ~extieee.std_logic_1164.STD_LOGIC 1 1354 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation counter1_SLICE_0I 0 14017 (_component counter1_SLICE_0 )
		(_port
			((C1)(counter1_counter_0))
			((A1)(counter1_counter))
			((B0)(counter1_counter))
			((DI1)(counter1_counter_s_0))
			((CLK)(clk_counter_c))
			((F1)(counter1_counter_s_0))
			((Q1)(counter1_counter_0))
			((FCO)(counter1_counter_cry_0))
		)
		(_use (_entity . counter1_SLICE_0)
		)
	)
	(_instantiation counter1_SLICE_1I 0 14022 (_component counter1_SLICE_1 )
		(_port
			((A0)(counter1_counter_30))
			((FCI)(counter1_un4_counter_0_data_tmp_14))
			((F1)(counter1_un4_counter_0_N_2_i))
		)
		(_use (_entity . counter1_SLICE_1)
		)
	)
	(_instantiation counter1_SLICE_2I 0 14026 (_component counter1_SLICE_2 )
		(_port
			((B1)(counter1_counter_29))
			((A1)(counter1_counter_28))
			((B0)(counter1_counter_27))
			((A0)(counter1_counter_26))
			((FCI)(counter1_un4_counter_0_data_tmp_12))
			((FCO)(counter1_un4_counter_0_data_tmp_14))
		)
		(_use (_entity . counter1_SLICE_2)
		)
	)
	(_instantiation counter1_SLICE_3I 0 14031 (_component counter1_SLICE_3 )
		(_port
			((B1)(counter1_counter_25))
			((A1)(counter1_counter_24))
			((B0)(counter1_counter_23))
			((A0)(counter1_counter_22))
			((FCI)(counter1_un4_counter_0_data_tmp_10))
			((FCO)(counter1_un4_counter_0_data_tmp_12))
		)
		(_use (_entity . counter1_SLICE_3)
		)
	)
	(_instantiation counter1_SLICE_4I 0 14036 (_component counter1_SLICE_4 )
		(_port
			((B1)(counter1_counter_21))
			((A1)(counter1_counter_20))
			((B0)(counter1_counter_19))
			((A0)(counter1_counter_18))
			((FCI)(counter1_un4_counter_0_data_tmp_8))
			((FCO)(counter1_un4_counter_0_data_tmp_10))
		)
		(_use (_entity . counter1_SLICE_4)
		)
	)
	(_instantiation counter1_SLICE_5I 0 14041 (_component counter1_SLICE_5 )
		(_port
			((B1)(counter1_counter_17))
			((A1)(counter1_counter_16))
			((C0)(counter1_counter_15))
			((B0)(counter1_counter_14))
			((A0)(Q_7))
			((FCI)(counter1_un4_counter_0_data_tmp_6))
			((FCO)(counter1_un4_counter_0_data_tmp_8))
		)
		(_use (_entity . counter1_SLICE_5)
		)
	)
	(_instantiation counter1_SLICE_6I 0 14046 (_component counter1_SLICE_6 )
		(_port
			((D1)(counter1_counter_13))
			((C1)(counter1_counter_12))
			((B1)(Q_6))
			((A1)(Q_5))
			((D0)(counter1_counter_11))
			((C0)(counter1_counter_10))
			((B0)(Q_4))
			((A0)(Q_3))
			((FCI)(counter1_un4_counter_0_data_tmp_4))
			((FCO)(counter1_un4_counter_0_data_tmp_6))
		)
		(_use (_entity . counter1_SLICE_6)
		)
	)
	(_instantiation counter1_SLICE_7I 0 14051 (_component counter1_SLICE_7 )
		(_port
			((D1)(counter1_counter_9))
			((C1)(counter1_counter_8))
			((B1)(Q_2))
			((A1)(Q_1))
			((C0)(counter1_counter_7))
			((B0)(counter1_counter_6))
			((A0)(Q_0))
			((FCI)(counter1_un4_counter_0_data_tmp_2))
			((FCO)(counter1_un4_counter_0_data_tmp_4))
		)
		(_use (_entity . counter1_SLICE_7)
		)
	)
	(_instantiation counter1_SLICE_8I 0 14056 (_component counter1_SLICE_8 )
		(_port
			((B1)(counter1_counter_5))
			((A1)(counter1_counter_4))
			((B0)(counter1_counter_3))
			((A0)(counter1_counter_2))
			((FCI)(counter1_un4_counter_0_data_tmp_0))
			((FCO)(counter1_un4_counter_0_data_tmp_2))
		)
		(_use (_entity . counter1_SLICE_8)
		)
	)
	(_instantiation counter1_SLICE_9I 0 14061 (_component counter1_SLICE_9 )
		(_port
			((B1)(counter1_counter_1))
			((A1)(counter1_counter_0))
			((FCO)(counter1_un4_counter_0_data_tmp_0))
		)
		(_use (_entity . counter1_SLICE_9)
		)
	)
	(_instantiation counter1_SLICE_10I 0 14064 (_component counter1_SLICE_10 )
		(_port
			((FCI)(counter1_un1_counter_cry_30_cry))
			((F0)(counter1_un1_counter_cry_30_i))
		)
		(_use (_entity . counter1_SLICE_10)
		)
	)
	(_instantiation counter1_SLICE_11I 0 14067 (_component counter1_SLICE_11 )
		(_port
			((B1)(counter1_counter_30))
			((B0)(counter1_counter_29))
			((FCI)(counter1_un1_counter_cry_28))
			((FCO)(counter1_un1_counter_cry_30_cry))
		)
		(_use (_entity . counter1_SLICE_11)
		)
	)
	(_instantiation counter1_SLICE_12I 0 14071 (_component counter1_SLICE_12 )
		(_port
			((B1)(counter1_counter_28))
			((B0)(counter1_counter_27))
			((FCI)(counter1_un1_counter_cry_26))
			((FCO)(counter1_un1_counter_cry_28))
		)
		(_use (_entity . counter1_SLICE_12)
		)
	)
	(_instantiation counter1_SLICE_13I 0 14075 (_component counter1_SLICE_13 )
		(_port
			((B1)(counter1_counter_26))
			((B0)(counter1_counter_25))
			((FCI)(counter1_un1_counter_cry_24))
			((FCO)(counter1_un1_counter_cry_26))
		)
		(_use (_entity . counter1_SLICE_13)
		)
	)
	(_instantiation counter1_SLICE_14I 0 14079 (_component counter1_SLICE_14 )
		(_port
			((B1)(counter1_counter_24))
			((B0)(counter1_counter_23))
			((FCI)(counter1_un1_counter_cry_22))
			((FCO)(counter1_un1_counter_cry_24))
		)
		(_use (_entity . counter1_SLICE_14)
		)
	)
	(_instantiation counter1_SLICE_15I 0 14083 (_component counter1_SLICE_15 )
		(_port
			((B1)(counter1_counter_22))
			((B0)(counter1_counter_21))
			((FCI)(counter1_un1_counter_cry_20))
			((FCO)(counter1_un1_counter_cry_22))
		)
		(_use (_entity . counter1_SLICE_15)
		)
	)
	(_instantiation counter1_SLICE_16I 0 14087 (_component counter1_SLICE_16 )
		(_port
			((B1)(counter1_counter_20))
			((B0)(counter1_counter_19))
			((FCI)(counter1_un1_counter_cry_18))
			((FCO)(counter1_un1_counter_cry_20))
		)
		(_use (_entity . counter1_SLICE_16)
		)
	)
	(_instantiation counter1_SLICE_17I 0 14091 (_component counter1_SLICE_17 )
		(_port
			((B1)(counter1_counter_18))
			((B0)(counter1_counter_17))
			((FCI)(counter1_un1_counter_cry_16))
			((FCO)(counter1_un1_counter_cry_18))
		)
		(_use (_entity . counter1_SLICE_17)
		)
	)
	(_instantiation counter1_SLICE_18I 0 14095 (_component counter1_SLICE_18 )
		(_port
			((B1)(counter1_counter_16))
			((B0)(counter1_counter_15))
			((FCI)(counter1_un1_counter_cry_14))
			((FCO)(counter1_un1_counter_cry_16))
		)
		(_use (_entity . counter1_SLICE_18)
		)
	)
	(_instantiation counter1_SLICE_19I 0 14099 (_component counter1_SLICE_19 )
		(_port
			((B1)(counter1_counter_14))
			((A1)(Q_7))
			((B0)(counter1_counter_13))
			((A0)(Q_6))
			((FCI)(counter1_un1_counter_cry_12))
			((FCO)(counter1_un1_counter_cry_14))
		)
		(_use (_entity . counter1_SLICE_19)
		)
	)
	(_instantiation counter1_SLICE_20I 0 14103 (_component counter1_SLICE_20 )
		(_port
			((B1)(counter1_counter_12))
			((A1)(Q_5))
			((B0)(counter1_counter_11))
			((A0)(Q_4))
			((FCI)(counter1_un1_counter_cry_10))
			((FCO)(counter1_un1_counter_cry_12))
		)
		(_use (_entity . counter1_SLICE_20)
		)
	)
	(_instantiation counter1_SLICE_21I 0 14107 (_component counter1_SLICE_21 )
		(_port
			((B1)(counter1_counter_10))
			((A1)(Q_3))
			((B0)(counter1_counter_9))
			((A0)(Q_2))
			((FCI)(counter1_un1_counter_cry_8))
			((FCO)(counter1_un1_counter_cry_10))
		)
		(_use (_entity . counter1_SLICE_21)
		)
	)
	(_instantiation counter1_SLICE_22I 0 14111 (_component counter1_SLICE_22 )
		(_port
			((B1)(counter1_counter_8))
			((A1)(Q_1))
			((B0)(counter1_counter_7))
			((A0)(Q_0))
			((FCI)(counter1_un1_counter_cry_6))
			((FCO)(counter1_un1_counter_cry_8))
		)
		(_use (_entity . counter1_SLICE_22)
		)
	)
	(_instantiation counter1_SLICE_23I 0 14115 (_component counter1_SLICE_23 )
		(_port
			((B1)(counter1_counter_6))
			((B0)(counter1_counter_5))
			((FCI)(counter1_un1_counter_cry_4))
			((FCO)(counter1_un1_counter_cry_6))
		)
		(_use (_entity . counter1_SLICE_23)
		)
	)
	(_instantiation counter1_SLICE_24I 0 14119 (_component counter1_SLICE_24 )
		(_port
			((B1)(counter1_counter_4))
			((B0)(counter1_counter_3))
			((FCI)(counter1_un1_counter_cry_2))
			((FCO)(counter1_un1_counter_cry_4))
		)
		(_use (_entity . counter1_SLICE_24)
		)
	)
	(_instantiation counter1_SLICE_25I 0 14123 (_component counter1_SLICE_25 )
		(_port
			((A1)(counter1_counter_2))
			((FCO)(counter1_un1_counter_cry_2))
		)
		(_use (_entity . counter1_SLICE_25)
		)
	)
	(_instantiation counter1_SLICE_26I 0 14125 (_component counter1_SLICE_26 )
		(_port
			((C1)(counter1_counter_30))
			((A1)(counter1_counter))
			((C0)(counter1_counter_29))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_30))
			((DI0)(counter1_counter_s_29))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_28))
			((F0)(counter1_counter_s_29))
			((Q0)(counter1_counter_29))
			((F1)(counter1_counter_s_30))
			((Q1)(counter1_counter_30))
		)
		(_use (_entity . counter1_SLICE_26)
		)
	)
	(_instantiation counter1_SLICE_27I 0 14132 (_component counter1_SLICE_27 )
		(_port
			((C1)(counter1_counter_28))
			((A1)(counter1_counter))
			((C0)(counter1_counter_27))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_28))
			((DI0)(counter1_counter_s_27))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_26))
			((F0)(counter1_counter_s_27))
			((Q0)(counter1_counter_27))
			((F1)(counter1_counter_s_28))
			((Q1)(counter1_counter_28))
			((FCO)(counter1_counter_cry_28))
		)
		(_use (_entity . counter1_SLICE_27)
		)
	)
	(_instantiation counter1_SLICE_28I 0 14140 (_component counter1_SLICE_28 )
		(_port
			((C1)(counter1_counter_26))
			((A1)(counter1_counter))
			((C0)(counter1_counter_25))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_26))
			((DI0)(counter1_counter_s_25))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_24))
			((F0)(counter1_counter_s_25))
			((Q0)(counter1_counter_25))
			((F1)(counter1_counter_s_26))
			((Q1)(counter1_counter_26))
			((FCO)(counter1_counter_cry_26))
		)
		(_use (_entity . counter1_SLICE_28)
		)
	)
	(_instantiation counter1_SLICE_29I 0 14148 (_component counter1_SLICE_29 )
		(_port
			((C1)(counter1_counter_24))
			((A1)(counter1_counter))
			((C0)(counter1_counter_23))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_24))
			((DI0)(counter1_counter_s_23))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_22))
			((F0)(counter1_counter_s_23))
			((Q0)(counter1_counter_23))
			((F1)(counter1_counter_s_24))
			((Q1)(counter1_counter_24))
			((FCO)(counter1_counter_cry_24))
		)
		(_use (_entity . counter1_SLICE_29)
		)
	)
	(_instantiation counter1_SLICE_30I 0 14156 (_component counter1_SLICE_30 )
		(_port
			((C1)(counter1_counter_22))
			((A1)(counter1_counter))
			((C0)(counter1_counter_21))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_22))
			((DI0)(counter1_counter_s_21))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_20))
			((F0)(counter1_counter_s_21))
			((Q0)(counter1_counter_21))
			((F1)(counter1_counter_s_22))
			((Q1)(counter1_counter_22))
			((FCO)(counter1_counter_cry_22))
		)
		(_use (_entity . counter1_SLICE_30)
		)
	)
	(_instantiation counter1_SLICE_31I 0 14164 (_component counter1_SLICE_31 )
		(_port
			((C1)(counter1_counter_20))
			((A1)(counter1_counter))
			((C0)(counter1_counter_19))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_20))
			((DI0)(counter1_counter_s_19))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_18))
			((F0)(counter1_counter_s_19))
			((Q0)(counter1_counter_19))
			((F1)(counter1_counter_s_20))
			((Q1)(counter1_counter_20))
			((FCO)(counter1_counter_cry_20))
		)
		(_use (_entity . counter1_SLICE_31)
		)
	)
	(_instantiation counter1_SLICE_32I 0 14172 (_component counter1_SLICE_32 )
		(_port
			((C1)(counter1_counter_18))
			((A1)(counter1_counter))
			((C0)(counter1_counter_17))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_18))
			((DI0)(counter1_counter_s_17))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_16))
			((F0)(counter1_counter_s_17))
			((Q0)(counter1_counter_17))
			((F1)(counter1_counter_s_18))
			((Q1)(counter1_counter_18))
			((FCO)(counter1_counter_cry_18))
		)
		(_use (_entity . counter1_SLICE_32)
		)
	)
	(_instantiation counter1_SLICE_33I 0 14180 (_component counter1_SLICE_33 )
		(_port
			((C1)(counter1_counter_16))
			((A1)(counter1_counter))
			((C0)(counter1_counter_15))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_16))
			((DI0)(counter1_counter_s_15))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_14))
			((F0)(counter1_counter_s_15))
			((Q0)(counter1_counter_15))
			((F1)(counter1_counter_s_16))
			((Q1)(counter1_counter_16))
			((FCO)(counter1_counter_cry_16))
		)
		(_use (_entity . counter1_SLICE_33)
		)
	)
	(_instantiation counter1_SLICE_34I 0 14188 (_component counter1_SLICE_34 )
		(_port
			((C1)(counter1_counter_14))
			((A1)(counter1_counter))
			((C0)(counter1_counter_13))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_14))
			((DI0)(counter1_counter_s_13))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_12))
			((F0)(counter1_counter_s_13))
			((Q0)(counter1_counter_13))
			((F1)(counter1_counter_s_14))
			((Q1)(counter1_counter_14))
			((FCO)(counter1_counter_cry_14))
		)
		(_use (_entity . counter1_SLICE_34)
		)
	)
	(_instantiation counter1_SLICE_35I 0 14196 (_component counter1_SLICE_35 )
		(_port
			((C1)(counter1_counter_12))
			((A1)(counter1_counter))
			((C0)(counter1_counter_11))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_12))
			((DI0)(counter1_counter_s_11))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_10))
			((F0)(counter1_counter_s_11))
			((Q0)(counter1_counter_11))
			((F1)(counter1_counter_s_12))
			((Q1)(counter1_counter_12))
			((FCO)(counter1_counter_cry_12))
		)
		(_use (_entity . counter1_SLICE_35)
		)
	)
	(_instantiation counter1_SLICE_36I 0 14204 (_component counter1_SLICE_36 )
		(_port
			((C1)(counter1_counter_10))
			((A1)(counter1_counter))
			((C0)(counter1_counter_9))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_10))
			((DI0)(counter1_counter_s_9))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_8))
			((F0)(counter1_counter_s_9))
			((Q0)(counter1_counter_9))
			((F1)(counter1_counter_s_10))
			((Q1)(counter1_counter_10))
			((FCO)(counter1_counter_cry_10))
		)
		(_use (_entity . counter1_SLICE_36)
		)
	)
	(_instantiation counter1_SLICE_37I 0 14212 (_component counter1_SLICE_37 )
		(_port
			((C1)(counter1_counter_8))
			((A1)(counter1_counter))
			((C0)(counter1_counter_7))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_8))
			((DI0)(counter1_counter_s_7))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_6))
			((F0)(counter1_counter_s_7))
			((Q0)(counter1_counter_7))
			((F1)(counter1_counter_s_8))
			((Q1)(counter1_counter_8))
			((FCO)(counter1_counter_cry_8))
		)
		(_use (_entity . counter1_SLICE_37)
		)
	)
	(_instantiation counter1_SLICE_38I 0 14220 (_component counter1_SLICE_38 )
		(_port
			((C1)(counter1_counter_6))
			((A1)(counter1_counter))
			((C0)(counter1_counter_5))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_6))
			((DI0)(counter1_counter_s_5))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_4))
			((F0)(counter1_counter_s_5))
			((Q0)(counter1_counter_5))
			((F1)(counter1_counter_s_6))
			((Q1)(counter1_counter_6))
			((FCO)(counter1_counter_cry_6))
		)
		(_use (_entity . counter1_SLICE_38)
		)
	)
	(_instantiation counter1_SLICE_39I 0 14228 (_component counter1_SLICE_39 )
		(_port
			((C1)(counter1_counter_4))
			((A1)(counter1_counter))
			((C0)(counter1_counter_3))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_4))
			((DI0)(counter1_counter_s_3))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_2))
			((F0)(counter1_counter_s_3))
			((Q0)(counter1_counter_3))
			((F1)(counter1_counter_s_4))
			((Q1)(counter1_counter_4))
			((FCO)(counter1_counter_cry_4))
		)
		(_use (_entity . counter1_SLICE_39)
		)
	)
	(_instantiation counter1_SLICE_40I 0 14236 (_component counter1_SLICE_40 )
		(_port
			((C1)(counter1_counter_2))
			((A1)(counter1_counter))
			((C0)(counter1_counter_1))
			((A0)(counter1_counter))
			((DI1)(counter1_counter_s_2))
			((DI0)(counter1_counter_s_1))
			((CLK)(clk_counter_c))
			((FCI)(counter1_counter_cry_0))
			((F0)(counter1_counter_s_1))
			((Q0)(counter1_counter_1))
			((F1)(counter1_counter_s_2))
			((Q1)(counter1_counter_2))
			((FCO)(counter1_counter_cry_2))
		)
		(_use (_entity . counter1_SLICE_40)
		)
	)
	(_instantiation counter1_SLICE_41I 0 14244 (_component counter1_SLICE_41 )
		(_port
			((D1)(counter1_o1))
			((C1)(counter1_o2))
			((B1)(counter1_o3_0))
			((A1)(counter1_state_0))
			((C0)(counter1_state_1))
			((B0)(counter1_next_state_1))
			((A0)(counter1_N_7_i))
			((DI0)(counter1_fb))
			((CLK)(sync_in_c))
			((F0)(counter1_fb))
			((Q0)(counter1_o1))
			((F1)(counter1_N_7_i))
		)
		(_use (_entity . counter1_SLICE_41)
		)
	)
	(_instantiation counter1_SLICE_43I 0 14250 (_component counter1_SLICE_43 )
		(_port
			((DI0)(counter1_VCC_000_BUF1))
			((LSR)(counter1_next_state18))
			((CLK)(counter1_un1_state_4_0))
			((F0)(counter1_VCC_000_BUF1))
			((Q0)(counter1_o3))
		)
		(_use (_entity . counter1_SLICE_43)
		)
	)
	(_instantiation counter1_SLICE_44I 0 14254 (_component counter1_SLICE_44 )
		(_port
			((C1)(counter1_o3))
			((B1)(counter1_o2_0))
			((A1)(counter1_o1_0))
			((C0)(counter1_state_1))
			((B0)(counter1_state_0))
			((A0)(counter1_next_state_0))
			((DI0)(counter1_un1_next_state_3_i))
			((LSR)(counter1_next_state18))
			((CLK)(sync_in_c))
			((F0)(counter1_un1_next_state_3_i))
			((Q0)(counter1_o1_0))
			((F1)(counter1_next_state_0))
		)
		(_use (_entity . counter1_SLICE_44)
		)
	)
	(_instantiation SLICE_46I 0 14261 (_component SLICE_46 )
		(_port
			((DI0)(counter1_VCC_001_BUF1))
			((CLK)(counter1_un1_counter_2_0))
			((F0)(counter1_VCC_001_BUF1))
			((Q0)(counter1_o3_0))
			((F1)(VCCS))
		)
		(_use (_entity . SLICE_46)
		)
	)
	(_instantiation counter1_SLICE_47I 0 14264 (_component counter1_SLICE_47 )
		(_port
			((C1)(counter1_o3_0))
			((B1)(counter1_o2))
			((A1)(counter1_o1))
			((C0)(counter1_o1_0))
			((B0)(counter1_o2_0))
			((A0)(counter1_o3))
			((DI1)(counter1_next_state_1))
			((DI0)(counter1_next_state_i_0))
			((CLK)(clk_counter_c))
			((F0)(counter1_next_state_i_0))
			((Q0)(counter1_state_0))
			((F1)(counter1_next_state_1))
			((Q1)(counter1_state_1))
		)
		(_use (_entity . counter1_SLICE_47)
		)
	)
	(_instantiation SLICE_48I 0 14271 (_component SLICE_48 )
		(_port
			((B1)(counter1_state_1))
			((A1)(counter1_state_0))
			((B0)(WE_I_c))
			((A0)(ACK_O_c))
			((M0)(counter1_state_1))
			((CLK)(clk_counter_c))
			((F0)(REG_stb_i))
			((Q0)(ff_clr_i_c))
			((F1)(counter1_counter))
		)
		(_use (_entity . SLICE_48)
		)
	)
	(_instantiation counter1_SLICE_49I 0 14275 (_component counter1_SLICE_49 )
		(_port
			((D1)(counter1_un4_counter_0_N_2_i))
			((C1)(counter1_un1_counter_cry_30_i))
			((B1)(counter1_state_1))
			((A1)(counter1_state_0))
			((C0)(counter1_un4_counter_0_N_2_i))
			((B0)(counter1_state_1))
			((A0)(counter1_state_0))
			((M0)(counter1_fb))
			((LSR)(counter1_un1_counter_2_0))
			((CLK)(sync_in_c))
			((F0)(counter1_un1_counter_2_0))
			((Q0)(counter1_o2))
			((F1)(counter1_un1_state_4_0))
		)
		(_use (_entity . counter1_SLICE_49)
		)
	)
	(_instantiation counter1_SLICE_50I 0 14283 (_component counter1_SLICE_50 )
		(_port
			((B1)(counter1_state_1))
			((A1)(counter1_state_0))
			((C0)(counter1_un1_counter_cry_30_i))
			((B0)(counter1_state_1))
			((A0)(counter1_state_0))
			((M0)(counter1_un1_next_state_3_i))
			((LSR)(counter1_un1_state_4_0))
			((CLK)(sync_in_c))
			((F0)(counter1_next_state_0_sqmuxa_1))
			((Q0)(counter1_o2_0))
			((F1)(counter1_next_state18))
		)
		(_use (_entity . counter1_SLICE_50)
		)
	)
	(_instantiation sync_outI 0 14290 (_component sync_outB )
		(_port
			((IOLDO)(sync_out_c))
			((syncout)(sync_out))
		)
		(_use (_entity . sync_outB)
		)
	)
	(_instantiation sync_out_MGIOLI 0 14292 (_component sync_out_MGIOL )
		(_port
			((IOLDO)(sync_out_c))
			((OPOS)(VCCS))
			((LSR)(ff_clr_i_c))
			((CLK)(sync_in_c))
		)
		(_use (_entity . sync_out_MGIOL)
		)
	)
	(_instantiation sync_inI 0 14294 (_component sync_inB )
		(_port
			((PADDI)(sync_in_c))
			((syncin)(sync_in))
		)
		(_use (_entity . sync_inB)
		)
	)
	(_instantiation ff_clr_iI 0 14296 (_component ff_clr_iB )
		(_port
			((PADDO)(ff_clr_i_c))
			((ffclri)(ff_clr_i))
		)
		(_use (_entity . ff_clr_iB)
		)
	)
	(_instantiation PRT_O_3_I 0 14298 (_component PRT_O_3_B )
		(_port
			((PADDO)(Q_7))
			((PRTO3)(PRT_O(3)))
		)
		(_use (_entity . PRT_O_3_B)
		)
	)
	(_instantiation PRT_O_2_I 0 14300 (_component PRT_O_2_B )
		(_port
			((PADDO)(Q_6))
			((PRTO2)(PRT_O(2)))
		)
		(_use (_entity . PRT_O_2_B)
		)
	)
	(_instantiation PRT_O_1_I 0 14302 (_component PRT_O_1_B )
		(_port
			((PADDO)(Q_5))
			((PRTO1)(PRT_O(1)))
		)
		(_use (_entity . PRT_O_1_B)
		)
	)
	(_instantiation PRT_O_0_I 0 14304 (_component PRT_O_0_B )
		(_port
			((PADDO)(Q_4))
			((PRTO0)(PRT_O(0)))
		)
		(_use (_entity . PRT_O_0_B)
		)
	)
	(_instantiation WE_II 0 14306 (_component WE_IB )
		(_port
			((PADDI)(WE_I_c))
			((WEI)(WE_I))
		)
		(_use (_entity . WE_IB)
		)
	)
	(_instantiation STB_II 0 14308 (_component STB_IB )
		(_port
			((PADDI)(ACK_O_c))
			((STBI)(STB_I))
		)
		(_use (_entity . STB_IB)
		)
	)
	(_instantiation RST_II 0 14310 (_component RST_IB )
		(_port
			((PADDI)(RST_I_c))
			((RSTI)(RST_I))
		)
		(_use (_entity . RST_IB)
		)
	)
	(_instantiation DAT_O_7_I 0 14312 (_component DAT_O_7_B )
		(_port
			((PADDO)(Q_7))
			((DATO7)(DAT_O(7)))
		)
		(_use (_entity . DAT_O_7_B)
		)
	)
	(_instantiation DAT_O_6_I 0 14314 (_component DAT_O_6_B )
		(_port
			((PADDO)(Q_6))
			((DATO6)(DAT_O(6)))
		)
		(_use (_entity . DAT_O_6_B)
		)
	)
	(_instantiation DAT_O_5_I 0 14316 (_component DAT_O_5_B )
		(_port
			((PADDO)(Q_5))
			((DATO5)(DAT_O(5)))
		)
		(_use (_entity . DAT_O_5_B)
		)
	)
	(_instantiation DAT_O_4_I 0 14318 (_component DAT_O_4_B )
		(_port
			((PADDO)(Q_4))
			((DATO4)(DAT_O(4)))
		)
		(_use (_entity . DAT_O_4_B)
		)
	)
	(_instantiation DAT_O_3_I 0 14320 (_component DAT_O_3_B )
		(_port
			((PADDO)(Q_3))
			((DATO3)(DAT_O(3)))
		)
		(_use (_entity . DAT_O_3_B)
		)
	)
	(_instantiation DAT_O_2_I 0 14322 (_component DAT_O_2_B )
		(_port
			((PADDO)(Q_2))
			((DATO2)(DAT_O(2)))
		)
		(_use (_entity . DAT_O_2_B)
		)
	)
	(_instantiation DAT_O_1_I 0 14324 (_component DAT_O_1_B )
		(_port
			((PADDO)(Q_1))
			((DATO1)(DAT_O(1)))
		)
		(_use (_entity . DAT_O_1_B)
		)
	)
	(_instantiation DAT_O_0_I 0 14326 (_component DAT_O_0_B )
		(_port
			((PADDO)(Q_0))
			((DATO0)(DAT_O(0)))
		)
		(_use (_entity . DAT_O_0_B)
		)
	)
	(_instantiation DAT_I_7_I 0 14328 (_component DAT_I_7_B )
		(_port
			((PADDI)(DAT_I_c_7))
			((DATI7)(DAT_I(7)))
		)
		(_use (_entity . DAT_I_7_B)
		)
	)
	(_instantiation DAT_I_7_MGIOLI 0 14330 (_component DAT_I_7_MGIOL )
		(_port
			((DI)(DAT_I_c_7))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_7))
		)
		(_use (_entity . DAT_I_7_MGIOL)
		)
	)
	(_instantiation DAT_I_6_I 0 14333 (_component DAT_I_6_B )
		(_port
			((PADDI)(DAT_I_c_6))
			((DATI6)(DAT_I(6)))
		)
		(_use (_entity . DAT_I_6_B)
		)
	)
	(_instantiation DAT_I_6_MGIOLI 0 14335 (_component DAT_I_6_MGIOL )
		(_port
			((DI)(DAT_I_c_6))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_6))
		)
		(_use (_entity . DAT_I_6_MGIOL)
		)
	)
	(_instantiation DAT_I_5_I 0 14338 (_component DAT_I_5_B )
		(_port
			((PADDI)(DAT_I_c_5))
			((DATI5)(DAT_I(5)))
		)
		(_use (_entity . DAT_I_5_B)
		)
	)
	(_instantiation DAT_I_5_MGIOLI 0 14340 (_component DAT_I_5_MGIOL )
		(_port
			((DI)(DAT_I_c_5))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_5))
		)
		(_use (_entity . DAT_I_5_MGIOL)
		)
	)
	(_instantiation DAT_I_4_I 0 14343 (_component DAT_I_4_B )
		(_port
			((PADDI)(DAT_I_c_4))
			((DATI4)(DAT_I(4)))
		)
		(_use (_entity . DAT_I_4_B)
		)
	)
	(_instantiation DAT_I_4_MGIOLI 0 14345 (_component DAT_I_4_MGIOL )
		(_port
			((DI)(DAT_I_c_4))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_4))
		)
		(_use (_entity . DAT_I_4_MGIOL)
		)
	)
	(_instantiation DAT_I_3_I 0 14348 (_component DAT_I_3_B )
		(_port
			((PADDI)(DAT_I_c_3))
			((DATI3)(DAT_I(3)))
		)
		(_use (_entity . DAT_I_3_B)
		)
	)
	(_instantiation DAT_I_3_MGIOLI 0 14350 (_component DAT_I_3_MGIOL )
		(_port
			((DI)(DAT_I_c_3))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_3))
		)
		(_use (_entity . DAT_I_3_MGIOL)
		)
	)
	(_instantiation DAT_I_2_I 0 14353 (_component DAT_I_2_B )
		(_port
			((PADDI)(DAT_I_c_2))
			((DATI2)(DAT_I(2)))
		)
		(_use (_entity . DAT_I_2_B)
		)
	)
	(_instantiation DAT_I_2_MGIOLI 0 14355 (_component DAT_I_2_MGIOL )
		(_port
			((DI)(DAT_I_c_2))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_2))
		)
		(_use (_entity . DAT_I_2_MGIOL)
		)
	)
	(_instantiation DAT_I_1_I 0 14358 (_component DAT_I_1_B )
		(_port
			((PADDI)(DAT_I_c_1))
			((DATI1)(DAT_I(1)))
		)
		(_use (_entity . DAT_I_1_B)
		)
	)
	(_instantiation DAT_I_1_MGIOLI 0 14360 (_component DAT_I_1_MGIOL )
		(_port
			((DI)(DAT_I_c_1))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_1))
		)
		(_use (_entity . DAT_I_1_MGIOL)
		)
	)
	(_instantiation DAT_I_0_I 0 14363 (_component DAT_I_0_B )
		(_port
			((PADDI)(DAT_I_c_0))
			((DATI0)(DAT_I(0)))
		)
		(_use (_entity . DAT_I_0_B)
		)
	)
	(_instantiation DAT_I_0_MGIOLI 0 14365 (_component DAT_I_0_MGIOL )
		(_port
			((DI)(DAT_I_c_0))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_0))
		)
		(_use (_entity . DAT_I_0_MGIOL)
		)
	)
	(_instantiation CLK_II 0 14368 (_component CLK_IB )
		(_port
			((PADDI)(CLK_I_c))
			((CLKI)(CLK_I))
		)
		(_use (_entity . CLK_IB)
		)
	)
	(_instantiation ACK_OI 0 14370 (_component ACK_OB )
		(_port
			((PADDO)(ACK_O_c))
			((ACKO)(ACK_O))
		)
		(_use (_entity . ACK_OB)
		)
	)
	(_instantiation clk_counterI 0 14372 (_component clk_counterB )
		(_port
			((PADDI)(clk_counter_c))
			((clkcounter)(clk_counter))
		)
		(_use (_entity . clk_counterB)
		)
	)
	(_instantiation GSR_INST 0 14374 (_component GSR_INSTB )
		(_port
			((GSRNET)(counter1_next_state_0_sqmuxa_1))
		)
		(_use (_entity . GSR_INSTB)
		)
	)
	(_instantiation VHI_INST 0 14376 (_component .machxo2.components.vhi )
		(_port
			((z)(VCCI))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation PUR_INST 0 14378 (_component .machxo2.components.pur )
		(_port
			((pur)(VCCI))
		)
		(_use (_entity machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_internal sync_in ~extieee.std_logic_1164.STD_LOGIC 0 13474 (_entity (_in ))))
		(_port (_internal clk_counter ~extieee.std_logic_1164.STD_LOGIC 0 13474 (_entity (_in ))))
		(_port (_internal sync_out ~extieee.std_logic_1164.STD_LOGIC 0 13475 (_entity (_out ))))
		(_port (_internal ACK_O ~extieee.std_logic_1164.STD_LOGIC 0 13475 (_entity (_out ))))
		(_port (_internal CLK_I ~extieee.std_logic_1164.STD_LOGIC 0 13475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DAT_I ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13476 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13477 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DAT_O ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13477 (_entity (_out ))))
		(_port (_internal RST_I ~extieee.std_logic_1164.STD_LOGIC 0 13477 (_entity (_in ))))
		(_port (_internal STB_I ~extieee.std_logic_1164.STD_LOGIC 0 13478 (_entity (_in ))))
		(_port (_internal WE_I ~extieee.std_logic_1164.STD_LOGIC 0 13478 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal PRT_O ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13479 (_entity (_out ))))
		(_port (_internal ff_clr_i ~extieee.std_logic_1164.STD_LOGIC 0 13479 (_entity (_out ))))
		(_signal (_internal counter1_counter_0 ~extieee.std_logic_1164.STD_LOGIC 0 13486 (_architecture (_uni ))))
		(_signal (_internal counter1_counter ~extieee.std_logic_1164.STD_LOGIC 0 13487 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_0 ~extieee.std_logic_1164.STD_LOGIC 0 13488 (_architecture (_uni ))))
		(_signal (_internal clk_counter_c ~extieee.std_logic_1164.STD_LOGIC 0 13489 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 13490 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_30 ~extieee.std_logic_1164.STD_LOGIC 0 13491 (_architecture (_uni ))))
		(_signal (_internal counter1_un4_counter_0_data_tmp_14 ~extieee.std_logic_1164.STD_LOGIC 0 13492 (_architecture (_uni ))))
		(_signal (_internal counter1_un4_counter_0_N_2_i ~extieee.std_logic_1164.STD_LOGIC 0 13493 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_29 ~extieee.std_logic_1164.STD_LOGIC 0 13494 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_28 ~extieee.std_logic_1164.STD_LOGIC 0 13495 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_27 ~extieee.std_logic_1164.STD_LOGIC 0 13496 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_26 ~extieee.std_logic_1164.STD_LOGIC 0 13497 (_architecture (_uni ))))
		(_signal (_internal counter1_un4_counter_0_data_tmp_12 ~extieee.std_logic_1164.STD_LOGIC 0 13498 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_25 ~extieee.std_logic_1164.STD_LOGIC 0 13499 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_24 ~extieee.std_logic_1164.STD_LOGIC 0 13500 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_23 ~extieee.std_logic_1164.STD_LOGIC 0 13501 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_22 ~extieee.std_logic_1164.STD_LOGIC 0 13502 (_architecture (_uni ))))
		(_signal (_internal counter1_un4_counter_0_data_tmp_10 ~extieee.std_logic_1164.STD_LOGIC 0 13503 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_21 ~extieee.std_logic_1164.STD_LOGIC 0 13504 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_20 ~extieee.std_logic_1164.STD_LOGIC 0 13505 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_19 ~extieee.std_logic_1164.STD_LOGIC 0 13506 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_18 ~extieee.std_logic_1164.STD_LOGIC 0 13507 (_architecture (_uni ))))
		(_signal (_internal counter1_un4_counter_0_data_tmp_8 ~extieee.std_logic_1164.STD_LOGIC 0 13508 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_17 ~extieee.std_logic_1164.STD_LOGIC 0 13509 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_16 ~extieee.std_logic_1164.STD_LOGIC 0 13510 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_15 ~extieee.std_logic_1164.STD_LOGIC 0 13511 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_14 ~extieee.std_logic_1164.STD_LOGIC 0 13512 (_architecture (_uni ))))
		(_signal (_internal Q_7 ~extieee.std_logic_1164.STD_LOGIC 0 13513 (_architecture (_uni ))))
		(_signal (_internal counter1_un4_counter_0_data_tmp_6 ~extieee.std_logic_1164.STD_LOGIC 0 13514 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_13 ~extieee.std_logic_1164.STD_LOGIC 0 13515 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_12 ~extieee.std_logic_1164.STD_LOGIC 0 13516 (_architecture (_uni ))))
		(_signal (_internal Q_6 ~extieee.std_logic_1164.STD_LOGIC 0 13517 (_architecture (_uni ))))
		(_signal (_internal Q_5 ~extieee.std_logic_1164.STD_LOGIC 0 13518 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_11 ~extieee.std_logic_1164.STD_LOGIC 0 13519 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_10 ~extieee.std_logic_1164.STD_LOGIC 0 13520 (_architecture (_uni ))))
		(_signal (_internal Q_4 ~extieee.std_logic_1164.STD_LOGIC 0 13521 (_architecture (_uni ))))
		(_signal (_internal Q_3 ~extieee.std_logic_1164.STD_LOGIC 0 13522 (_architecture (_uni ))))
		(_signal (_internal counter1_un4_counter_0_data_tmp_4 ~extieee.std_logic_1164.STD_LOGIC 0 13523 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_9 ~extieee.std_logic_1164.STD_LOGIC 0 13524 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_8 ~extieee.std_logic_1164.STD_LOGIC 0 13525 (_architecture (_uni ))))
		(_signal (_internal Q_2 ~extieee.std_logic_1164.STD_LOGIC 0 13526 (_architecture (_uni ))))
		(_signal (_internal Q_1 ~extieee.std_logic_1164.STD_LOGIC 0 13527 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_7 ~extieee.std_logic_1164.STD_LOGIC 0 13528 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_6 ~extieee.std_logic_1164.STD_LOGIC 0 13529 (_architecture (_uni ))))
		(_signal (_internal Q_0 ~extieee.std_logic_1164.STD_LOGIC 0 13530 (_architecture (_uni ))))
		(_signal (_internal counter1_un4_counter_0_data_tmp_2 ~extieee.std_logic_1164.STD_LOGIC 0 13531 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_5 ~extieee.std_logic_1164.STD_LOGIC 0 13532 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_4 ~extieee.std_logic_1164.STD_LOGIC 0 13533 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_3 ~extieee.std_logic_1164.STD_LOGIC 0 13534 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_2 ~extieee.std_logic_1164.STD_LOGIC 0 13535 (_architecture (_uni ))))
		(_signal (_internal counter1_un4_counter_0_data_tmp_0 ~extieee.std_logic_1164.STD_LOGIC 0 13536 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_1 ~extieee.std_logic_1164.STD_LOGIC 0 13537 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_30_cry ~extieee.std_logic_1164.STD_LOGIC 0 13538 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_30_i ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_28 ~extieee.std_logic_1164.STD_LOGIC 0 13540 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_26 ~extieee.std_logic_1164.STD_LOGIC 0 13541 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_24 ~extieee.std_logic_1164.STD_LOGIC 0 13542 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 13543 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 13544 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 13545 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 13546 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 13547 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 13548 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 13549 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 13550 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 13551 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 13552 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 13553 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_30 ~extieee.std_logic_1164.STD_LOGIC 0 13554 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_29 ~extieee.std_logic_1164.STD_LOGIC 0 13555 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_28 ~extieee.std_logic_1164.STD_LOGIC 0 13556 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_28 ~extieee.std_logic_1164.STD_LOGIC 0 13557 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_27 ~extieee.std_logic_1164.STD_LOGIC 0 13558 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_26 ~extieee.std_logic_1164.STD_LOGIC 0 13559 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_26 ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_25 ~extieee.std_logic_1164.STD_LOGIC 0 13561 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_24 ~extieee.std_logic_1164.STD_LOGIC 0 13562 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_24 ~extieee.std_logic_1164.STD_LOGIC 0 13563 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_23 ~extieee.std_logic_1164.STD_LOGIC 0 13564 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 13565 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_22 ~extieee.std_logic_1164.STD_LOGIC 0 13566 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_21 ~extieee.std_logic_1164.STD_LOGIC 0 13567 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 13568 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_20 ~extieee.std_logic_1164.STD_LOGIC 0 13569 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_19 ~extieee.std_logic_1164.STD_LOGIC 0 13570 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 13571 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_18 ~extieee.std_logic_1164.STD_LOGIC 0 13572 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_17 ~extieee.std_logic_1164.STD_LOGIC 0 13573 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 13574 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_16 ~extieee.std_logic_1164.STD_LOGIC 0 13575 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_15 ~extieee.std_logic_1164.STD_LOGIC 0 13576 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 13577 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_14 ~extieee.std_logic_1164.STD_LOGIC 0 13578 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_13 ~extieee.std_logic_1164.STD_LOGIC 0 13579 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 13580 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_12 ~extieee.std_logic_1164.STD_LOGIC 0 13581 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_11 ~extieee.std_logic_1164.STD_LOGIC 0 13582 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 13583 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_10 ~extieee.std_logic_1164.STD_LOGIC 0 13584 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_9 ~extieee.std_logic_1164.STD_LOGIC 0 13585 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 13586 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_8 ~extieee.std_logic_1164.STD_LOGIC 0 13587 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_7 ~extieee.std_logic_1164.STD_LOGIC 0 13588 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 13589 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_6 ~extieee.std_logic_1164.STD_LOGIC 0 13590 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_5 ~extieee.std_logic_1164.STD_LOGIC 0 13591 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 13592 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_4 ~extieee.std_logic_1164.STD_LOGIC 0 13593 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_3 ~extieee.std_logic_1164.STD_LOGIC 0 13594 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 13595 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_2 ~extieee.std_logic_1164.STD_LOGIC 0 13596 (_architecture (_uni ))))
		(_signal (_internal counter1_counter_s_1 ~extieee.std_logic_1164.STD_LOGIC 0 13597 (_architecture (_uni ))))
		(_signal (_internal counter1_o1 ~extieee.std_logic_1164.STD_LOGIC 0 13598 (_architecture (_uni ))))
		(_signal (_internal counter1_o2 ~extieee.std_logic_1164.STD_LOGIC 0 13599 (_architecture (_uni ))))
		(_signal (_internal counter1_o3_0 ~extieee.std_logic_1164.STD_LOGIC 0 13600 (_architecture (_uni ))))
		(_signal (_internal counter1_state_0 ~extieee.std_logic_1164.STD_LOGIC 0 13601 (_architecture (_uni ))))
		(_signal (_internal counter1_state_1 ~extieee.std_logic_1164.STD_LOGIC 0 13602 (_architecture (_uni ))))
		(_signal (_internal counter1_next_state_1 ~extieee.std_logic_1164.STD_LOGIC 0 13603 (_architecture (_uni ))))
		(_signal (_internal counter1_N_7_i ~extieee.std_logic_1164.STD_LOGIC 0 13604 (_architecture (_uni ))))
		(_signal (_internal counter1_fb ~extieee.std_logic_1164.STD_LOGIC 0 13605 (_architecture (_uni ))))
		(_signal (_internal sync_in_c ~extieee.std_logic_1164.STD_LOGIC 0 13606 (_architecture (_uni ))))
		(_signal (_internal counter1_VCC_000_BUF1 ~extieee.std_logic_1164.STD_LOGIC 0 13607 (_architecture (_uni ))))
		(_signal (_internal counter1_next_state18 ~extieee.std_logic_1164.STD_LOGIC 0 13608 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_state_4_0 ~extieee.std_logic_1164.STD_LOGIC 0 13609 (_architecture (_uni ))))
		(_signal (_internal counter1_o3 ~extieee.std_logic_1164.STD_LOGIC 0 13610 (_architecture (_uni ))))
		(_signal (_internal counter1_o2_0 ~extieee.std_logic_1164.STD_LOGIC 0 13611 (_architecture (_uni ))))
		(_signal (_internal counter1_o1_0 ~extieee.std_logic_1164.STD_LOGIC 0 13612 (_architecture (_uni ))))
		(_signal (_internal counter1_next_state_0 ~extieee.std_logic_1164.STD_LOGIC 0 13613 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_next_state_3_i ~extieee.std_logic_1164.STD_LOGIC 0 13614 (_architecture (_uni ))))
		(_signal (_internal counter1_VCC_001_BUF1 ~extieee.std_logic_1164.STD_LOGIC 0 13615 (_architecture (_uni ))))
		(_signal (_internal counter1_un1_counter_2_0 ~extieee.std_logic_1164.STD_LOGIC 0 13616 (_architecture (_uni ))))
		(_signal (_internal VCCS ~extieee.std_logic_1164.STD_LOGIC 0 13617 (_architecture (_uni ))))
		(_signal (_internal counter1_next_state_i_0 ~extieee.std_logic_1164.STD_LOGIC 0 13618 (_architecture (_uni ))))
		(_signal (_internal WE_I_c ~extieee.std_logic_1164.STD_LOGIC 0 13619 (_architecture (_uni ))))
		(_signal (_internal ACK_O_c ~extieee.std_logic_1164.STD_LOGIC 0 13620 (_architecture (_uni ))))
		(_signal (_internal REG_stb_i ~extieee.std_logic_1164.STD_LOGIC 0 13621 (_architecture (_uni ))))
		(_signal (_internal ff_clr_i_c ~extieee.std_logic_1164.STD_LOGIC 0 13622 (_architecture (_uni ))))
		(_signal (_internal counter1_next_state_0_sqmuxa_1 ~extieee.std_logic_1164.STD_LOGIC 0 13623 (_architecture (_uni ))))
		(_signal (_internal sync_out_c ~extieee.std_logic_1164.STD_LOGIC 0 13624 (_architecture (_uni ))))
		(_signal (_internal RST_I_c ~extieee.std_logic_1164.STD_LOGIC 0 13625 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_7 ~extieee.std_logic_1164.STD_LOGIC 0 13626 (_architecture (_uni ))))
		(_signal (_internal CLK_I_c ~extieee.std_logic_1164.STD_LOGIC 0 13627 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_6 ~extieee.std_logic_1164.STD_LOGIC 0 13628 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_5 ~extieee.std_logic_1164.STD_LOGIC 0 13629 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_4 ~extieee.std_logic_1164.STD_LOGIC 0 13630 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_3 ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_2 ~extieee.std_logic_1164.STD_LOGIC 0 13632 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_1 ~extieee.std_logic_1164.STD_LOGIC 0 13633 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_0 ~extieee.std_logic_1164.STD_LOGIC 0 13634 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13635 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
V 000032 55 403 0 structure_con
(_configuration VHDL (structure_con 0 14385 (sync_controller_wb_wrapper))
	(_version va7)
	(_time 1375158650840 2013.07.29 21:30:50)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 08090f0f045e5e1f0d0b1b535d0f0d0f0a0e0d0d5e)
	(_architecture Structure
	)
)
V 000056 55 5014          1375158651169 TB_ARCHITECTURE
(_unit VHDL (sync_controller_wb_wrapper_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1375158651170 2013.07.29 21:30:51)
	(_source (\C:/my_designs/sync_controller/sync_controller_rtl/src/TestBench/sync_controller_wb_wrapper_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 50515652590751465651160a025606560557545752)
	(_entity
		(_time 1375158651155)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(sync_controller_wb_wrapper
			(_object
				(_port (_internal sync_in ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk_counter ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal sync_out ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal ACK_O ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal CLK_I ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DAT_I ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal DAT_O ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21 (_entity (_out ))))
				(_port (_internal RST_I ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal STB_I ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal WE_I ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal PRT_O ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component sync_controller_wb_wrapper )
		(_port
			((sync_in)(sync_in))
			((clk_counter)(clk_counter))
			((sync_out)(sync_out))
			((ACK_O)(ACK_O))
			((CLK_I)(CLK_I))
			((DAT_I)(DAT_I))
			((DAT_O)(DAT_O))
			((RST_I)(RST_I))
			((STB_I)(STB_I))
			((WE_I)(WE_I))
			((PRT_O)(PRT_O))
		)
		(_use (_entity . sync_controller_wb_wrapper)
			(_port
				((sync_in)(sync_in))
				((clk_counter)(clk_counter))
				((sync_out)(sync_out))
				((ACK_O)(ACK_O))
				((CLK_I)(CLK_I))
				((DAT_I)(DAT_I))
				((DAT_O)(DAT_O))
				((RST_I)(RST_I))
				((STB_I)(STB_I))
				((WE_I)(WE_I))
				((PRT_O)(PRT_O))
				((ff_clr_i)(_open))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sync_in ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk_counter ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_I ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DAT_I ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal RST_I ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal STB_I ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal WE_I ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ((i 2))))))
		(_signal (_internal sync_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal ACK_O ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal DAT_O ~STD_LOGIC_VECTOR{7~downto~0}~134 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal PRT_O ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 43 (_architecture ((ns 4624656385354214932)))))
		(_constant (_internal PERIOD_COUNT ~extSTD.STANDARD.TIME 0 44 (_architecture ((us 4620355447710076109)))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_process (_wait_for)(_target(0)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751555 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000059 55 573 0 testbench_for_sync_controller_wb_wrapper
(_configuration VHDL (testbench_for_sync_controller_wb_wrapper 0 87 (sync_controller_wb_wrapper_tb))
	(_version va7)
	(_time 1375158651173 2013.07.29 21:30:51)
	(_source (\C:/my_designs/sync_controller/sync_controller_rtl/src/TestBench/sync_controller_wb_wrapper_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 50515153550607475451420a045605565356585506)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . sync_controller_wb_wrapper behavioral
			)
		)
	)
)
