$date
	Sun Oct 23 09:06:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#709093
b10110 !
1"
#709094
b10110 &
b10110 %
1$
#709095
0"
#709098
b1011 &
b1011 %
#709102
b100010 &
b100010 %
#709106
b10001 &
b10001 %
#709110
b110100 &
b110100 %
#709114
b11010 &
b11010 %
#709118
b1101 &
b1101 %
#709122
b101000 &
b101000 %
#709126
b10100 &
b10100 %
#709130
b1010 &
b1010 %
#709134
b101 &
b101 %
#709138
b10000 &
b10000 %
#709142
b1000 &
b1000 %
#709146
b100 &
b100 %
#709150
b10 &
b10 %
#709154
b1 &
b1 %
1#
#709158
b0 &
0#
b0 %
0$
#1732487
b11010 !
1"
#1732490
b11010 &
b11010 %
1$
#1732491
0"
#1732494
b1101 &
b1101 %
#1732498
b101000 &
b101000 %
#1732502
b10100 &
b10100 %
#1732506
b1010 &
b1010 %
#1732510
b101 &
b101 %
#1732514
b10000 &
b10000 %
#1732518
b1000 &
b1000 %
#1732522
b100 &
b100 %
#1732526
b10 &
b10 %
#1732530
b1 &
b1 %
1#
#1732534
b0 &
0#
b0 %
0$
#2752765
b10 !
1"
#2752766
b10 &
b10 %
1$
#2752767
0"
#2752770
b1 &
b1 %
1#
#2752774
b0 &
0#
b0 %
0$
#4500012
