\hypertarget{group___g_p_i_o__18_x_x__43_x_x}{}\section{C\+H\+IP\+: L\+P\+C18xx/43xx G\+P\+IO driver}
\label{group___g_p_i_o__18_x_x__43_x_x}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}
\begin{DoxyCompactList}\small\item\em G\+P\+IO port register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gad799db2a825ded50fc7998f228db1b24}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO)
\begin{DoxyCompactList}\small\item\em Initialize G\+P\+IO block. \end{DoxyCompactList}\item 
void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gab713ee553d3115b4484e77810f2737a5}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO)
\begin{DoxyCompactList}\small\item\em De-\/\+Initialize G\+P\+IO block. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga4ce4cce2499df5cee49a591ee5be6a48}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint32\+\_\+t port, uint8\+\_\+t pin, bool setting)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO port/bit state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga2d8db9f0a52f061d64e8cada713ae03e}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin, bool setting)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO pin state via the G\+P\+IO byte register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga74ca55b747c3a51c1ae3e47645da0c75}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint32\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Read a G\+P\+IO state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga9f0e35190f01c706564a88f1f88cf716}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Get a G\+P\+IO pin state via the G\+P\+IO byte register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga21ebb6a7bcdb311acecafaf055c967a5}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint32\+\_\+t port, uint8\+\_\+t bit, bool setting)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO direction. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gadd0450341df62f7e13ee57cd249fe2a2}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a single G\+P\+IO pin to an output. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga0c20af0c6b9cee61714643bef6614485}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a single G\+P\+IO pin to an input. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gac384ba462a45291528e95945c3273772}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin, bool output)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a single G\+P\+IO pin. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga8f436d49d7737db583aa4e71bc21937b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint32\+\_\+t port, uint8\+\_\+t bit)
\begin{DoxyCompactList}\small\item\em Read a G\+P\+IO direction (out or in) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga5f36fe1a2c2b2eb958133c27cb65bee5}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Get G\+P\+IO direction for a single G\+P\+IO pin. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gacc2acb3d50b47954b25ef0ac439993d8}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port\+Num, uint32\+\_\+t bit\+Value, uint8\+\_\+t out)
\begin{DoxyCompactList}\small\item\em Set Direction for a G\+P\+IO port. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gaeeb23db039b2bf56ed96a9d6112fab69}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a all selected G\+P\+IO pins to an output. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga09e433572db2ec8a3e30e508ee5bcbd0}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a all selected G\+P\+IO pins to an input. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga6ceffe51a34be90a077b22657b1f90f0}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask, bool out\+Set)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a all selected G\+P\+IO pins to an input or output. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga06f22d0dfeb6a06b8280df9bead0fc4b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get G\+P\+IO direction for a all G\+P\+IO pins. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gaee2115e847a281cf3da40209ce6336c8}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t mask)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO port mask value for G\+P\+IO masked read and write. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga6b8d692c29a4d64326130bd237826a4b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get G\+P\+IO port mask value used for G\+P\+IO masked read and write. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga095eb3a5396553fa88997b4cfd21e644}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Set all G\+P\+IO raw pin states (regardless of masking) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga14c7161208fed3f7ac4e62953353ab9b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get all G\+P\+IO raw pin states (regardless of masking) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga45e5422fd37f991f4ff46cdc0090efb4}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Set all G\+P\+IO pin states, but mask via the M\+A\+S\+K\+P0 register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gaa5b183d37e81118b37b30a71279c032b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get all G\+P\+IO pin statesm but mask via the M\+A\+S\+K\+P0 register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga88bed30fb124192d45c7bed021636643}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port\+Num, uint32\+\_\+t bit\+Value)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO port/bit to the high state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga8a9b2dd9c70e835b718c2edc5b9701af}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Set selected G\+P\+IO output pins to the high state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga1447549f6e88a29b5589326f177d4a96}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Set an individual G\+P\+IO output pin to the high state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga94367ee41db6fa49cfba6605324e8d07}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port\+Num, uint32\+\_\+t bit\+Value)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO port/bit to the low state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga2f85c3b0c7a48d68a508a0f94f6e691e}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Set selected G\+P\+IO output pins to the low state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga0e06760450b8e7a2c71920b06bcd6286}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Set an individual G\+P\+IO output pin to the low state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga59d08adbd1e9e6e7e727cf01ff769a8f}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Toggle} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Toggle selected G\+P\+IO output pins to the opposite state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga5437e5a8ae2ce7662b605f9961aad8f5}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Toggle an individual G\+P\+IO output pin to the opposite state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gaadfa7274313165ae6dec004a125a1bcf}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port\+Num)
\begin{DoxyCompactList}\small\item\em Read current bit states for the selected port. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Function Documentation}
\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga94367ee41db6fa49cfba6605324e8d07}\label{group___g_p_i_o__18_x_x__43_x_x_ga94367ee41db6fa49cfba6605324e8d07}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value()}{Chip\_GPIO\_ClearValue()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port\+Num,  }\item[{uint32\+\_\+t}]{bit\+Value }\end{DoxyParamCaption})}



Set a G\+P\+IO port/bit to the low state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port\+Num} & \+: port number \\
\hline
{\em bit\+Value} & \+: bit(s) in the port to set low \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 421 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_gab713ee553d3115b4484e77810f2737a5}\label{group___g_p_i_o__18_x_x__43_x_x_gab713ee553d3115b4484e77810f2737a5}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init()}{Chip\_GPIO\_DeInit()}}
{\footnotesize\ttfamily void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO }\end{DoxyParamCaption})}



De-\/\+Initialize G\+P\+IO block. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 56 of file gpio\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_gaa5b183d37e81118b37b30a71279c032b}\label{group___g_p_i_o__18_x_x__43_x_x_gaa5b183d37e81118b37b30a71279c032b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value()}{Chip\_GPIO\_GetMaskedPortValue()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port }\end{DoxyParamCaption})}



Get all G\+P\+IO pin statesm but mask via the M\+A\+S\+K\+P0 register. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Current (masked) state of all G\+P\+IO pins 
\end{DoxyReturn}


Definition at line 364 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga5f36fe1a2c2b2eb958133c27cb65bee5}\label{group___g_p_i_o__18_x_x__43_x_x_ga5f36fe1a2c2b2eb958133c27cb65bee5}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+I\+R()}{Chip\_GPIO\_GetPinDIR()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})}



Get G\+P\+IO direction for a single G\+P\+IO pin. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin} & \+: G\+P\+IO pin to get direction for \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true if the G\+P\+IO is an output, false if input 
\end{DoxyReturn}


Definition at line 209 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga9f0e35190f01c706564a88f1f88cf716}\label{group___g_p_i_o__18_x_x__43_x_x_ga9f0e35190f01c706564a88f1f88cf716}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State()}{Chip\_GPIO\_GetPinState()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})}



Get a G\+P\+IO pin state via the G\+P\+IO byte register. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin} & \+: G\+P\+IO pin to get state for \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true if the G\+P\+IO is high, false if low 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function replaces \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga74ca55b747c3a51c1ae3e47645da0c75}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit()} 
\end{DoxyNote}


Definition at line 121 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga06f22d0dfeb6a06b8280df9bead0fc4b}\label{group___g_p_i_o__18_x_x__43_x_x_ga06f22d0dfeb6a06b8280df9bead0fc4b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+I\+R()}{Chip\_GPIO\_GetPortDIR()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port }\end{DoxyParamCaption})}



Get G\+P\+IO direction for a all G\+P\+IO pins. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
a bitfield containing the input and output states for each pin 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
For pins 0..n, a high state in a bit corresponds to an output state for the same pin, while a low state corresponds to an input state. 
\end{DoxyNote}


Definition at line 290 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga6b8d692c29a4d64326130bd237826a4b}\label{group___g_p_i_o__18_x_x__43_x_x_ga6b8d692c29a4d64326130bd237826a4b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask()}{Chip\_GPIO\_GetPortMask()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port }\end{DoxyParamCaption})}



Get G\+P\+IO port mask value used for G\+P\+IO masked read and write. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: port Number \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns value set with the \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gaee2115e847a281cf3da40209ce6336c8}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask()} function. 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
A high bit in the return value indicates that that G\+P\+IO pin for the port cannot be set using the masked write function. 
\end{DoxyNote}


Definition at line 318 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga14c7161208fed3f7ac4e62953353ab9b}\label{group___g_p_i_o__18_x_x__43_x_x_ga14c7161208fed3f7ac4e62953353ab9b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value()}{Chip\_GPIO\_GetPortValue()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port }\end{DoxyParamCaption})}



Get all G\+P\+IO raw pin states (regardless of masking) 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Current (raw) state of all G\+P\+IO pins 
\end{DoxyReturn}


Definition at line 341 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_gad799db2a825ded50fc7998f228db1b24}\label{group___g_p_i_o__18_x_x__43_x_x_gad799db2a825ded50fc7998f228db1b24}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init()}{Chip\_GPIO\_Init()}}
{\footnotesize\ttfamily void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO }\end{DoxyParamCaption})}



Initialize G\+P\+IO block. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 51 of file gpio\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga8f436d49d7737db583aa4e71bc21937b}\label{group___g_p_i_o__18_x_x__43_x_x_ga8f436d49d7737db583aa4e71bc21937b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit()}{Chip\_GPIO\_ReadDirBit()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint32\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{bit }\end{DoxyParamCaption})}



Read a G\+P\+IO direction (out or in) 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO port to read \\
\hline
{\em bit} & \+: G\+P\+IO bit to read \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true of the G\+P\+IO is an output, false if input 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
It is recommended to use the \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga5f36fe1a2c2b2eb958133c27cb65bee5}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+I\+R()} function instead. 
\end{DoxyNote}


Definition at line 197 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga74ca55b747c3a51c1ae3e47645da0c75}\label{group___g_p_i_o__18_x_x__43_x_x_ga74ca55b747c3a51c1ae3e47645da0c75}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit()}{Chip\_GPIO\_ReadPortBit()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint32\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})}



Read a G\+P\+IO state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO port to read \\
\hline
{\em pin} & \+: G\+P\+IO pin to read \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true of the G\+P\+IO is high, false if low 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
It is recommended to use the \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga9f0e35190f01c706564a88f1f88cf716}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State()} function instead. 
\end{DoxyNote}


Definition at line 108 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_gaadfa7274313165ae6dec004a125a1bcf}\label{group___g_p_i_o__18_x_x__43_x_x_gaadfa7274313165ae6dec004a125a1bcf}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value()}{Chip\_GPIO\_ReadValue()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port\+Num }\end{DoxyParamCaption})}



Read current bit states for the selected port. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port\+Num} & \+: port number to read \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Current value of G\+P\+IO port 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The current states of the bits for the port are read, regardless of whether the G\+P\+IO port bits are input or output. 
\end{DoxyNote}


Definition at line 490 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_gacc2acb3d50b47954b25ef0ac439993d8}\label{group___g_p_i_o__18_x_x__43_x_x_gacc2acb3d50b47954b25ef0ac439993d8}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir()}{Chip\_GPIO\_SetDir()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port\+Num,  }\item[{uint32\+\_\+t}]{bit\+Value,  }\item[{uint8\+\_\+t}]{out }\end{DoxyParamCaption})}



Set Direction for a G\+P\+IO port. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port\+Num} & \+: port Number \\
\hline
{\em bit\+Value} & \+: G\+P\+IO bit to set \\
\hline
{\em out} & \+: Direction value, 0 = input, !0 = output \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Bits set to \textquotesingle{}0\textquotesingle{} are not altered. It is recommended to use the \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga6ceffe51a34be90a077b22657b1f90f0}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R()} function instead. 
\end{DoxyNote}


Definition at line 224 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga45e5422fd37f991f4ff46cdc0090efb4}\label{group___g_p_i_o__18_x_x__43_x_x_ga45e5422fd37f991f4ff46cdc0090efb4}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value()}{Chip\_GPIO\_SetMaskedPortValue()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Set all G\+P\+IO pin states, but mask via the M\+A\+S\+K\+P0 register. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em value} & \+: Value to set all G\+P\+IO pin states (0..n) to \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 353 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_gac384ba462a45291528e95945c3273772}\label{group___g_p_i_o__18_x_x__43_x_x_gac384ba462a45291528e95945c3273772}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R()}{Chip\_GPIO\_SetPinDIR()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin,  }\item[{bool}]{output }\end{DoxyParamCaption})}



Set G\+P\+IO direction for a single G\+P\+IO pin. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin} & \+: G\+P\+IO pin to set direction for \\
\hline
{\em output} & \+: true for output, false for input \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 179 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga0c20af0c6b9cee61714643bef6614485}\label{group___g_p_i_o__18_x_x__43_x_x_ga0c20af0c6b9cee61714643bef6614485}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input()}{Chip\_GPIO\_SetPinDIRInput()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})}



Set G\+P\+IO direction for a single G\+P\+IO pin to an input. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin} & \+: G\+P\+IO pin to set direction on as input \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 166 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_gadd0450341df62f7e13ee57cd249fe2a2}\label{group___g_p_i_o__18_x_x__43_x_x_gadd0450341df62f7e13ee57cd249fe2a2}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output()}{Chip\_GPIO\_SetPinDIROutput()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})}



Set G\+P\+IO direction for a single G\+P\+IO pin to an output. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin} & \+: G\+P\+IO pin to set direction on as output \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 154 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga1447549f6e88a29b5589326f177d4a96}\label{group___g_p_i_o__18_x_x__43_x_x_ga1447549f6e88a29b5589326f177d4a96}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High()}{Chip\_GPIO\_SetPinOutHigh()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})}



Set an individual G\+P\+IO output pin to the high state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip\textquotesingle{} \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin} & \+: pin number (0..n) to set high \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 407 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga0e06760450b8e7a2c71920b06bcd6286}\label{group___g_p_i_o__18_x_x__43_x_x_ga0e06760450b8e7a2c71920b06bcd6286}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low()}{Chip\_GPIO\_SetPinOutLow()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})}



Set an individual G\+P\+IO output pin to the low state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin} & \+: pin number (0..n) to set low \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 449 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga2d8db9f0a52f061d64e8cada713ae03e}\label{group___g_p_i_o__18_x_x__43_x_x_ga2d8db9f0a52f061d64e8cada713ae03e}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State()}{Chip\_GPIO\_SetPinState()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin,  }\item[{bool}]{setting }\end{DoxyParamCaption})}



Set a G\+P\+IO pin state via the G\+P\+IO byte register. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin} & \+: G\+P\+IO pin to set \\
\hline
{\em setting} & \+: true for high, false for low \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function replaces \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga4ce4cce2499df5cee49a591ee5be6a48}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit()} 
\end{DoxyNote}


Definition at line 95 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga5437e5a8ae2ce7662b605f9961aad8f5}\label{group___g_p_i_o__18_x_x__43_x_x_ga5437e5a8ae2ce7662b605f9961aad8f5}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle()}{Chip\_GPIO\_SetPinToggle()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin }\end{DoxyParamCaption})}



Toggle an individual G\+P\+IO output pin to the opposite state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin} & \+: pin number (0..n) to toggle \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 477 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga6ceffe51a34be90a077b22657b1f90f0}\label{group___g_p_i_o__18_x_x__43_x_x_ga6ceffe51a34be90a077b22657b1f90f0}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R()}{Chip\_GPIO\_SetPortDIR()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{pin\+Mask,  }\item[{bool}]{out\+Set }\end{DoxyParamCaption})}



Set G\+P\+IO direction for a all selected G\+P\+IO pins to an input or output. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin\+Mask} & \+: G\+P\+IO pin mask to set direction on (bits 0..b for pins 0..n) \\
\hline
{\em out\+Set} & \+: Direction value, false = set as inputs, true = set as outputs \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Sets multiple G\+P\+IO pins to the input direction, each bit\textquotesingle{}s position that is high sets the corresponding pin number for that bit to an input. 
\end{DoxyNote}


Definition at line 272 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga09e433572db2ec8a3e30e508ee5bcbd0}\label{group___g_p_i_o__18_x_x__43_x_x_ga09e433572db2ec8a3e30e508ee5bcbd0}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input()}{Chip\_GPIO\_SetPortDIRInput()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{pin\+Mask }\end{DoxyParamCaption})}



Set G\+P\+IO direction for a all selected G\+P\+IO pins to an input. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin\+Mask} & \+: G\+P\+IO pin mask to set direction on as input (bits 0..b for pins 0..n) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Sets multiple G\+P\+IO pins to the input direction, each bit\textquotesingle{}s position that is high sets the corresponding pin number for that bit to an input. 
\end{DoxyNote}


Definition at line 257 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_gaeeb23db039b2bf56ed96a9d6112fab69}\label{group___g_p_i_o__18_x_x__43_x_x_gaeeb23db039b2bf56ed96a9d6112fab69}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output()}{Chip\_GPIO\_SetPortDIROutput()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{pin\+Mask }\end{DoxyParamCaption})}



Set G\+P\+IO direction for a all selected G\+P\+IO pins to an output. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin\+Mask} & \+: G\+P\+IO pin mask to set direction on as output (bits 0..b for pins 0..n) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Sets multiple G\+P\+IO pins to the output direction, each bit\textquotesingle{}s position that is high sets the corresponding pin number for that bit to an output. 
\end{DoxyNote}


Definition at line 243 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_gaee2115e847a281cf3da40209ce6336c8}\label{group___g_p_i_o__18_x_x__43_x_x_gaee2115e847a281cf3da40209ce6336c8}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask()}{Chip\_GPIO\_SetPortMask()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{mask }\end{DoxyParamCaption})}



Set G\+P\+IO port mask value for G\+P\+IO masked read and write. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: port Number \\
\hline
{\em mask} & \+: Mask value for read and write (only low bits are enabled) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Controls which bits are set or unset when using the masked G\+P\+IO read and write functions. A low state indicates the pin is settable and readable via the masked write and read functions. 
\end{DoxyNote}


Definition at line 305 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga8a9b2dd9c70e835b718c2edc5b9701af}\label{group___g_p_i_o__18_x_x__43_x_x_ga8a9b2dd9c70e835b718c2edc5b9701af}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High()}{Chip\_GPIO\_SetPortOutHigh()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{pins }\end{DoxyParamCaption})}



Set selected G\+P\+IO output pins to the high state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pins} & \+: pins (0..n) to set high \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 393 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga2f85c3b0c7a48d68a508a0f94f6e691e}\label{group___g_p_i_o__18_x_x__43_x_x_ga2f85c3b0c7a48d68a508a0f94f6e691e}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low()}{Chip\_GPIO\_SetPortOutLow()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{pins }\end{DoxyParamCaption})}



Set selected G\+P\+IO output pins to the low state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pins} & \+: pins (0..n) to set low \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 435 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga59d08adbd1e9e6e7e727cf01ff769a8f}\label{group___g_p_i_o__18_x_x__43_x_x_ga59d08adbd1e9e6e7e727cf01ff769a8f}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Toggle@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Toggle}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Toggle@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Toggle}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Toggle()}{Chip\_GPIO\_SetPortToggle()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Toggle (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{pins }\end{DoxyParamCaption})}



Toggle selected G\+P\+IO output pins to the opposite state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pins} & \+: pins (0..n) to toggle \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 463 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga095eb3a5396553fa88997b4cfd21e644}\label{group___g_p_i_o__18_x_x__43_x_x_ga095eb3a5396553fa88997b4cfd21e644}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value()}{Chip\_GPIO\_SetPortValue()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Set all G\+P\+IO raw pin states (regardless of masking) 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em value} & \+: Value to set all G\+P\+IO pin states (0..n) to \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 330 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga88bed30fb124192d45c7bed021636643}\label{group___g_p_i_o__18_x_x__43_x_x_ga88bed30fb124192d45c7bed021636643}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value()}{Chip\_GPIO\_SetValue()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint8\+\_\+t}]{port\+Num,  }\item[{uint32\+\_\+t}]{bit\+Value }\end{DoxyParamCaption})}



Set a G\+P\+IO port/bit to the high state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port\+Num} & \+: port number \\
\hline
{\em bit\+Value} & \+: bit(s) in the port to set high \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. It is recommended to use the \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga8a9b2dd9c70e835b718c2edc5b9701af}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High()} function instead. 
\end{DoxyNote}


Definition at line 379 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga21ebb6a7bcdb311acecafaf055c967a5}\label{group___g_p_i_o__18_x_x__43_x_x_ga21ebb6a7bcdb311acecafaf055c967a5}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit()}{Chip\_GPIO\_WriteDirBit()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint32\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{bit,  }\item[{bool}]{setting }\end{DoxyParamCaption})}



Set a G\+P\+IO direction. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO port to set \\
\hline
{\em bit} & \+: G\+P\+IO bit to set \\
\hline
{\em setting} & \+: true for output, false for input \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
It is recommended to use the \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gadd0450341df62f7e13ee57cd249fe2a2}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output()}, \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga0c20af0c6b9cee61714643bef6614485}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input()} or \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gac384ba462a45291528e95945c3273772}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R()} functions instead of this function. 
\end{DoxyNote}


Definition at line 137 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o__18_x_x__43_x_x_ga4ce4cce2499df5cee49a591ee5be6a48}\label{group___g_p_i_o__18_x_x__43_x_x_ga4ce4cce2499df5cee49a591ee5be6a48}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit()}{Chip\_GPIO\_WritePortBit()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO,  }\item[{uint32\+\_\+t}]{port,  }\item[{uint8\+\_\+t}]{pin,  }\item[{bool}]{setting }\end{DoxyParamCaption})}



Set a G\+P\+IO port/bit state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO port to set \\
\hline
{\em pin} & \+: G\+P\+IO pin to set \\
\hline
{\em setting} & \+: true for high, false for low \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 81 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

