Analysis & Synthesis report for hdl-audio-visualizer
Sun Dec  1 22:35:50 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 11. State Machine - |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 17. Source assignments for audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 18. Source assignments for audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 19. Source assignments for audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 20. Parameter Settings for User Entity Instance: pqs:C|pqs_pll_0:pll_0|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen
 22. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 23. Parameter Settings for User Entity Instance: audio_and_video_config:my_audio_config
 24. Parameter Settings for User Entity Instance: audio_and_video_config:my_audio_config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 25. Parameter Settings for User Entity Instance: audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 26. Parameter Settings for User Entity Instance: audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller
 27. Parameter Settings for User Entity Instance: audio_codec:my_audio_codec
 28. Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 29. Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 30. Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 31. Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 32. Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 33. Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 34. Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 35. Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 36. Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 37. Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 38. Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 39. altpll Parameter Settings by Entity Instance
 40. scfifo Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller"
 42. Port Connectivity Checks: "audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 43. Port Connectivity Checks: "audio_and_video_config:my_audio_config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 44. Port Connectivity Checks: "pqs:C|pqs_pll_0:pll_0|altera_pll:altera_pll_i"
 45. Port Connectivity Checks: "pqs:C|pqs_pll_0:pll_0"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec  1 22:35:50 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; hdl-audio-visualizer                        ;
; Top-level Entity Name           ; audiotovideotop                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 363                                         ;
; Total pins                      ; 41                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 12,288                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+--------------------+----------------------+
; Option                                                                          ; Setting            ; Default Value        ;
+---------------------------------------------------------------------------------+--------------------+----------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                      ;
; Top-level entity name                                                           ; audiotovideotop    ; hdl-audio-visualizer ;
; Family name                                                                     ; Cyclone V          ; Cyclone V            ;
; Use smart compilation                                                           ; Off                ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                   ;
; Enable compact report table                                                     ; Off                ; Off                  ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                  ;
; Preserve fewer node names                                                       ; On                 ; On                   ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable               ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto               ; Auto                 ;
; Safe State Machine                                                              ; Off                ; Off                  ;
; Extract Verilog State Machines                                                  ; On                 ; On                   ;
; Extract VHDL State Machines                                                     ; On                 ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                   ;
; Parallel Synthesis                                                              ; On                 ; On                   ;
; DSP Block Balancing                                                             ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                 ; On                   ;
; Power-Up Don't Care                                                             ; On                 ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                  ;
; Remove Duplicate Registers                                                      ; On                 ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                  ;
; Optimization Technique                                                          ; Balanced           ; Balanced             ;
; Carry Chain Length                                                              ; 70                 ; 70                   ;
; Auto Carry Chains                                                               ; On                 ; On                   ;
; Auto Open-Drain Pins                                                            ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                  ;
; Auto ROM Replacement                                                            ; On                 ; On                   ;
; Auto RAM Replacement                                                            ; On                 ; On                   ;
; Auto DSP Block Replacement                                                      ; On                 ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                   ;
; Strict RAM Replacement                                                          ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                  ;
; Auto Resource Sharing                                                           ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                 ; On                   ;
; Report Parameter Settings                                                       ; On                 ; On                   ;
; Report Source Assignments                                                       ; On                 ; On                   ;
; Report Connectivity Checks                                                      ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                    ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation   ;
; HDL message level                                                               ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                  ;
; Clock MUX Protection                                                            ; On                 ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                  ;
; Block Design Naming                                                             ; Auto               ; Auto                 ;
; SDC constraint protection                                                       ; Off                ; Off                  ;
; Synthesis Effort                                                                ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                   ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                  ;
+---------------------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                            ; Library ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; pqs/synthesis/pqs.vhd                ; yes             ; User VHDL File               ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/pqs/synthesis/pqs.vhd                ; pqs     ;
; pqs/synthesis/submodules/pqs_pll_0.v ; yes             ; User Verilog HDL File        ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/pqs/synthesis/submodules/pqs_pll_0.v ; pqs     ;
; clock_generator.v                    ; yes             ; User Verilog HDL File        ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/clock_generator.v                    ;         ;
; audio_codec.v                        ; yes             ; User Verilog HDL File        ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audio_codec.v                        ;         ;
; audio_and_video_config.v             ; yes             ; User Verilog HDL File        ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audio_and_video_config.v             ;         ;
; sync.vhd                             ; yes             ; User VHDL File               ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/sync.vhd                             ;         ;
; subR.vhd                             ; yes             ; User VHDL File               ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/subR.vhd                             ;         ;
; audiotovideotop.vhd                  ; yes             ; User VHDL File               ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audiotovideotop.vhd                  ;         ;
; Altera_UP_SYNC_FIFO.v                ; yes             ; User Verilog HDL File        ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_SYNC_FIFO.v                ;         ;
; Altera_UP_Slow_Clock_Generator.v     ; yes             ; User Verilog HDL File        ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_Slow_Clock_Generator.v     ;         ;
; Altera_UP_I2C_AV_Auto_Initialize.v   ; yes             ; User Verilog HDL File        ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_I2C_AV_Auto_Initialize.v   ;         ;
; Altera_UP_I2C.v                      ; yes             ; User Verilog HDL File        ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_I2C.v                      ;         ;
; Altera_UP_Clock_Edge.v               ; yes             ; User Verilog HDL File        ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_Clock_Edge.v               ;         ;
; Altera_UP_Audio_Out_Serializer.v     ; yes             ; User Verilog HDL File        ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_Audio_Out_Serializer.v     ;         ;
; Altera_UP_Audio_In_Deserializer.v    ; yes             ; User Verilog HDL File        ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_Audio_In_Deserializer.v    ;         ;
; Altera_UP_Audio_Bit_Counter.v        ; yes             ; User Verilog HDL File        ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_Audio_Bit_Counter.v        ;         ;
; altera_pll.v                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v                                                                     ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                                                       ;         ;
; aglobal211.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                   ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                  ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                ;         ;
; db/altpll_1uu1.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/altpll_1uu1.tdf                   ;         ;
; scfifo.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf                                                                       ;         ;
; a_regfifo.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                    ;         ;
; a_dpfifo.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                     ;         ;
; a_i2fifo.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                     ;         ;
; a_fffifo.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                     ;         ;
; a_f2fifo.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                     ;         ;
; db/scfifo_8ba1.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/scfifo_8ba1.tdf                   ;         ;
; db/a_dpfifo_r2a1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/a_dpfifo_r2a1.tdf                 ;         ;
; db/altsyncram_p3i1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/altsyncram_p3i1.tdf               ;         ;
; db/cmpr_6l8.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/cmpr_6l8.tdf                      ;         ;
; db/cntr_h2b.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/cntr_h2b.tdf                      ;         ;
; db/cntr_u27.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/cntr_u27.tdf                      ;         ;
; db/cntr_i2b.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/cntr_i2b.tdf                      ;         ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 311            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 505            ;
;     -- 7 input functions                    ; 5              ;
;     -- 6 input functions                    ; 102            ;
;     -- 5 input functions                    ; 97             ;
;     -- 4 input functions                    ; 71             ;
;     -- <=3 input functions                  ; 230            ;
;                                             ;                ;
; Dedicated logic registers                   ; 363            ;
;                                             ;                ;
; I/O pins                                    ; 41             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 12288          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_24~input ;
; Maximum fan-out                             ; 390            ;
; Total fan-out                               ; 4809           ;
; Average fan-out                             ; 4.58           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                        ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |audiotovideotop                                              ; 505 (0)             ; 363 (0)                   ; 12288             ; 0          ; 41   ; 0            ; |audiotovideotop                                                                                                                                                                                                                           ; audiotovideotop                  ; work         ;
;    |SYNC:C1|                                                  ; 140 (140)           ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|SYNC:C1                                                                                                                                                                                                                   ; SYNC                             ; work         ;
;    |audio_and_video_config:my_audio_config|                   ; 97 (2)              ; 65 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_and_video_config:my_audio_config                                                                                                                                                                                    ; audio_and_video_config           ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                          ; 19 (19)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller                                                                                                                                                       ; Altera_UP_I2C                    ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 62 (62)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                   ; Altera_UP_I2C_AV_Auto_Initialize ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                              ; Altera_UP_Slow_Clock_Generator   ; work         ;
;    |audio_codec:my_audio_codec|                               ; 268 (11)            ; 228 (2)                   ; 12288             ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec                                                                                                                                                                                                ; audio_codec                      ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 109 (5)             ; 112 (40)                  ; 6144              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer  ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter      ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                         ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 145 (49)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                           ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram   ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                         ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge             ; work         ;
;    |clock_generator:my_clock_gen|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|clock_generator:my_clock_gen                                                                                                                                                                                              ; clock_generator                  ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                              ; altpll                           ; work         ;
;          |altpll_1uu1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                                   ; altpll_1uu1                      ; work         ;
;    |pqs:C|                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|pqs:C                                                                                                                                                                                                                     ; pqs                              ; pqs          ;
;       |pqs_pll_0:pll_0|                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|pqs:C|pqs_pll_0:pll_0                                                                                                                                                                                                     ; pqs_pll_0                        ; pqs          ;
;          |altera_pll:altera_pll_i|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audiotovideotop|pqs:C|pqs_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                             ; altera_pll                       ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; N/A    ; Qsys         ; 21.1    ; N/A          ; N/A          ; |audiotovideotop|pqs:C                 ; pqs.qsys        ;
; Altera ; altera_pll   ; 21.1    ; N/A          ; N/A          ; |audiotovideotop|pqs:C|pqs_pll_0:pll_0 ; pqs.qsys        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                            ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                                                             ; Reason for Removal                                                         ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; audio_and_video_config:my_audio_config|num_bits_to_transfer[1,2]                                          ; Merged with audio_and_video_config:my_audio_config|num_bits_to_transfer[0] ;
; audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                   ; Lost fanout                                                                ;
; audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                   ; Lost fanout                                                                ;
; audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                   ; Lost fanout                                                                ;
; audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2 ; Lost fanout                                                                ;
; audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3 ; Lost fanout                                                                ;
; audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4 ; Lost fanout                                                                ;
; Total Number of Removed Registers = 8                                                                     ;                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 363   ;
; Number of registers using Synchronous Clear  ; 256   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 207   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; SYNC:C1|square2_x_axis[3]              ; 5       ;
; SYNC:C1|square2_x_axis[4]              ; 4       ;
; SYNC:C1|square2_x_axis[9]              ; 15      ;
; SYNC:C1|square2_x_axis[6]              ; 4       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |audiotovideotop|audio_and_video_config:my_audio_config|data_to_transfer[3]                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[5]                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |audiotovideotop|audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                               ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |audiotovideotop|audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pqs:C|pqs_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------+
; Parameter Name                       ; Value                  ; Type                       ;
+--------------------------------------+------------------------+----------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                     ;
; fractional_vco_multiplier            ; false                  ; String                     ;
; pll_type                             ; General                ; String                     ;
; pll_subtype                          ; General                ; String                     ;
; number_of_clocks                     ; 1                      ; Signed Integer             ;
; operation_mode                       ; direct                 ; String                     ;
; deserialization_factor               ; 4                      ; Signed Integer             ;
; data_rate                            ; 0                      ; Signed Integer             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer             ;
; output_clock_frequency0              ; 108.000000 MHz         ; String                     ;
; phase_shift0                         ; 0 ps                   ; String                     ;
; duty_cycle0                          ; 50                     ; Signed Integer             ;
; output_clock_frequency1              ; 0 MHz                  ; String                     ;
; phase_shift1                         ; 0 ps                   ; String                     ;
; duty_cycle1                          ; 50                     ; Signed Integer             ;
; output_clock_frequency2              ; 0 MHz                  ; String                     ;
; phase_shift2                         ; 0 ps                   ; String                     ;
; duty_cycle2                          ; 50                     ; Signed Integer             ;
; output_clock_frequency3              ; 0 MHz                  ; String                     ;
; phase_shift3                         ; 0 ps                   ; String                     ;
; duty_cycle3                          ; 50                     ; Signed Integer             ;
; output_clock_frequency4              ; 0 MHz                  ; String                     ;
; phase_shift4                         ; 0 ps                   ; String                     ;
; duty_cycle4                          ; 50                     ; Signed Integer             ;
; output_clock_frequency5              ; 0 MHz                  ; String                     ;
; phase_shift5                         ; 0 ps                   ; String                     ;
; duty_cycle5                          ; 50                     ; Signed Integer             ;
; output_clock_frequency6              ; 0 MHz                  ; String                     ;
; phase_shift6                         ; 0 ps                   ; String                     ;
; duty_cycle6                          ; 50                     ; Signed Integer             ;
; output_clock_frequency7              ; 0 MHz                  ; String                     ;
; phase_shift7                         ; 0 ps                   ; String                     ;
; duty_cycle7                          ; 50                     ; Signed Integer             ;
; output_clock_frequency8              ; 0 MHz                  ; String                     ;
; phase_shift8                         ; 0 ps                   ; String                     ;
; duty_cycle8                          ; 50                     ; Signed Integer             ;
; output_clock_frequency9              ; 0 MHz                  ; String                     ;
; phase_shift9                         ; 0 ps                   ; String                     ;
; duty_cycle9                          ; 50                     ; Signed Integer             ;
; output_clock_frequency10             ; 0 MHz                  ; String                     ;
; phase_shift10                        ; 0 ps                   ; String                     ;
; duty_cycle10                         ; 50                     ; Signed Integer             ;
; output_clock_frequency11             ; 0 MHz                  ; String                     ;
; phase_shift11                        ; 0 ps                   ; String                     ;
; duty_cycle11                         ; 50                     ; Signed Integer             ;
; output_clock_frequency12             ; 0 MHz                  ; String                     ;
; phase_shift12                        ; 0 ps                   ; String                     ;
; duty_cycle12                         ; 50                     ; Signed Integer             ;
; output_clock_frequency13             ; 0 MHz                  ; String                     ;
; phase_shift13                        ; 0 ps                   ; String                     ;
; duty_cycle13                         ; 50                     ; Signed Integer             ;
; output_clock_frequency14             ; 0 MHz                  ; String                     ;
; phase_shift14                        ; 0 ps                   ; String                     ;
; duty_cycle14                         ; 50                     ; Signed Integer             ;
; output_clock_frequency15             ; 0 MHz                  ; String                     ;
; phase_shift15                        ; 0 ps                   ; String                     ;
; duty_cycle15                         ; 50                     ; Signed Integer             ;
; output_clock_frequency16             ; 0 MHz                  ; String                     ;
; phase_shift16                        ; 0 ps                   ; String                     ;
; duty_cycle16                         ; 50                     ; Signed Integer             ;
; output_clock_frequency17             ; 0 MHz                  ; String                     ;
; phase_shift17                        ; 0 ps                   ; String                     ;
; duty_cycle17                         ; 50                     ; Signed Integer             ;
; clock_name_0                         ;                        ; String                     ;
; clock_name_1                         ;                        ; String                     ;
; clock_name_2                         ;                        ; String                     ;
; clock_name_3                         ;                        ; String                     ;
; clock_name_4                         ;                        ; String                     ;
; clock_name_5                         ;                        ; String                     ;
; clock_name_6                         ;                        ; String                     ;
; clock_name_7                         ;                        ; String                     ;
; clock_name_8                         ;                        ; String                     ;
; clock_name_global_0                  ; false                  ; String                     ;
; clock_name_global_1                  ; false                  ; String                     ;
; clock_name_global_2                  ; false                  ; String                     ;
; clock_name_global_3                  ; false                  ; String                     ;
; clock_name_global_4                  ; false                  ; String                     ;
; clock_name_global_5                  ; false                  ; String                     ;
; clock_name_global_6                  ; false                  ; String                     ;
; clock_name_global_7                  ; false                  ; String                     ;
; clock_name_global_8                  ; false                  ; String                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer             ;
; m_cnt_bypass_en                      ; false                  ; String                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer             ;
; n_cnt_bypass_en                      ; false                  ; String                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en0                     ; false                  ; String                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en1                     ; false                  ; String                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en2                     ; false                  ; String                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en3                     ; false                  ; String                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en4                     ; false                  ; String                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en5                     ; false                  ; String                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en6                     ; false                  ; String                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en7                     ; false                  ; String                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en8                     ; false                  ; String                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en9                     ; false                  ; String                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en10                    ; false                  ; String                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en11                    ; false                  ; String                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en12                    ; false                  ; String                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en13                    ; false                  ; String                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en14                    ; false                  ; String                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en15                    ; false                  ; String                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en16                    ; false                  ; String                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en17                    ; false                  ; String                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer             ;
; pll_vco_div                          ; 1                      ; Signed Integer             ;
; pll_slf_rst                          ; false                  ; String                     ;
; pll_bw_sel                           ; low                    ; String                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                     ;
; pll_cp_current                       ; 0                      ; Signed Integer             ;
; pll_bwctrl                           ; 0                      ; Signed Integer             ;
; pll_fractional_division              ; 1                      ; Signed Integer             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                     ;
; mimic_fbclk_type                     ; gclk                   ; String                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer             ;
; refclk1_frequency                    ; 0 MHz                  ; String                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                     ;
+--------------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                   ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:my_audio_config ;
+-----------------+-----------+-------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                  ;
+-----------------+-----------+-------------------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                                       ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                                       ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                       ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                       ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                       ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                       ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                       ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                       ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                       ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                       ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                       ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                       ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                       ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                       ;
+-----------------+-----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:my_audio_config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                        ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                              ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                             ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                   ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                                        ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                                        ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                        ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                        ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                        ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                        ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                        ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                        ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                        ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                        ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                        ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                        ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:my_audio_codec ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                               ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                              ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                     ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                    ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                                      ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                  ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                        ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                               ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                       ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                  ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                        ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                               ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 1                                                            ;
; Entity Instance               ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; FAST                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                 ;
; Entity Instance            ; audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                      ;
;     -- lpm_width           ; 24                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                ;
; Entity Instance            ; audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                      ;
;     -- lpm_width           ; 24                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                ;
; Entity Instance            ; audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                      ;
;     -- lpm_width           ; 24                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                ;
; Entity Instance            ; audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                      ;
;     -- lpm_width           ; 24                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller"                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:my_audio_config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pqs:C|pqs_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pqs:C|pqs_pll_0:pll_0"                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 363                         ;
;     ENA               ; 25                          ;
;     ENA SCLR          ; 182                         ;
;     SCLR              ; 74                          ;
;     plain             ; 82                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 505                         ;
;     arith             ; 167                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 139                         ;
;         2 data inputs ; 26                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 333                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 71                          ;
;         5 data inputs ; 97                          ;
;         6 data inputs ; 102                         ;
; boundary_port         ; 41                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 5.20                        ;
; Average LUT depth     ; 2.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Dec  1 22:35:37 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hdl-audio-visualizer -c hdl-audio-visualizer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pqs/synthesis/pqs.vhd
    Info (12022): Found design unit 1: pqs-rtl File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/pqs/synthesis/pqs.vhd Line: 17
    Info (12023): Found entity 1: pqs File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/pqs/synthesis/pqs.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pqs/synthesis/submodules/pqs_pll_0.v
    Info (12023): Found entity 1: pqs_pll_0 File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/pqs/synthesis/submodules/pqs_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audio_and_video_config.v Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-MAIN File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/vga.vhd Line: 19
    Info (12023): Found entity 1: VGA File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/vga.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: toplevel-Behavior File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/toplevel.vhd Line: 20
    Info (12023): Found entity 1: toplevel File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/toplevel.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sync.vhd
    Info (12022): Found design unit 1: SYNC-MAIN File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/sync.vhd Line: 22
    Info (12023): Found entity 1: SYNC File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/sync.vhd Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file subr.vhd
    Info (12022): Found design unit 1: MY File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/subR.vhd Line: 5
    Info (12022): Found design unit 2: MY-body File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/subR.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file audiotovideotop.vhd
    Info (12022): Found design unit 1: audiotovideotop-MAIN File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audiotovideotop.vhd Line: 28
    Info (12023): Found entity 1: audiotovideotop File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audiotovideotop.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12127): Elaborating entity "audiotovideotop" for the top level hierarchy
Info (12128): Elaborating entity "pqs" for hierarchy "pqs:C" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audiotovideotop.vhd Line: 100
Info (12128): Elaborating entity "pqs_pll_0" for hierarchy "pqs:C|pqs_pll_0:pll_0" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/pqs/synthesis/pqs.vhd Line: 29
Info (12128): Elaborating entity "altera_pll" for hierarchy "pqs:C|pqs_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/pqs/synthesis/submodules/pqs_pll_0.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pqs:C|pqs_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/pqs/synthesis/submodules/pqs_pll_0.v Line: 85
Info (12133): Instantiated megafunction "pqs:C|pqs_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/pqs/synthesis/submodules/pqs_pll_0.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "108.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SYNC" for hierarchy "SYNC:C1" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audiotovideotop.vhd Line: 106
Warning (10540): VHDL Signal Declaration warning at sync.vhd(36): used explicit default value for signal "square1_size" because signal was never assigned a value File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/sync.vhd Line: 36
Warning (10540): VHDL Signal Declaration warning at sync.vhd(37): used explicit default value for signal "square2_size" because signal was never assigned a value File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/sync.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at sync.vhd(38): object "DRAW1" assigned a value but never read File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/sync.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at sync.vhd(38): object "DRAW2" assigned a value but never read File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/sync.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at sync.vhd(39): object "RGB" assigned a value but never read File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/sync.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at sync.vhd(40): used explicit default value for signal "square1_y_axis" because signal was never assigned a value File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/sync.vhd Line: 40
Warning (10540): VHDL Signal Declaration warning at sync.vhd(41): used explicit default value for signal "square2_y_axis" because signal was never assigned a value File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/sync.vhd Line: 41
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:my_clock_gen" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audiotovideotop.vhd Line: 114
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1 File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/altpll_1uu1.tdf Line: 26
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:my_audio_config" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audiotovideotop.vhd Line: 122
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:my_audio_config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audio_and_video_config.v Line: 180
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audio_and_video_config.v Line: 205
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:my_audio_config|Altera_UP_I2C:I2C_Controller" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:my_audio_codec" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audiotovideotop.vhd Line: 131
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/scfifo_8ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/a_dpfifo_r2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/scfifo_8ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/altsyncram_p3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/a_dpfifo_r2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/a_dpfifo_r2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/a_dpfifo_r2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/db/a_dpfifo_r2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:my_audio_codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/audio_codec.v Line: 267
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/clock_generator.v Line: 134
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "audio_and_video_config:my_audio_config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/ajlam/OneDrive/Documents/School Stuff/Fall 2024/ECE 417/FinalProject/hdl-audio-visualizer/Altera_UP_I2C_AV_Auto_Initialize.v Line: 305
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 732 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 593 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4946 megabytes
    Info: Processing ended: Sun Dec  1 22:35:50 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:15


