// Seed: 3889794262
module module_0;
  parameter id_1 = 1;
  module_2 modCall_1 (id_1);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output uwire id_4
);
  assign id_4 = -1;
  module_0 modCall_1 ();
  assign id_4 = id_1;
  always_ff @(*);
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  logic id_2;
endmodule
module module_3 #(
    parameter id_18 = 32'd51,
    parameter id_25 = 32'd83
) (
    input wor id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wire id_3,
    input uwire id_4,
    input supply1 id_5,
    output wor id_6,
    input wand id_7,
    output uwire id_8,
    input uwire id_9,
    input supply1 id_10,
    input wire id_11,
    input supply1 id_12[id_18 : id_25],
    input supply1 id_13,
    input tri0 id_14,
    input supply0 id_15,
    output wand id_16,
    input supply0 id_17,
    input tri0 _id_18,
    inout wor id_19,
    output uwire id_20,
    output wire id_21,
    input tri id_22,
    output supply1 id_23,
    output tri id_24,
    output tri0 _id_25
    , id_30,
    input tri id_26,
    input tri id_27,
    input supply1 id_28
);
  genvar id_31;
  module_2 modCall_1 (id_30);
  struct packed {
    logic id_32;
    logic id_33;
    struct packed {logic id_34;} id_35;
  } id_36;
endmodule
