/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature 7825ddef31ced5e2258830466c3f59da4fee6b5f % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050305 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x16hb4img100  (2048 words x 16 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x16hb4img100_pfff_0.94v_110c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 pfff_0_94 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 110 ;
   nom_voltage : 0.94;

   voltage_map(vccd_1p0, 0.94);
   voltage_map(vccdgt_1p0, 0.94);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 110 ;
     voltage : 0.94 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 16 ;
      bit_from  : 15;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x16hb4img100_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 ("  5,  15,  40,  70, 100, 140");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 ("  5,  15,  40,  70, 100, 140");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  15,  40,  70, 100, 140");
   }





/* lut model for cell c73p1rfshdxrom2048x16hb4img100 */
cell (c73p1rfshdxrom2048x16hb4img100) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    2227.2052;

      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
         capacitance :      7.364;

 	 min_pulse_width_high :   510.741;
         min_pulse_width_low  :   510.741;
         min_period           :  1021.484;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.897;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "207, 205, 200, 194, 190, 184", \
                     "210, 208, 203, 198, 193, 187", \
                     "220, 218, 213, 207, 202, 197", \
                     "226, 224, 219, 213, 208, 202", \
                     "234, 232, 227, 221, 216, 210", \
                     "240, 238, 233, 228, 223, 217");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "197, 195, 190, 185, 180, 174", \
                     "200, 198, 193, 188, 183, 177", \
                     "209, 207, 202, 196, 191, 186", \
                     "214, 212, 207, 202, 197, 191", \
                     "222, 220, 215, 209, 204, 199", \
                     "229, 226, 221, 216, 211, 205");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "241, 243, 248, 253, 258, 264", \
                     "239, 241, 246, 252, 257, 263", \
                     "237, 239, 244, 249, 254, 260", \
                     "235, 237, 242, 248, 253, 259", \
                     "234, 236, 241, 246, 251, 257", \
                     "233, 235, 240, 246, 251, 256");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "241, 243, 248, 254, 259, 265", \
                     "240, 242, 247, 253, 258, 264", \
                     "238, 240, 245, 250, 255, 261", \
                     "237, 239, 244, 249, 254, 260", \
                     "235, 237, 242, 248, 253, 259", \
                     "235, 237, 242, 247, 252, 258");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.429;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "108, 106, 101,  96,  91,  85", \
                     "112, 110, 105,  99,  94,  88", \
                     "121, 119, 114, 109, 104,  98", \
                     "127, 125, 120, 114, 109, 104", \
                     "135, 133, 128, 123, 118, 112", \
                     "142, 140, 135, 130, 125, 119");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "110, 107, 102,  97,  92,  86", \
                     "113, 111, 106, 100,  95,  89", \
                     "122, 120, 115, 109, 105,  99", \
                     "128, 126, 121, 115, 110, 104", \
                     "136, 134, 129, 123, 118, 113", \
                     "143, 141, 136, 130, 125, 120");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 71,  73,  78,  84,  89,  95", \
                     " 70,  72,  77,  83,  88,  94", \
                     " 67,  69,  74,  80,  85,  91", \
                     " 66,  68,  73,  78,  83,  89", \
                     " 64,  66,  71,  77,  82,  87", \
                     " 63,  65,  70,  76,  81,  87");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 72,  74,  79,  85,  90,  96", \
                     " 71,  73,  78,  84,  89,  95", \
                     " 69,  71,  76,  81,  86,  92", \
                     " 67,  69,  74,  80,  85,  91", \
                     " 66,  68,  73,  78,  83,  89", \
                     " 65,  67,  72,  78,  83,  89");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.460;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[15:0]) {
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "664, 672, 688, 697, 718, 745", \
                     "666, 675, 690, 699, 721, 747", \
                     "672, 681, 696, 705, 726, 753", \
                     "679, 687, 702, 712, 733, 759", \
                     "685, 693, 708, 718, 739, 765", \
                     "692, 700, 716, 725, 746, 773");
               }
               rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  8,  17,  37,  50,  85, 167", \
                     "  8,  17,  37,  50,  85, 167", \
                     "  8,  17,  37,  50,  85, 167", \
                     "  8,  17,  37,  50,  85, 167", \
                     "  8,  17,  37,  50,  85, 167", \
                     "  8,  17,  37,  50,  85, 167");
               }
               cell_fall(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "301, 309, 325, 335, 356, 377", \
                     "303, 312, 328, 337, 358, 379", \
                     "309, 318, 334, 343, 364, 385", \
                     "316, 324, 340, 350, 371, 392", \
                     "322, 330, 346, 356, 377, 398", \
                     "329, 338, 353, 363, 384, 405");
               }
               fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  8,  16,  33,  44,  73, 135", \
                     "  8,  16,  33,  44,  73, 135", \
                     "  8,  16,  33,  44,  73, 135", \
                     "  8,  16,  33,  44,  73, 135", \
                     "  8,  16,  33,  44,  73, 135", \
                     "  8,  16,  33,  44,  73, 135");
               }
            }
         } /* pin odout[15:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "3015, 3036, 3076, 3100, 3158, 3244", \
                     "3021, 3042, 3082, 3106, 3164, 3250", \
                     "3038, 3059, 3099, 3123, 3181, 3267", \
                     "3048, 3069, 3109, 3133, 3191, 3277", \
                     "3062, 3083, 3123, 3147, 3205, 3291", \
                     "3073, 3094, 3134, 3158, 3216, 3302");
            }
            rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 15,  30,  65,  92, 177, 439", \
                     " 15,  30,  65,  92, 177, 439", \
                     " 15,  30,  65,  92, 177, 439", \
                     " 15,  30,  65,  92, 177, 439", \
                     " 15,  30,  65,  92, 177, 439", \
                     " 15,  30,  65,  92, 177, 439");
            }
            cell_fall(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "3007, 3027, 3065, 3088, 3143, 3215", \
                     "3013, 3033, 3071, 3095, 3149, 3221", \
                     "3030, 3050, 3088, 3112, 3166, 3238", \
                     "3040, 3060, 3098, 3121, 3176, 3248", \
                     "3054, 3074, 3112, 3136, 3190, 3262", \
                     "3065, 3086, 3124, 3147, 3201, 3273");
            }
            fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 14,  27,  57,  79, 148, 354", \
                     " 14,  27,  57,  79, 148, 354", \
                     " 14,  27,  57,  79, 148, 354", \
                     " 14,  27,  57,  79, 148, 354", \
                     " 14,  27,  57,  79, 148, 354", \
                     " 14,  27,  57,  79, 148, 354");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x16hb4img100 */


