
*** Running vivado
    with args -log ltc_mtc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ltc_mtc.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr  8 21:04:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ltc_mtc.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 492.418 ; gain = 163.176
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/fit/ltc_mtc.srcs/utils_1/imports/synth_1/ltc_mtc.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/fit/ltc_mtc.srcs/utils_1/imports/synth_1/ltc_mtc.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ltc_mtc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 360
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1167.797 ; gain = 468.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ltc_mtc' [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/ltc_mtc.vhdl:79]
INFO: [Synth 8-638] synthesizing module 'clks_rst' [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/clks_rst.vhdl:45]
INFO: [Synth 8-113] binding component instance 'refclk_bufg' to cell 'BUFG' [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/clks_rst.vhdl:86]
INFO: [Synth 8-113] binding component instance 'feedback_bufg' to cell 'BUFG' [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/clks_rst.vhdl:92]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.250000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 22 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_BASE' [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/clks_rst.vhdl:97]
INFO: [Synth 8-638] synthesizing module 'reset_sync' [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/reset_sync.vhdl:36]
INFO: [Synth 8-256] done synthesizing module 'reset_sync' (0#1) [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/reset_sync.vhdl:36]
INFO: [Synth 8-113] binding component instance 'clksel_1_2_bufgmux' to cell 'BUFGMUX' [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/clks_rst.vhdl:177]
INFO: [Synth 8-113] binding component instance 'clksel_12_3_bufgctrl' to cell 'BUFGMUX' [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/clks_rst.vhdl:185]
INFO: [Synth 8-256] done synthesizing module 'clks_rst' (0#1) [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/clks_rst.vhdl:45]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/cdc_sync.vhdl:39]
	Parameter RESET_STATE bound to: 2'b00 
	Parameter SYNC_FLOPS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/cdc_sync.vhdl:39]
INFO: [Synth 8-638] synthesizing module 'frame_timer' [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/frame_timer.vhdl:40]
	Parameter CLKPER bound to: 64'b0000000000000000000000000000000000000000100110001001011010000000 
INFO: [Synth 8-256] done synthesizing module 'frame_timer' (0#1) [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/frame_timer.vhdl:40]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/cdc_sync.vhdl:39]
	Parameter RESET_STATE bound to: 1'b0 
	Parameter SYNC_FLOPS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/cdc_sync.vhdl:39]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/cdc_sync.vhdl:39]
	Parameter RESET_STATE[frame_cnt][lsd] bound to: 4'b0000 
	Parameter RESET_STATE[frame_cnt][msd] bound to: 2'b00 
	Parameter RESET_STATE[frame_cnt][lsd_rollover] bound to: 4'b0000 
	Parameter RESET_STATE[ft_sec][lsd] bound to: 4'b0000 
	Parameter RESET_STATE[ft_sec][msd] bound to: 3'b000 
	Parameter RESET_STATE[ft_min][lsd] bound to: 4'b0000 
	Parameter RESET_STATE[ft_min][msd] bound to: 3'b000 
	Parameter RESET_STATE[ft_hr][lsd] bound to: 4'b0000 
	Parameter RESET_STATE[ft_hr][msd] bound to: 2'b00 
	Parameter RESET_STATE[frame_rate] bound to: 2'b00 
	Parameter SYNC_FLOPS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/cdc_sync.vhdl:39]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000000100 will never be executed [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/ltc_mtc_pkg.vhdl:172]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000000101 will never be executed [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/ltc_mtc_pkg.vhdl:172]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000000110 will never be executed [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/ltc_mtc_pkg.vhdl:172]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000000111 will never be executed [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/ltc_mtc_pkg.vhdl:172]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001000 will never be executed [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/ltc_mtc_pkg.vhdl:172]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001001 will never be executed [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/ltc_mtc_pkg.vhdl:172]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001000 will never be executed [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/ltc_mtc_pkg.vhdl:172]
WARNING: [Synth 8-153] case item 31'b0000000000000000000000000001001 will never be executed [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/ltc_mtc_pkg.vhdl:172]
INFO: [Synth 8-256] done synthesizing module 'ltc_mtc' (0#1) [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/src/ltc_mtc.vhdl:79]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1283.793 ; gain = 584.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1283.793 ; gain = 584.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1283.793 ; gain = 584.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1283.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/fit/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/fit/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/fit/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ltc_mtc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ltc_mtc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/fit/timing.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/fit/timing.xdc:1]
Finished Parsing XDC File [C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/fit/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1347.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1347.180 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1347.180 ; gain = 648.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1347.180 ; gain = 648.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1347.180 ; gain = 648.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1347.180 ; gain = 648.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 15    
+---Muxes : 
	   4 Input   21 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   8 Input    7 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1347.180 ; gain = 648.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1474.465 ; gain = 775.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1475.609 ; gain = 776.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1494.734 ; gain = 795.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1700.922 ; gain = 1001.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1700.922 ; gain = 1001.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1700.922 ; gain = 1001.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1700.922 ; gain = 1001.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1700.922 ; gain = 1001.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1700.922 ; gain = 1001.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |BUFGMUX     |     2|
|3     |CARRY4      |     9|
|4     |LUT1        |    48|
|5     |LUT2        |    22|
|6     |LUT3        |    47|
|7     |LUT4        |    59|
|8     |LUT5        |     9|
|9     |LUT6        |    48|
|10    |MMCME2_BASE |     1|
|11    |MUXF7       |     7|
|12    |FDCE        |     2|
|13    |FDPE        |     8|
|14    |FDRE        |   207|
|15    |FDSE        |    63|
|16    |IBUF        |     4|
|17    |OBUF        |    16|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1700.922 ; gain = 1001.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1700.922 ; gain = 938.562
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1700.922 ; gain = 1001.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1700.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1713.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Synth Design complete | Checksum: 2dd0e085
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1713.801 ; gain = 1216.566
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1713.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andy Peters/Documents/GitHub/ltc_mtc/fit/ltc_mtc.runs/synth_1/ltc_mtc.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ltc_mtc_utilization_synth.rpt -pb ltc_mtc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 21:05:58 2025...
