{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626080857372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626080857372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 12 13:37:37 2021 " "Processing started: Mon Jul 12 13:37:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626080857372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1626080857372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tea -c tea --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off tea -c tea --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1626080857372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1626080858279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1626080858279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tea-arch " "Found design unit 1: tea-arch" {  } { { "tea.vhd" "" { Text "E:/Uni/6/DSD/HW/Tea/tea.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626080870586 ""} { "Info" "ISGN_ENTITY_NAME" "1 tea " "Found entity 1: tea" {  } { { "tea.vhd" "" { Text "E:/Uni/6/DSD/HW/Tea/tea.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626080870586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1626080870586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tea_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tea_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tea_tb-test " "Found design unit 1: Tea_tb-test" {  } { { "tea_tb.vhd" "" { Text "E:/Uni/6/DSD/HW/Tea/tea_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626080870587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tea_tb " "Found entity 1: Tea_tb" {  } { { "tea_tb.vhd" "" { Text "E:/Uni/6/DSD/HW/Tea/tea_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626080870587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1626080870587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tea " "Elaborating entity \"tea\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1626080870675 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "delta tea.vhd(24) " "VHDL Signal Declaration warning at tea.vhd(24): used explicit default value for signal \"delta\" because signal was never assigned a value" {  } { { "tea.vhd" "" { Text "E:/Uni/6/DSD/HW/Tea/tea.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1626080870703 "|tea"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "delta tea.vhd(39) " "VHDL Process Statement warning at tea.vhd(39): signal \"delta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tea.vhd" "" { Text "E:/Uni/6/DSD/HW/Tea/tea.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1626080870703 "|tea"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626080871503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 12 13:37:51 2021 " "Processing ended: Mon Jul 12 13:37:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626080871503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626080871503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626080871503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1626080871503 ""}
