

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Mon Mar  4 15:13:16 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        modeComputer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.50|     8.059|        0.94|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   17|  1073741841|   17|  1073741841|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |                          |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        |         Loop Name        | min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +--------------------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- memcpy.sectionData.ram  |    0|  1073741824|         3|          1|          1| 0 ~ 1073741823 |    yes   |
        |- mainXLoop_mainYLoop     |    0|           0|  11 ~ 14 |          -|          -|               0|    no    |
        | + visitedLoop            |    3|           3|         4|          3|          1|               0|    yes   |
        | + freqXLoop_freqYLoop    |    0|           0|         5|          1|          1|               0|    yes   |
        +--------------------------+-----+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      2|      -|      -|
|Expression       |        -|      -|      0|   1177|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      8|   1178|   1230|
|Memory           |       32|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    466|
|Register         |        0|      -|   1413|     32|
+-----------------+---------+-------+-------+-------+
|Total            |       34|     10|   2591|   2905|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       28|     12|      7|     16|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |toplevel_AXILiteS_s_axi_U  |toplevel_AXILiteS_s_axi  |        0|      0|  334|  552|
    |toplevel_MAXI_m_axi_U      |toplevel_MAXI_m_axi      |        2|      0|  512|  580|
    |toplevel_mul_32nsdEe_U2    |toplevel_mul_32nsdEe     |        0|      4|  166|   49|
    |toplevel_mul_32s_cud_U1    |toplevel_mul_32s_cud     |        0|      4|  166|   49|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      8| 1178| 1230|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |toplevel_mac_mulaeOg_U3  |toplevel_mac_mulaeOg  | i0 + i1 * i2 |
    |toplevel_mac_mulaeOg_U4  |toplevel_mac_mulaeOg  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sectionData_U  |toplevel_sectionDbkb  |       16|  0|   0|  6750|   32|     1|       216000|
    |visited_U      |toplevel_visited      |       16|  0|   0|  6750|   32|     1|       216000|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |       32|  0|   0| 13500|   64|     2|       432000|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_602_p2                        |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_next1_fu_512_p2     |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next_fu_773_p2      |     +    |      0|  0|  71|          64|           1|
    |indvar_next_fu_470_p2              |     +    |      0|  0|  37|          30|           1|
    |r_V_1_fu_582_p2                    |     +    |      0|  0|  19|           2|          14|
    |r_V_3_fu_746_p2                    |     +    |      0|  0|  52|           1|          45|
    |r_V_4_fu_757_p2                    |     +    |      0|  0|  52|           2|          45|
    |r_V_5_fu_837_p2                    |     +    |      0|  0|  19|           1|          14|
    |r_V_fu_571_p2                      |     +    |      0|  0|  19|           1|          14|
    |result_V_fu_872_p2                 |     +    |      0|  0|  12|           1|          12|
    |tmp_21_i_fu_635_p2                 |     +    |      0|  0|  21|          15|           1|
    |tmp_23_i_fu_645_p2                 |     +    |      0|  0|  21|          15|           2|
    |tmp_6_i_fu_732_p2                  |     +    |      0|  0|  12|           1|          12|
    |x_1_fu_792_p2                      |     +    |      0|  0|  39|           1|          32|
    |x_s_fu_531_p2                      |     +    |      0|  0|  39|           1|          32|
    |y_1_fu_908_p2                      |     +    |      0|  0|  39|          32|           1|
    |y_2_fu_814_p2                      |     +    |      0|  0|  39|           1|          32|
    |current_V_1_fu_825_p2              |     -    |      0|  0|  17|          13|          13|
    |current_V_fu_558_p2                |     -    |      0|  0|  17|          13|          13|
    |r_V_2_fu_717_p2                    |     -    |      0|  0|  21|          15|          15|
    |tmp_19_i_fu_624_p2                 |     -    |      0|  0|  21|          15|          15|
    |tmp_fu_437_p2                      |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_tran27to28_state26    |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_670_p2                     |    and   |      0|  0|   2|           1|           1|
    |tmp3_fu_863_p2                     |    and   |      0|  0|   2|           1|           1|
    |val_assign_1_fu_867_p2             |    and   |      0|  0|   2|           1|           1|
    |val_assign_fu_676_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_518_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond2_fu_779_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten1_fu_507_p2        |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten_fu_768_p2         |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_fu_465_p2                 |   icmp   |      0|  0|  18|          30|          30|
    |tmp_13_fu_897_p2                   |   icmp   |      0|  0|  13|          12|          12|
    |tmp_35_i_i1_fu_858_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_35_i_i_fu_665_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_597_p2                    |   icmp   |      0|  0|  13|          12|          12|
    |tmp_i_i1_5_fu_853_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i1_fu_848_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i_4_fu_660_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i_fu_655_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state38                   |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_691_p2                     |    or    |      0|  0|  32|          32|          32|
    |tmp_12_fu_697_p2                   |    or    |      0|  0|  32|          32|          32|
    |tmp_27_i_mid2_v_fu_798_p3          |  select  |      0|  0|  32|           1|          32|
    |tmp_34_agg_result_V_1_fu_886_p3    |  select  |      0|  0|  12|           1|          12|
    |tmp_34_agg_result_V_s_fu_878_p3    |  select  |      0|  0|  12|           1|          12|
    |x_cast_mid2_v_fu_537_p3            |  select  |      0|  0|  32|           1|          32|
    |y_i_mid2_fu_784_p3                 |  select  |      0|  0|  32|           1|          32|
    |y_mid2_fu_523_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1177|         855|        1018|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |MAXI_blk_n_AR                    |    9|          2|    1|          2|
    |MAXI_blk_n_R                     |    9|          2|    1|          2|
    |agg_result_V_1_i_reg_386         |    9|          2|   12|         24|
    |agg_result_V_load_i_reg_398      |    9|          2|   12|         24|
    |ap_NS_fsm                        |  145|         32|    1|         32|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4          |    9|          2|    1|          2|
    |ap_phi_mux_i_i_phi_fu_357_p4     |    9|          2|   12|         24|
    |ap_phi_mux_indvar_phi_fu_312_p4  |    9|          2|   30|         60|
    |ap_phi_mux_x_i_phi_fu_379_p4     |    9|          2|   32|         64|
    |ap_sig_ioackin_MAXI_ARREADY      |    9|          2|    1|          2|
    |i_i_reg_353                      |    9|          2|   12|         24|
    |indvar_flatten1_reg_320          |    9|          2|   64|        128|
    |indvar_flatten_reg_364           |    9|          2|   64|        128|
    |indvar_reg_308                   |    9|          2|   30|         60|
    |numberOfPixelsVisted             |    9|          2|   12|         24|
    |p_0115_1_fu_132                  |    9|          2|   12|         24|
    |sectionData_address0             |   27|          5|   13|         65|
    |sectionData_address1             |   15|          3|   13|         39|
    |version_1_data_in                |   15|          3|   32|         96|
    |visited_address0                 |   21|          4|   13|         52|
    |visited_address1                 |   21|          4|   13|         52|
    |visited_d1                       |   15|          3|   32|         96|
    |x_i_reg_375                      |    9|          2|   32|         64|
    |x_reg_331                        |    9|          2|   32|         64|
    |y_i_reg_410                      |    9|          2|   32|         64|
    |y_reg_342                        |    9|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  466|        100|  545|       1288|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |MAXI_addr_read_reg_975           |  32|   0|   32|          0|
    |agg_result_V_1_i_reg_386         |  12|   0|   12|          0|
    |agg_result_V_load_i_reg_398      |  12|   0|   12|          0|
    |ap_CS_fsm                        |  31|   0|   31|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |   1|   0|    1|          0|
    |ap_exit_tran_regpp1              |   1|   0|    2|          1|
    |ap_reg_ioackin_MAXI_ARREADY      |   1|   0|    1|          0|
    |ap_return                        |   0|   0|   32|         32|
    |b_1_data_reg                     |  32|   0|   32|          0|
    |b_1_vld_reg                      |   1|   0|    1|          0|
    |bound_reg_1003                   |  64|   0|   64|          0|
    |current_V_1_reg_1176             |  13|   0|   13|          0|
    |current_V_reg_1043               |  13|   0|   13|          0|
    |exitcond_flatten_reg_1147        |   1|   0|    1|          0|
    |exitcond_reg_966                 |   1|   0|    1|          0|
    |exitcond_reg_966_pp0_iter1_reg   |   1|   0|    1|          0|
    |g_1_data_reg                     |  32|   0|   32|          0|
    |g_1_vld_reg                      |   1|   0|    1|          0|
    |height_0_data_reg                |  32|   0|   32|          0|
    |height_0_vld_reg                 |   0|   0|    1|          1|
    |height_read_reg_936              |  32|   0|   32|          0|
    |i_i_reg_353                      |  12|   0|   12|          0|
    |i_reg_1102                       |  12|   0|   12|          0|
    |indvar_flatten1_reg_320          |  64|   0|   64|          0|
    |indvar_flatten_next1_reg_1012    |  64|   0|   64|          0|
    |indvar_flatten_reg_364           |  64|   0|   64|          0|
    |indvar_next_reg_970              |  30|   0|   30|          0|
    |indvar_reg_308                   |  30|   0|   30|          0|
    |indvar_reg_308_pp0_iter1_reg     |  30|   0|   30|          0|
    |length_r_0_data_reg              |  32|   0|   32|          0|
    |length_r_0_vld_reg               |   0|   0|    1|          1|
    |length_read_reg_930              |  32|   0|   32|          0|
    |numberOfPixelsVisted             |  12|   0|   12|          0|
    |numberOfPixelsVisted_1_reg_1090  |  12|   0|   12|          0|
    |p_0115_1_fu_132                  |  12|   0|   12|          0|
    |r_1_data_reg                     |  32|   0|   32|          0|
    |r_1_vld_reg                      |   1|   0|    1|          0|
    |r_V_2_cast_reg_1142              |  44|   0|   44|          0|
    |ram1_reg_925                     |  30|   0|   30|          0|
    |sectionData_load_1_reg_1072      |  32|   0|   32|          0|
    |sectionData_load_2_reg_1081      |  32|   0|   32|          0|
    |sectionData_load_reg_1053        |  32|   0|   32|          0|
    |tmp_10_reg_987                   |  13|   0|   13|          0|
    |tmp_11_reg_1027                  |  13|   0|   13|          0|
    |tmp_14_reg_1032                  |  13|   0|   13|          0|
    |tmp_18_reg_1161                  |  13|   0|   13|          0|
    |tmp_19_i_reg_1107                |  15|   0|   15|          0|
    |tmp_19_reg_1166                  |  13|   0|   13|          0|
    |tmp_27_i_mid2_v_reg_1156         |  32|   0|   32|          0|
    |tmp_35_i_i1_reg_1202             |   1|   0|    1|          0|
    |tmp_4_reg_1037                   |  13|   0|   13|          0|
    |tmp_9_reg_949                    |  30|   0|   30|          0|
    |tmp_i_i1_5_reg_1197              |   1|   0|    1|          0|
    |tmp_i_i1_reg_1192                |   1|   0|    1|          0|
    |tmp_i_i_reg_1128                 |   1|   0|    1|          0|
    |tmp_i_reg_1098                   |   1|   0|    1|          0|
    |tmp_reg_944                      |  32|   0|   32|          0|
    |val_assign_reg_1133              |   1|   0|    1|          0|
    |version_1_data_reg               |  32|   0|   32|          0|
    |version_1_vld_reg                |   1|   0|    1|          0|
    |x_cast_mid2_v_reg_1022           |  32|   0|   32|          0|
    |x_i_reg_375                      |  32|   0|   32|          0|
    |x_reg_331                        |  32|   0|   32|          0|
    |y_i_reg_410                      |  32|   0|   32|          0|
    |y_mid2_reg_1017                  |  32|   0|   32|          0|
    |y_reg_342                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_1147        |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1413|  32| 1385|         35|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   toplevel   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   toplevel   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   toplevel   | return value |
|m_axi_MAXI_AWVALID      | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWREADY      |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWADDR       | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWID         | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWLEN        | out |    8|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWSIZE       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWBURST      | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWLOCK       | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWCACHE      | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWPROT       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWQOS        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWREGION     | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWUSER       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WVALID       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WREADY       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WDATA        | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WSTRB        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WLAST        | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WID          | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WUSER        | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARVALID      | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARREADY      |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARADDR       | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARID         | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARLEN        | out |    8|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARSIZE       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARBURST      | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARLOCK       | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARCACHE      | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARPROT       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARQOS        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARREGION     | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARUSER       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RVALID       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RREADY       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RDATA        |  in |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RLAST        |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RID          |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RUSER        |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RRESP        |  in |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BVALID       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BREADY       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BRESP        |  in |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BID          |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BUSER        |  in |    1|    m_axi   |     MAXI     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

