-o C:/lscc/sd_ram_uart/Simulation/sdram_uart/compile -lc C:/lscc/sd_ram_uart/Simulation/sdram_uart/library.cfg -fl C:/lscc/sd_ram_uart/Simulation/sdram_uart/projlib.cfg -pli "C:/lscc/diamond/3.10_x64/active-hdl/bin/systf.dll" -epr C:/lscc/sd_ram_uart/Simulation/sdram_uart/compile/sdram_uart.epr -O2 -sve -msg 5 -sv2k12 -work work C:/lscc/sd_ram_uart/Simulation/sdram_uart/../../src/fifo.v C:/lscc/sd_ram_uart/Simulation/sdram_uart/../../src/sdram_to_uart.v C:/lscc/sd_ram_uart/Simulation/sdram_uart/../../src/Timer.v C:/lscc/sd_ram_uart/Simulation/sdram_uart/../../src/SDRAM_Controller.v C:/lscc/sd_ram_uart/Simulation/sdram_uart/../../src/uart_to_sdram.v C:/lscc/sd_ram_uart/Simulation/sdram_uart/../../src/all_modules.v C:/lscc/sd_ram_uart/Simulation/sdram_uart/../../src/all_mod_testbench.v C:/lscc/sd_ram_uart/Simulation/sdram_uart/../../Implementation/Clock_DCMA.v 