# Manual Commentary (Markdown)

## Revision History

| Revision | Date       | Change Summary  |
| -------- | ---------- | --------------- |
| -        | 2025-09-09 | Initial release |

## Circuit Description

**Bias divider (R1, R3 or R2 pot):**

- Set base at the desired quiescent emitter + ~0.7 V. Divider current ≈ **5–10×** base current.
    
- Typical **R’s 10–150 kΩ**; **R2 pot 10–100 kΩ**.
    

**Emitter/load (R4, R5):**

- **R4 (pre-cap) 220–2.2 kΩ** sets output bias/loading; **R5 (after C4) 1–10 kΩ** is the defined external load.
    
- Trade-offs: lower R lowers output impedance at the cost of quiescent current.
    

**Coupling caps:**

- **C1 in** and **C4 out** sized for **fc 5–20 Hz** with the seen resistances (often 2.2–10 µF).
    
- Supply decoupling **C2/C3 = 0.1 µF + 4.7 µF**.
    

**Transistor Q1:** general-purpose NPN (e.g., 2N3904/BC547) at **Ic 0.5–2 mA**.