#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May 16 20:57:43 2023
# Process ID: 16920
# Current directory: D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19648 D:\gayka\Documents\Semester 2\Computer Organization and Digital Design\Vivado\Labs\Lab 9\Lab 9.xpr
# Log file: D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9/vivado.log
# Journal file: D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9/Lab 9.xpr}
update_compile_order -fileset sources_1
file mkdir D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9/Lab 9.srcs/sim_1/new
file mkdir D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9/Lab 9.srcs/sim_1/new
file mkdir D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9/Lab 9.srcs/sim_1/new
file mkdir D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9/Lab 9.srcs/sim_1/new
file mkdir D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9/Lab 9.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9/Lab 9.srcs/sim_1/new
file mkdir {D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9/Lab 9.srcs/sim_1/new}
close [ open {D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9/Lab 9.srcs/sim_1/new/AddSub_Sim.vhd} w ]
add_files -fileset sim_1 {{D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 9/Lab 9.srcs/sim_1/new/AddSub_Sim.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
synth_design -rtl -name rtl_1
launch_simulation
source AddSub_Sim.tcl
close_sim
launch_simulation
source AddSub_Sim.tcl
close_sim
launch_simulation
source AddSub_Sim.tcl
close_sim
launch_simulation
source AddSub_Sim.tcl
close_sim
