Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3a87e717f72b4dffa9a73c4d347bef47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_8bit_testbench_behav xil_defaultlib.ALU_8bit_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eightBitAnd
Compiling module xil_defaultlib.eightBitOr
Compiling module xil_defaultlib.eightBitNand
Compiling module xil_defaultlib.eightBitNor
Compiling module xil_defaultlib.eightBitXor
Compiling module xil_defaultlib.eightBitXnor
Compiling module xil_defaultlib.onesComplementA
Compiling module xil_defaultlib.onesComplementB
Compiling module xil_defaultlib.carrySelectAdder
Compiling module xil_defaultlib.negateA
Compiling module xil_defaultlib.negateB
Compiling module xil_defaultlib.carrySelectSubtractor
Compiling module xil_defaultlib.eightBitMultiplier
Compiling module xil_defaultlib.BminusA
Compiling module xil_defaultlib.Aplus1
Compiling module xil_defaultlib.Aminus1
Compiling module xil_defaultlib.ALU_8bit
Compiling module xil_defaultlib.ALU_8bit_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_8bit_testbench_behav
