// Seed: 751011148
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  reg id_3, id_4;
  assign id_3 = 1;
  initial
    if (1)
      if (id_3) begin
        id_3 <= 1;
      end else if (id_3) id_1 = 1;
      else id_4 = (1'b0);
  wire id_5;
  integer id_6;
endmodule
module module_1 (
    input  logic id_0,
    input  logic id_1,
    output tri1  id_2
);
  `define pp_4 0
  logic [7:0][`pp_4][1 : ""] id_5 = 1;
  assign id_2 = 1;
  tri0 id_6;
  always id_6 = 1;
  integer id_7 = `pp_4.id_0;
  initial `pp_4 <= id_1;
  logic id_8;
  module_0(
      id_5, id_6
  );
  if ("") logic id_9 = id_8;
  assign id_8 = `pp_4;
  wire id_10;
  wire id_11;
  wire id_12;
  wand id_13, id_14 = 1;
endmodule
