
####################################################
# Sites
sites - RAMB18_X0Y28 RAMB18_X0Y29 RAMB18_X0Y30 RAMB18_X0Y31 RAMB18_X0Y32 RAMB18_X0Y33 RAMB18_X0Y34 RAMB18_X0Y35 RAMB18_X0Y36 RAMB18_X0Y37 RAMB18_X0Y38 RAMB18_X0Y39 RAMB18_X0Y40 RAMB18_X0Y41 RAMB18_X0Y42 RAMB18_X0Y43 RAMB18_X0Y44 RAMB18_X0Y45 RAMB18_X0Y46 RAMB18_X0Y47 RAMB18_X0Y48 RAMB18_X0Y49 RAMB18_X0Y50 RAMB18_X0Y51 RAMB18_X0Y52 RAMB18_X0Y53 RAMB36_X0Y14 RAMB36_X0Y15 RAMB36_X0Y16 RAMB36_X0Y17 RAMB36_X0Y18 RAMB36_X0Y19 RAMB36_X0Y20 RAMB36_X0Y21 RAMB36_X0Y22 RAMB36_X0Y23 RAMB36_X0Y24 RAMB36_X0Y25 RAMB36_X0Y26 SLICE_X0Y100 SLICE_X0Y101 SLICE_X0Y102 SLICE_X0Y103 SLICE_X0Y104 SLICE_X0Y105 SLICE_X0Y106 SLICE_X0Y107 SLICE_X0Y108 SLICE_X0Y109 SLICE_X0Y110 SLICE_X0Y111 SLICE_X0Y112 SLICE_X0Y113 SLICE_X0Y114 SLICE_X0Y115 SLICE_X0Y116 SLICE_X0Y117 SLICE_X0Y118 SLICE_X0Y119 SLICE_X0Y120 SLICE_X0Y121 SLICE_X0Y122 SLICE_X0Y123 SLICE_X0Y124 SLICE_X0Y125 SLICE_X0Y126 SLICE_X0Y127 SLICE_X0Y128 SLICE_X0Y129 SLICE_X0Y130 SLICE_X0Y131 SLICE_X0Y132 SLICE_X0Y133 SLICE_X0Y134 SLICE_X0Y135 SLICE_X0Y70 SLICE_X0Y71 SLICE_X0Y72 SLICE_X0Y73 SLICE_X0Y74 SLICE_X0Y75 SLICE_X0Y76 SLICE_X0Y77 SLICE_X0Y78 SLICE_X0Y79 SLICE_X0Y80 SLICE_X0Y81 SLICE_X0Y82 SLICE_X0Y83 SLICE_X0Y84 SLICE_X0Y85 SLICE_X0Y86 SLICE_X0Y87 SLICE_X0Y88 SLICE_X0Y89 SLICE_X0Y90 SLICE_X0Y91 SLICE_X0Y92 SLICE_X0Y93 SLICE_X0Y94 SLICE_X0Y95 SLICE_X0Y96 SLICE_X0Y97 SLICE_X0Y98 SLICE_X0Y99 SLICE_X1Y100 SLICE_X1Y101 SLICE_X1Y102 SLICE_X1Y103 SLICE_X1Y104 SLICE_X1Y105 SLICE_X1Y106 SLICE_X1Y107 SLICE_X1Y108 SLICE_X1Y109 SLICE_X1Y110 SLICE_X1Y111 SLICE_X1Y112 SLICE_X1Y113 SLICE_X1Y114 SLICE_X1Y115 SLICE_X1Y116 SLICE_X1Y117 SLICE_X1Y118 SLICE_X1Y119 SLICE_X1Y120 SLICE_X1Y121 SLICE_X1Y122 SLICE_X1Y123 SLICE_X1Y124 SLICE_X1Y125 SLICE_X1Y126 SLICE_X1Y127 SLICE_X1Y128 SLICE_X1Y129 SLICE_X1Y130 SLICE_X1Y131 SLICE_X1Y132 SLICE_X1Y133 SLICE_X1Y134 SLICE_X1Y135 SLICE_X1Y70 SLICE_X1Y71 SLICE_X1Y72 SLICE_X1Y73 SLICE_X1Y74 SLICE_X1Y75 SLICE_X1Y76 SLICE_X1Y77 SLICE_X1Y78 SLICE_X1Y79 SLICE_X1Y80 SLICE_X1Y81 SLICE_X1Y82 SLICE_X1Y83 SLICE_X1Y84 SLICE_X1Y85 SLICE_X1Y86 SLICE_X1Y87 SLICE_X1Y88 SLICE_X1Y89 SLICE_X1Y90 SLICE_X1Y91 SLICE_X1Y92 SLICE_X1Y93 SLICE_X1Y94 SLICE_X1Y95 SLICE_X1Y96 SLICE_X1Y97 SLICE_X1Y98 SLICE_X1Y99 SLICE_X2Y100 SLICE_X2Y101 SLICE_X2Y102 SLICE_X2Y103 SLICE_X2Y104 SLICE_X2Y105 SLICE_X2Y106 SLICE_X2Y107 SLICE_X2Y108 SLICE_X2Y109 SLICE_X2Y110 SLICE_X2Y111 SLICE_X2Y112 SLICE_X2Y113 SLICE_X2Y114 SLICE_X2Y115 SLICE_X2Y116 SLICE_X2Y117 SLICE_X2Y118 SLICE_X2Y119 SLICE_X2Y120 SLICE_X2Y121 SLICE_X2Y122 SLICE_X2Y123 SLICE_X2Y124 SLICE_X2Y125 SLICE_X2Y126 SLICE_X2Y127 SLICE_X2Y128 SLICE_X2Y129 SLICE_X2Y130 SLICE_X2Y131 SLICE_X2Y132 SLICE_X2Y133 SLICE_X2Y134 SLICE_X2Y135 SLICE_X2Y70 SLICE_X2Y71 SLICE_X2Y72 SLICE_X2Y73 SLICE_X2Y74 SLICE_X2Y75 SLICE_X2Y76 SLICE_X2Y77 SLICE_X2Y78 SLICE_X2Y79 SLICE_X2Y80 SLICE_X2Y81 SLICE_X2Y82 SLICE_X2Y83 SLICE_X2Y84 SLICE_X2Y85 SLICE_X2Y86 SLICE_X2Y87 SLICE_X2Y88 SLICE_X2Y89 SLICE_X2Y90 SLICE_X2Y91 SLICE_X2Y92 SLICE_X2Y93 SLICE_X2Y94 SLICE_X2Y95 SLICE_X2Y96 SLICE_X2Y97 SLICE_X2Y98 SLICE_X2Y99 SLICE_X3Y100 SLICE_X3Y101 SLICE_X3Y102 SLICE_X3Y103 SLICE_X3Y104 SLICE_X3Y105 SLICE_X3Y106 SLICE_X3Y107 SLICE_X3Y108 SLICE_X3Y109 SLICE_X3Y110 SLICE_X3Y111 SLICE_X3Y112 SLICE_X3Y113 SLICE_X3Y114 SLICE_X3Y115 SLICE_X3Y116 SLICE_X3Y117 SLICE_X3Y118 SLICE_X3Y119 SLICE_X3Y120 SLICE_X3Y121 SLICE_X3Y122 SLICE_X3Y123 SLICE_X3Y124 SLICE_X3Y125 SLICE_X3Y126 SLICE_X3Y127 SLICE_X3Y128 SLICE_X3Y129 SLICE_X3Y130 SLICE_X3Y131 SLICE_X3Y132 SLICE_X3Y133 SLICE_X3Y134 SLICE_X3Y135 SLICE_X3Y70 SLICE_X3Y71 SLICE_X3Y72 SLICE_X3Y73 SLICE_X3Y74 SLICE_X3Y75 SLICE_X3Y76 SLICE_X3Y77 SLICE_X3Y78 SLICE_X3Y79 SLICE_X3Y80 SLICE_X3Y81 SLICE_X3Y82 SLICE_X3Y83 SLICE_X3Y84 SLICE_X3Y85 SLICE_X3Y86 SLICE_X3Y87 SLICE_X3Y88 SLICE_X3Y89 SLICE_X3Y90 SLICE_X3Y91 SLICE_X3Y92 SLICE_X3Y93 SLICE_X3Y94 SLICE_X3Y95 SLICE_X3Y96 SLICE_X3Y97 SLICE_X3Y98 SLICE_X3Y99 SLICE_X4Y100 SLICE_X4Y101 SLICE_X4Y102 SLICE_X4Y103 SLICE_X4Y104 SLICE_X4Y105 SLICE_X4Y106 SLICE_X4Y107 SLICE_X4Y108 SLICE_X4Y109 SLICE_X4Y110 SLICE_X4Y111 SLICE_X4Y112 SLICE_X4Y113 SLICE_X4Y114 SLICE_X4Y115 SLICE_X4Y116 SLICE_X4Y117 SLICE_X4Y118 SLICE_X4Y119 SLICE_X4Y120 SLICE_X4Y121 SLICE_X4Y122 SLICE_X4Y123 SLICE_X4Y124 SLICE_X4Y125 SLICE_X4Y126 SLICE_X4Y127 SLICE_X4Y128 SLICE_X4Y129 SLICE_X4Y130 SLICE_X4Y131 SLICE_X4Y132 SLICE_X4Y133 SLICE_X4Y134 SLICE_X4Y135 SLICE_X4Y70 SLICE_X4Y71 SLICE_X4Y72 SLICE_X4Y73 SLICE_X4Y74 SLICE_X4Y75 SLICE_X4Y76 SLICE_X4Y77 SLICE_X4Y78 SLICE_X4Y79 SLICE_X4Y80 SLICE_X4Y81 SLICE_X4Y82 SLICE_X4Y83 SLICE_X4Y84 SLICE_X4Y85 SLICE_X4Y86 SLICE_X4Y87 SLICE_X4Y88 SLICE_X4Y89 SLICE_X4Y90 SLICE_X4Y91 SLICE_X4Y92 SLICE_X4Y93 SLICE_X4Y94 SLICE_X4Y95 SLICE_X4Y96 SLICE_X4Y97 SLICE_X4Y98 SLICE_X4Y99 SLICE_X5Y100 SLICE_X5Y101 SLICE_X5Y102 SLICE_X5Y103 SLICE_X5Y104 SLICE_X5Y105 SLICE_X5Y106 SLICE_X5Y107 SLICE_X5Y108 SLICE_X5Y109 SLICE_X5Y110 SLICE_X5Y111 SLICE_X5Y112 SLICE_X5Y113 SLICE_X5Y114 SLICE_X5Y115 SLICE_X5Y116 SLICE_X5Y117 SLICE_X5Y118 SLICE_X5Y119 SLICE_X5Y120 SLICE_X5Y121 SLICE_X5Y122 SLICE_X5Y123 SLICE_X5Y124 SLICE_X5Y125 SLICE_X5Y126 SLICE_X5Y127 SLICE_X5Y128 SLICE_X5Y129 SLICE_X5Y130 SLICE_X5Y131 SLICE_X5Y132 SLICE_X5Y133 SLICE_X5Y134 SLICE_X5Y135 SLICE_X5Y70 SLICE_X5Y71 SLICE_X5Y72 SLICE_X5Y73 SLICE_X5Y74 SLICE_X5Y75 SLICE_X5Y76 SLICE_X5Y77 SLICE_X5Y78 SLICE_X5Y79 SLICE_X5Y80 SLICE_X5Y81 SLICE_X5Y82 SLICE_X5Y83 SLICE_X5Y84 SLICE_X5Y85 SLICE_X5Y86 SLICE_X5Y87 SLICE_X5Y88 SLICE_X5Y89 SLICE_X5Y90 SLICE_X5Y91 SLICE_X5Y92 SLICE_X5Y93 SLICE_X5Y94 SLICE_X5Y95 SLICE_X5Y96 SLICE_X5Y97 SLICE_X5Y98 SLICE_X5Y99 SLICE_X6Y100 SLICE_X6Y101 SLICE_X6Y102 SLICE_X6Y103 SLICE_X6Y104 SLICE_X6Y105 SLICE_X6Y106 SLICE_X6Y107 SLICE_X6Y108 SLICE_X6Y109 SLICE_X6Y110 SLICE_X6Y111 SLICE_X6Y112 SLICE_X6Y113 SLICE_X6Y114 SLICE_X6Y115 SLICE_X6Y116 SLICE_X6Y117 SLICE_X6Y118 SLICE_X6Y119 SLICE_X6Y120 SLICE_X6Y121 SLICE_X6Y122 SLICE_X6Y123 SLICE_X6Y124 SLICE_X6Y125 SLICE_X6Y126 SLICE_X6Y127 SLICE_X6Y128 SLICE_X6Y129 SLICE_X6Y130 SLICE_X6Y131 SLICE_X6Y132 SLICE_X6Y133 SLICE_X6Y134 SLICE_X6Y135 SLICE_X6Y70 SLICE_X6Y71 SLICE_X6Y72 SLICE_X6Y73 SLICE_X6Y74 SLICE_X6Y75 SLICE_X6Y76 SLICE_X6Y77 SLICE_X6Y78 SLICE_X6Y79 SLICE_X6Y80 SLICE_X6Y81 SLICE_X6Y82 SLICE_X6Y83 SLICE_X6Y84 SLICE_X6Y85 SLICE_X6Y86 SLICE_X6Y87 SLICE_X6Y88 SLICE_X6Y89 SLICE_X6Y90 SLICE_X6Y91 SLICE_X6Y92 SLICE_X6Y93 SLICE_X6Y94 SLICE_X6Y95 SLICE_X6Y96 SLICE_X6Y97 SLICE_X6Y98 SLICE_X6Y99 SLICE_X7Y100 SLICE_X7Y101 SLICE_X7Y102 SLICE_X7Y103 SLICE_X7Y104 SLICE_X7Y105 SLICE_X7Y106 SLICE_X7Y107 SLICE_X7Y108 SLICE_X7Y109 SLICE_X7Y110 SLICE_X7Y111 SLICE_X7Y112 SLICE_X7Y113 SLICE_X7Y114 SLICE_X7Y115 SLICE_X7Y116 SLICE_X7Y117 SLICE_X7Y118 SLICE_X7Y119 SLICE_X7Y120 SLICE_X7Y121 SLICE_X7Y122 SLICE_X7Y123 SLICE_X7Y124 SLICE_X7Y125 SLICE_X7Y126 SLICE_X7Y127 SLICE_X7Y128 SLICE_X7Y129 SLICE_X7Y130 SLICE_X7Y131 SLICE_X7Y132 SLICE_X7Y133 SLICE_X7Y134 SLICE_X7Y135 SLICE_X7Y70 SLICE_X7Y71 SLICE_X7Y72 SLICE_X7Y73 SLICE_X7Y74 SLICE_X7Y75 SLICE_X7Y76 SLICE_X7Y77 SLICE_X7Y78 SLICE_X7Y79 SLICE_X7Y80 SLICE_X7Y81 SLICE_X7Y82 SLICE_X7Y83 SLICE_X7Y84 SLICE_X7Y85 SLICE_X7Y86 SLICE_X7Y87 SLICE_X7Y88 SLICE_X7Y89 SLICE_X7Y90 SLICE_X7Y91 SLICE_X7Y92 SLICE_X7Y93 SLICE_X7Y94 SLICE_X7Y95 SLICE_X7Y96 SLICE_X7Y97 SLICE_X7Y98 SLICE_X7Y99

####################################################
# Cells
ahbso[hrdata][0]_INST_0 - 
nets: {ahbso[hrdata][0] ahbso[hrdata][0]_INST_0/O}, {r_reg[data]__0[0] ahbso[hrdata][0]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][0]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][0]_INST_0/I2}, {r_reg[data]__0[16] ahbso[hrdata][0]_INST_0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X1Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][10]_INST_0 - 
nets: {ahbso[hrdata][10] ahbso[hrdata][10]_INST_0/O}, {r_reg[data]__0[10] ahbso[hrdata][10]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][10]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][10]_INST_0/I2}, {r_reg[data]__0[26] ahbso[hrdata][10]_INST_0/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X1Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][11]_INST_0 - 
nets: {ahbso[hrdata][11] ahbso[hrdata][11]_INST_0/O}, {r_reg[data]__0[11] ahbso[hrdata][11]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][11]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][11]_INST_0/I2}, {r_reg[data]__0[27] ahbso[hrdata][11]_INST_0/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X2Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][12]_INST_0 - 
nets: {ahbso[hrdata][12] ahbso[hrdata][12]_INST_0/O}, {r_reg[data]__0[12] ahbso[hrdata][12]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][12]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][12]_INST_0/I2}, {r_reg[data]__0[28] ahbso[hrdata][12]_INST_0/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X2Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][13]_INST_0 - 
nets: {ahbso[hrdata][13] ahbso[hrdata][13]_INST_0/O}, {r_reg[data]__0[13] ahbso[hrdata][13]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][13]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][13]_INST_0/I2}, {r_reg[data]__0[29] ahbso[hrdata][13]_INST_0/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X4Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][14]_INST_0 - 
nets: {ahbso[hrdata][14] ahbso[hrdata][14]_INST_0/O}, {r_reg[data]__0[14] ahbso[hrdata][14]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][14]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][14]_INST_0/I2}, {r_reg[data]__0[30] ahbso[hrdata][14]_INST_0/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X2Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][15]_INST_0 - 
nets: {ahbso[hrdata][15] ahbso[hrdata][15]_INST_0/O}, {r_reg[data]__0[15] ahbso[hrdata][15]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][15]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][15]_INST_0/I2}, {r_reg[data]__0[31] ahbso[hrdata][15]_INST_0/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X5Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][16]_INST_0 - 
nets: {ahbso[hrdata][16] ahbso[hrdata][16]_INST_0/O}, {r_reg[data]__0[16] ahbso[hrdata][16]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][16]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][16]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][16]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][16]_INST_0/I4}, {r_reg[readdata]__0[0] ahbso[hrdata][16]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X2Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][17]_INST_0 - 
nets: {ahbso[hrdata][17] ahbso[hrdata][17]_INST_0/O}, {r_reg[data]__0[17] ahbso[hrdata][17]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][17]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][17]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][17]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][17]_INST_0/I4}, {r_reg[readdata]__0[1] ahbso[hrdata][17]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X0Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][18]_INST_0 - 
nets: {ahbso[hrdata][18] ahbso[hrdata][18]_INST_0/O}, {r_reg[data]__0[18] ahbso[hrdata][18]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][18]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][18]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][18]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][18]_INST_0/I4}, {r_reg[readdata]__0[2] ahbso[hrdata][18]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X0Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][19]_INST_0 - 
nets: {ahbso[hrdata][19] ahbso[hrdata][19]_INST_0/O}, {r_reg[data]__0[19] ahbso[hrdata][19]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][19]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][19]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][19]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][19]_INST_0/I4}, {r_reg[readdata]__0[3] ahbso[hrdata][19]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X0Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][1]_INST_0 - 
nets: {ahbso[hrdata][1] ahbso[hrdata][1]_INST_0/O}, {r_reg[data]__0[1] ahbso[hrdata][1]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][1]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][1]_INST_0/I2}, {r_reg[data]__0[17] ahbso[hrdata][1]_INST_0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X0Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][20]_INST_0 - 
nets: {ahbso[hrdata][20] ahbso[hrdata][20]_INST_0/O}, {r_reg[data]__0[20] ahbso[hrdata][20]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][20]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][20]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][20]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][20]_INST_0/I4}, {r_reg[readdata]__0[4] ahbso[hrdata][20]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X1Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][21]_INST_0 - 
nets: {ahbso[hrdata][21] ahbso[hrdata][21]_INST_0/O}, {r_reg[data]__0[21] ahbso[hrdata][21]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][21]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][21]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][21]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][21]_INST_0/I4}, {r_reg[readdata]__0[5] ahbso[hrdata][21]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X1Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][22]_INST_0 - 
nets: {ahbso[hrdata][22] ahbso[hrdata][22]_INST_0/O}, {r_reg[data]__0[22] ahbso[hrdata][22]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][22]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][22]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][22]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][22]_INST_0/I4}, {r_reg[readdata]__0[6] ahbso[hrdata][22]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X2Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][23]_INST_0 - 
nets: {ahbso[hrdata][23] ahbso[hrdata][23]_INST_0/O}, {r_reg[data]__0[23] ahbso[hrdata][23]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][23]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][23]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][23]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][23]_INST_0/I4}, {r_reg[readdata]__0[7] ahbso[hrdata][23]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X1Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][24]_INST_0 - 
nets: {ahbso[hrdata][24] ahbso[hrdata][24]_INST_0/O}, {r_reg[data]__0[24] ahbso[hrdata][24]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][24]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][24]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][24]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][24]_INST_0/I4}, {r_reg[readdata]__0[8] ahbso[hrdata][24]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X4Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][25]_INST_0 - 
nets: {ahbso[hrdata][25] ahbso[hrdata][25]_INST_0/O}, {r_reg[data]__0[25] ahbso[hrdata][25]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][25]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][25]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][25]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][25]_INST_0/I4}, {r_reg[readdata]__0[9] ahbso[hrdata][25]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X3Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][26]_INST_0 - 
nets: {ahbso[hrdata][26] ahbso[hrdata][26]_INST_0/O}, {r_reg[data]__0[26] ahbso[hrdata][26]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][26]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][26]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][26]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][26]_INST_0/I4}, {r_reg[readdata]__0[10] ahbso[hrdata][26]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X1Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][27]_INST_0 - 
nets: {ahbso[hrdata][27] ahbso[hrdata][27]_INST_0/O}, {r_reg[data]__0[27] ahbso[hrdata][27]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][27]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][27]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][27]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][27]_INST_0/I4}, {r_reg[readdata]__0[11] ahbso[hrdata][27]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X0Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][28]_INST_0 - 
nets: {ahbso[hrdata][28] ahbso[hrdata][28]_INST_0/O}, {r_reg[data]__0[28] ahbso[hrdata][28]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][28]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][28]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][28]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][28]_INST_0/I4}, {r_reg[readdata]__0[12] ahbso[hrdata][28]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X2Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][29]_INST_0 - 
nets: {ahbso[hrdata][29] ahbso[hrdata][29]_INST_0/O}, {r_reg[data]__0[29] ahbso[hrdata][29]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][29]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][29]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][29]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][29]_INST_0/I4}, {r_reg[readdata]__0[13] ahbso[hrdata][29]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X5Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][2]_INST_0 - 
nets: {ahbso[hrdata][2] ahbso[hrdata][2]_INST_0/O}, {r_reg[data]__0[2] ahbso[hrdata][2]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][2]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][2]_INST_0/I2}, {r_reg[data]__0[18] ahbso[hrdata][2]_INST_0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X1Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][30]_INST_0 - 
nets: {ahbso[hrdata][30] ahbso[hrdata][30]_INST_0/O}, {r_reg[data]__0[30] ahbso[hrdata][30]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][30]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][30]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][30]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][30]_INST_0/I4}, {r_reg[readdata]__0[14] ahbso[hrdata][30]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X3Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][31]_INST_0 - 
nets: {ahbso[hrdata][31] ahbso[hrdata][31]_INST_0/O}, {r_reg[data]__0[31] ahbso[hrdata][31]_INST_0/I0}, {r_reg[busw_n_0_][0] ahbso[hrdata][31]_INST_0/I1}, {p_0_in30_in ahbso[hrdata][31]_INST_0/I2}, {p_0_in7_in ahbso[hrdata][31]_INST_0/I3}, {r_reg[area_n_0_][2] ahbso[hrdata][31]_INST_0/I4}, {r_reg[readdata]__0[15] ahbso[hrdata][31]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAEAEAEAAA2A2A2AA, 
LOC: SLICE_X5Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ahbso[hrdata][3]_INST_0 - 
nets: {ahbso[hrdata][3] ahbso[hrdata][3]_INST_0/O}, {r_reg[data]__0[3] ahbso[hrdata][3]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][3]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][3]_INST_0/I2}, {r_reg[data]__0[19] ahbso[hrdata][3]_INST_0/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X1Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][4]_INST_0 - 
nets: {ahbso[hrdata][4] ahbso[hrdata][4]_INST_0/O}, {r_reg[data]__0[4] ahbso[hrdata][4]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][4]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][4]_INST_0/I2}, {r_reg[data]__0[20] ahbso[hrdata][4]_INST_0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X1Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][5]_INST_0 - 
nets: {ahbso[hrdata][5] ahbso[hrdata][5]_INST_0/O}, {r_reg[data]__0[5] ahbso[hrdata][5]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][5]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][5]_INST_0/I2}, {r_reg[data]__0[21] ahbso[hrdata][5]_INST_0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X3Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][6]_INST_0 - 
nets: {ahbso[hrdata][6] ahbso[hrdata][6]_INST_0/O}, {r_reg[data]__0[6] ahbso[hrdata][6]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][6]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][6]_INST_0/I2}, {r_reg[data]__0[22] ahbso[hrdata][6]_INST_0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X3Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][7]_INST_0 - 
nets: {ahbso[hrdata][7] ahbso[hrdata][7]_INST_0/O}, {r_reg[data]__0[7] ahbso[hrdata][7]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][7]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][7]_INST_0/I2}, {r_reg[data]__0[23] ahbso[hrdata][7]_INST_0/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X2Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][8]_INST_0 - 
nets: {ahbso[hrdata][8] ahbso[hrdata][8]_INST_0/O}, {r_reg[data]__0[8] ahbso[hrdata][8]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][8]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][8]_INST_0/I2}, {r_reg[data]__0[24] ahbso[hrdata][8]_INST_0/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X0Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hrdata][9]_INST_0 - 
nets: {ahbso[hrdata][9] ahbso[hrdata][9]_INST_0/O}, {r_reg[data]__0[9] ahbso[hrdata][9]_INST_0/I0}, {p_0_in30_in ahbso[hrdata][9]_INST_0/I1}, {r_reg[busw_n_0_][0] ahbso[hrdata][9]_INST_0/I2}, {r_reg[data]__0[25] ahbso[hrdata][9]_INST_0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X1Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbso[hready]_INST_0 - 
nets: {ahbso[hready] ahbso[hready]_INST_0/O}, {r_reg[bexcn_n_0_] ahbso[hready]_INST_0/I0}, {r_reg[echeck]__0 ahbso[hready]_INST_0/I1}, {p_2_in[25] ahbso[hready]_INST_0/I2}, {r_reg[ready]__0 ahbso[hready]_INST_0/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hBF00, 
LOC: SLICE_X4Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][0]_INST_0 - 
nets: {apbo[prdata][0] apbo[prdata][0]_INST_0/O}, {r_reg[mcfg2][ramrws_n_0_][0] apbo[prdata][0]_INST_0/I0}, {p_2_in[0] apbo[prdata][0]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][0]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][0]_INST_0/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h00AC, 
LOC: SLICE_X5Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][10]_INST_0 - 
nets: {apbo[prdata][10] apbo[prdata][10]_INST_0/O}, {apbi[paddr][3] apbo[prdata][10]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][10]_INST_0/I1}, {r_reg[mcfg2][rambanksz]__0[1] apbo[prdata][10]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X7Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][11]_INST_0 - 
nets: {apbo[prdata][11] apbo[prdata][11]_INST_0/O}, {r_reg[mcfg2][rambanksz]__0[2] apbo[prdata][11]_INST_0/I0}, {p_2_in[11] apbo[prdata][11]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][11]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][11]_INST_0/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h00AC, 
LOC: SLICE_X6Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][12]_INST_0 - 
nets: {apbo[prdata][12] apbo[prdata][12]_INST_0/O}, {apbi[paddr][3] apbo[prdata][12]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][12]_INST_0/I1}, {r_reg[mcfg2][rambanksz]__0[3] apbo[prdata][12]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X5Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][19]_INST_0 - 
nets: {apbo[prdata][19] apbo[prdata][19]_INST_0/O}, {apbi[paddr][3] apbo[prdata][19]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][19]_INST_0/I1}, {p_2_in[19] apbo[prdata][19]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X4Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][1]_INST_0 - 
nets: {apbo[prdata][1] apbo[prdata][1]_INST_0/O}, {r_reg[mcfg2][ramrws_n_0_][1] apbo[prdata][1]_INST_0/I0}, {p_2_in[1] apbo[prdata][1]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][1]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][1]_INST_0/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h00AC, 
LOC: SLICE_X6Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][20]_INST_0 - 
nets: {apbo[prdata][20] apbo[prdata][20]_INST_0/O}, {apbi[paddr][3] apbo[prdata][20]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][20]_INST_0/I1}, {p_2_in[20] apbo[prdata][20]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X7Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][21]_INST_0 - 
nets: {apbo[prdata][21] apbo[prdata][21]_INST_0/O}, {apbi[paddr][3] apbo[prdata][21]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][21]_INST_0/I1}, {p_2_in[21] apbo[prdata][21]_INST_0/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X6Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][22]_INST_0 - 
nets: {apbo[prdata][22] apbo[prdata][22]_INST_0/O}, {apbi[paddr][3] apbo[prdata][22]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][22]_INST_0/I1}, {p_2_in[22] apbo[prdata][22]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X4Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][23]_INST_0 - 
nets: {apbo[prdata][23] apbo[prdata][23]_INST_0/O}, {apbi[paddr][3] apbo[prdata][23]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][23]_INST_0/I1}, {p_2_in[23] apbo[prdata][23]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X4Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][25]_INST_0 - 
nets: {apbo[prdata][25] apbo[prdata][25]_INST_0/O}, {apbi[paddr][3] apbo[prdata][25]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][25]_INST_0/I1}, {p_2_in[25] apbo[prdata][25]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X4Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][26]_INST_0 - 
nets: {apbo[prdata][26] apbo[prdata][26]_INST_0/O}, {apbi[paddr][3] apbo[prdata][26]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][26]_INST_0/I1}, {p_2_in[26] apbo[prdata][26]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X7Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][27]_INST_0 - 
nets: {apbo[prdata][27] apbo[prdata][27]_INST_0/O}, {apbi[paddr][3] apbo[prdata][27]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][27]_INST_0/I1}, {p_2_in[27] apbo[prdata][27]_INST_0/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X6Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][28]_INST_0 - 
nets: {apbo[prdata][28] apbo[prdata][28]_INST_0/O}, {apbi[paddr][3] apbo[prdata][28]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][28]_INST_0/I1}, {p_2_in[28] apbo[prdata][28]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X4Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][2]_INST_0 - 
nets: {apbo[prdata][2] apbo[prdata][2]_INST_0/O}, {r_reg[mcfg2][ramwws_n_0_][0] apbo[prdata][2]_INST_0/I0}, {p_2_in[2] apbo[prdata][2]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][2]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][2]_INST_0/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h00AC, 
LOC: SLICE_X6Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][3]_INST_0 - 
nets: {apbo[prdata][3] apbo[prdata][3]_INST_0/O}, {r_reg[mcfg2][ramwws_n_0_][1] apbo[prdata][3]_INST_0/I0}, {p_2_in[3] apbo[prdata][3]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][3]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][3]_INST_0/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h00AC, 
LOC: SLICE_X5Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][4]_INST_0 - 
nets: {apbo[prdata][4] apbo[prdata][4]_INST_0/O}, {r_reg[mcfg2][ramwidth_n_0_][0] apbo[prdata][4]_INST_0/I0}, {p_2_in[4] apbo[prdata][4]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][4]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][4]_INST_0/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h00AC, 
LOC: SLICE_X6Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][5]_INST_0 - 
nets: {apbo[prdata][5] apbo[prdata][5]_INST_0/O}, {r_reg[mcfg2][ramwidth_n_0_][1] apbo[prdata][5]_INST_0/I0}, {p_2_in[5] apbo[prdata][5]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][5]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][5]_INST_0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h00AC, 
LOC: SLICE_X5Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][6]_INST_0 - 
nets: {apbo[prdata][6] apbo[prdata][6]_INST_0/O}, {r_reg[mcfg2][rmw]__0 apbo[prdata][6]_INST_0/I0}, {p_2_in[6] apbo[prdata][6]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][6]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][6]_INST_0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h00AC, 
LOC: SLICE_X4Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][7]_INST_0 - 
nets: {apbo[prdata][7] apbo[prdata][7]_INST_0/O}, {apbi[paddr][3] apbo[prdata][7]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][7]_INST_0/I1}, {p_2_in[7] apbo[prdata][7]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X4Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][8]_INST_0 - 
nets: {apbo[prdata][8] apbo[prdata][8]_INST_0/O}, {apbi[paddr][3] apbo[prdata][8]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][8]_INST_0/I1}, {p_2_in[8] apbo[prdata][8]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X7Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][9]_INST_0 - 
nets: {apbo[prdata][9] apbo[prdata][9]_INST_0/O}, {r_reg[mcfg2][rambanksz]__0[0] apbo[prdata][9]_INST_0/I0}, {p_2_in[9] apbo[prdata][9]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][9]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][9]_INST_0/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h00AC, 
LOC: SLICE_X6Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[address][0]_i_1 - 
nets: {r[address][0]_i_1_n_0 r[address][0]_i_1/O}, {r[address][0]_i_2_n_0 r[address][0]_i_1/I0}, {ahbsi[haddr][0] r[address][0]_i_1/I1}, {memo[address][1] r[address][0]_i_1/I2}, {ri[ready8] r[address][0]_i_1/I3}, {r[address][0]_i_3_n_0 r[address][0]_i_1/I4}, {r[address][31]_i_2_n_0 r[address][0]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h8888CCCC8888C888, 
LOC: SLICE_X6Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[address][0]_i_2 - 
nets: {r[address][0]_i_2_n_0 r[address][0]_i_2/O}, {ahbsi[hwrite] r[address][0]_i_2/I0}, {r_reg[mcfg2][ramwidth_n_0_][1] r[address][0]_i_2/I1}, {ahbsi[hmbsel][2] r[address][0]_i_2/I2}, {p_2_in[9] r[address][0]_i_2/I3}, {r[address][1]_i_7_n_0 r[address][0]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFEFEA, 
LOC: SLICE_X2Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[address][0]_i_3 - 
nets: {r[address][0]_i_3_n_0 r[address][0]_i_3/O}, {r_reg[bstate_n_0_][0] r[address][0]_i_3/I0}, {r_reg[brmw]__0 r[address][0]_i_3/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X5Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[address][1]_i_1 - 
nets: {r[address][1]_i_1_n_0 r[address][1]_i_1/O}, {r[address][1]_i_2_n_0 r[address][1]_i_1/I0}, {r[address][1]_i_3_n_0 r[address][1]_i_1/I1}, {r[address][1]_i_4_n_0 r[address][1]_i_1/I2}, {r[address][1]_i_5_n_0 r[address][1]_i_1/I3}, {r[address][1]_i_6_n_0 r[address][1]_i_1/I4}, {memo[address][1] r[address][1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEAEAEAFFFFFFEA00, 
LOC: SLICE_X5Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[address][1]_i_2 - 
nets: {r[address][1]_i_2_n_0 r[address][1]_i_2/O}, {r_reg[bstate_n_0_][0] r[address][1]_i_2/I0}, {r_reg[brmw]__0 r[address][1]_i_2/I1}, {ahbsi[haddr][1] r[address][1]_i_2/I2}, {r[address][31]_i_2_n_0 r[address][1]_i_2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h1000, 
LOC: SLICE_X5Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[address][1]_i_3 - 
nets: {r[address][1]_i_3_n_0 r[address][1]_i_3/O}, {r[address][1]_i_7_n_0 r[address][1]_i_3/I0}, {p_2_in[9] r[address][1]_i_3/I1}, {ahbsi[hmbsel][2] r[address][1]_i_3/I2}, {r_reg[mcfg2][ramwidth_n_0_][1] r[address][1]_i_3/I3}, {ahbsi[hwrite] r[address][1]_i_3/I4}, {ahbsi[haddr][1] r[address][1]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFEAE00000000, 
LOC: SLICE_X5Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[address][1]_i_4 - 
nets: {r[address][1]_i_4_n_0 r[address][1]_i_4/O}, {r_reg[brmw]__0 r[address][1]_i_4/I0}, {r[address][1]_i_8_n_0 r[address][1]_i_4/I1}, {r_reg[bstate_n_0_][1] r[address][1]_i_4/I2}, {r_reg[bstate_n_0_][2] r[address][1]_i_4/I3}, {r_reg[ready8]__0 r[address][1]_i_4/I4}, {r_reg[bstate_n_0_][0] r[address][1]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0FFFFFFFFFFFEFFF, 
LOC: SLICE_X5Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[address][1]_i_5 - 
nets: {r[address][1]_i_5_n_0 r[address][1]_i_5/O}, {r_reg[bstate_n_0_][0] r[address][1]_i_5/I0}, {r_reg[brmw]__0 r[address][1]_i_5/I1}, {r[address][31]_i_2_n_0 r[address][1]_i_5/I2}, {ahbsi[hready] r[address][1]_i_5/I3}, {ahbsi[htrans][1] r[address][1]_i_5/I4}, {ahbsi[hsel][5] r[address][1]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFF10101010101010, 
LOC: SLICE_X4Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[address][1]_i_6 - 
nets: {r[address][1]_i_6_n_0 r[address][1]_i_6/O}, {r_reg[brmw]__0 r[address][1]_i_6/I0}, {r[echeck]_i_3_n_0 r[address][1]_i_6/I1}, {r_reg[bstate_n_0_][1] r[address][1]_i_6/I2}, {r_reg[bstate_n_0_][0] r[address][1]_i_6/I3}, {r_reg[ready8]__0 r[address][1]_i_6/I4}, {r_reg[bstate_n_0_][2] r[address][1]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF000001100000000, 
LOC: SLICE_X5Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[address][1]_i_7 - 
nets: {r[address][1]_i_7_n_0 r[address][1]_i_7/O}, {ahbsi[hmbsel][1] r[address][1]_i_7/I0}, {p_2_in[8] r[address][1]_i_7/I1}, {ahbsi[hmbsel][2] r[address][1]_i_7/I2}, {r_reg[mcfg2][ramwidth_n_0_][0] r[address][1]_i_7/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hABFB, 
LOC: SLICE_X5Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[address][1]_i_8 - 
nets: {r[address][1]_i_8_n_0 r[address][1]_i_8/O}, {r[address][31]_i_4_n_0 r[address][1]_i_8/I0}, {p_0_in r[address][1]_i_8/I1}, {r_reg[brdyn]__0 r[address][1]_i_8/I2}, {p_2_in[26] r[address][1]_i_8/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hEAAA, 
LOC: SLICE_X5Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[address][31]_i_1 - 
nets: {v[address][31] r[address][31]_i_1/O}, {r[address][31]_i_2_n_0 r[address][31]_i_1/I0}, {r_reg[brmw]__0 r[address][31]_i_1/I1}, {r_reg[bstate_n_0_][0] r[address][31]_i_1/I2}, {ri[ready8] r[address][31]_i_1/I3}, {memo[address][1] r[address][31]_i_1/I4}, {r[address][31]_i_3_n_0 r[address][31]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h03020202FFFFFFFF, 
LOC: SLICE_X6Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[address][31]_i_2 - 
nets: {r[address][31]_i_2_n_0 r[address][31]_i_2/O}, {p_0_in r[address][31]_i_2/I0}, {r_reg[bstate_n_0_][1] r[address][31]_i_2/I1}, {r_reg[bstate_n_0_][2] r[address][31]_i_2/I2}, {r_reg[ready]__0 r[address][31]_i_2/I3}, {r[address][31]_i_4_n_0 r[address][31]_i_2/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000004, 
LOC: SLICE_X6Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[address][31]_i_3 - 
nets: {r[address][31]_i_3_n_0 r[address][31]_i_3/O}, {ahbsi[hsel][5] r[address][31]_i_3/I0}, {ahbsi[htrans][1] r[address][31]_i_3/I1}, {ahbsi[hready] r[address][31]_i_3/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h7F, 
LOC: SLICE_X3Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[address][31]_i_4 - 
nets: {r[address][31]_i_4_n_0 r[address][31]_i_4/O}, {r_reg[ws_n_0_][3] r[address][31]_i_4/I0}, {r_reg[ws_n_0_][1] r[address][31]_i_4/I1}, {r_reg[ws_n_0_][2] r[address][31]_i_4/I2}, {r_reg[ws_n_0_][0] r[address][31]_i_4/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X5Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[area][0]_i_1 - 
nets: {v[address]0 r[area][0]_i_1/O}, {ahbsi[hready] r[area][0]_i_1/I0}, {ahbsi[htrans][1] r[area][0]_i_1/I1}, {ahbsi[hsel][5] r[area][0]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X5Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bdrive][0]_i_1 - 
nets: {ri[bdrive][0] r[bdrive][0]_i_1/O}, {memo[bdrive][0] r[bdrive][0]_i_1/I0}, {r[bdrive][3]_i_5_n_0 r[bdrive][0]_i_1/I1}, {r[bdrive][3]_i_4_n_0 r[bdrive][0]_i_1/I2}, {r_reg[bstate_n_0_][0] r[bdrive][0]_i_1/I3}, {r[bdrive][1]_i_2_n_0 r[bdrive][0]_i_1/I4}, {r[bdrive][3]_i_2_n_0 r[bdrive][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFF8F8F8, 
LOC: SLICE_X3Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bdrive][1]_i_1 - 
nets: {ri[bdrive][1] r[bdrive][1]_i_1/O}, {memo[bdrive][1] r[bdrive][1]_i_1/I0}, {r[bdrive][3]_i_5_n_0 r[bdrive][1]_i_1/I1}, {r[bdrive][3]_i_4_n_0 r[bdrive][1]_i_1/I2}, {r_reg[bstate_n_0_][0] r[bdrive][1]_i_1/I3}, {r[bdrive][1]_i_2_n_0 r[bdrive][1]_i_1/I4}, {r[bdrive][3]_i_2_n_0 r[bdrive][1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFF8F8F8, 
LOC: SLICE_X6Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bdrive][1]_i_2 - 
nets: {r[bdrive][1]_i_2_n_0 r[bdrive][1]_i_2/O}, {r_reg[bstate_n_0_][1] r[bdrive][1]_i_2/I0}, {memo[address][1] r[bdrive][1]_i_2/I1}, {memo[address][0] r[bdrive][1]_i_2/I2}, {r_reg[size_n_0_][1] r[bdrive][1]_i_2/I3}, {r_reg[bstate_n_0_][2] r[bdrive][1]_i_2/I4}, {r[address][1]_i_8_n_0 r[bdrive][1]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000008AAFFFF, 
LOC: SLICE_X3Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bdrive][2]_i_1 - 
nets: {ri[bdrive][2] r[bdrive][2]_i_1/O}, {memo[bdrive][2] r[bdrive][2]_i_1/I0}, {r[bdrive][3]_i_2_n_0 r[bdrive][2]_i_1/I1}, {r[bdrive][3]_i_3_n_0 r[bdrive][2]_i_1/I2}, {r[bdrive][3]_i_4_n_0 r[bdrive][2]_i_1/I3}, {r[bdrive][3]_i_5_n_0 r[bdrive][2]_i_1/I4}, {r[bdrive][3]_i_6_n_0 r[bdrive][2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFEFFFCFFFEFFFF, 
LOC: SLICE_X4Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bdrive][3]_i_1 - 
nets: {ri[bdrive][3] r[bdrive][3]_i_1/O}, {memo[bdrive][3] r[bdrive][3]_i_1/I0}, {r[bdrive][3]_i_2_n_0 r[bdrive][3]_i_1/I1}, {r[bdrive][3]_i_3_n_0 r[bdrive][3]_i_1/I2}, {r[bdrive][3]_i_4_n_0 r[bdrive][3]_i_1/I3}, {r[bdrive][3]_i_5_n_0 r[bdrive][3]_i_1/I4}, {r[bdrive][3]_i_6_n_0 r[bdrive][3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFEFFFCFFFEFFFF, 
LOC: SLICE_X7Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bdrive][3]_i_2 - 
nets: {r[bdrive][3]_i_2_n_0 r[bdrive][3]_i_2/O}, {p_2_in[25] r[bdrive][3]_i_2/I0}, {r_reg[echeck]__0 r[bdrive][3]_i_2/I1}, {r_reg[bexcn_n_0_] r[bdrive][3]_i_2/I2}, {ahbsi[hready] r[bdrive][3]_i_2/I3}, {ahbsi[htrans][1] r[bdrive][3]_i_2/I4}, {ahbsi[hsel][5] r[bdrive][3]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0808FF08FF08FF08, 
LOC: SLICE_X3Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bdrive][3]_i_3 - 
nets: {r[bdrive][3]_i_3_n_0 r[bdrive][3]_i_3/O}, {r[address][1]_i_8_n_0 r[bdrive][3]_i_3/I0}, {r_reg[bstate_n_0_][2] r[bdrive][3]_i_3/I1}, {r[ramsn][4]_i_10_n_0 r[bdrive][3]_i_3/I2}, {r_reg[bstate_n_0_][1] r[bdrive][3]_i_3/I3}, {r_reg[bstate_n_0_][0] r[bdrive][3]_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h51110000, 
LOC: SLICE_X6Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[bdrive][3]_i_4 - 
nets: {r[bdrive][3]_i_4_n_0 r[bdrive][3]_i_4/O}, {r[bstate][1]_i_5_n_0 r[bdrive][3]_i_4/I0}, {r_reg[bstate_n_0_][0] r[bdrive][3]_i_4/I1}, {r[mben][3]_i_9_n_0 r[bdrive][3]_i_4/I2}, {memo[read] r[bdrive][3]_i_4/I3}, {r[ramoen][4]_i_2_n_0 r[bdrive][3]_i_4/I4}, {r_reg[srhsel]__0 r[bdrive][3]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000DDDF0000CCCC, 
LOC: SLICE_X5Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bdrive][3]_i_5 - 
nets: {r[bdrive][3]_i_5_n_0 r[bdrive][3]_i_5/O}, {memo[read] r[bdrive][3]_i_5/I0}, {r_reg[bstate_n_0_][1] r[bdrive][3]_i_5/I1}, {r_reg[bstate_n_0_][2] r[bdrive][3]_i_5/I2}, {r_reg[srhsel]__0 r[bdrive][3]_i_5/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFEFF, 
LOC: SLICE_X6Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[bdrive][3]_i_6 - 
nets: {r[bdrive][3]_i_6_n_0 r[bdrive][3]_i_6/O}, {p_0_in30_in r[bdrive][3]_i_6/I0}, {r_reg[busw_n_0_][0] r[bdrive][3]_i_6/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X4Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[brmw]_i_1 - 
nets: {brmw r[brmw]_i_1/O}, {ahbsi[hsize][1] r[brmw]_i_1/I0}, {r_reg[mcfg2][rmw]__0 r[brmw]_i_1/I1}, {ahbsi[hwrite] r[brmw]_i_1/I2}, {ahbsi[hmbsel][2] r[brmw]_i_1/I3}, {r[brmw]_i_2_n_0 r[brmw]_i_1/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h40000000, 
LOC: SLICE_X5Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[brmw]_i_2 - 
nets: {r[brmw]_i_2_n_0 r[brmw]_i_2/O}, {r_reg[mcfg2][ramwidth_n_0_][1] r[brmw]_i_2/I0}, {r_reg[mcfg2][ramwidth_n_0_][0] r[brmw]_i_2/I1}, {ahbsi[hsize][0] r[brmw]_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAE, 
LOC: SLICE_X5Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bstate][0]_i_1 - 
nets: {r[bstate][0]_i_1_n_0 r[bstate][0]_i_1/O}, {r[bstate][0]_i_2_n_0 r[bstate][0]_i_1/I0}, {r_reg[bstate_n_0_][0] r[bstate][0]_i_1/I1}, {r_reg[ready8]__0 r[bstate][0]_i_1/I2}, {r_reg[bstate_n_0_][2] r[bstate][0]_i_1/I3}, {r[bdrive][3]_i_2_n_0 r[bstate][0]_i_1/I4}, {r[bstate][2]_i_2_n_0 r[bstate][0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAAAAA8CCC, 
LOC: SLICE_X4Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bstate][0]_i_2 - 
nets: {r[bstate][0]_i_2_n_0 r[bstate][0]_i_2/O}, {r[bstate][0]_i_3_n_0 r[bstate][0]_i_2/I0}, {r[bstate][1]_i_5_n_0 r[bstate][0]_i_2/I1}, {r[ramsn][0]_i_2_n_0 r[bstate][0]_i_2/I2}, {memo[read] r[bstate][0]_i_2/I3}, {r[ramoen][4]_i_2_n_0 r[bstate][0]_i_2/I4}, {r_reg[bstate_n_0_][0] r[bstate][0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h55555555555575F5, 
LOC: SLICE_X5Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bstate][0]_i_3 - 
nets: {r[bstate][0]_i_3_n_0 r[bstate][0]_i_3/O}, {p_2_in[25] r[bstate][0]_i_3/I0}, {r_reg[echeck]__0 r[bstate][0]_i_3/I1}, {r_reg[bexcn_n_0_] r[bstate][0]_i_3/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hF7, 
LOC: SLICE_X6Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bstate][1]_i_1 - 
nets: {r[bstate][1]_i_1_n_0 r[bstate][1]_i_1/O}, {r_reg[bstate_n_0_][1] r[bstate][1]_i_1/I0}, {v[bstate][2] r[bstate][1]_i_1/I1}, {r[bstate][1]_i_3_n_0 r[bstate][1]_i_1/I2}, {r[bstate][1]_i_4_n_0 r[bstate][1]_i_1/I3}, {r[bstate][1]_i_5_n_0 r[bstate][1]_i_1/I4}, {ri[writen] r[bstate][1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000E2222222, 
LOC: SLICE_X5Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bstate][1]_i_2 - 
nets: {v[bstate][2] r[bstate][1]_i_2/O}, {r[bstate][2]_i_6_n_0 r[bstate][1]_i_2/I0}, {r[address][1]_i_8_n_0 r[bstate][1]_i_2/I1}, {r[bstate][1]_i_6_n_0 r[bstate][1]_i_2/I2}, {r[echeck]_i_4_n_0 r[bstate][1]_i_2/I3}, {r[ramsn][4]_i_5_n_0 r[bstate][1]_i_2/I4}, {r[bstate][1]_i_7_n_0 r[bstate][1]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFF3F2, 
LOC: SLICE_X4Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bstate][1]_i_3 - 
nets: {r[bstate][1]_i_3_n_0 r[bstate][1]_i_3/O}, {p_0_in7_in r[bstate][1]_i_3/I0}, {p_2_in[11] r[bstate][1]_i_3/I1}, {memo[read] r[bstate][1]_i_3/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hFD, 
LOC: SLICE_X5Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bstate][1]_i_4 - 
nets: {r[bstate][1]_i_4_n_0 r[bstate][1]_i_4/O}, {r_reg[bstate_n_0_][2] r[bstate][1]_i_4/I0}, {r_reg[bstate_n_0_][1] r[bstate][1]_i_4/I1}, {r_reg[bstate_n_0_][0] r[bstate][1]_i_4/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X6Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bstate][1]_i_5 - 
nets: {r[bstate][1]_i_5_n_0 r[bstate][1]_i_5/O}, {p_2_in[19] r[bstate][1]_i_5/I0}, {p_0_in r[bstate][1]_i_5/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X5Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[bstate][1]_i_6 - 
nets: {r[bstate][1]_i_6_n_0 r[bstate][1]_i_6/O}, {r[bstate][1]_i_8_n_0 r[bstate][1]_i_6/I0}, {r_reg[srhsel]__0 r[bstate][1]_i_6/I1}, {memo[oen] r[bstate][1]_i_6/I2}, {memo[read] r[bstate][1]_i_6/I3}, {r_reg[bstate_n_0_][2] r[bstate][1]_i_6/I4}, {r_reg[bstate_n_0_][1] r[bstate][1]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFAEEE, 
LOC: SLICE_X5Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bstate][1]_i_7 - 
nets: {r[bstate][1]_i_7_n_0 r[bstate][1]_i_7/O}, {r_reg[bstate_n_0_][0] r[bstate][1]_i_7/I0}, {r_reg[ready8]__0 r[bstate][1]_i_7/I1}, {r_reg[bstate_n_0_][2] r[bstate][1]_i_7/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X3Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bstate][1]_i_8 - 
nets: {r[bstate][1]_i_8_n_0 r[bstate][1]_i_8/O}, {p_2_in[19] r[bstate][1]_i_8/I0}, {p_0_in r[bstate][1]_i_8/I1}, {r_reg[srhsel]__0 r[bstate][1]_i_8/I2}, {r_reg[bstate_n_0_][0] r[bstate][1]_i_8/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hFF40, 
LOC: SLICE_X5Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[bstate][2]_i_1 - 
nets: {r[bstate][2]_i_1_n_0 r[bstate][2]_i_1/O}, {r_reg[bstate_n_0_][0] r[bstate][2]_i_1/I0}, {r_reg[ready8]__0 r[bstate][2]_i_1/I1}, {r_reg[bstate_n_0_][2] r[bstate][2]_i_1/I2}, {r[bstate][2]_i_2_n_0 r[bstate][2]_i_1/I3}, {r[bstate][2]_i_3_n_0 r[bstate][2]_i_1/I4}, {ri[writen] r[bstate][2]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFF00070, 
LOC: SLICE_X2Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bstate][2]_i_2 - 
nets: {r[bstate][2]_i_2_n_0 r[bstate][2]_i_2/O}, {r[ramsn][4]_i_5_n_0 r[bstate][2]_i_2/I0}, {r[echeck]_i_4_n_0 r[bstate][2]_i_2/I1}, {r_reg[bstate_n_0_][1] r[bstate][2]_i_2/I2}, {r[bstate][2]_i_5_n_0 r[bstate][2]_i_2/I3}, {r[address][1]_i_8_n_0 r[bstate][2]_i_2/I4}, {r[bstate][2]_i_6_n_0 r[bstate][2]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFAAFFFFAFAAEFEE, 
LOC: SLICE_X4Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bstate][2]_i_3 - 
nets: {r[bstate][2]_i_3_n_0 r[bstate][2]_i_3/O}, {r[bstate][1]_i_4_n_0 r[bstate][2]_i_3/I0}, {r[bdrive][3]_i_6_n_0 r[bstate][2]_i_3/I1}, {p_0_in r[bstate][2]_i_3/I2}, {memo[read] r[bstate][2]_i_3/I3}, {p_2_in[11] r[bstate][2]_i_3/I4}, {p_0_in7_in r[bstate][2]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0202020002020202, 
LOC: SLICE_X5Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bstate][2]_i_4 - 
nets: {ri[writen] r[bstate][2]_i_4/O}, {r[ramsn][0]_i_2_n_0 r[bstate][2]_i_4/I0}, {r_reg[bexcn_n_0_] r[bstate][2]_i_4/I1}, {r_reg[echeck]__0 r[bstate][2]_i_4/I2}, {p_2_in[25] r[bstate][2]_i_4/I3}, {rst r[bstate][2]_i_4/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h7555FFFF, 
LOC: SLICE_X6Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[bstate][2]_i_5 - 
nets: {r[bstate][2]_i_5_n_0 r[bstate][2]_i_5/O}, {r_reg[bstate_n_0_][2] r[bstate][2]_i_5/I0}, {memo[read] r[bstate][2]_i_5/I1}, {memo[oen] r[bstate][2]_i_5/I2}, {r_reg[bstate_n_0_][0] r[bstate][2]_i_5/I3}, {r_reg[srhsel]__0 r[bstate][2]_i_5/I4}, {r[bstate][1]_i_5_n_0 r[bstate][2]_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFBFFFAAFFFFFFAA, 
LOC: SLICE_X6Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bstate][2]_i_6 - 
nets: {r[bstate][2]_i_6_n_0 r[bstate][2]_i_6/O}, {r_reg[bstate_n_0_][2] r[bstate][2]_i_6/I0}, {r_reg[ready8]__0 r[bstate][2]_i_6/I1}, {r[ramsn][4]_i_6_n_0 r[bstate][2]_i_6/I2}, {r_reg[bstate_n_0_][0] r[bstate][2]_i_6/I3}, {memo[address][1] r[bstate][2]_i_6/I4}, {r_reg[brmw]__0 r[bstate][2]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0020002000200000, 
LOC: SLICE_X7Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[busw][0]_i_1 - 
nets: {r[busw][0]_i_1_n_0 r[busw][0]_i_1/O}, {p_2_in[27] r[busw][0]_i_1/I0}, {r_reg[mcfg2][ramwidth_n_0_][0] r[busw][0]_i_1/I1}, {ahbsi[hmbsel][2] r[busw][0]_i_1/I2}, {p_2_in[8] r[busw][0]_i_1/I3}, {ahbsi[hmbsel][1] r[busw][0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X5Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[busw][1]_i_1 - 
nets: {r[busw][1]_i_1_n_0 r[busw][1]_i_1/O}, {p_2_in[28] r[busw][1]_i_1/I0}, {ahbsi[hmbsel][1] r[busw][1]_i_1/I1}, {r_reg[mcfg2][ramwidth_n_0_][1] r[busw][1]_i_1/I2}, {ahbsi[hmbsel][2] r[busw][1]_i_1/I3}, {p_2_in[9] r[busw][1]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X5Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[echeck]_i_1 - 
nets: {v[echeck] r[echeck]_i_1/O}, {r[echeck]_i_2_n_0 r[echeck]_i_1/I0}, {r[echeck]_i_3_n_0 r[echeck]_i_1/I1}, {r[echeck]_i_4_n_0 r[echeck]_i_1/I2}, {r_reg[brmw]__0 r[echeck]_i_1/I3}, {r[address][31]_i_2_n_0 r[echeck]_i_1/I4}, {r[ramsn][4]_i_5_n_0 r[echeck]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFBAFFBABA, 
LOC: SLICE_X4Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[echeck]_i_2 - 
nets: {r[echeck]_i_2_n_0 r[echeck]_i_2/O}, {r[echeck]_i_3_n_0 r[echeck]_i_2/I0}, {r_reg[bstate_n_0_][2] r[echeck]_i_2/I1}, {r_reg[ready8]__0 r[echeck]_i_2/I2}, {r_reg[bstate_n_0_][0] r[echeck]_i_2/I3}, {r_reg[brmw]__0 r[echeck]_i_2/I4}, {memo[address][1] r[echeck]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000400000000, 
LOC: SLICE_X7Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[echeck]_i_3 - 
nets: {r[echeck]_i_3_n_0 r[echeck]_i_3/O}, {p_2_in[26] r[echeck]_i_3/I0}, {r_reg[brdyn]__0 r[echeck]_i_3/I1}, {p_0_in r[echeck]_i_3/I2}, {r[address][31]_i_4_n_0 r[echeck]_i_3/I3}, {r_reg[bstate_n_0_][1] r[echeck]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFF80FFFF, 
LOC: SLICE_X5Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[echeck]_i_4 - 
nets: {r[echeck]_i_4_n_0 r[echeck]_i_4/O}, {memo[address][1] r[echeck]_i_4/I0}, {memo[address][0] r[echeck]_i_4/I1}, {r_reg[size_n_0_][1] r[echeck]_i_4/I2}, {r_reg[bstate_n_0_][0] r[echeck]_i_4/I3}, {r_reg[bstate_n_0_][2] r[echeck]_i_4/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h2F00FF00, 
LOC: SLICE_X2Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[hburst][2]_i_1 - 
nets: {p_34_in r[hburst][2]_i_1/O}, {ahbsi[hsel][5] r[hburst][2]_i_1/I0}, {ahbsi[hready] r[hburst][2]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X7Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[hresp][0]_i_1 - 
nets: {r[hresp][0]_i_1_n_0 r[hresp][0]_i_1/O}, {r[bdrive][3]_i_4_n_0 r[hresp][0]_i_1/I0}, {r_reg[bexcn_n_0_] r[hresp][0]_i_1/I1}, {r_reg[echeck]__0 r[hresp][0]_i_1/I2}, {p_2_in[25] r[hresp][0]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hBAAA, 
LOC: SLICE_X6Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[iosn][0]_i_1 - 
nets: {ri[iosn][0] r[iosn][0]_i_1/O}, {r[ramsn][4]_i_4_n_0 r[iosn][0]_i_1/I0}, {ri[ready8] r[iosn][0]_i_1/I1}, {r[iosn][0]_i_2_n_0 r[iosn][0]_i_1/I2}, {r[ramsn][4]_i_6_n_0 r[iosn][0]_i_1/I3}, {r[ramsn][4]_i_5_n_0 r[iosn][0]_i_1/I4}, {p_1_in[0] r[iosn][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFEAAA, 
LOC: SLICE_X4Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iosn][0]_i_2 - 
nets: {r[iosn][0]_i_2_n_0 r[iosn][0]_i_2/O}, {r_reg[brmw]__0 r[iosn][0]_i_2/I0}, {memo[address][1] r[iosn][0]_i_2/I1}, {r_reg[bstate_n_0_][0] r[iosn][0]_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h0E, 
LOC: SLICE_X4Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[iosn][1]_i_1 - 
nets: {r[iosn][1]_i_1_n_0 r[iosn][1]_i_1/O}, {r[address][31]_i_3_n_0 r[iosn][1]_i_1/I0}, {ahbsi[hmbsel][1] r[iosn][1]_i_1/I1}, {r[ramsn][4]_i_5_n_0 r[iosn][1]_i_1/I2}, {r[iosn][1]_i_2_n_0 r[iosn][1]_i_1/I3}, {r[ramsn][4]_i_4_n_0 r[iosn][1]_i_1/I4}, {p_1_in[0] r[iosn][1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBBBBBBBFBBBBBBB0, 
LOC: SLICE_X4Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[iosn][1]_i_2 - 
nets: {r[iosn][1]_i_2_n_0 r[iosn][1]_i_2/O}, {r[ramsn][4]_i_6_n_0 r[iosn][1]_i_2/I0}, {r_reg[brmw]__0 r[iosn][1]_i_2/I1}, {memo[address][1] r[iosn][1]_i_2/I2}, {r_reg[bstate_n_0_][0] r[iosn][1]_i_2/I3}, {r[echeck]_i_3_n_0 r[iosn][1]_i_2/I4}, {r[mben][3]_i_16_n_0 r[iosn][1]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000A800000000, 
LOC: SLICE_X4Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][0]_i_1 - 
nets: {r[mben][0]_i_1_n_0 r[mben][0]_i_1/O}, {r[mben][0]_i_2_n_0 r[mben][0]_i_1/I0}, {r[mben][2]_i_2_n_0 r[mben][0]_i_1/I1}, {r[mben][3]_i_10_n_0 r[mben][0]_i_1/I2}, {r[mben][1]_i_3_n_0 r[mben][0]_i_1/I3}, {r[mben][1]_i_2_n_0 r[mben][0]_i_1/I4}, {memo[wrn][0] r[mben][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFEFFFEFFFE, 
LOC: SLICE_X4Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][0]_i_2 - 
nets: {r[mben][0]_i_2_n_0 r[mben][0]_i_2/O}, {r_reg[busw_n_0_][0] r[mben][0]_i_2/I0}, {memo[address][0] r[mben][0]_i_2/I1}, {r_reg[brmw]__0 r[mben][0]_i_2/I2}, {r_reg[bstate_n_0_][0] r[mben][0]_i_2/I3}, {r[mben][0]_i_3_n_0 r[mben][0]_i_2/I4}, {r[mben][3]_i_20_n_0 r[mben][0]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000080000, 
LOC: SLICE_X4Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][0]_i_3 - 
nets: {r[mben][0]_i_3_n_0 r[mben][0]_i_3/O}, {r_reg[size_n_0_][0] r[mben][0]_i_3/I0}, {r_reg[size_n_0_][1] r[mben][0]_i_3/I1}, {p_2_in[11] r[mben][0]_i_3/I2}, {p_0_in7_in r[mben][0]_i_3/I3}, {r_reg[area_n_0_][2] r[mben][0]_i_3/I4}, {r_reg[mcfg2][rmw]__0 r[mben][0]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000101110111011, 
LOC: SLICE_X5Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][1]_i_1 - 
nets: {r[mben][1]_i_1_n_0 r[mben][1]_i_1/O}, {memo[wrn][1] r[mben][1]_i_1/I0}, {r[mben][1]_i_2_n_0 r[mben][1]_i_1/I1}, {r[mben][1]_i_3_n_0 r[mben][1]_i_1/I2}, {r[mben][3]_i_11_n_0 r[mben][1]_i_1/I3}, {r[mben][3]_i_10_n_0 r[mben][1]_i_1/I4}, {r[mben][1]_i_4_n_0 r[mben][1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFF8, 
LOC: SLICE_X4Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][1]_i_2 - 
nets: {r[mben][1]_i_2_n_0 r[mben][1]_i_2/O}, {r_reg[bstate_n_0_][0] r[mben][1]_i_2/I0}, {r[bdrive][3]_i_5_n_0 r[mben][1]_i_2/I1}, {p_0_in r[mben][1]_i_2/I2}, {p_2_in[19] r[mben][1]_i_2/I3}, {p_0_in7_in r[mben][1]_i_2/I4}, {p_2_in[11] r[mben][1]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hEEFEEEFEFFFFEEFE, 
LOC: SLICE_X7Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][1]_i_3 - 
nets: {r[mben][1]_i_3_n_0 r[mben][1]_i_3/O}, {r[mben][3]_i_21_n_0 r[mben][1]_i_3/I0}, {r_reg[bstate_n_0_][0] r[mben][1]_i_3/I1}, {memo[address][1] r[mben][1]_i_3/I2}, {r_reg[size_n_0_][1] r[mben][1]_i_3/I3}, {r[mben][3]_i_20_n_0 r[mben][1]_i_3/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h00000020, 
LOC: SLICE_X5Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[mben][1]_i_4 - 
nets: {r[mben][1]_i_4_n_0 r[mben][1]_i_4/O}, {r[mben][1]_i_5_n_0 r[mben][1]_i_4/I0}, {r[mben][3]_i_9_n_0 r[mben][1]_i_4/I1}, {r[mben][1]_i_6_n_0 r[mben][1]_i_4/I2}, {r[address][0]_i_3_n_0 r[mben][1]_i_4/I3}, {r_reg[busw_n_0_][0] r[mben][1]_i_4/I4}, {r[mben][3]_i_20_n_0 r[mben][1]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000400000, 
LOC: SLICE_X5Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][1]_i_5 - 
nets: {r[mben][1]_i_5_n_0 r[mben][1]_i_5/O}, {r_reg[size_n_0_][1] r[mben][1]_i_5/I0}, {r_reg[size_n_0_][0] r[mben][1]_i_5/I1}, {memo[address][0] r[mben][1]_i_5/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X6Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[mben][1]_i_6 - 
nets: {r[mben][1]_i_6_n_0 r[mben][1]_i_6/O}, {r_reg[mcfg2][rmw]__0 r[mben][1]_i_6/I0}, {r_reg[area_n_0_][2] r[mben][1]_i_6/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X5Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[mben][2]_i_1 - 
nets: {r[mben][2]_i_1_n_0 r[mben][2]_i_1/O}, {r[mben][3]_i_7_n_0 r[mben][2]_i_1/I0}, {r[mben][3]_i_8_n_0 r[mben][2]_i_1/I1}, {r[mben][3]_i_9_n_0 r[mben][2]_i_1/I2}, {r[mben][3]_i_10_n_0 r[mben][2]_i_1/I3}, {memo[wrn][2] r[mben][2]_i_1/I4}, {r[mben][2]_i_2_n_0 r[mben][2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEFFF40, 
LOC: SLICE_X4Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][2]_i_2 - 
nets: {r[mben][2]_i_2_n_0 r[mben][2]_i_2/O}, {r_reg[size_n_0_][0] r[mben][2]_i_2/I0}, {r_reg[size_n_0_][1] r[mben][2]_i_2/I1}, {memo[address][0] r[mben][2]_i_2/I2}, {r[mben][3]_i_20_n_0 r[mben][2]_i_2/I3}, {r_reg[bstate_n_0_][0] r[mben][2]_i_2/I4}, {r[mben][3]_i_21_n_0 r[mben][2]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000001000000000, 
LOC: SLICE_X6Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_1 - 
nets: {r[mben][3]_i_1_n_0 r[mben][3]_i_1/O}, {r[mben][3]_i_3_n_0 r[mben][3]_i_1/I0}, {r[mben][3]_i_4_n_0 r[mben][3]_i_1/I1}, {r[mben][3]_i_5_n_0 r[mben][3]_i_1/I2}, {r_reg[bstate_n_0_][0] r[mben][3]_i_1/I3}, {r_reg[hwrite]__0 r[mben][3]_i_1/I4}, {r[mben][3]_i_6_n_0 r[mben][3]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEEEEEEFE, 
LOC: SLICE_X4Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_10 - 
nets: {r[mben][3]_i_10_n_0 r[mben][3]_i_10/O}, {r[echeck]_i_3_n_0 r[mben][3]_i_10/I0}, {r[ramsn][4]_i_10_n_0 r[mben][3]_i_10/I1}, {r_reg[bstate_n_0_][2] r[mben][3]_i_10/I2}, {r_reg[ready8]__0 r[mben][3]_i_10/I3}, {r_reg[bstate_n_0_][0] r[mben][3]_i_10/I4}, {r[bdrive][3]_i_2_n_0 r[mben][3]_i_10/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF45550000, 
LOC: SLICE_X4Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_11 - 
nets: {r[mben][3]_i_11_n_0 r[mben][3]_i_11/O}, {r[mben][3]_i_20_n_0 r[mben][3]_i_11/I0}, {r_reg[bstate_n_0_][0] r[mben][3]_i_11/I1}, {r[mben][3]_i_21_n_0 r[mben][3]_i_11/I2}, {memo[address][0] r[mben][3]_i_11/I3}, {r_reg[size_n_0_][0] r[mben][3]_i_11/I4}, {r_reg[size_n_0_][1] r[mben][3]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000010, 
LOC: SLICE_X6Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_12 - 
nets: {r[mben][3]_i_12_n_0 r[mben][3]_i_12/O}, {memo[read] r[mben][3]_i_12/I0}, {r[address][31]_i_3_n_0 r[mben][3]_i_12/I1}, {r[brmw]_i_2_n_0 r[mben][3]_i_12/I2}, {ahbsi[hmbsel][2] r[mben][3]_i_12/I3}, {r[ramoen][4]_i_13_n_0 r[mben][3]_i_12/I4}, {ahbsi[hwrite] r[mben][3]_i_12/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8888B888BBBBBBBB, 
LOC: SLICE_X3Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_13 - 
nets: {r[mben][3]_i_13_n_0 r[mben][3]_i_13/O}, {ahbsi[hsize][1] r[mben][3]_i_13/I0}, {r_reg[mcfg2][rmw]__0 r[mben][3]_i_13/I1}, {ahbsi[hmbsel][2] r[mben][3]_i_13/I2}, {ahbsi[hsize][0] r[mben][3]_i_13/I3}, {r_reg[mcfg2][ramwidth_n_0_][0] r[mben][3]_i_13/I4}, {r_reg[mcfg2][ramwidth_n_0_][1] r[mben][3]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h4040404000400000, 
LOC: SLICE_X6Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_14 - 
nets: {r[mben][3]_i_14_n_0 r[mben][3]_i_14/O}, {r_reg[ready]__0 r[mben][3]_i_14/I0}, {r_reg[bstate_n_0_][2] r[mben][3]_i_14/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X7Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[mben][3]_i_15 - 
nets: {r[mben][3]_i_15_n_0 r[mben][3]_i_15/O}, {memo[address][1] r[mben][3]_i_15/I0}, {r_reg[brmw]__0 r[mben][3]_i_15/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X4Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[mben][3]_i_16 - 
nets: {r[mben][3]_i_16_n_0 r[mben][3]_i_16/O}, {r_reg[bstate_n_0_][2] r[mben][3]_i_16/I0}, {r_reg[ready8]__0 r[mben][3]_i_16/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X4Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[mben][3]_i_17 - 
nets: {r[mben][3]_i_17_n_0 r[mben][3]_i_17/O}, {r_reg[bstate_n_0_][2] r[mben][3]_i_17/I0}, {p_0_in r[mben][3]_i_17/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X7Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[mben][3]_i_18 - 
nets: {r[mben][3]_i_18_n_0 r[mben][3]_i_18/O}, {r_reg[hburst_n_0_][2] r[mben][3]_i_18/I0}, {r_reg[hburst_n_0_][1] r[mben][3]_i_18/I1}, {r_reg[hburst_n_0_][0] r[mben][3]_i_18/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[mben][3]_i_19 - 
nets: {r[mben][3]_i_19_n_0 r[mben][3]_i_19/O}, {ahbsi[htrans][1] r[mben][3]_i_19/I0}, {ahbsi[hsel][5] r[mben][3]_i_19/I1}, {r[mben][3]_i_17_n_0 r[mben][3]_i_19/I2}, {memo[read] r[mben][3]_i_19/I3}, {ahbsi[htrans][0] r[mben][3]_i_19/I4}, {ahbsi[hready] r[mben][3]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000080000000, 
LOC: SLICE_X7Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_2 - 
nets: {r[mben][3]_i_2_n_0 r[mben][3]_i_2/O}, {r[mben][3]_i_7_n_0 r[mben][3]_i_2/I0}, {r[mben][3]_i_8_n_0 r[mben][3]_i_2/I1}, {r[mben][3]_i_9_n_0 r[mben][3]_i_2/I2}, {r[mben][3]_i_10_n_0 r[mben][3]_i_2/I3}, {memo[wrn][3] r[mben][3]_i_2/I4}, {r[mben][3]_i_11_n_0 r[mben][3]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEFFF40, 
LOC: SLICE_X4Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_20 - 
nets: {r[mben][3]_i_20_n_0 r[mben][3]_i_20/O}, {r_reg[srhsel]__0 r[mben][3]_i_20/I0}, {r_reg[bstate_n_0_][2] r[mben][3]_i_20/I1}, {r_reg[bstate_n_0_][1] r[mben][3]_i_20/I2}, {memo[read] r[mben][3]_i_20/I3}, {p_0_in r[mben][3]_i_20/I4}, {p_2_in[19] r[mben][3]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFDFFFDFFFFFFFD, 
LOC: SLICE_X4Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_21 - 
nets: {r[mben][3]_i_21_n_0 r[mben][3]_i_21/O}, {p_0_in30_in r[mben][3]_i_21/I0}, {r_reg[mcfg2][rmw]__0 r[mben][3]_i_21/I1}, {r_reg[area_n_0_][2] r[mben][3]_i_21/I2}, {p_0_in7_in r[mben][3]_i_21/I3}, {p_2_in[11] r[mben][3]_i_21/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h2A2A002A, 
LOC: SLICE_X5Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[mben][3]_i_3 - 
nets: {r[mben][3]_i_3_n_0 r[mben][3]_i_3/O}, {memo[address][1] r[mben][3]_i_3/I0}, {r_reg[brmw]__0 r[mben][3]_i_3/I1}, {r_reg[ready8]__0 r[mben][3]_i_3/I2}, {r_reg[bstate_n_0_][2] r[mben][3]_i_3/I3}, {r[echeck]_i_3_n_0 r[mben][3]_i_3/I4}, {r[mben][3]_i_12_n_0 r[mben][3]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF10000000000, 
LOC: SLICE_X3Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_4 - 
nets: {r[mben][3]_i_4_n_0 r[mben][3]_i_4/O}, {r_reg[bstate_n_0_][0] r[mben][3]_i_4/I0}, {memo[read] r[mben][3]_i_4/I1}, {r[address][31]_i_3_n_0 r[mben][3]_i_4/I2}, {r[mben][3]_i_13_n_0 r[mben][3]_i_4/I3}, {ahbsi[hwrite] r[mben][3]_i_4/I4}, {r[mben][3]_i_14_n_0 r[mben][3]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCFC0CFCF8A808A8A, 
LOC: SLICE_X6Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_5 - 
nets: {r[mben][3]_i_5_n_0 r[mben][3]_i_5/O}, {r[ramsn][4]_i_6_n_0 r[mben][3]_i_5/I0}, {r[echeck]_i_3_n_0 r[mben][3]_i_5/I1}, {r[mben][3]_i_15_n_0 r[mben][3]_i_5/I2}, {r[mben][3]_i_16_n_0 r[mben][3]_i_5/I3}, {r[address][31]_i_2_n_0 r[mben][3]_i_5/I4}, {r[ramoen][4]_i_7_n_0 r[mben][3]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFAAAA2000, 
LOC: SLICE_X4Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_6 - 
nets: {r[mben][3]_i_6_n_0 r[mben][3]_i_6/O}, {r[ramoen][4]_i_6_n_0 r[mben][3]_i_6/I0}, {r[address][31]_i_3_n_0 r[mben][3]_i_6/I1}, {r[mben][3]_i_17_n_0 r[mben][3]_i_6/I2}, {ahbsi[htrans][0] r[mben][3]_i_6/I3}, {r[mben][3]_i_18_n_0 r[mben][3]_i_6/I4}, {r[mben][3]_i_19_n_0 r[mben][3]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000FFFF00002000, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_7 - 
nets: {r[mben][3]_i_7_n_0 r[mben][3]_i_7/O}, {p_2_in[19] r[mben][3]_i_7/I0}, {p_0_in r[mben][3]_i_7/I1}, {memo[read] r[mben][3]_i_7/I2}, {r[ramoen][4]_i_2_n_0 r[mben][3]_i_7/I3}, {r_reg[srhsel]__0 r[mben][3]_i_7/I4}, {r_reg[bstate_n_0_][0] r[mben][3]_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFF4FFFF, 
LOC: SLICE_X4Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_8 - 
nets: {r[mben][3]_i_8_n_0 r[mben][3]_i_8/O}, {r_reg[area_n_0_][2] r[mben][3]_i_8/I0}, {r_reg[mcfg2][rmw]__0 r[mben][3]_i_8/I1}, {r_reg[size_n_0_][1] r[mben][3]_i_8/I2}, {memo[address][1] r[mben][3]_i_8/I3}, {r_reg[busw_n_0_][0] r[mben][3]_i_8/I4}, {p_0_in30_in r[mben][3]_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00070007FFFF0000, 
LOC: SLICE_X4Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mben][3]_i_9 - 
nets: {r[mben][3]_i_9_n_0 r[mben][3]_i_9/O}, {p_2_in[11] r[mben][3]_i_9/I0}, {p_0_in7_in r[mben][3]_i_9/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X5Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[mcfg1][iowidth][0]_i_1 - 
nets: {r[mcfg1][iowidth][0]_i_1_n_0 r[mcfg1][iowidth][0]_i_1/O}, {apbi[pwdata][27] r[mcfg1][iowidth][0]_i_1/I0}, {v[mcfg1][romwrite] r[mcfg1][iowidth][0]_i_1/I1}, {p_2_in[27] r[mcfg1][iowidth][0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[mcfg1][iowidth][1]_i_1 - 
nets: {r[mcfg1][iowidth][1]_i_1_n_0 r[mcfg1][iowidth][1]_i_1/O}, {apbi[pwdata][28] r[mcfg1][iowidth][1]_i_1/I0}, {v[mcfg1][romwrite] r[mcfg1][iowidth][1]_i_1/I1}, {p_2_in[28] r[mcfg1][iowidth][1]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[mcfg1][romrws][3]_i_1 - 
nets: {v[mcfg1][romwrite] r[mcfg1][romrws][3]_i_1/O}, {apbi[paddr][5] r[mcfg1][romrws][3]_i_1/I0}, {apbi[paddr][4] r[mcfg1][romrws][3]_i_1/I1}, {apbi[psel][0] r[mcfg1][romrws][3]_i_1/I2}, {apbi[pwrite] r[mcfg1][romrws][3]_i_1/I3}, {apbi[penable] r[mcfg1][romrws][3]_i_1/I4}, {r[mcfg1][romrws][3]_i_2_n_0 r[mcfg1][romrws][3]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h1000000000000000, 
LOC: SLICE_X6Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mcfg1][romrws][3]_i_2 - 
nets: {r[mcfg1][romrws][3]_i_2_n_0 r[mcfg1][romrws][3]_i_2/O}, {apbi[paddr][2] r[mcfg1][romrws][3]_i_2/I0}, {apbi[paddr][3] r[mcfg1][romrws][3]_i_2/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X6Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[mcfg1][romwidth][0]_i_1 - 
nets: {r[mcfg1][romwidth][0]_i_1_n_0 r[mcfg1][romwidth][0]_i_1/O}, {apbi[pwdata][8] r[mcfg1][romwidth][0]_i_1/I0}, {memi[bwidth][0] r[mcfg1][romwidth][0]_i_1/I1}, {v[mcfg1][romwrite] r[mcfg1][romwidth][0]_i_1/I2}, {rst r[mcfg1][romwidth][0]_i_1/I3}, {p_2_in[8] r[mcfg1][romwidth][0]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAFCCA0CC, 
LOC: SLICE_X7Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[mcfg1][romwidth][1]_i_1 - 
nets: {r[mcfg1][romwidth][1]_i_1_n_0 r[mcfg1][romwidth][1]_i_1/O}, {apbi[pwdata][9] r[mcfg1][romwidth][1]_i_1/I0}, {memi[bwidth][1] r[mcfg1][romwidth][1]_i_1/I1}, {v[mcfg1][romwrite] r[mcfg1][romwidth][1]_i_1/I2}, {rst r[mcfg1][romwidth][1]_i_1/I3}, {p_2_in[9] r[mcfg1][romwidth][1]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hAFCCA0CC, 
LOC: SLICE_X6Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[mcfg2][ramrws][1]_i_1 - 
nets: {v[mcfg2][ramrws] r[mcfg2][ramrws][1]_i_1/O}, {apbi[paddr][5] r[mcfg2][ramrws][1]_i_1/I0}, {apbi[paddr][4] r[mcfg2][ramrws][1]_i_1/I1}, {apbi[psel][0] r[mcfg2][ramrws][1]_i_1/I2}, {apbi[pwrite] r[mcfg2][ramrws][1]_i_1/I3}, {apbi[penable] r[mcfg2][ramrws][1]_i_1/I4}, {r[mcfg2][ramrws][1]_i_2_n_0 r[mcfg2][ramrws][1]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h1000000000000000, 
LOC: SLICE_X6Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[mcfg2][ramrws][1]_i_2 - 
nets: {r[mcfg2][ramrws][1]_i_2_n_0 r[mcfg2][ramrws][1]_i_2/O}, {apbi[paddr][2] r[mcfg2][ramrws][1]_i_2/I0}, {apbi[paddr][3] r[mcfg2][ramrws][1]_i_2/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X6Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[oen]_i_1 - 
nets: {r[oen]_i_1_n_0 r[oen]_i_1/O}, {r[oen]_i_2_n_0 r[oen]_i_1/I0}, {r[oen]_i_3_n_0 r[oen]_i_1/I1}, {r[oen]_i_4_n_0 r[oen]_i_1/I2}, {r[ramoen][0]_i_2_n_0 r[oen]_i_1/I3}, {r[ramoen][4]_i_4_n_0 r[oen]_i_1/I4}, {memo[oen] r[oen]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFEFFFFFFFE0000, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[oen]_i_2 - 
nets: {r[oen]_i_2_n_0 r[oen]_i_2/O}, {r[mben][3]_i_17_n_0 r[oen]_i_2/I0}, {r[oen]_i_5_n_0 r[oen]_i_2/I1}, {r_reg[bstate_n_0_][1] r[oen]_i_2/I2}, {r[ramsn][0]_i_4_n_0 r[oen]_i_2/I3}, {ahbsi[hmbsel][1] r[oen]_i_2/I4}, {r[oen]_i_6_n_0 r[oen]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFF0D0C0C0, 
LOC: SLICE_X5Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[oen]_i_3 - 
nets: {r[oen]_i_3_n_0 r[oen]_i_3/O}, {r_reg[bstate_n_0_][0] r[oen]_i_3/I0}, {r_reg[bstate_n_0_][1] r[oen]_i_3/I1}, {p_0_in r[oen]_i_3/I2}, {r_reg[bstate_n_0_][2] r[oen]_i_3/I3}, {ahbsi[hready] r[oen]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0000AAEA, 
LOC: SLICE_X7Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[oen]_i_4 - 
nets: {r[oen]_i_4_n_0 r[oen]_i_4/O}, {ahbsi[hwrite] r[oen]_i_4/I0}, {r[oen]_i_7_n_0 r[oen]_i_4/I1}, {ahbsi[hmbsel][2] r[oen]_i_4/I2}, {r[ramoen][0]_i_7_n_0 r[oen]_i_4/I3}, {r[oen]_i_8_n_0 r[oen]_i_4/I4}, {r_reg[bstate_n_0_][0] r[oen]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8A8A8A8A8A8A8A00, 
LOC: SLICE_X5Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[oen]_i_5 - 
nets: {r[oen]_i_5_n_0 r[oen]_i_5/O}, {ahbsi[hready] r[oen]_i_5/I0}, {r[ramsn][0]_i_4_n_0 r[oen]_i_5/I1}, {ahbsi[hsel][5] r[oen]_i_5/I2}, {ahbsi[htrans][1] r[oen]_i_5/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h4FFF, 
LOC: SLICE_X5Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[oen]_i_6 - 
nets: {r[oen]_i_6_n_0 r[oen]_i_6/O}, {ahbsi[hready] r[oen]_i_6/I0}, {ahbsi[hmbsel][1] r[oen]_i_6/I1}, {ahbsi[hwrite] r[oen]_i_6/I2}, {r[ramoen][4]_i_13_n_0 r[oen]_i_6/I3}, {ahbsi[hmbsel][2] r[oen]_i_6/I4}, {r[brmw]_i_2_n_0 r[oen]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0888080808080808, 
LOC: SLICE_X3Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[oen]_i_7 - 
nets: {r[oen]_i_7_n_0 r[oen]_i_7/O}, {r_reg[mcfg2][rmw]__0 r[oen]_i_7/I0}, {ahbsi[hsize][1] r[oen]_i_7/I1}, {ahbsi[hsize][0] r[oen]_i_7/I2}, {r_reg[mcfg2][ramwidth_n_0_][0] r[oen]_i_7/I3}, {r_reg[mcfg2][ramwidth_n_0_][1] r[oen]_i_7/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hDDDDFDFF, 
LOC: SLICE_X5Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[oen]_i_8 - 
nets: {r[oen]_i_8_n_0 r[oen]_i_8/O}, {r_reg[bstate_n_0_][2] r[oen]_i_8/I0}, {r_reg[bstate_n_0_][1] r[oen]_i_8/I1}, {r_reg[ready]__0 r[oen]_i_8/I2}, {r_reg[ready8]__0 r[oen]_i_8/I3}, {r[mben][3]_i_15_n_0 r[oen]_i_8/I4}, {r[ramsn][0]_i_4_n_0 r[oen]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hC840C8C800000000, 
LOC: SLICE_X3Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][0]_i_1 - 
nets: {r[ramoen][0]_i_1_n_0 r[ramoen][0]_i_1/O}, {r[ramoen][0]_i_2_n_0 r[ramoen][0]_i_1/I0}, {r[ramoen][0]_i_3_n_0 r[ramoen][0]_i_1/I1}, {r[ramoen][0]_i_4_n_0 r[ramoen][0]_i_1/I2}, {r[ramoen][4]_i_4_n_0 r[ramoen][0]_i_1/I3}, {memo[ramoen][0] r[ramoen][0]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFEFFFE00, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ramoen][0]_i_10 - 
nets: {r[ramoen][0]_i_10_n_0 r[ramoen][0]_i_10/O}, {r_reg[bstate_n_0_][1] r[ramoen][0]_i_10/I0}, {r_reg[bstate_n_0_][2] r[ramoen][0]_i_10/I1}, {memo[ramsn][0] r[ramoen][0]_i_10/I2}, {r_reg[bstate_n_0_][0] r[ramoen][0]_i_10/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hFF10, 
LOC: SLICE_X4Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ramoen][0]_i_11 - 
nets: {r[ramoen][0]_i_11_n_0 r[ramoen][0]_i_11/O}, {ahbsi[htrans][0] r[ramoen][0]_i_11/I0}, {r_reg[hburst_n_0_][2] r[ramoen][0]_i_11/I1}, {r_reg[hburst_n_0_][1] r[ramoen][0]_i_11/I2}, {r_reg[hburst_n_0_][0] r[ramoen][0]_i_11/I3}, {r_reg[bstate_n_0_][1] r[ramoen][0]_i_11/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h55570000, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ramoen][0]_i_12 - 
nets: {r[ramoen][0]_i_12_n_0 r[ramoen][0]_i_12/O}, {r_reg[bstate_n_0_][1] r[ramoen][0]_i_12/I0}, {r_reg[bstate_n_0_][2] r[ramoen][0]_i_12/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X7Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[ramoen][0]_i_2 - 
nets: {r[ramoen][0]_i_2_n_0 r[ramoen][0]_i_2/O}, {r[ramsn][0]_i_4_n_0 r[ramoen][0]_i_2/I0}, {r[ramoen][4]_i_8_n_0 r[ramoen][0]_i_2/I1}, {r[ramoen][4]_i_7_n_0 r[ramoen][0]_i_2/I2}, {r_reg[hwrite]__0 r[ramoen][0]_i_2/I3}, {r_reg[bstate_n_0_][0] r[ramoen][0]_i_2/I4}, {r[ramsn][0]_i_2_n_0 r[ramoen][0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000F800FFFFFFFF, 
LOC: SLICE_X7Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][0]_i_3 - 
nets: {r[ramoen][0]_i_3_n_0 r[ramoen][0]_i_3/O}, {ahbsi[hwrite] r[ramoen][0]_i_3/I0}, {ahbsi[hmbsel][2] r[ramoen][0]_i_3/I1}, {r[ramoen][4]_i_2_n_0 r[ramoen][0]_i_3/I2}, {ahbsi[hready] r[ramoen][0]_i_3/I3}, {r[ramsn][0]_i_4_n_0 r[ramoen][0]_i_3/I4}, {r[ramoen][0]_i_5_n_0 r[ramoen][0]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hF1F0F1F031F01100, 
LOC: SLICE_X3Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][0]_i_4 - 
nets: {r[ramoen][0]_i_4_n_0 r[ramoen][0]_i_4/O}, {r[ramoen][0]_i_6_n_0 r[ramoen][0]_i_4/I0}, {r[ramoen][0]_i_7_n_0 r[ramoen][0]_i_4/I1}, {r[ramoen][0]_i_8_n_0 r[ramoen][0]_i_4/I2}, {r[ramoen][4]_i_5_n_0 r[ramoen][0]_i_4/I3}, {r[ramoen][0]_i_9_n_0 r[ramoen][0]_i_4/I4}, {r[ramoen][0]_i_10_n_0 r[ramoen][0]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAAAAFFA8A8A8, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][0]_i_5 - 
nets: {r[ramoen][0]_i_5_n_0 r[ramoen][0]_i_5/O}, {ahbsi[htrans][1] r[ramoen][0]_i_5/I0}, {ahbsi[hsel][5] r[ramoen][0]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X3Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[ramoen][0]_i_6 - 
nets: {r[ramoen][0]_i_6_n_0 r[ramoen][0]_i_6/O}, {r_reg[mcfg2][ramwidth_n_0_][1] r[ramoen][0]_i_6/I0}, {r_reg[mcfg2][ramwidth_n_0_][0] r[ramoen][0]_i_6/I1}, {ahbsi[hsize][0] r[ramoen][0]_i_6/I2}, {ahbsi[hsize][1] r[ramoen][0]_i_6/I3}, {r_reg[mcfg2][rmw]__0 r[ramoen][0]_i_6/I4}, {ahbsi[hwrite] r[ramoen][0]_i_6/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFF51FFFF00000000, 
LOC: SLICE_X6Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][0]_i_7 - 
nets: {r[ramoen][0]_i_7_n_0 r[ramoen][0]_i_7/O}, {r[ramoen][0]_i_11_n_0 r[ramoen][0]_i_7/I0}, {r[ramoen][0]_i_12_n_0 r[ramoen][0]_i_7/I1}, {r[ws][3]_i_7_n_0 r[ramoen][0]_i_7/I2}, {r[ramoen][4]_i_5_n_0 r[ramoen][0]_i_7/I3}, {r_reg[ready]__0 r[ramoen][0]_i_7/I4}, {r[address][31]_i_4_n_0 r[ramoen][0]_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFAEFFAEFF0E0E0E, 
LOC: SLICE_X7Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][0]_i_8 - 
nets: {r[ramoen][0]_i_8_n_0 r[ramoen][0]_i_8/O}, {r_reg[bstate_n_0_][1] r[ramoen][0]_i_8/I0}, {r_reg[ready]__0 r[ramoen][0]_i_8/I1}, {r_reg[ready8]__0 r[ramoen][0]_i_8/I2}, {r_reg[bstate_n_0_][2] r[ramoen][0]_i_8/I3}, {r[mben][3]_i_15_n_0 r[ramoen][0]_i_8/I4}, {r[ramsn][0]_i_4_n_0 r[ramoen][0]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF588FF8800000000, 
LOC: SLICE_X4Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][0]_i_9 - 
nets: {r[ramoen][0]_i_9_n_0 r[ramoen][0]_i_9/O}, {ahbsi[hmbsel][2] r[ramoen][0]_i_9/I0}, {ahbsi[hready] r[ramoen][0]_i_9/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X6Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[ramoen][4]_i_1 - 
nets: {r[ramoen][4]_i_1_n_0 r[ramoen][4]_i_1/O}, {r[ramoen][4]_i_2_n_0 r[ramoen][4]_i_1/I0}, {r[ramsn][4]_i_6_n_0 r[ramoen][4]_i_1/I1}, {memo[ramsn][4] r[ramoen][4]_i_1/I2}, {r[ramoen][4]_i_3_n_0 r[ramoen][4]_i_1/I3}, {r[ramoen][4]_i_4_n_0 r[ramoen][4]_i_1/I4}, {memo[ramoen][3] r[ramoen][4]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFD8FFFFFFD80000, 
LOC: SLICE_X6Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][4]_i_10 - 
nets: {r[ramoen][4]_i_10_n_0 r[ramoen][4]_i_10/O}, {ahbsi[hready] r[ramoen][4]_i_10/I0}, {r[brmw]_i_2_n_0 r[ramoen][4]_i_10/I1}, {ahbsi[hmbsel][2] r[ramoen][4]_i_10/I2}, {r[ramoen][4]_i_13_n_0 r[ramoen][4]_i_10/I3}, {ahbsi[hwrite] r[ramoen][4]_i_10/I4}, {r[ramsn][0]_i_2_n_0 r[ramoen][4]_i_10/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0080AAAAFFFFFFFF, 
LOC: SLICE_X5Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][4]_i_11 - 
nets: {r[ramoen][4]_i_11_n_0 r[ramoen][4]_i_11/O}, {r_reg[brmw]__0 r[ramoen][4]_i_11/I0}, {memo[address][1] r[ramoen][4]_i_11/I1}, {r_reg[ready8]__0 r[ramoen][4]_i_11/I2}, {r_reg[bstate_n_0_][2] r[ramoen][4]_i_11/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h0E00, 
LOC: SLICE_X6Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ramoen][4]_i_12 - 
nets: {r[ramoen][4]_i_12_n_0 r[ramoen][4]_i_12/O}, {r_reg[bstate_n_0_][2] r[ramoen][4]_i_12/I0}, {r_reg[bstate_n_0_][1] r[ramoen][4]_i_12/I1}, {p_0_in r[ramoen][4]_i_12/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X7Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ramoen][4]_i_13 - 
nets: {r[ramoen][4]_i_13_n_0 r[ramoen][4]_i_13/O}, {ahbsi[hsize][1] r[ramoen][4]_i_13/I0}, {r_reg[mcfg2][rmw]__0 r[ramoen][4]_i_13/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X6Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[ramoen][4]_i_2 - 
nets: {r[ramoen][4]_i_2_n_0 r[ramoen][4]_i_2/O}, {r_reg[bstate_n_0_][1] r[ramoen][4]_i_2/I0}, {r_reg[bstate_n_0_][2] r[ramoen][4]_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X4Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[ramoen][4]_i_3 - 
nets: {r[ramoen][4]_i_3_n_0 r[ramoen][4]_i_3/O}, {r_reg[bstate_n_0_][0] r[ramoen][4]_i_3/I0}, {r[ramoen][4]_i_5_n_0 r[ramoen][4]_i_3/I1}, {ahbsi[hsel][5] r[ramoen][4]_i_3/I2}, {ahbsi[htrans][1] r[ramoen][4]_i_3/I3}, {ahbsi[hready] r[ramoen][4]_i_3/I4}, {r[ramoen][4]_i_6_n_0 r[ramoen][4]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFEEEEEFFFEEEE, 
LOC: SLICE_X6Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][4]_i_4 - 
nets: {r[ramoen][4]_i_4_n_0 r[ramoen][4]_i_4/O}, {r[ramoen][4]_i_7_n_0 r[ramoen][4]_i_4/I0}, {r[ramoen][4]_i_8_n_0 r[ramoen][4]_i_4/I1}, {r[ramsn][4]_i_6_n_0 r[ramoen][4]_i_4/I2}, {r_reg[bstate_n_0_][0] r[ramoen][4]_i_4/I3}, {r[ramoen][4]_i_9_n_0 r[ramoen][4]_i_4/I4}, {r[ramoen][4]_i_10_n_0 r[ramoen][4]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFF00EA, 
LOC: SLICE_X7Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][4]_i_5 - 
nets: {r[ramoen][4]_i_5_n_0 r[ramoen][4]_i_5/O}, {r_reg[bstate_n_0_][1] r[ramoen][4]_i_5/I0}, {p_0_in r[ramoen][4]_i_5/I1}, {r_reg[bstate_n_0_][2] r[ramoen][4]_i_5/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X6Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ramoen][4]_i_6 - 
nets: {r[ramoen][4]_i_6_n_0 r[ramoen][4]_i_6/O}, {r[brmw]_i_2_n_0 r[ramoen][4]_i_6/I0}, {ahbsi[hmbsel][2] r[ramoen][4]_i_6/I1}, {r_reg[mcfg2][rmw]__0 r[ramoen][4]_i_6/I2}, {ahbsi[hsize][1] r[ramoen][4]_i_6/I3}, {ahbsi[hwrite] r[ramoen][4]_i_6/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h0080FFFF, 
LOC: SLICE_X5Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ramoen][4]_i_7 - 
nets: {r[ramoen][4]_i_7_n_0 r[ramoen][4]_i_7/O}, {r_reg[brdyn]__0 r[ramoen][4]_i_7/I0}, {p_2_in[26] r[ramoen][4]_i_7/I1}, {r_reg[bstate_n_0_][1] r[ramoen][4]_i_7/I2}, {r[mben][3]_i_17_n_0 r[ramoen][4]_i_7/I3}, {r_reg[ready]__0 r[ramoen][4]_i_7/I4}, {r[address][31]_i_4_n_0 r[ramoen][4]_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000070, 
LOC: SLICE_X7Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][4]_i_8 - 
nets: {r[ramoen][4]_i_8_n_0 r[ramoen][4]_i_8/O}, {r[ws][3]_i_7_n_0 r[ramoen][4]_i_8/I0}, {r_reg[bstate_n_0_][1] r[ramoen][4]_i_8/I1}, {r[ramoen][4]_i_11_n_0 r[ramoen][4]_i_8/I2}, {r[address][31]_i_4_n_0 r[ramoen][4]_i_8/I3}, {r_reg[ready]__0 r[ramoen][4]_i_8/I4}, {r[ramoen][4]_i_12_n_0 r[ramoen][4]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h008000FF00800080, 
LOC: SLICE_X7Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramoen][4]_i_9 - 
nets: {r[ramoen][4]_i_9_n_0 r[ramoen][4]_i_9/O}, {r_reg[bstate_n_0_][0] r[ramoen][4]_i_9/I0}, {r_reg[srhsel]__0 r[ramoen][4]_i_9/I1}, {r[bstate][1]_i_5_n_0 r[ramoen][4]_i_9/I2}, {memo[read] r[ramoen][4]_i_9/I3}, {memo[oen] r[ramoen][4]_i_9/I4}, {r[ramoen][4]_i_2_n_0 r[ramoen][4]_i_9/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h00000000EAAAAAAA, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramsn][0]_i_1 - 
nets: {ri[ramsn][0] r[ramsn][0]_i_1/O}, {r[ramsn][0]_i_2_n_0 r[ramsn][0]_i_1/I0}, {ahbsi[hmbsel][2] r[ramsn][0]_i_1/I1}, {r[ramsn][4]_i_8_n_0 r[ramsn][0]_i_1/I2}, {r[ramsn][4]_i_9_n_0 r[ramsn][0]_i_1/I3}, {ahbsi[hready] r[ramsn][0]_i_1/I4}, {r[ramsn][0]_i_3_n_0 r[ramsn][0]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF7777FFF5, 
LOC: SLICE_X4Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramsn][0]_i_2 - 
nets: {r[ramsn][0]_i_2_n_0 r[ramsn][0]_i_2/O}, {ahbsi[hsel][5] r[ramsn][0]_i_2/I0}, {ahbsi[htrans][1] r[ramsn][0]_i_2/I1}, {ahbsi[hready] r[ramsn][0]_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h8F, 
LOC: SLICE_X5Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ramsn][0]_i_3 - 
nets: {r[ramsn][0]_i_3_n_0 r[ramsn][0]_i_3/O}, {ahbsi[htrans][1] r[ramsn][0]_i_3/I0}, {ahbsi[hsel][5] r[ramsn][0]_i_3/I1}, {r[ramsn][0]_i_4_n_0 r[ramsn][0]_i_3/I2}, {ahbsi[hready] r[ramsn][0]_i_3/I3}, {r_reg[bstate_n_0_][0] r[ramsn][0]_i_3/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h000077F7, 
LOC: SLICE_X5Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ramsn][0]_i_4 - 
nets: {r[ramsn][0]_i_4_n_0 r[ramsn][0]_i_4/O}, {r_reg[hburst_n_0_][0] r[ramsn][0]_i_4/I0}, {r_reg[hburst_n_0_][1] r[ramsn][0]_i_4/I1}, {r_reg[hburst_n_0_][2] r[ramsn][0]_i_4/I2}, {ahbsi[htrans][0] r[ramsn][0]_i_4/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h01FF, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ramsn][4]_i_1 - 
nets: {r[ramsn][4]_i_1_n_0 r[ramsn][4]_i_1/O}, {r[ramsn][4]_i_4_n_0 r[ramsn][4]_i_1/I0}, {r[ramsn][4]_i_5_n_0 r[ramsn][4]_i_1/I1}, {r_reg[brmw]__0 r[ramsn][4]_i_1/I2}, {ri[ready8] r[ramsn][4]_i_1/I3}, {r[ramsn][4]_i_6_n_0 r[ramsn][4]_i_1/I4}, {r[ramsn][4]_i_7_n_0 r[ramsn][4]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFAEAEAEAEAEAEAE, 
LOC: SLICE_X4Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramsn][4]_i_10 - 
nets: {r[ramsn][4]_i_10_n_0 r[ramsn][4]_i_10/O}, {memo[address][1] r[ramsn][4]_i_10/I0}, {memo[address][0] r[ramsn][4]_i_10/I1}, {r_reg[size_n_0_][1] r[ramsn][4]_i_10/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h2F, 
LOC: SLICE_X3Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ramsn][4]_i_11 - 
nets: {r[ramsn][4]_i_11_n_0 r[ramsn][4]_i_11/O}, {r_reg[ws_n_0_][0] r[ramsn][4]_i_11/I0}, {r_reg[ws_n_0_][2] r[ramsn][4]_i_11/I1}, {r_reg[ws_n_0_][1] r[ramsn][4]_i_11/I2}, {r_reg[ws_n_0_][3] r[ramsn][4]_i_11/I3}, {r_reg[ready]__0 r[ramsn][4]_i_11/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X7Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ramsn][4]_i_12 - 
nets: {r[ramsn][4]_i_12_n_0 r[ramsn][4]_i_12/O}, {r_reg[brdyn]__0 r[ramsn][4]_i_12/I0}, {p_2_in[26] r[ramsn][4]_i_12/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X7Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[ramsn][4]_i_13 - 
nets: {r[ramsn][4]_i_13_n_0 r[ramsn][4]_i_13/O}, {r_reg[bstate_n_0_][2] r[ramsn][4]_i_13/I0}, {r_reg[bstate_n_0_][0] r[ramsn][4]_i_13/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X2Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[ramsn][4]_i_14 - 
nets: {r[ramsn][4]_i_14_n_0 r[ramsn][4]_i_14/O}, {r_reg[size_n_0_][1] r[ramsn][4]_i_14/I0}, {memo[address][0] r[ramsn][4]_i_14/I1}, {memo[address][1] r[ramsn][4]_i_14/I2}, {r_reg[bstate_n_0_][0] r[ramsn][4]_i_14/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h7500, 
LOC: SLICE_X2Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ramsn][4]_i_2 - 
nets: {ri[ramsn][4] r[ramsn][4]_i_2/O}, {ahbsi[hready] r[ramsn][4]_i_2/I0}, {r[ramsn][4]_i_6_n_0 r[ramsn][4]_i_2/I1}, {r_reg[bstate_n_0_][0] r[ramsn][4]_i_2/I2}, {r[ramsn][4]_i_8_n_0 r[ramsn][4]_i_2/I3}, {r[ramsn][4]_i_9_n_0 r[ramsn][4]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFAE, 
LOC: SLICE_X5Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ramsn][4]_i_3 - 
nets: {r[ramsn][4]_i_3_n_0 r[ramsn][4]_i_3/O}, {rst r[ramsn][4]_i_3/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X6Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

r[ramsn][4]_i_4 - 
nets: {r[ramsn][4]_i_4_n_0 r[ramsn][4]_i_4/O}, {r_reg[bstate_n_0_][0] r[ramsn][4]_i_4/I0}, {r[address][1]_i_8_n_0 r[ramsn][4]_i_4/I1}, {r[ramsn][4]_i_10_n_0 r[ramsn][4]_i_4/I2}, {r_reg[bstate_n_0_][2] r[ramsn][4]_i_4/I3}, {r_reg[bstate_n_0_][1] r[ramsn][4]_i_4/I4}, {ahbsi[hready] r[ramsn][4]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF202200AA, 
LOC: SLICE_X2Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramsn][4]_i_5 - 
nets: {r[ramsn][4]_i_5_n_0 r[ramsn][4]_i_5/O}, {r[ramsn][4]_i_6_n_0 r[ramsn][4]_i_5/I0}, {r[ramsn][4]_i_11_n_0 r[ramsn][4]_i_5/I1}, {r_reg[bstate_n_0_][2] r[ramsn][4]_i_5/I2}, {p_0_in r[ramsn][4]_i_5/I3}, {r_reg[bstate_n_0_][1] r[ramsn][4]_i_5/I4}, {r[ramsn][4]_i_12_n_0 r[ramsn][4]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0302000000020000, 
LOC: SLICE_X7Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramsn][4]_i_6 - 
nets: {r[ramsn][4]_i_6_n_0 r[ramsn][4]_i_6/O}, {ahbsi[hsel][5] r[ramsn][4]_i_6/I0}, {ahbsi[htrans][1] r[ramsn][4]_i_6/I1}, {ahbsi[htrans][0] r[ramsn][4]_i_6/I2}, {r_reg[hburst_n_0_][2] r[ramsn][4]_i_6/I3}, {r_reg[hburst_n_0_][1] r[ramsn][4]_i_6/I4}, {r_reg[hburst_n_0_][0] r[ramsn][4]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h7F7F7F7F7F7F7FFF, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramsn][4]_i_7 - 
nets: {r[ramsn][4]_i_7_n_0 r[ramsn][4]_i_7/O}, {memo[address][1] r[ramsn][4]_i_7/I0}, {r_reg[brmw]__0 r[ramsn][4]_i_7/I1}, {r_reg[bstate_n_0_][0] r[ramsn][4]_i_7/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X6Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ramsn][4]_i_8 - 
nets: {r[ramsn][4]_i_8_n_0 r[ramsn][4]_i_8/O}, {r[address][31]_i_4_n_0 r[ramsn][4]_i_8/I0}, {r[ramsn][4]_i_13_n_0 r[ramsn][4]_i_8/I1}, {p_0_in r[ramsn][4]_i_8/I2}, {r[ramoen][4]_i_2_n_0 r[ramsn][4]_i_8/I3}, {r[ramsn][4]_i_14_n_0 r[ramsn][4]_i_8/I4}, {r[address][1]_i_8_n_0 r[ramsn][4]_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h01FF01FFFFFF01FF, 
LOC: SLICE_X3Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ramsn][4]_i_9 - 
nets: {r[ramsn][4]_i_9_n_0 r[ramsn][4]_i_9/O}, {r_reg[bstate_n_0_][0] r[ramsn][4]_i_9/I0}, {p_2_in[26] r[ramsn][4]_i_9/I1}, {r_reg[brdyn]__0 r[ramsn][4]_i_9/I2}, {r[address][31]_i_4_n_0 r[ramsn][4]_i_9/I3}, {p_0_in r[ramsn][4]_i_9/I4}, {r_reg[bstate_n_0_][2] r[ramsn][4]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000557F0000, 
LOC: SLICE_X5Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[readdata][15]_i_1 - 
nets: {r_reg[readdata]0 r[readdata][15]_i_1/O}, {r_reg[ready8]__0 r[readdata][15]_i_1/I0}, {r_reg[busw_n_0_][0] r[readdata][15]_i_1/I1}, {p_0_in30_in r[readdata][15]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ready8]_i_1 - 
nets: {ri[ready8] r[ready8]_i_1/O}, {r_reg[ready8]__0 r[ready8]_i_1/I0}, {r_reg[bstate_n_0_][2] r[ready8]_i_1/I1}, {r[echeck]_i_3_n_0 r[ready8]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X3Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ready]_i_1 - 
nets: {r[ready]_i_1_n_0 r[ready]_i_1/O}, {r[ready]_i_2_n_0 r[ready]_i_1/I0}, {r[ready]_i_3_n_0 r[ready]_i_1/I1}, {r[ready]_i_4_n_0 r[ready]_i_1/I2}, {ahbsi[hready] r[ready]_i_1/I3}, {ahbsi[hsel][5] r[ready]_i_1/I4}, {r_reg[bstate_n_0_][0] r[ready]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFEFEEEFEEEEEEEEE, 
LOC: SLICE_X7Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ready]_i_2 - 
nets: {r[ready]_i_2_n_0 r[ready]_i_2/O}, {ahbsi[hsel][5] r[ready]_i_2/I0}, {ahbsi[hready] r[ready]_i_2/I1}, {r_reg[ready]__0 r[ready]_i_2/I2}, {r_reg[brmw]__0 r[ready]_i_2/I3}, {r_reg[bstate_n_0_][2] r[ready]_i_2/I4}, {r[echeck]_i_3_n_0 r[ready]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000000000000B, 
LOC: SLICE_X7Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ready]_i_3 - 
nets: {r[ready]_i_3_n_0 r[ready]_i_3/O}, {r[mben][3]_i_16_n_0 r[ready]_i_3/I0}, {r[echeck]_i_3_n_0 r[ready]_i_3/I1}, {r[ramsn][4]_i_7_n_0 r[ready]_i_3/I2}, {ahbsi[htrans][1] r[ready]_i_3/I3}, {ahbsi[hready] r[ready]_i_3/I4}, {ahbsi[hsel][5] r[ready]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h20FF202000002020, 
LOC: SLICE_X6Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ready]_i_4 - 
nets: {r[ready]_i_4_n_0 r[ready]_i_4/O}, {r[address][1]_i_8_n_0 r[ready]_i_4/I0}, {r_reg[size_n_0_][1] r[ready]_i_4/I1}, {memo[address][0] r[ready]_i_4/I2}, {memo[address][1] r[ready]_i_4/I3}, {r_reg[bstate_n_0_][2] r[ready]_i_4/I4}, {r_reg[bstate_n_0_][1] r[ready]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h151155550000FFFF, 
LOC: SLICE_X7Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[romsn][0]_i_1 - 
nets: {ri[romsn][0] r[romsn][0]_i_1/O}, {r[ramsn][0]_i_3_n_0 r[romsn][0]_i_1/I0}, {r[ramsn][4]_i_9_n_0 r[romsn][0]_i_1/I1}, {r[ramsn][4]_i_8_n_0 r[romsn][0]_i_1/I2}, {r[romsn][0]_i_2_n_0 r[romsn][0]_i_1/I3}, {ahbsi[hready] r[romsn][0]_i_1/I4}, {ahbsi[haddr][28] r[romsn][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFEFFAAFFFE, 
LOC: SLICE_X5Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[romsn][0]_i_2 - 
nets: {r[romsn][0]_i_2_n_0 r[romsn][0]_i_2/O}, {ahbsi[hmbsel][0] r[romsn][0]_i_2/I0}, {ahbsi[hready] r[romsn][0]_i_2/I1}, {ahbsi[htrans][1] r[romsn][0]_i_2/I2}, {ahbsi[hsel][5] r[romsn][0]_i_2/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h4CCC, 
LOC: SLICE_X5Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[romsn][1]_i_1 - 
nets: {ri[romsn][1] r[romsn][1]_i_1/O}, {r[ramsn][0]_i_3_n_0 r[romsn][1]_i_1/I0}, {r[ramsn][4]_i_9_n_0 r[romsn][1]_i_1/I1}, {r[ramsn][4]_i_8_n_0 r[romsn][1]_i_1/I2}, {r[romsn][0]_i_2_n_0 r[romsn][1]_i_1/I3}, {ahbsi[haddr][28] r[romsn][1]_i_1/I4}, {ahbsi[hready] r[romsn][1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFAAFFFFFFFEFFFE, 
LOC: SLICE_X5Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[srhsel]_i_1 - 
nets: {r[srhsel]_i_1_n_0 r[srhsel]_i_1/O}, {r[srhsel]_i_2_n_0 r[srhsel]_i_1/I0}, {r[srhsel]_i_3_n_0 r[srhsel]_i_1/I1}, {r[srhsel]_i_4_n_0 r[srhsel]_i_1/I2}, {ahbsi[hsel][5] r[srhsel]_i_1/I3}, {ahbsi[hready] r[srhsel]_i_1/I4}, {r_reg[srhsel]__0 r[srhsel]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFEFFFEFEFEFEFEFE, 
LOC: SLICE_X3Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[srhsel]_i_2 - 
nets: {r[srhsel]_i_2_n_0 r[srhsel]_i_2/O}, {r[address][1]_i_8_n_0 r[srhsel]_i_2/I0}, {r_reg[bstate_n_0_][1] r[srhsel]_i_2/I1}, {r[srhsel]_i_5_n_0 r[srhsel]_i_2/I2}, {r_reg[ready]__0 r[srhsel]_i_2/I3}, {r_reg[bstate_n_0_][0] r[srhsel]_i_2/I4}, {r_reg[bstate_n_0_][2] r[srhsel]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h808080808080F080, 
LOC: SLICE_X3Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[srhsel]_i_3 - 
nets: {r[srhsel]_i_3_n_0 r[srhsel]_i_3/O}, {r_reg[bstate_n_0_][2] r[srhsel]_i_3/I0}, {r[srhsel]_i_5_n_0 r[srhsel]_i_3/I1}, {r_reg[bstate_n_0_][0] r[srhsel]_i_3/I2}, {memo[address][1] r[srhsel]_i_3/I3}, {memo[address][0] r[srhsel]_i_3/I4}, {r_reg[size_n_0_][1] r[srhsel]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h8088008800080008, 
LOC: SLICE_X3Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[srhsel]_i_4 - 
nets: {r[srhsel]_i_4_n_0 r[srhsel]_i_4/O}, {r[srhsel]_i_6_n_0 r[srhsel]_i_4/I0}, {r_reg[srhsel]__0 r[srhsel]_i_4/I1}, {ahbsi[hready] r[srhsel]_i_4/I2}, {r_reg[bstate_n_0_][0] r[srhsel]_i_4/I3}, {r_reg[bstate_n_0_][2] r[srhsel]_i_4/I4}, {r_reg[bstate_n_0_][1] r[srhsel]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAAEAEAAAE, 
LOC: SLICE_X2Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[srhsel]_i_5 - 
nets: {r[srhsel]_i_5_n_0 r[srhsel]_i_5/O}, {r_reg[srhsel]__0 r[srhsel]_i_5/I0}, {ahbsi[hready] r[srhsel]_i_5/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X6Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[srhsel]_i_6 - 
nets: {r[srhsel]_i_6_n_0 r[srhsel]_i_6/O}, {r_reg[brmw]__0 r[srhsel]_i_6/I0}, {r[srhsel]_i_7_n_0 r[srhsel]_i_6/I1}, {ahbsi[hready] r[srhsel]_i_6/I2}, {r_reg[srhsel]__0 r[srhsel]_i_6/I3}, {r_reg[bstate_n_0_][0] r[srhsel]_i_6/I4}, {r[address][31]_i_3_n_0 r[srhsel]_i_6/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h00000B00FFFFFFFF, 
LOC: SLICE_X2Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[srhsel]_i_7 - 
nets: {r[srhsel]_i_7_n_0 r[srhsel]_i_7/O}, {r_reg[bstate_n_0_][2] r[srhsel]_i_7/I0}, {r_reg[ready8]__0 r[srhsel]_i_7/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X4Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[writedata8][15]_i_1 - 
nets: {r[writedata8][15]_i_1_n_0 r[writedata8][15]_i_1/O}, {memo[bdrive][0] r[writedata8][15]_i_1/I0}, {r_reg[bstate_n_0_][2] r[writedata8][15]_i_1/I1}, {r_reg[bstate_n_0_][1] r[writedata8][15]_i_1/I2}, {r_reg[bstate_n_0_][0] r[writedata8][15]_i_1/I3}, {p_0_in30_in r[writedata8][15]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000002, 
LOC: SLICE_X2Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[writedata][0]_i_1 - 
nets: {r[writedata][0]_i_1_n_0 r[writedata][0]_i_1/O}, {ahbsi[hwdata][0] r[writedata][0]_i_1/I0}, {r[writedata][7]_i_2_n_0 r[writedata][0]_i_1/I1}, {r_reg[data]__0[0] r[writedata][0]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X0Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][10]_i_1 - 
nets: {r[writedata][10]_i_1_n_0 r[writedata][10]_i_1/O}, {ahbsi[hwdata][10] r[writedata][10]_i_1/I0}, {r_reg[brmw]__0 r[writedata][10]_i_1/I1}, {p_0_in30_in r[writedata][10]_i_1/I2}, {memo[address][1] r[writedata][10]_i_1/I3}, {memo[address][0] r[writedata][10]_i_1/I4}, {r_reg[data]__0[10] r[writedata][10]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEAEAAAEA2A2AAA2A, 
LOC: SLICE_X1Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][11]_i_1 - 
nets: {r[writedata][11]_i_1_n_0 r[writedata][11]_i_1/O}, {ahbsi[hwdata][11] r[writedata][11]_i_1/I0}, {r_reg[brmw]__0 r[writedata][11]_i_1/I1}, {p_0_in30_in r[writedata][11]_i_1/I2}, {memo[address][1] r[writedata][11]_i_1/I3}, {memo[address][0] r[writedata][11]_i_1/I4}, {r_reg[data]__0[11] r[writedata][11]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hEAEAAAEA2A2AAA2A, 
LOC: SLICE_X2Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][12]_i_1 - 
nets: {r[writedata][12]_i_1_n_0 r[writedata][12]_i_1/O}, {ahbsi[hwdata][12] r[writedata][12]_i_1/I0}, {r_reg[brmw]__0 r[writedata][12]_i_1/I1}, {p_0_in30_in r[writedata][12]_i_1/I2}, {memo[address][1] r[writedata][12]_i_1/I3}, {memo[address][0] r[writedata][12]_i_1/I4}, {r_reg[data]__0[12] r[writedata][12]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hEAEAAAEA2A2AAA2A, 
LOC: SLICE_X2Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][13]_i_1 - 
nets: {r[writedata][13]_i_1_n_0 r[writedata][13]_i_1/O}, {ahbsi[hwdata][13] r[writedata][13]_i_1/I0}, {r_reg[brmw]__0 r[writedata][13]_i_1/I1}, {p_0_in30_in r[writedata][13]_i_1/I2}, {memo[address][1] r[writedata][13]_i_1/I3}, {memo[address][0] r[writedata][13]_i_1/I4}, {r_reg[data]__0[13] r[writedata][13]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hEAEAAAEA2A2AAA2A, 
LOC: SLICE_X4Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][14]_i_1 - 
nets: {r[writedata][14]_i_1_n_0 r[writedata][14]_i_1/O}, {ahbsi[hwdata][14] r[writedata][14]_i_1/I0}, {r_reg[brmw]__0 r[writedata][14]_i_1/I1}, {p_0_in30_in r[writedata][14]_i_1/I2}, {memo[address][1] r[writedata][14]_i_1/I3}, {memo[address][0] r[writedata][14]_i_1/I4}, {r_reg[data]__0[14] r[writedata][14]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hEAEAAAEA2A2AAA2A, 
LOC: SLICE_X1Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][15]_i_1 - 
nets: {r[writedata][15]_i_1_n_0 r[writedata][15]_i_1/O}, {r_reg[bstate_n_0_][0] r[writedata][15]_i_1/I0}, {r_reg[bstate_n_0_][1] r[writedata][15]_i_1/I1}, {r_reg[bstate_n_0_][2] r[writedata][15]_i_1/I2}, {memo[bdrive][0] r[writedata][15]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0100, 
LOC: SLICE_X1Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[writedata][15]_i_2 - 
nets: {r[writedata][15]_i_2_n_0 r[writedata][15]_i_2/O}, {ahbsi[hwdata][15] r[writedata][15]_i_2/I0}, {r_reg[brmw]__0 r[writedata][15]_i_2/I1}, {p_0_in30_in r[writedata][15]_i_2/I2}, {memo[address][1] r[writedata][15]_i_2/I3}, {memo[address][0] r[writedata][15]_i_2/I4}, {r_reg[data]__0[15] r[writedata][15]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEAEAAAEA2A2AAA2A, 
LOC: SLICE_X4Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][16]_i_1 - 
nets: {ri[writedata][16] r[writedata][16]_i_1/O}, {r_reg[bstate_n_0_][0] r[writedata][16]_i_1/I0}, {r_reg[writedata8]__0[0] r[writedata][16]_i_1/I1}, {r[writedata][16]_i_2_n_0 r[writedata][16]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hF8, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][16]_i_2 - 
nets: {r[writedata][16]_i_2_n_0 r[writedata][16]_i_2/O}, {r[writedata][23]_i_5_n_0 r[writedata][16]_i_2/I0}, {ahbsi[hwdata][16] r[writedata][16]_i_2/I1}, {r[writedata][23]_i_6_n_0 r[writedata][16]_i_2/I2}, {r_reg[data]__0[16] r[writedata][16]_i_2/I3}, {ahbsi[hwdata][0] r[writedata][16]_i_2/I4}, {r[writedata][23]_i_7_n_0 r[writedata][16]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X1Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][17]_i_1 - 
nets: {ri[writedata][17] r[writedata][17]_i_1/O}, {r_reg[bstate_n_0_][0] r[writedata][17]_i_1/I0}, {r_reg[writedata8]__0[1] r[writedata][17]_i_1/I1}, {r[writedata][17]_i_2_n_0 r[writedata][17]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hF8, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][17]_i_2 - 
nets: {r[writedata][17]_i_2_n_0 r[writedata][17]_i_2/O}, {r[writedata][23]_i_5_n_0 r[writedata][17]_i_2/I0}, {ahbsi[hwdata][17] r[writedata][17]_i_2/I1}, {r[writedata][23]_i_6_n_0 r[writedata][17]_i_2/I2}, {r_reg[data]__0[17] r[writedata][17]_i_2/I3}, {ahbsi[hwdata][1] r[writedata][17]_i_2/I4}, {r[writedata][23]_i_7_n_0 r[writedata][17]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X0Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][18]_i_1 - 
nets: {ri[writedata][18] r[writedata][18]_i_1/O}, {r_reg[bstate_n_0_][0] r[writedata][18]_i_1/I0}, {r_reg[writedata8]__0[2] r[writedata][18]_i_1/I1}, {r[writedata][18]_i_2_n_0 r[writedata][18]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hF8, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][18]_i_2 - 
nets: {r[writedata][18]_i_2_n_0 r[writedata][18]_i_2/O}, {r[writedata][23]_i_5_n_0 r[writedata][18]_i_2/I0}, {ahbsi[hwdata][18] r[writedata][18]_i_2/I1}, {r[writedata][23]_i_6_n_0 r[writedata][18]_i_2/I2}, {r_reg[data]__0[18] r[writedata][18]_i_2/I3}, {ahbsi[hwdata][2] r[writedata][18]_i_2/I4}, {r[writedata][23]_i_7_n_0 r[writedata][18]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X1Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][19]_i_1 - 
nets: {ri[writedata][19] r[writedata][19]_i_1/O}, {r_reg[bstate_n_0_][0] r[writedata][19]_i_1/I0}, {r_reg[writedata8]__0[3] r[writedata][19]_i_1/I1}, {r[writedata][19]_i_2_n_0 r[writedata][19]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hF8, 
LOC: SLICE_X2Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][19]_i_2 - 
nets: {r[writedata][19]_i_2_n_0 r[writedata][19]_i_2/O}, {r[writedata][23]_i_5_n_0 r[writedata][19]_i_2/I0}, {ahbsi[hwdata][19] r[writedata][19]_i_2/I1}, {r[writedata][23]_i_6_n_0 r[writedata][19]_i_2/I2}, {r_reg[data]__0[19] r[writedata][19]_i_2/I3}, {ahbsi[hwdata][3] r[writedata][19]_i_2/I4}, {r[writedata][23]_i_7_n_0 r[writedata][19]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X0Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][1]_i_1 - 
nets: {r[writedata][1]_i_1_n_0 r[writedata][1]_i_1/O}, {ahbsi[hwdata][1] r[writedata][1]_i_1/I0}, {r[writedata][7]_i_2_n_0 r[writedata][1]_i_1/I1}, {r_reg[data]__0[1] r[writedata][1]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X0Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][20]_i_1 - 
nets: {ri[writedata][20] r[writedata][20]_i_1/O}, {r_reg[bstate_n_0_][0] r[writedata][20]_i_1/I0}, {r_reg[writedata8]__0[4] r[writedata][20]_i_1/I1}, {r[writedata][20]_i_2_n_0 r[writedata][20]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hF8, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][20]_i_2 - 
nets: {r[writedata][20]_i_2_n_0 r[writedata][20]_i_2/O}, {r[writedata][23]_i_5_n_0 r[writedata][20]_i_2/I0}, {ahbsi[hwdata][20] r[writedata][20]_i_2/I1}, {r[writedata][23]_i_6_n_0 r[writedata][20]_i_2/I2}, {r_reg[data]__0[20] r[writedata][20]_i_2/I3}, {ahbsi[hwdata][4] r[writedata][20]_i_2/I4}, {r[writedata][23]_i_7_n_0 r[writedata][20]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X2Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][21]_i_1 - 
nets: {ri[writedata][21] r[writedata][21]_i_1/O}, {r_reg[bstate_n_0_][0] r[writedata][21]_i_1/I0}, {r_reg[writedata8]__0[5] r[writedata][21]_i_1/I1}, {r[writedata][21]_i_2_n_0 r[writedata][21]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hF8, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][21]_i_2 - 
nets: {r[writedata][21]_i_2_n_0 r[writedata][21]_i_2/O}, {r[writedata][23]_i_5_n_0 r[writedata][21]_i_2/I0}, {ahbsi[hwdata][21] r[writedata][21]_i_2/I1}, {r[writedata][23]_i_6_n_0 r[writedata][21]_i_2/I2}, {r_reg[data]__0[21] r[writedata][21]_i_2/I3}, {ahbsi[hwdata][5] r[writedata][21]_i_2/I4}, {r[writedata][23]_i_7_n_0 r[writedata][21]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X2Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][22]_i_1 - 
nets: {ri[writedata][22] r[writedata][22]_i_1/O}, {r_reg[bstate_n_0_][0] r[writedata][22]_i_1/I0}, {r_reg[writedata8]__0[6] r[writedata][22]_i_1/I1}, {r[writedata][22]_i_2_n_0 r[writedata][22]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hF8, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][22]_i_2 - 
nets: {r[writedata][22]_i_2_n_0 r[writedata][22]_i_2/O}, {r[writedata][23]_i_5_n_0 r[writedata][22]_i_2/I0}, {ahbsi[hwdata][22] r[writedata][22]_i_2/I1}, {r[writedata][23]_i_6_n_0 r[writedata][22]_i_2/I2}, {r_reg[data]__0[22] r[writedata][22]_i_2/I3}, {ahbsi[hwdata][6] r[writedata][22]_i_2/I4}, {r[writedata][23]_i_7_n_0 r[writedata][22]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X2Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][23]_i_1 - 
nets: {r[writedata][23]_i_1_n_0 r[writedata][23]_i_1/O}, {r[writedata][23]_i_3_n_0 r[writedata][23]_i_1/I0}, {memo[bdrive][0] r[writedata][23]_i_1/I1}, {r_reg[bstate_n_0_][1] r[writedata][23]_i_1/I2}, {r_reg[bstate_n_0_][0] r[writedata][23]_i_1/I3}, {r_reg[ready8]__0 r[writedata][23]_i_1/I4}, {r_reg[bstate_n_0_][2] r[writedata][23]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF000000000080008, 
LOC: SLICE_X3Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][23]_i_10 - 
nets: {r[writedata][23]_i_10_n_0 r[writedata][23]_i_10/O}, {r_reg[bstate_n_0_][0] r[writedata][23]_i_10/I0}, {memo[address][0] r[writedata][23]_i_10/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X6Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[writedata][23]_i_11 - 
nets: {r[writedata][23]_i_11_n_0 r[writedata][23]_i_11/O}, {memo[address][1] r[writedata][23]_i_11/I0}, {r_reg[bstate_n_0_][0] r[writedata][23]_i_11/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X5Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[writedata][23]_i_2 - 
nets: {ri[writedata][23] r[writedata][23]_i_2/O}, {r_reg[bstate_n_0_][0] r[writedata][23]_i_2/I0}, {r_reg[writedata8]__0[7] r[writedata][23]_i_2/I1}, {r[writedata][23]_i_4_n_0 r[writedata][23]_i_2/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hF8, 
LOC: SLICE_X2Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][23]_i_3 - 
nets: {r[writedata][23]_i_3_n_0 r[writedata][23]_i_3/O}, {p_0_in30_in r[writedata][23]_i_3/I0}, {r_reg[busw_n_0_][0] r[writedata][23]_i_3/I1}, {memo[address][0] r[writedata][23]_i_3/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hEF, 
LOC: SLICE_X3Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][23]_i_4 - 
nets: {r[writedata][23]_i_4_n_0 r[writedata][23]_i_4/O}, {r[writedata][23]_i_5_n_0 r[writedata][23]_i_4/I0}, {ahbsi[hwdata][23] r[writedata][23]_i_4/I1}, {r[writedata][23]_i_6_n_0 r[writedata][23]_i_4/I2}, {r_reg[data]__0[23] r[writedata][23]_i_4/I3}, {ahbsi[hwdata][7] r[writedata][23]_i_4/I4}, {r[writedata][23]_i_7_n_0 r[writedata][23]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X1Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][23]_i_5 - 
nets: {r[writedata][23]_i_5_n_0 r[writedata][23]_i_5/O}, {memo[address][1] r[writedata][23]_i_5/I0}, {r[writedata][23]_i_8_n_0 r[writedata][23]_i_5/I1}, {memo[address][0] r[writedata][23]_i_5/I2}, {r_reg[bstate_n_0_][0] r[writedata][23]_i_5/I3}, {r_reg[brmw]__0 r[writedata][23]_i_5/I4}, {p_0_in30_in r[writedata][23]_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h445444FF44544455, 
LOC: SLICE_X2Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][23]_i_6 - 
nets: {r[writedata][23]_i_6_n_0 r[writedata][23]_i_6/O}, {r[writedata][23]_i_9_n_0 r[writedata][23]_i_6/I0}, {r_reg[busw_n_0_][0] r[writedata][23]_i_6/I1}, {r[writedata][23]_i_10_n_0 r[writedata][23]_i_6/I2}, {p_0_in30_in r[writedata][23]_i_6/I3}, {r_reg[brmw]__0 r[writedata][23]_i_6/I4}, {r[writedata][23]_i_11_n_0 r[writedata][23]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFC0000050C00000, 
LOC: SLICE_X5Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][23]_i_7 - 
nets: {r[writedata][23]_i_7_n_0 r[writedata][23]_i_7/O}, {r_reg[bstate_n_0_][0] r[writedata][23]_i_7/I0}, {memo[address][1] r[writedata][23]_i_7/I1}, {r_reg[busw_n_0_][0] r[writedata][23]_i_7/I2}, {r_reg[brmw]__0 r[writedata][23]_i_7/I3}, {memo[address][0] r[writedata][23]_i_7/I4}, {p_0_in30_in r[writedata][23]_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000044440444, 
LOC: SLICE_X0Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][23]_i_8 - 
nets: {r[writedata][23]_i_8_n_0 r[writedata][23]_i_8/O}, {r_reg[busw_n_0_][0] r[writedata][23]_i_8/I0}, {p_0_in30_in r[writedata][23]_i_8/I1}, {r_reg[size_n_0_][1] r[writedata][23]_i_8/I2}, {r_reg[size_n_0_][0] r[writedata][23]_i_8/I3}, {r_reg[bstate_n_0_][0] r[writedata][23]_i_8/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0000DDD1, 
LOC: SLICE_X4Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[writedata][23]_i_9 - 
nets: {r[writedata][23]_i_9_n_0 r[writedata][23]_i_9/O}, {r_reg[size_n_0_][0] r[writedata][23]_i_9/I0}, {r_reg[size_n_0_][1] r[writedata][23]_i_9/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X6Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[writedata][24]_i_1 - 
nets: {ri[writedata][24] r[writedata][24]_i_1/O}, {r_reg[writedata8]__0[8] r[writedata][24]_i_1/I0}, {r_reg[bstate_n_0_][0] r[writedata][24]_i_1/I1}, {ahbsi[hwdata][0] r[writedata][24]_i_1/I2}, {r[writedata][31]_i_3_n_0 r[writedata][24]_i_1/I3}, {r[writedata][24]_i_2_n_0 r[writedata][24]_i_1/I4}, {r[writedata][24]_i_3_n_0 r[writedata][24]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFF888, 
LOC: SLICE_X3Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][24]_i_2 - 
nets: {r[writedata][24]_i_2_n_0 r[writedata][24]_i_2/O}, {p_0_in30_in r[writedata][24]_i_2/I0}, {r_reg[busw_n_0_][0] r[writedata][24]_i_2/I1}, {memo[address][0] r[writedata][24]_i_2/I2}, {r_reg[bstate_n_0_][0] r[writedata][24]_i_2/I3}, {memo[address][1] r[writedata][24]_i_2/I4}, {ahbsi[hwdata][16] r[writedata][24]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000001000000000, 
LOC: SLICE_X1Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][24]_i_3 - 
nets: {r[writedata][24]_i_3_n_0 r[writedata][24]_i_3/O}, {r[writedata][31]_i_6_n_0 r[writedata][24]_i_3/I0}, {ahbsi[hwdata][8] r[writedata][24]_i_3/I1}, {r[writedata][31]_i_7_n_0 r[writedata][24]_i_3/I2}, {r_reg[data]__0[24] r[writedata][24]_i_3/I3}, {ahbsi[hwdata][24] r[writedata][24]_i_3/I4}, {r[writedata][31]_i_8_n_0 r[writedata][24]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X4Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][25]_i_1 - 
nets: {ri[writedata][25] r[writedata][25]_i_1/O}, {r_reg[writedata8]__0[9] r[writedata][25]_i_1/I0}, {r_reg[bstate_n_0_][0] r[writedata][25]_i_1/I1}, {ahbsi[hwdata][1] r[writedata][25]_i_1/I2}, {r[writedata][31]_i_3_n_0 r[writedata][25]_i_1/I3}, {r[writedata][25]_i_2_n_0 r[writedata][25]_i_1/I4}, {r[writedata][25]_i_3_n_0 r[writedata][25]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFF888, 
LOC: SLICE_X0Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][25]_i_2 - 
nets: {r[writedata][25]_i_2_n_0 r[writedata][25]_i_2/O}, {p_0_in30_in r[writedata][25]_i_2/I0}, {r_reg[busw_n_0_][0] r[writedata][25]_i_2/I1}, {memo[address][0] r[writedata][25]_i_2/I2}, {r_reg[bstate_n_0_][0] r[writedata][25]_i_2/I3}, {memo[address][1] r[writedata][25]_i_2/I4}, {ahbsi[hwdata][17] r[writedata][25]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000001000000000, 
LOC: SLICE_X0Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][25]_i_3 - 
nets: {r[writedata][25]_i_3_n_0 r[writedata][25]_i_3/O}, {r[writedata][31]_i_6_n_0 r[writedata][25]_i_3/I0}, {ahbsi[hwdata][9] r[writedata][25]_i_3/I1}, {r[writedata][31]_i_7_n_0 r[writedata][25]_i_3/I2}, {r_reg[data]__0[25] r[writedata][25]_i_3/I3}, {ahbsi[hwdata][25] r[writedata][25]_i_3/I4}, {r[writedata][31]_i_8_n_0 r[writedata][25]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X1Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][26]_i_1 - 
nets: {ri[writedata][26] r[writedata][26]_i_1/O}, {r_reg[writedata8]__0[10] r[writedata][26]_i_1/I0}, {r_reg[bstate_n_0_][0] r[writedata][26]_i_1/I1}, {ahbsi[hwdata][2] r[writedata][26]_i_1/I2}, {r[writedata][31]_i_3_n_0 r[writedata][26]_i_1/I3}, {r[writedata][26]_i_2_n_0 r[writedata][26]_i_1/I4}, {r[writedata][26]_i_3_n_0 r[writedata][26]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFF888, 
LOC: SLICE_X1Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][26]_i_2 - 
nets: {r[writedata][26]_i_2_n_0 r[writedata][26]_i_2/O}, {p_0_in30_in r[writedata][26]_i_2/I0}, {r_reg[busw_n_0_][0] r[writedata][26]_i_2/I1}, {memo[address][0] r[writedata][26]_i_2/I2}, {r_reg[bstate_n_0_][0] r[writedata][26]_i_2/I3}, {memo[address][1] r[writedata][26]_i_2/I4}, {ahbsi[hwdata][18] r[writedata][26]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000001000000000, 
LOC: SLICE_X1Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][26]_i_3 - 
nets: {r[writedata][26]_i_3_n_0 r[writedata][26]_i_3/O}, {r[writedata][31]_i_6_n_0 r[writedata][26]_i_3/I0}, {ahbsi[hwdata][10] r[writedata][26]_i_3/I1}, {r[writedata][31]_i_7_n_0 r[writedata][26]_i_3/I2}, {r_reg[data]__0[26] r[writedata][26]_i_3/I3}, {ahbsi[hwdata][26] r[writedata][26]_i_3/I4}, {r[writedata][31]_i_8_n_0 r[writedata][26]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X2Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][27]_i_1 - 
nets: {ri[writedata][27] r[writedata][27]_i_1/O}, {r_reg[writedata8]__0[11] r[writedata][27]_i_1/I0}, {r_reg[bstate_n_0_][0] r[writedata][27]_i_1/I1}, {ahbsi[hwdata][3] r[writedata][27]_i_1/I2}, {r[writedata][31]_i_3_n_0 r[writedata][27]_i_1/I3}, {r[writedata][27]_i_2_n_0 r[writedata][27]_i_1/I4}, {r[writedata][27]_i_3_n_0 r[writedata][27]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFF888, 
LOC: SLICE_X1Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][27]_i_2 - 
nets: {r[writedata][27]_i_2_n_0 r[writedata][27]_i_2/O}, {p_0_in30_in r[writedata][27]_i_2/I0}, {r_reg[busw_n_0_][0] r[writedata][27]_i_2/I1}, {memo[address][0] r[writedata][27]_i_2/I2}, {r_reg[bstate_n_0_][0] r[writedata][27]_i_2/I3}, {memo[address][1] r[writedata][27]_i_2/I4}, {ahbsi[hwdata][19] r[writedata][27]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000001000000000, 
LOC: SLICE_X0Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][27]_i_3 - 
nets: {r[writedata][27]_i_3_n_0 r[writedata][27]_i_3/O}, {r[writedata][31]_i_6_n_0 r[writedata][27]_i_3/I0}, {ahbsi[hwdata][11] r[writedata][27]_i_3/I1}, {r[writedata][31]_i_7_n_0 r[writedata][27]_i_3/I2}, {r_reg[data]__0[27] r[writedata][27]_i_3/I3}, {ahbsi[hwdata][27] r[writedata][27]_i_3/I4}, {r[writedata][31]_i_8_n_0 r[writedata][27]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X2Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][28]_i_1 - 
nets: {ri[writedata][28] r[writedata][28]_i_1/O}, {r_reg[writedata8]__0[12] r[writedata][28]_i_1/I0}, {r_reg[bstate_n_0_][0] r[writedata][28]_i_1/I1}, {ahbsi[hwdata][4] r[writedata][28]_i_1/I2}, {r[writedata][31]_i_3_n_0 r[writedata][28]_i_1/I3}, {r[writedata][28]_i_2_n_0 r[writedata][28]_i_1/I4}, {r[writedata][28]_i_3_n_0 r[writedata][28]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFF888, 
LOC: SLICE_X3Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][28]_i_2 - 
nets: {r[writedata][28]_i_2_n_0 r[writedata][28]_i_2/O}, {p_0_in30_in r[writedata][28]_i_2/I0}, {r_reg[busw_n_0_][0] r[writedata][28]_i_2/I1}, {memo[address][0] r[writedata][28]_i_2/I2}, {r_reg[bstate_n_0_][0] r[writedata][28]_i_2/I3}, {memo[address][1] r[writedata][28]_i_2/I4}, {ahbsi[hwdata][20] r[writedata][28]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000001000000000, 
LOC: SLICE_X2Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][28]_i_3 - 
nets: {r[writedata][28]_i_3_n_0 r[writedata][28]_i_3/O}, {r[writedata][31]_i_6_n_0 r[writedata][28]_i_3/I0}, {ahbsi[hwdata][12] r[writedata][28]_i_3/I1}, {r[writedata][31]_i_7_n_0 r[writedata][28]_i_3/I2}, {r_reg[data]__0[28] r[writedata][28]_i_3/I3}, {ahbsi[hwdata][28] r[writedata][28]_i_3/I4}, {r[writedata][31]_i_8_n_0 r[writedata][28]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X3Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][29]_i_1 - 
nets: {ri[writedata][29] r[writedata][29]_i_1/O}, {r_reg[writedata8]__0[13] r[writedata][29]_i_1/I0}, {r_reg[bstate_n_0_][0] r[writedata][29]_i_1/I1}, {ahbsi[hwdata][5] r[writedata][29]_i_1/I2}, {r[writedata][31]_i_3_n_0 r[writedata][29]_i_1/I3}, {r[writedata][29]_i_2_n_0 r[writedata][29]_i_1/I4}, {r[writedata][29]_i_3_n_0 r[writedata][29]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFF888, 
LOC: SLICE_X2Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][29]_i_2 - 
nets: {r[writedata][29]_i_2_n_0 r[writedata][29]_i_2/O}, {p_0_in30_in r[writedata][29]_i_2/I0}, {r_reg[busw_n_0_][0] r[writedata][29]_i_2/I1}, {memo[address][0] r[writedata][29]_i_2/I2}, {r_reg[bstate_n_0_][0] r[writedata][29]_i_2/I3}, {memo[address][1] r[writedata][29]_i_2/I4}, {ahbsi[hwdata][21] r[writedata][29]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000001000000000, 
LOC: SLICE_X1Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][29]_i_3 - 
nets: {r[writedata][29]_i_3_n_0 r[writedata][29]_i_3/O}, {r[writedata][31]_i_6_n_0 r[writedata][29]_i_3/I0}, {ahbsi[hwdata][13] r[writedata][29]_i_3/I1}, {r[writedata][31]_i_7_n_0 r[writedata][29]_i_3/I2}, {r_reg[data]__0[29] r[writedata][29]_i_3/I3}, {ahbsi[hwdata][29] r[writedata][29]_i_3/I4}, {r[writedata][31]_i_8_n_0 r[writedata][29]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X4Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][2]_i_1 - 
nets: {r[writedata][2]_i_1_n_0 r[writedata][2]_i_1/O}, {ahbsi[hwdata][2] r[writedata][2]_i_1/I0}, {r[writedata][7]_i_2_n_0 r[writedata][2]_i_1/I1}, {r_reg[data]__0[2] r[writedata][2]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X2Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][30]_i_1 - 
nets: {ri[writedata][30] r[writedata][30]_i_1/O}, {r_reg[writedata8]__0[14] r[writedata][30]_i_1/I0}, {r_reg[bstate_n_0_][0] r[writedata][30]_i_1/I1}, {ahbsi[hwdata][6] r[writedata][30]_i_1/I2}, {r[writedata][31]_i_3_n_0 r[writedata][30]_i_1/I3}, {r[writedata][30]_i_2_n_0 r[writedata][30]_i_1/I4}, {r[writedata][30]_i_3_n_0 r[writedata][30]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFF888, 
LOC: SLICE_X1Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][30]_i_2 - 
nets: {r[writedata][30]_i_2_n_0 r[writedata][30]_i_2/O}, {p_0_in30_in r[writedata][30]_i_2/I0}, {r_reg[busw_n_0_][0] r[writedata][30]_i_2/I1}, {memo[address][0] r[writedata][30]_i_2/I2}, {r_reg[bstate_n_0_][0] r[writedata][30]_i_2/I3}, {memo[address][1] r[writedata][30]_i_2/I4}, {ahbsi[hwdata][22] r[writedata][30]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000001000000000, 
LOC: SLICE_X2Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][30]_i_3 - 
nets: {r[writedata][30]_i_3_n_0 r[writedata][30]_i_3/O}, {r[writedata][31]_i_6_n_0 r[writedata][30]_i_3/I0}, {ahbsi[hwdata][14] r[writedata][30]_i_3/I1}, {r[writedata][31]_i_7_n_0 r[writedata][30]_i_3/I2}, {r_reg[data]__0[30] r[writedata][30]_i_3/I3}, {ahbsi[hwdata][30] r[writedata][30]_i_3/I4}, {r[writedata][31]_i_8_n_0 r[writedata][30]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X1Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][31]_i_1 - 
nets: {r[writedata][31]_i_1_n_0 r[writedata][31]_i_1/O}, {r_reg[ready8]__0 r[writedata][31]_i_1/I0}, {memo[bdrive][0] r[writedata][31]_i_1/I1}, {r_reg[bstate_n_0_][2] r[writedata][31]_i_1/I2}, {r_reg[bstate_n_0_][1] r[writedata][31]_i_1/I3}, {r_reg[bstate_n_0_][0] r[writedata][31]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA000000C, 
LOC: SLICE_X3Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[writedata][31]_i_2 - 
nets: {ri[writedata][31] r[writedata][31]_i_2/O}, {r_reg[writedata8]__0[15] r[writedata][31]_i_2/I0}, {r_reg[bstate_n_0_][0] r[writedata][31]_i_2/I1}, {ahbsi[hwdata][7] r[writedata][31]_i_2/I2}, {r[writedata][31]_i_3_n_0 r[writedata][31]_i_2/I3}, {r[writedata][31]_i_4_n_0 r[writedata][31]_i_2/I4}, {r[writedata][31]_i_5_n_0 r[writedata][31]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFF888, 
LOC: SLICE_X2Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][31]_i_3 - 
nets: {r[writedata][31]_i_3_n_0 r[writedata][31]_i_3/O}, {r_reg[bstate_n_0_][0] r[writedata][31]_i_3/I0}, {memo[address][1] r[writedata][31]_i_3/I1}, {memo[address][0] r[writedata][31]_i_3/I2}, {r_reg[busw_n_0_][0] r[writedata][31]_i_3/I3}, {p_0_in30_in r[writedata][31]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00000040, 
LOC: SLICE_X3Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[writedata][31]_i_4 - 
nets: {r[writedata][31]_i_4_n_0 r[writedata][31]_i_4/O}, {p_0_in30_in r[writedata][31]_i_4/I0}, {r_reg[busw_n_0_][0] r[writedata][31]_i_4/I1}, {memo[address][0] r[writedata][31]_i_4/I2}, {r_reg[bstate_n_0_][0] r[writedata][31]_i_4/I3}, {memo[address][1] r[writedata][31]_i_4/I4}, {ahbsi[hwdata][23] r[writedata][31]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000001000000000, 
LOC: SLICE_X2Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][31]_i_5 - 
nets: {r[writedata][31]_i_5_n_0 r[writedata][31]_i_5/O}, {r[writedata][31]_i_6_n_0 r[writedata][31]_i_5/I0}, {ahbsi[hwdata][15] r[writedata][31]_i_5/I1}, {r[writedata][31]_i_7_n_0 r[writedata][31]_i_5/I2}, {r_reg[data]__0[31] r[writedata][31]_i_5/I3}, {ahbsi[hwdata][31] r[writedata][31]_i_5/I4}, {r[writedata][31]_i_8_n_0 r[writedata][31]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X4Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][31]_i_6 - 
nets: {r[writedata][31]_i_6_n_0 r[writedata][31]_i_6/O}, {memo[address][0] r[writedata][31]_i_6/I0}, {p_0_in30_in r[writedata][31]_i_6/I1}, {r_reg[busw_n_0_][0] r[writedata][31]_i_6/I2}, {memo[address][1] r[writedata][31]_i_6/I3}, {r_reg[brmw]__0 r[writedata][31]_i_6/I4}, {r_reg[bstate_n_0_][0] r[writedata][31]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000011003100, 
LOC: SLICE_X4Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][31]_i_7 - 
nets: {r[writedata][31]_i_7_n_0 r[writedata][31]_i_7/O}, {r_reg[busw_n_0_][0] r[writedata][31]_i_7/I0}, {memo[address][0] r[writedata][31]_i_7/I1}, {p_0_in30_in r[writedata][31]_i_7/I2}, {r_reg[brmw]__0 r[writedata][31]_i_7/I3}, {memo[address][1] r[writedata][31]_i_7/I4}, {r_reg[bstate_n_0_][0] r[writedata][31]_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00000000F800C800, 
LOC: SLICE_X4Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][31]_i_8 - 
nets: {r[writedata][31]_i_8_n_0 r[writedata][31]_i_8/O}, {memo[address][1] r[writedata][31]_i_8/I0}, {memo[address][0] r[writedata][31]_i_8/I1}, {r_reg[busw_n_0_][0] r[writedata][31]_i_8/I2}, {r_reg[bstate_n_0_][0] r[writedata][31]_i_8/I3}, {r_reg[brmw]__0 r[writedata][31]_i_8/I4}, {p_0_in30_in r[writedata][31]_i_8/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h001100FF00110051, 
LOC: SLICE_X2Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][3]_i_1 - 
nets: {r[writedata][3]_i_1_n_0 r[writedata][3]_i_1/O}, {ahbsi[hwdata][3] r[writedata][3]_i_1/I0}, {r[writedata][7]_i_2_n_0 r[writedata][3]_i_1/I1}, {r_reg[data]__0[3] r[writedata][3]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X2Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][4]_i_1 - 
nets: {r[writedata][4]_i_1_n_0 r[writedata][4]_i_1/O}, {ahbsi[hwdata][4] r[writedata][4]_i_1/I0}, {r[writedata][7]_i_2_n_0 r[writedata][4]_i_1/I1}, {r_reg[data]__0[4] r[writedata][4]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X1Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][5]_i_1 - 
nets: {r[writedata][5]_i_1_n_0 r[writedata][5]_i_1/O}, {ahbsi[hwdata][5] r[writedata][5]_i_1/I0}, {r[writedata][7]_i_2_n_0 r[writedata][5]_i_1/I1}, {r_reg[data]__0[5] r[writedata][5]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X2Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][6]_i_1 - 
nets: {r[writedata][6]_i_1_n_0 r[writedata][6]_i_1/O}, {ahbsi[hwdata][6] r[writedata][6]_i_1/I0}, {r[writedata][7]_i_2_n_0 r[writedata][6]_i_1/I1}, {r_reg[data]__0[6] r[writedata][6]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X2Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][7]_i_1 - 
nets: {r[writedata][7]_i_1_n_0 r[writedata][7]_i_1/O}, {ahbsi[hwdata][7] r[writedata][7]_i_1/I0}, {r[writedata][7]_i_2_n_0 r[writedata][7]_i_1/I1}, {r_reg[data]__0[7] r[writedata][7]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X1Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[writedata][7]_i_2 - 
nets: {r[writedata][7]_i_2_n_0 r[writedata][7]_i_2/O}, {r_reg[brmw]__0 r[writedata][7]_i_2/I0}, {p_0_in30_in r[writedata][7]_i_2/I1}, {memo[address][1] r[writedata][7]_i_2/I2}, {r_reg[size_n_0_][1] r[writedata][7]_i_2/I3}, {r_reg[size_n_0_][0] r[writedata][7]_i_2/I4}, {memo[address][0] r[writedata][7]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hF7F7F7F7F7F7F777, 
LOC: SLICE_X3Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][8]_i_1 - 
nets: {r[writedata][8]_i_1_n_0 r[writedata][8]_i_1/O}, {ahbsi[hwdata][8] r[writedata][8]_i_1/I0}, {r_reg[brmw]__0 r[writedata][8]_i_1/I1}, {p_0_in30_in r[writedata][8]_i_1/I2}, {memo[address][1] r[writedata][8]_i_1/I3}, {memo[address][0] r[writedata][8]_i_1/I4}, {r_reg[data]__0[8] r[writedata][8]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hEAEAAAEA2A2AAA2A, 
LOC: SLICE_X4Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writedata][9]_i_1 - 
nets: {r[writedata][9]_i_1_n_0 r[writedata][9]_i_1/O}, {ahbsi[hwdata][9] r[writedata][9]_i_1/I0}, {r_reg[brmw]__0 r[writedata][9]_i_1/I1}, {p_0_in30_in r[writedata][9]_i_1/I2}, {memo[address][1] r[writedata][9]_i_1/I3}, {memo[address][0] r[writedata][9]_i_1/I4}, {r_reg[data]__0[9] r[writedata][9]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEAEAAAEA2A2AAA2A, 
LOC: SLICE_X1Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writen]_i_1 - 
nets: {r[writen]_i_1_n_0 r[writen]_i_1/O}, {r[writen]_i_2_n_0 r[writen]_i_1/I0}, {rst r[writen]_i_1/I1}, {p_2_in[25] r[writen]_i_1/I2}, {r_reg[echeck]__0 r[writen]_i_1/I3}, {r_reg[bexcn_n_0_] r[writen]_i_1/I4}, {r[ramsn][0]_i_2_n_0 r[writen]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBBBBFBBBFFFFFFFF, 
LOC: SLICE_X4Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writen]_i_2 - 
nets: {r[writen]_i_2_n_0 r[writen]_i_2/O}, {memo[read] r[writen]_i_2/I0}, {r[echeck]_i_3_n_0 r[writen]_i_2/I1}, {r[writen]_i_3_n_0 r[writen]_i_2/I2}, {r_reg[bstate_n_0_][0] r[writen]_i_2/I3}, {r[mben][1]_i_2_n_0 r[writen]_i_2/I4}, {memo[writen] r[writen]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF30BA300030BA, 
LOC: SLICE_X4Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[writen]_i_3 - 
nets: {r[writen]_i_3_n_0 r[writen]_i_3/O}, {r_reg[ready8]__0 r[writen]_i_3/I0}, {r_reg[bstate_n_0_][2] r[writen]_i_3/I1}, {r_reg[size_n_0_][1] r[writen]_i_3/I2}, {memo[address][0] r[writen]_i_3/I3}, {memo[address][1] r[writen]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h7FFF7F7F, 
LOC: SLICE_X3Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ws][0]_i_1 - 
nets: {r[ws][0]_i_1_n_0 r[ws][0]_i_1/O}, {p_2_in[4] r[ws][0]_i_1/I0}, {r[ws][0]_i_2_n_0 r[ws][0]_i_1/I1}, {r[ws][0]_i_3_n_0 r[ws][0]_i_1/I2}, {r[ws][0]_i_4_n_0 r[ws][0]_i_1/I3}, {r[ws][0]_i_5_n_0 r[ws][0]_i_1/I4}, {r[ws][0]_i_6_n_0 r[ws][0]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFF8, 
LOC: SLICE_X6Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][0]_i_10 - 
nets: {r[ws][0]_i_10_n_0 r[ws][0]_i_10/O}, {p_2_in[0] r[ws][0]_i_10/I0}, {r_reg[area_n_0_][2] r[ws][0]_i_10/I1}, {r_reg[mcfg2][ramrws_n_0_][0] r[ws][0]_i_10/I2}, {p_0_in r[ws][0]_i_10/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h00E2, 
LOC: SLICE_X7Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ws][0]_i_11 - 
nets: {r[ws][0]_i_11_n_0 r[ws][0]_i_11/O}, {r_reg[bstate_n_0_][0] r[ws][0]_i_11/I0}, {r_reg[ready]__0 r[ws][0]_i_11/I1}, {r_reg[ready8]__0 r[ws][0]_i_11/I2}, {r_reg[bstate_n_0_][1] r[ws][0]_i_11/I3}, {r_reg[bstate_n_0_][2] r[ws][0]_i_11/I4}, {memo[read] r[ws][0]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h505044FF50504400, 
LOC: SLICE_X7Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][0]_i_2 - 
nets: {r[ws][0]_i_2_n_0 r[ws][0]_i_2/O}, {p_0_in r[ws][0]_i_2/I0}, {r_reg[area_n_0_][2] r[ws][0]_i_2/I1}, {memo[read] r[ws][0]_i_2/I2}, {r_reg[bstate_n_0_][1] r[ws][0]_i_2/I3}, {r_reg[bstate_n_0_][2] r[ws][0]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X4Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ws][0]_i_3 - 
nets: {r[ws][0]_i_3_n_0 r[ws][0]_i_3/O}, {r_reg[ws_n_0_][0] r[ws][0]_i_3/I0}, {r_reg[bstate_n_0_][1] r[ws][0]_i_3/I1}, {r_reg[bstate_n_0_][2] r[ws][0]_i_3/I2}, {r_reg[ready]__0 r[ws][0]_i_3/I3}, {r_reg[bstate_n_0_][0] r[ws][0]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h04040004, 
LOC: SLICE_X4Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ws][0]_i_4 - 
nets: {r[ws][0]_i_4_n_0 r[ws][0]_i_4/O}, {r_reg[ws_n_0_][0] r[ws][0]_i_4/I0}, {r_reg[ws_n_0_][2] r[ws][0]_i_4/I1}, {r_reg[ws_n_0_][1] r[ws][0]_i_4/I2}, {r_reg[ws_n_0_][3] r[ws][0]_i_4/I3}, {r[ws][0]_i_7_n_0 r[ws][0]_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h55540000, 
LOC: SLICE_X5Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ws][0]_i_5 - 
nets: {r[ws][0]_i_5_n_0 r[ws][0]_i_5/O}, {r_reg[bstate_n_0_][2] r[ws][0]_i_5/I0}, {p_0_in r[ws][0]_i_5/I1}, {p_2_in[20] r[ws][0]_i_5/I2}, {r_reg[bstate_n_0_][1] r[ws][0]_i_5/I3}, {r_reg[bstate_n_0_][0] r[ws][0]_i_5/I4}, {r_reg[ready]__0 r[ws][0]_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0040404000400040, 
LOC: SLICE_X6Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][0]_i_6 - 
nets: {r[ws][0]_i_6_n_0 r[ws][0]_i_6/O}, {r[ws][0]_i_8_n_0 r[ws][0]_i_6/I0}, {r[ws][0]_i_9_n_0 r[ws][0]_i_6/I1}, {r[ws][0]_i_10_n_0 r[ws][0]_i_6/I2}, {r[ws][0]_i_11_n_0 r[ws][0]_i_6/I3}, {r_reg[bstate_n_0_][2] r[ws][0]_i_6/I4}, {r_reg[ws_n_0_][0] r[ws][0]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFEEEFEEEFEFEFEEE, 
LOC: SLICE_X7Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][0]_i_7 - 
nets: {r[ws][0]_i_7_n_0 r[ws][0]_i_7/O}, {r_reg[bstate_n_0_][0] r[ws][0]_i_7/I0}, {r_reg[ready8]__0 r[ws][0]_i_7/I1}, {r_reg[bstate_n_0_][2] r[ws][0]_i_7/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB0, 
LOC: SLICE_X2Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ws][0]_i_8 - 
nets: {r[ws][0]_i_8_n_0 r[ws][0]_i_8/O}, {p_0_in r[ws][0]_i_8/I0}, {p_2_in[20] r[ws][0]_i_8/I1}, {r_reg[ws_n_0_][0] r[ws][0]_i_8/I2}, {r_reg[ready8]__0 r[ws][0]_i_8/I3}, {r_reg[bstate_n_0_][2] r[ws][0]_i_8/I4}, {r_reg[bstate_n_0_][0] r[ws][0]_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0808080888080808, 
LOC: SLICE_X7Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][0]_i_9 - 
nets: {r[ws][0]_i_9_n_0 r[ws][0]_i_9/O}, {p_0_in r[ws][0]_i_9/I0}, {r_reg[mcfg2][ramwws_n_0_][0] r[ws][0]_i_9/I1}, {r_reg[area_n_0_][2] r[ws][0]_i_9/I2}, {memo[read] r[ws][0]_i_9/I3}, {r_reg[bstate_n_0_][1] r[ws][0]_i_9/I4}, {r_reg[bstate_n_0_][2] r[ws][0]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000040, 
LOC: SLICE_X6Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][1]_i_1 - 
nets: {r[ws][1]_i_1_n_0 r[ws][1]_i_1/O}, {r[ws][3]_i_5_n_0 r[ws][1]_i_1/I0}, {p_2_in[21] r[ws][1]_i_1/I1}, {r[ws][1]_i_2_n_0 r[ws][1]_i_1/I2}, {r[ws][1]_i_3_n_0 r[ws][1]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hFFF8, 
LOC: SLICE_X6Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ws][1]_i_2 - 
nets: {r[ws][1]_i_2_n_0 r[ws][1]_i_2/O}, {r_reg[ws_n_0_][0] r[ws][1]_i_2/I0}, {r_reg[ws_n_0_][1] r[ws][1]_i_2/I1}, {r[ws][3]_i_11_n_0 r[ws][1]_i_2/I2}, {p_2_in[5] r[ws][1]_i_2/I3}, {r[ws][0]_i_2_n_0 r[ws][1]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFF909090, 
LOC: SLICE_X5Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ws][1]_i_3 - 
nets: {r[ws][1]_i_3_n_0 r[ws][1]_i_3/O}, {r[ws][1]_i_4_n_0 r[ws][1]_i_3/I0}, {r_reg[mcfg2][ramrws_n_0_][1] r[ws][1]_i_3/I1}, {r[ws][3]_i_9_n_0 r[ws][1]_i_3/I2}, {p_0_in r[ws][1]_i_3/I3}, {r_reg[area_n_0_][2] r[ws][1]_i_3/I4}, {p_2_in[1] r[ws][1]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00EA00F000EA0000, 
LOC: SLICE_X6Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][1]_i_4 - 
nets: {r[ws][1]_i_4_n_0 r[ws][1]_i_4/O}, {r_reg[mcfg2][ramwws_n_0_][1] r[ws][1]_i_4/I0}, {memo[read] r[ws][1]_i_4/I1}, {r_reg[bstate_n_0_][1] r[ws][1]_i_4/I2}, {r_reg[bstate_n_0_][2] r[ws][1]_i_4/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h0002, 
LOC: SLICE_X6Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ws][2]_i_1 - 
nets: {r[ws][2]_i_1_n_0 r[ws][2]_i_1/O}, {r[ws][2]_i_2_n_0 r[ws][2]_i_1/I0}, {r[ws][3]_i_5_n_0 r[ws][2]_i_1/I1}, {p_2_in[22] r[ws][2]_i_1/I2}, {r[ws][2]_i_3_n_0 r[ws][2]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFEA, 
LOC: SLICE_X3Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ws][2]_i_2 - 
nets: {r[ws][2]_i_2_n_0 r[ws][2]_i_2/O}, {p_2_in[6] r[ws][2]_i_2/I0}, {r[ws][3]_i_8_n_0 r[ws][2]_i_2/I1}, {r[ws][3]_i_9_n_0 r[ws][2]_i_2/I2}, {p_0_in r[ws][2]_i_2/I3}, {r_reg[area_n_0_][2] r[ws][2]_i_2/I4}, {p_2_in[2] r[ws][2]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000F200000022, 
LOC: SLICE_X4Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][2]_i_3 - 
nets: {r[ws][2]_i_3_n_0 r[ws][2]_i_3/O}, {r[ws][3]_i_11_n_0 r[ws][2]_i_3/I0}, {r_reg[ws_n_0_][2] r[ws][2]_i_3/I1}, {r_reg[ws_n_0_][0] r[ws][2]_i_3/I2}, {r_reg[ws_n_0_][1] r[ws][2]_i_3/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8882, 
LOC: SLICE_X5Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ws][3]_i_1 - 
nets: {v[ws] r[ws][3]_i_1/O}, {r[ws][3]_i_3_n_0 r[ws][3]_i_1/I0}, {r_reg[bstate_n_0_][1] r[ws][3]_i_1/I1}, {r_reg[ws_n_0_][3] r[ws][3]_i_1/I2}, {r_reg[ws_n_0_][1] r[ws][3]_i_1/I3}, {r_reg[ws_n_0_][2] r[ws][3]_i_1/I4}, {r_reg[ws_n_0_][0] r[ws][3]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hEEEEEEEEEEEEEEEA, 
LOC: SLICE_X6Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][3]_i_10 - 
nets: {r[ws][3]_i_10_n_0 r[ws][3]_i_10/O}, {r_reg[ready]__0 r[ws][3]_i_10/I0}, {r_reg[bstate_n_0_][0] r[ws][3]_i_10/I1}, {r_reg[bstate_n_0_][1] r[ws][3]_i_10/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h2F, 
LOC: SLICE_X4Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ws][3]_i_11 - 
nets: {r[ws][3]_i_11_n_0 r[ws][3]_i_11/O}, {r_reg[bstate_n_0_][1] r[ws][3]_i_11/I0}, {r_reg[ready]__0 r[ws][3]_i_11/I1}, {r[address][31]_i_4_n_0 r[ws][3]_i_11/I2}, {r_reg[bstate_n_0_][0] r[ws][3]_i_11/I3}, {r_reg[ready8]__0 r[ws][3]_i_11/I4}, {r_reg[bstate_n_0_][2] r[ws][3]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF000F0F0AA22AA22, 
LOC: SLICE_X5Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][3]_i_2 - 
nets: {r[ws][3]_i_2_n_0 r[ws][3]_i_2/O}, {r[ws][3]_i_4_n_0 r[ws][3]_i_2/I0}, {r[ws][3]_i_5_n_0 r[ws][3]_i_2/I1}, {p_2_in[23] r[ws][3]_i_2/I2}, {r[ws][3]_i_6_n_0 r[ws][3]_i_2/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hFFEA, 
LOC: SLICE_X3Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ws][3]_i_3 - 
nets: {r[ws][3]_i_3_n_0 r[ws][3]_i_3/O}, {r_reg[ready8]__0 r[ws][3]_i_3/I0}, {r_reg[bstate_n_0_][0] r[ws][3]_i_3/I1}, {r_reg[bstate_n_0_][1] r[ws][3]_i_3/I2}, {r_reg[bstate_n_0_][2] r[ws][3]_i_3/I3}, {r[ws][3]_i_7_n_0 r[ws][3]_i_3/I4}, {r_reg[ready]__0 r[ws][3]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hB033A033B003A003, 
LOC: SLICE_X6Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][3]_i_4 - 
nets: {r[ws][3]_i_4_n_0 r[ws][3]_i_4/O}, {p_2_in[7] r[ws][3]_i_4/I0}, {r[ws][3]_i_8_n_0 r[ws][3]_i_4/I1}, {r[ws][3]_i_9_n_0 r[ws][3]_i_4/I2}, {p_0_in r[ws][3]_i_4/I3}, {r_reg[area_n_0_][2] r[ws][3]_i_4/I4}, {p_2_in[3] r[ws][3]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000F200000022, 
LOC: SLICE_X4Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][3]_i_5 - 
nets: {r[ws][3]_i_5_n_0 r[ws][3]_i_5/O}, {r[ws][3]_i_10_n_0 r[ws][3]_i_5/I0}, {p_0_in r[ws][3]_i_5/I1}, {r_reg[bstate_n_0_][0] r[ws][3]_i_5/I2}, {r_reg[ready8]__0 r[ws][3]_i_5/I3}, {r[address][31]_i_4_n_0 r[ws][3]_i_5/I4}, {r_reg[bstate_n_0_][2] r[ws][3]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0C00CCCC88888888, 
LOC: SLICE_X4Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ws][3]_i_6 - 
nets: {r[ws][3]_i_6_n_0 r[ws][3]_i_6/O}, {r[ws][3]_i_11_n_0 r[ws][3]_i_6/I0}, {r_reg[ws_n_0_][3] r[ws][3]_i_6/I1}, {r_reg[ws_n_0_][2] r[ws][3]_i_6/I2}, {r_reg[ws_n_0_][1] r[ws][3]_i_6/I3}, {r_reg[ws_n_0_][0] r[ws][3]_i_6/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h88888882, 
LOC: SLICE_X5Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ws][3]_i_7 - 
nets: {r[ws][3]_i_7_n_0 r[ws][3]_i_7/O}, {p_2_in[26] r[ws][3]_i_7/I0}, {r_reg[brdyn]__0 r[ws][3]_i_7/I1}, {p_0_in r[ws][3]_i_7/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h7F, 
LOC: SLICE_X7Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ws][3]_i_8 - 
nets: {r[ws][3]_i_8_n_0 r[ws][3]_i_8/O}, {r_reg[bstate_n_0_][2] r[ws][3]_i_8/I0}, {r_reg[bstate_n_0_][1] r[ws][3]_i_8/I1}, {memo[read] r[ws][3]_i_8/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X4Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ws][3]_i_9 - 
nets: {r[ws][3]_i_9_n_0 r[ws][3]_i_9/O}, {r_reg[ws_n_0_][3] r[ws][3]_i_9/I0}, {r_reg[ws_n_0_][1] r[ws][3]_i_9/I1}, {r_reg[ws_n_0_][2] r[ws][3]_i_9/I2}, {r_reg[ws_n_0_][0] r[ws][3]_i_9/I3}, {r_reg[bstate_n_0_][2] r[ws][3]_i_9/I4}, {r[ws][0]_i_11_n_0 r[ws][3]_i_9/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF00010000, 
LOC: SLICE_X7Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r_reg[address][0] - 
nets: {memo[address][0] r_reg[address][0]/Q}, {clk r_reg[address][0]/C}, {v[address][31] r_reg[address][0]/CE}, {r[address][0]_i_1_n_0 r_reg[address][0]/D}, {<const0> r_reg[address][0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][10] - 
nets: {memo[address][10] r_reg[address][10]/Q}, {clk r_reg[address][10]/C}, {v[address][31] r_reg[address][10]/CE}, {ahbsi[haddr][10] r_reg[address][10]/D}, {<const0> r_reg[address][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][11] - 
nets: {memo[address][11] r_reg[address][11]/Q}, {clk r_reg[address][11]/C}, {v[address][31] r_reg[address][11]/CE}, {ahbsi[haddr][11] r_reg[address][11]/D}, {<const0> r_reg[address][11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][12] - 
nets: {memo[address][12] r_reg[address][12]/Q}, {clk r_reg[address][12]/C}, {v[address][31] r_reg[address][12]/CE}, {ahbsi[haddr][12] r_reg[address][12]/D}, {<const0> r_reg[address][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][13] - 
nets: {memo[address][13] r_reg[address][13]/Q}, {clk r_reg[address][13]/C}, {v[address][31] r_reg[address][13]/CE}, {ahbsi[haddr][13] r_reg[address][13]/D}, {<const0> r_reg[address][13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][14] - 
nets: {memo[address][14] r_reg[address][14]/Q}, {clk r_reg[address][14]/C}, {v[address][31] r_reg[address][14]/CE}, {ahbsi[haddr][14] r_reg[address][14]/D}, {<const0> r_reg[address][14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][15] - 
nets: {memo[address][15] r_reg[address][15]/Q}, {clk r_reg[address][15]/C}, {v[address][31] r_reg[address][15]/CE}, {ahbsi[haddr][15] r_reg[address][15]/D}, {<const0> r_reg[address][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][16] - 
nets: {memo[address][16] r_reg[address][16]/Q}, {clk r_reg[address][16]/C}, {v[address][31] r_reg[address][16]/CE}, {ahbsi[haddr][16] r_reg[address][16]/D}, {<const0> r_reg[address][16]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][17] - 
nets: {memo[address][17] r_reg[address][17]/Q}, {clk r_reg[address][17]/C}, {v[address][31] r_reg[address][17]/CE}, {ahbsi[haddr][17] r_reg[address][17]/D}, {<const0> r_reg[address][17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][18] - 
nets: {memo[address][18] r_reg[address][18]/Q}, {clk r_reg[address][18]/C}, {v[address][31] r_reg[address][18]/CE}, {ahbsi[haddr][18] r_reg[address][18]/D}, {<const0> r_reg[address][18]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][19] - 
nets: {memo[address][19] r_reg[address][19]/Q}, {clk r_reg[address][19]/C}, {v[address][31] r_reg[address][19]/CE}, {ahbsi[haddr][19] r_reg[address][19]/D}, {<const0> r_reg[address][19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][1] - 
nets: {memo[address][1] r_reg[address][1]/Q}, {clk r_reg[address][1]/C}, {<const1> r_reg[address][1]/CE}, {r[address][1]_i_1_n_0 r_reg[address][1]/D}, {<const0> r_reg[address][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][20] - 
nets: {memo[address][20] r_reg[address][20]/Q}, {clk r_reg[address][20]/C}, {v[address][31] r_reg[address][20]/CE}, {ahbsi[haddr][20] r_reg[address][20]/D}, {<const0> r_reg[address][20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][21] - 
nets: {memo[address][21] r_reg[address][21]/Q}, {clk r_reg[address][21]/C}, {v[address][31] r_reg[address][21]/CE}, {ahbsi[haddr][21] r_reg[address][21]/D}, {<const0> r_reg[address][21]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][22] - 
nets: {memo[address][22] r_reg[address][22]/Q}, {clk r_reg[address][22]/C}, {v[address][31] r_reg[address][22]/CE}, {ahbsi[haddr][22] r_reg[address][22]/D}, {<const0> r_reg[address][22]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][23] - 
nets: {memo[address][23] r_reg[address][23]/Q}, {clk r_reg[address][23]/C}, {v[address][31] r_reg[address][23]/CE}, {ahbsi[haddr][23] r_reg[address][23]/D}, {<const0> r_reg[address][23]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][24] - 
nets: {memo[address][24] r_reg[address][24]/Q}, {clk r_reg[address][24]/C}, {v[address][31] r_reg[address][24]/CE}, {ahbsi[haddr][24] r_reg[address][24]/D}, {<const0> r_reg[address][24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][25] - 
nets: {memo[address][25] r_reg[address][25]/Q}, {clk r_reg[address][25]/C}, {v[address][31] r_reg[address][25]/CE}, {ahbsi[haddr][25] r_reg[address][25]/D}, {<const0> r_reg[address][25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][26] - 
nets: {memo[address][26] r_reg[address][26]/Q}, {clk r_reg[address][26]/C}, {v[address][31] r_reg[address][26]/CE}, {ahbsi[haddr][26] r_reg[address][26]/D}, {<const0> r_reg[address][26]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][27] - 
nets: {memo[address][27] r_reg[address][27]/Q}, {clk r_reg[address][27]/C}, {v[address][31] r_reg[address][27]/CE}, {ahbsi[haddr][27] r_reg[address][27]/D}, {<const0> r_reg[address][27]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][28] - 
nets: {memo[address][28] r_reg[address][28]/Q}, {clk r_reg[address][28]/C}, {v[address][31] r_reg[address][28]/CE}, {ahbsi[haddr][28] r_reg[address][28]/D}, {<const0> r_reg[address][28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][29] - 
nets: {memo[address][29] r_reg[address][29]/Q}, {clk r_reg[address][29]/C}, {v[address][31] r_reg[address][29]/CE}, {ahbsi[haddr][29] r_reg[address][29]/D}, {<const0> r_reg[address][29]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][2] - 
nets: {memo[address][2] r_reg[address][2]/Q}, {clk r_reg[address][2]/C}, {v[address][31] r_reg[address][2]/CE}, {ahbsi[haddr][2] r_reg[address][2]/D}, {<const0> r_reg[address][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][30] - 
nets: {memo[address][30] r_reg[address][30]/Q}, {clk r_reg[address][30]/C}, {v[address][31] r_reg[address][30]/CE}, {ahbsi[haddr][30] r_reg[address][30]/D}, {<const0> r_reg[address][30]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][31] - 
nets: {memo[address][31] r_reg[address][31]/Q}, {clk r_reg[address][31]/C}, {v[address][31] r_reg[address][31]/CE}, {ahbsi[haddr][31] r_reg[address][31]/D}, {<const0> r_reg[address][31]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][3] - 
nets: {memo[address][3] r_reg[address][3]/Q}, {clk r_reg[address][3]/C}, {v[address][31] r_reg[address][3]/CE}, {ahbsi[haddr][3] r_reg[address][3]/D}, {<const0> r_reg[address][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][4] - 
nets: {memo[address][4] r_reg[address][4]/Q}, {clk r_reg[address][4]/C}, {v[address][31] r_reg[address][4]/CE}, {ahbsi[haddr][4] r_reg[address][4]/D}, {<const0> r_reg[address][4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][5] - 
nets: {memo[address][5] r_reg[address][5]/Q}, {clk r_reg[address][5]/C}, {v[address][31] r_reg[address][5]/CE}, {ahbsi[haddr][5] r_reg[address][5]/D}, {<const0> r_reg[address][5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][6] - 
nets: {memo[address][6] r_reg[address][6]/Q}, {clk r_reg[address][6]/C}, {v[address][31] r_reg[address][6]/CE}, {ahbsi[haddr][6] r_reg[address][6]/D}, {<const0> r_reg[address][6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][7] - 
nets: {memo[address][7] r_reg[address][7]/Q}, {clk r_reg[address][7]/C}, {v[address][31] r_reg[address][7]/CE}, {ahbsi[haddr][7] r_reg[address][7]/D}, {<const0> r_reg[address][7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][8] - 
nets: {memo[address][8] r_reg[address][8]/Q}, {clk r_reg[address][8]/C}, {v[address][31] r_reg[address][8]/CE}, {ahbsi[haddr][8] r_reg[address][8]/D}, {<const0> r_reg[address][8]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[address][9] - 
nets: {memo[address][9] r_reg[address][9]/Q}, {clk r_reg[address][9]/C}, {v[address][31] r_reg[address][9]/CE}, {ahbsi[haddr][9] r_reg[address][9]/D}, {<const0> r_reg[address][9]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[area][0] - 
nets: {p_0_in7_in r_reg[area][0]/Q}, {clk r_reg[area][0]/C}, {v[address]0 r_reg[area][0]/CE}, {ahbsi[hmbsel][0] r_reg[area][0]/D}, {<const0> r_reg[area][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[area][1] - 
nets: {p_0_in r_reg[area][1]/Q}, {clk r_reg[area][1]/C}, {v[address]0 r_reg[area][1]/CE}, {ahbsi[hmbsel][1] r_reg[area][1]/D}, {<const0> r_reg[area][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[area][2] - 
nets: {r_reg[area_n_0_][2] r_reg[area][2]/Q}, {clk r_reg[area][2]/C}, {v[address]0 r_reg[area][2]/CE}, {ahbsi[hmbsel][2] r_reg[area][2]/D}, {<const0> r_reg[area][2]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[bdrive][0] - 
nets: {memo[bdrive][0] r_reg[bdrive][0]/Q}, {clk r_reg[bdrive][0]/C}, {<const1> r_reg[bdrive][0]/CE}, {ri[bdrive][0] r_reg[bdrive][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[bdrive][0]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[bdrive][1] - 
nets: {memo[bdrive][1] r_reg[bdrive][1]/Q}, {clk r_reg[bdrive][1]/C}, {<const1> r_reg[bdrive][1]/CE}, {ri[bdrive][1] r_reg[bdrive][1]/D}, {r[ramsn][4]_i_3_n_0 r_reg[bdrive][1]/PRE}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X6Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[bdrive][2] - 
nets: {memo[bdrive][2] r_reg[bdrive][2]/Q}, {clk r_reg[bdrive][2]/C}, {<const1> r_reg[bdrive][2]/CE}, {ri[bdrive][2] r_reg[bdrive][2]/D}, {r[ramsn][4]_i_3_n_0 r_reg[bdrive][2]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[bdrive][3] - 
nets: {memo[bdrive][3] r_reg[bdrive][3]/Q}, {clk r_reg[bdrive][3]/C}, {<const1> r_reg[bdrive][3]/CE}, {ri[bdrive][3] r_reg[bdrive][3]/D}, {r[ramsn][4]_i_3_n_0 r_reg[bdrive][3]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X7Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[bexcn] - 
nets: {r_reg[bexcn_n_0_] r_reg[bexcn]/Q}, {clk r_reg[bexcn]/C}, {<const1> r_reg[bexcn]/CE}, {memi[bexcn] r_reg[bexcn]/D}, {<const0> r_reg[bexcn]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[brdyn] - 
nets: {r_reg[brdyn]__0 r_reg[brdyn]/Q}, {clk r_reg[brdyn]/C}, {<const1> r_reg[brdyn]/CE}, {memi[brdyn] r_reg[brdyn]/D}, {<const0> r_reg[brdyn]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[brmw] - 
nets: {r_reg[brmw]__0 r_reg[brmw]/Q}, {clk r_reg[brmw]/C}, {v[address]0 r_reg[brmw]/CE}, {brmw r_reg[brmw]/D}, {<const0> r_reg[brmw]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[bstate][0] - 
nets: {r_reg[bstate_n_0_][0] r_reg[bstate][0]/Q}, {clk r_reg[bstate][0]/C}, {<const1> r_reg[bstate][0]/CE}, {r[bstate][0]_i_1_n_0 r_reg[bstate][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[bstate][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[bstate][1] - 
nets: {r_reg[bstate_n_0_][1] r_reg[bstate][1]/Q}, {clk r_reg[bstate][1]/C}, {<const1> r_reg[bstate][1]/CE}, {r[bstate][1]_i_1_n_0 r_reg[bstate][1]/D}, {<const0> r_reg[bstate][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[bstate][2] - 
nets: {r_reg[bstate_n_0_][2] r_reg[bstate][2]/Q}, {clk r_reg[bstate][2]/C}, {<const1> r_reg[bstate][2]/CE}, {r[bstate][2]_i_1_n_0 r_reg[bstate][2]/D}, {<const0> r_reg[bstate][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[busw][0] - 
nets: {r_reg[busw_n_0_][0] r_reg[busw][0]/Q}, {clk r_reg[busw][0]/C}, {v[address]0 r_reg[busw][0]/CE}, {r[busw][0]_i_1_n_0 r_reg[busw][0]/D}, {<const0> r_reg[busw][0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[busw][1] - 
nets: {p_0_in30_in r_reg[busw][1]/Q}, {clk r_reg[busw][1]/C}, {v[address]0 r_reg[busw][1]/CE}, {r[busw][1]_i_1_n_0 r_reg[busw][1]/D}, {<const0> r_reg[busw][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][0] - 
nets: {r_reg[data]__0[0] r_reg[data][0]/Q}, {clk r_reg[data][0]/C}, {<const1> r_reg[data][0]/CE}, {memi[data][0] r_reg[data][0]/D}, {<const0> r_reg[data][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][10] - 
nets: {r_reg[data]__0[10] r_reg[data][10]/Q}, {clk r_reg[data][10]/C}, {<const1> r_reg[data][10]/CE}, {memi[data][10] r_reg[data][10]/D}, {<const0> r_reg[data][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][11] - 
nets: {r_reg[data]__0[11] r_reg[data][11]/Q}, {clk r_reg[data][11]/C}, {<const1> r_reg[data][11]/CE}, {memi[data][11] r_reg[data][11]/D}, {<const0> r_reg[data][11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][12] - 
nets: {r_reg[data]__0[12] r_reg[data][12]/Q}, {clk r_reg[data][12]/C}, {<const1> r_reg[data][12]/CE}, {memi[data][12] r_reg[data][12]/D}, {<const0> r_reg[data][12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][13] - 
nets: {r_reg[data]__0[13] r_reg[data][13]/Q}, {clk r_reg[data][13]/C}, {<const1> r_reg[data][13]/CE}, {memi[data][13] r_reg[data][13]/D}, {<const0> r_reg[data][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][14] - 
nets: {r_reg[data]__0[14] r_reg[data][14]/Q}, {clk r_reg[data][14]/C}, {<const1> r_reg[data][14]/CE}, {memi[data][14] r_reg[data][14]/D}, {<const0> r_reg[data][14]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][15] - 
nets: {r_reg[data]__0[15] r_reg[data][15]/Q}, {clk r_reg[data][15]/C}, {<const1> r_reg[data][15]/CE}, {memi[data][15] r_reg[data][15]/D}, {<const0> r_reg[data][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][16] - 
nets: {r_reg[data]__0[16] r_reg[data][16]/Q}, {clk r_reg[data][16]/C}, {<const1> r_reg[data][16]/CE}, {memi[data][16] r_reg[data][16]/D}, {<const0> r_reg[data][16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][17] - 
nets: {r_reg[data]__0[17] r_reg[data][17]/Q}, {clk r_reg[data][17]/C}, {<const1> r_reg[data][17]/CE}, {memi[data][17] r_reg[data][17]/D}, {<const0> r_reg[data][17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][18] - 
nets: {r_reg[data]__0[18] r_reg[data][18]/Q}, {clk r_reg[data][18]/C}, {<const1> r_reg[data][18]/CE}, {memi[data][18] r_reg[data][18]/D}, {<const0> r_reg[data][18]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][19] - 
nets: {r_reg[data]__0[19] r_reg[data][19]/Q}, {clk r_reg[data][19]/C}, {<const1> r_reg[data][19]/CE}, {memi[data][19] r_reg[data][19]/D}, {<const0> r_reg[data][19]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][1] - 
nets: {r_reg[data]__0[1] r_reg[data][1]/Q}, {clk r_reg[data][1]/C}, {<const1> r_reg[data][1]/CE}, {memi[data][1] r_reg[data][1]/D}, {<const0> r_reg[data][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][20] - 
nets: {r_reg[data]__0[20] r_reg[data][20]/Q}, {clk r_reg[data][20]/C}, {<const1> r_reg[data][20]/CE}, {memi[data][20] r_reg[data][20]/D}, {<const0> r_reg[data][20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][21] - 
nets: {r_reg[data]__0[21] r_reg[data][21]/Q}, {clk r_reg[data][21]/C}, {<const1> r_reg[data][21]/CE}, {memi[data][21] r_reg[data][21]/D}, {<const0> r_reg[data][21]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][22] - 
nets: {r_reg[data]__0[22] r_reg[data][22]/Q}, {clk r_reg[data][22]/C}, {<const1> r_reg[data][22]/CE}, {memi[data][22] r_reg[data][22]/D}, {<const0> r_reg[data][22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][23] - 
nets: {r_reg[data]__0[23] r_reg[data][23]/Q}, {clk r_reg[data][23]/C}, {<const1> r_reg[data][23]/CE}, {memi[data][23] r_reg[data][23]/D}, {<const0> r_reg[data][23]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][24] - 
nets: {r_reg[data]__0[24] r_reg[data][24]/Q}, {clk r_reg[data][24]/C}, {<const1> r_reg[data][24]/CE}, {memi[data][24] r_reg[data][24]/D}, {<const0> r_reg[data][24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][25] - 
nets: {r_reg[data]__0[25] r_reg[data][25]/Q}, {clk r_reg[data][25]/C}, {<const1> r_reg[data][25]/CE}, {memi[data][25] r_reg[data][25]/D}, {<const0> r_reg[data][25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][26] - 
nets: {r_reg[data]__0[26] r_reg[data][26]/Q}, {clk r_reg[data][26]/C}, {<const1> r_reg[data][26]/CE}, {memi[data][26] r_reg[data][26]/D}, {<const0> r_reg[data][26]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][27] - 
nets: {r_reg[data]__0[27] r_reg[data][27]/Q}, {clk r_reg[data][27]/C}, {<const1> r_reg[data][27]/CE}, {memi[data][27] r_reg[data][27]/D}, {<const0> r_reg[data][27]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][28] - 
nets: {r_reg[data]__0[28] r_reg[data][28]/Q}, {clk r_reg[data][28]/C}, {<const1> r_reg[data][28]/CE}, {memi[data][28] r_reg[data][28]/D}, {<const0> r_reg[data][28]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][29] - 
nets: {r_reg[data]__0[29] r_reg[data][29]/Q}, {clk r_reg[data][29]/C}, {<const1> r_reg[data][29]/CE}, {memi[data][29] r_reg[data][29]/D}, {<const0> r_reg[data][29]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][2] - 
nets: {r_reg[data]__0[2] r_reg[data][2]/Q}, {clk r_reg[data][2]/C}, {<const1> r_reg[data][2]/CE}, {memi[data][2] r_reg[data][2]/D}, {<const0> r_reg[data][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][30] - 
nets: {r_reg[data]__0[30] r_reg[data][30]/Q}, {clk r_reg[data][30]/C}, {<const1> r_reg[data][30]/CE}, {memi[data][30] r_reg[data][30]/D}, {<const0> r_reg[data][30]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][31] - 
nets: {r_reg[data]__0[31] r_reg[data][31]/Q}, {clk r_reg[data][31]/C}, {<const1> r_reg[data][31]/CE}, {memi[data][31] r_reg[data][31]/D}, {<const0> r_reg[data][31]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][3] - 
nets: {r_reg[data]__0[3] r_reg[data][3]/Q}, {clk r_reg[data][3]/C}, {<const1> r_reg[data][3]/CE}, {memi[data][3] r_reg[data][3]/D}, {<const0> r_reg[data][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][4] - 
nets: {r_reg[data]__0[4] r_reg[data][4]/Q}, {clk r_reg[data][4]/C}, {<const1> r_reg[data][4]/CE}, {memi[data][4] r_reg[data][4]/D}, {<const0> r_reg[data][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][5] - 
nets: {r_reg[data]__0[5] r_reg[data][5]/Q}, {clk r_reg[data][5]/C}, {<const1> r_reg[data][5]/CE}, {memi[data][5] r_reg[data][5]/D}, {<const0> r_reg[data][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][6] - 
nets: {r_reg[data]__0[6] r_reg[data][6]/Q}, {clk r_reg[data][6]/C}, {<const1> r_reg[data][6]/CE}, {memi[data][6] r_reg[data][6]/D}, {<const0> r_reg[data][6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][7] - 
nets: {r_reg[data]__0[7] r_reg[data][7]/Q}, {clk r_reg[data][7]/C}, {<const1> r_reg[data][7]/CE}, {memi[data][7] r_reg[data][7]/D}, {<const0> r_reg[data][7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][8] - 
nets: {r_reg[data]__0[8] r_reg[data][8]/Q}, {clk r_reg[data][8]/C}, {<const1> r_reg[data][8]/CE}, {memi[data][8] r_reg[data][8]/D}, {<const0> r_reg[data][8]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[data][9] - 
nets: {r_reg[data]__0[9] r_reg[data][9]/Q}, {clk r_reg[data][9]/C}, {<const1> r_reg[data][9]/CE}, {memi[data][9] r_reg[data][9]/D}, {<const0> r_reg[data][9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[echeck] - 
nets: {r_reg[echeck]__0 r_reg[echeck]/Q}, {clk r_reg[echeck]/C}, {<const1> r_reg[echeck]/CE}, {v[echeck] r_reg[echeck]/D}, {<const0> r_reg[echeck]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hburst][0] - 
nets: {r_reg[hburst_n_0_][0] r_reg[hburst][0]/Q}, {clk r_reg[hburst][0]/C}, {p_34_in r_reg[hburst][0]/CE}, {ahbsi[hburst][0] r_reg[hburst][0]/D}, {<const0> r_reg[hburst][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hburst][1] - 
nets: {r_reg[hburst_n_0_][1] r_reg[hburst][1]/Q}, {clk r_reg[hburst][1]/C}, {p_34_in r_reg[hburst][1]/CE}, {ahbsi[hburst][1] r_reg[hburst][1]/D}, {<const0> r_reg[hburst][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hburst][2] - 
nets: {r_reg[hburst_n_0_][2] r_reg[hburst][2]/Q}, {clk r_reg[hburst][2]/C}, {p_34_in r_reg[hburst][2]/CE}, {ahbsi[hburst][2] r_reg[hburst][2]/D}, {<const0> r_reg[hburst][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hresp][0] - 
nets: {ahbso[hresp][0] r_reg[hresp][0]/Q}, {clk r_reg[hresp][0]/C}, {<const1> r_reg[hresp][0]/CE}, {r[hresp][0]_i_1_n_0 r_reg[hresp][0]/D}, {<const0> r_reg[hresp][0]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hwrite] - 
nets: {r_reg[hwrite]__0 r_reg[hwrite]/Q}, {clk r_reg[hwrite]/C}, {p_34_in r_reg[hwrite]/CE}, {ahbsi[hwrite] r_reg[hwrite]/D}, {<const0> r_reg[hwrite]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[iosn][0] - 
nets: {memo[iosn] r_reg[iosn][0]/Q}, {clk r_reg[iosn][0]/C}, {<const1> r_reg[iosn][0]/CE}, {ri[iosn][0] r_reg[iosn][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[iosn][0]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[iosn][1] - 
nets: {p_1_in[0] r_reg[iosn][1]/Q}, {clk r_reg[iosn][1]/C}, {<const1> r_reg[iosn][1]/CE}, {r[iosn][1]_i_1_n_0 r_reg[iosn][1]/D}, {r[ramsn][4]_i_3_n_0 r_reg[iosn][1]/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[mben][0] - 
nets: {memo[mben][0] r_reg[mben][0]/Q}, {clk r_reg[mben][0]/C}, {<const1> r_reg[mben][0]/CE}, {r[mben][0]_i_1_n_0 r_reg[mben][0]/D}, {r[mben][3]_i_1_n_0 r_reg[mben][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mben][1] - 
nets: {memo[mben][1] r_reg[mben][1]/Q}, {clk r_reg[mben][1]/C}, {<const1> r_reg[mben][1]/CE}, {r[mben][1]_i_1_n_0 r_reg[mben][1]/D}, {r[mben][3]_i_1_n_0 r_reg[mben][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mben][2] - 
nets: {memo[mben][2] r_reg[mben][2]/Q}, {clk r_reg[mben][2]/C}, {<const1> r_reg[mben][2]/CE}, {r[mben][2]_i_1_n_0 r_reg[mben][2]/D}, {r[mben][3]_i_1_n_0 r_reg[mben][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mben][3] - 
nets: {memo[mben][3] r_reg[mben][3]/Q}, {clk r_reg[mben][3]/C}, {<const1> r_reg[mben][3]/CE}, {r[mben][3]_i_2_n_0 r_reg[mben][3]/D}, {r[mben][3]_i_1_n_0 r_reg[mben][3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][bexcen] - 
nets: {p_2_in[25] r_reg[mcfg1][bexcen]/Q}, {clk r_reg[mcfg1][bexcen]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][bexcen]/CE}, {apbi[pwdata][25] r_reg[mcfg1][bexcen]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][bexcen]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][brdyen] - 
nets: {p_2_in[26] r_reg[mcfg1][brdyen]/Q}, {clk r_reg[mcfg1][brdyen]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][brdyen]/CE}, {apbi[pwdata][26] r_reg[mcfg1][brdyen]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][brdyen]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][ioen] - 
nets: {p_2_in[19] r_reg[mcfg1][ioen]/Q}, {clk r_reg[mcfg1][ioen]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][ioen]/CE}, {apbi[pwdata][19] r_reg[mcfg1][ioen]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][ioen]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][iowidth][0] - 
nets: {p_2_in[27] r_reg[mcfg1][iowidth][0]/Q}, {clk r_reg[mcfg1][iowidth][0]/C}, {<const1> r_reg[mcfg1][iowidth][0]/CE}, {r[mcfg1][iowidth][0]_i_1_n_0 r_reg[mcfg1][iowidth][0]/D}, {<const0> r_reg[mcfg1][iowidth][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][iowidth][1] - 
nets: {p_2_in[28] r_reg[mcfg1][iowidth][1]/Q}, {clk r_reg[mcfg1][iowidth][1]/C}, {<const1> r_reg[mcfg1][iowidth][1]/CE}, {r[mcfg1][iowidth][1]_i_1_n_0 r_reg[mcfg1][iowidth][1]/D}, {<const0> r_reg[mcfg1][iowidth][1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][iows][0] - 
nets: {p_2_in[20] r_reg[mcfg1][iows][0]/Q}, {clk r_reg[mcfg1][iows][0]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][iows][0]/CE}, {apbi[pwdata][20] r_reg[mcfg1][iows][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][iows][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][iows][1] - 
nets: {p_2_in[21] r_reg[mcfg1][iows][1]/Q}, {clk r_reg[mcfg1][iows][1]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][iows][1]/CE}, {apbi[pwdata][21] r_reg[mcfg1][iows][1]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][iows][1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][iows][2] - 
nets: {p_2_in[22] r_reg[mcfg1][iows][2]/Q}, {clk r_reg[mcfg1][iows][2]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][iows][2]/CE}, {apbi[pwdata][22] r_reg[mcfg1][iows][2]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][iows][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][iows][3] - 
nets: {p_2_in[23] r_reg[mcfg1][iows][3]/Q}, {clk r_reg[mcfg1][iows][3]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][iows][3]/CE}, {apbi[pwdata][23] r_reg[mcfg1][iows][3]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][iows][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][romrws][0] - 
nets: {p_2_in[0] r_reg[mcfg1][romrws][0]/Q}, {clk r_reg[mcfg1][romrws][0]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][romrws][0]/CE}, {apbi[pwdata][0] r_reg[mcfg1][romrws][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][romrws][0]/S}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X6Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[mcfg1][romrws][1] - 
nets: {p_2_in[1] r_reg[mcfg1][romrws][1]/Q}, {clk r_reg[mcfg1][romrws][1]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][romrws][1]/CE}, {apbi[pwdata][1] r_reg[mcfg1][romrws][1]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][romrws][1]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X5Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[mcfg1][romrws][2] - 
nets: {p_2_in[2] r_reg[mcfg1][romrws][2]/Q}, {clk r_reg[mcfg1][romrws][2]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][romrws][2]/CE}, {apbi[pwdata][2] r_reg[mcfg1][romrws][2]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][romrws][2]/S}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X6Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[mcfg1][romrws][3] - 
nets: {p_2_in[3] r_reg[mcfg1][romrws][3]/Q}, {clk r_reg[mcfg1][romrws][3]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][romrws][3]/CE}, {apbi[pwdata][3] r_reg[mcfg1][romrws][3]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][romrws][3]/S}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X6Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[mcfg1][romwidth][0] - 
nets: {p_2_in[8] r_reg[mcfg1][romwidth][0]/Q}, {clk r_reg[mcfg1][romwidth][0]/C}, {<const1> r_reg[mcfg1][romwidth][0]/CE}, {r[mcfg1][romwidth][0]_i_1_n_0 r_reg[mcfg1][romwidth][0]/D}, {<const0> r_reg[mcfg1][romwidth][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][romwidth][1] - 
nets: {p_2_in[9] r_reg[mcfg1][romwidth][1]/Q}, {clk r_reg[mcfg1][romwidth][1]/C}, {<const1> r_reg[mcfg1][romwidth][1]/CE}, {r[mcfg1][romwidth][1]_i_1_n_0 r_reg[mcfg1][romwidth][1]/D}, {<const0> r_reg[mcfg1][romwidth][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][romwrite] - 
nets: {p_2_in[11] r_reg[mcfg1][romwrite]/Q}, {clk r_reg[mcfg1][romwrite]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][romwrite]/CE}, {apbi[pwdata][11] r_reg[mcfg1][romwrite]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][romwrite]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg1][romwws][0] - 
nets: {p_2_in[4] r_reg[mcfg1][romwws][0]/Q}, {clk r_reg[mcfg1][romwws][0]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][romwws][0]/CE}, {apbi[pwdata][4] r_reg[mcfg1][romwws][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][romwws][0]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X5Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[mcfg1][romwws][1] - 
nets: {p_2_in[5] r_reg[mcfg1][romwws][1]/Q}, {clk r_reg[mcfg1][romwws][1]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][romwws][1]/CE}, {apbi[pwdata][5] r_reg[mcfg1][romwws][1]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][romwws][1]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X5Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[mcfg1][romwws][2] - 
nets: {p_2_in[6] r_reg[mcfg1][romwws][2]/Q}, {clk r_reg[mcfg1][romwws][2]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][romwws][2]/CE}, {apbi[pwdata][6] r_reg[mcfg1][romwws][2]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][romwws][2]/S}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X5Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[mcfg1][romwws][3] - 
nets: {p_2_in[7] r_reg[mcfg1][romwws][3]/Q}, {clk r_reg[mcfg1][romwws][3]/C}, {v[mcfg1][romwrite] r_reg[mcfg1][romwws][3]/CE}, {apbi[pwdata][7] r_reg[mcfg1][romwws][3]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg1][romwws][3]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[mcfg2][rambanksz][0] - 
nets: {r_reg[mcfg2][rambanksz]__0[0] r_reg[mcfg2][rambanksz][0]/Q}, {clk r_reg[mcfg2][rambanksz][0]/C}, {v[mcfg2][ramrws] r_reg[mcfg2][rambanksz][0]/CE}, {apbi[pwdata][9] r_reg[mcfg2][rambanksz][0]/D}, {<const0> r_reg[mcfg2][rambanksz][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg2][rambanksz][1] - 
nets: {r_reg[mcfg2][rambanksz]__0[1] r_reg[mcfg2][rambanksz][1]/Q}, {clk r_reg[mcfg2][rambanksz][1]/C}, {v[mcfg2][ramrws] r_reg[mcfg2][rambanksz][1]/CE}, {apbi[pwdata][10] r_reg[mcfg2][rambanksz][1]/D}, {<const0> r_reg[mcfg2][rambanksz][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg2][rambanksz][2] - 
nets: {r_reg[mcfg2][rambanksz]__0[2] r_reg[mcfg2][rambanksz][2]/Q}, {clk r_reg[mcfg2][rambanksz][2]/C}, {v[mcfg2][ramrws] r_reg[mcfg2][rambanksz][2]/CE}, {apbi[pwdata][11] r_reg[mcfg2][rambanksz][2]/D}, {<const0> r_reg[mcfg2][rambanksz][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg2][rambanksz][3] - 
nets: {r_reg[mcfg2][rambanksz]__0[3] r_reg[mcfg2][rambanksz][3]/Q}, {clk r_reg[mcfg2][rambanksz][3]/C}, {v[mcfg2][ramrws] r_reg[mcfg2][rambanksz][3]/CE}, {apbi[pwdata][12] r_reg[mcfg2][rambanksz][3]/D}, {<const0> r_reg[mcfg2][rambanksz][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg2][ramrws][0] - 
nets: {r_reg[mcfg2][ramrws_n_0_][0] r_reg[mcfg2][ramrws][0]/Q}, {clk r_reg[mcfg2][ramrws][0]/C}, {v[mcfg2][ramrws] r_reg[mcfg2][ramrws][0]/CE}, {apbi[pwdata][0] r_reg[mcfg2][ramrws][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg2][ramrws][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg2][ramrws][1] - 
nets: {r_reg[mcfg2][ramrws_n_0_][1] r_reg[mcfg2][ramrws][1]/Q}, {clk r_reg[mcfg2][ramrws][1]/C}, {v[mcfg2][ramrws] r_reg[mcfg2][ramrws][1]/CE}, {apbi[pwdata][1] r_reg[mcfg2][ramrws][1]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg2][ramrws][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg2][ramwidth][0] - 
nets: {r_reg[mcfg2][ramwidth_n_0_][0] r_reg[mcfg2][ramwidth][0]/Q}, {clk r_reg[mcfg2][ramwidth][0]/C}, {v[mcfg2][ramrws] r_reg[mcfg2][ramwidth][0]/CE}, {apbi[pwdata][4] r_reg[mcfg2][ramwidth][0]/D}, {<const0> r_reg[mcfg2][ramwidth][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg2][ramwidth][1] - 
nets: {r_reg[mcfg2][ramwidth_n_0_][1] r_reg[mcfg2][ramwidth][1]/Q}, {clk r_reg[mcfg2][ramwidth][1]/C}, {v[mcfg2][ramrws] r_reg[mcfg2][ramwidth][1]/CE}, {apbi[pwdata][5] r_reg[mcfg2][ramwidth][1]/D}, {<const0> r_reg[mcfg2][ramwidth][1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg2][ramwws][0] - 
nets: {r_reg[mcfg2][ramwws_n_0_][0] r_reg[mcfg2][ramwws][0]/Q}, {clk r_reg[mcfg2][ramwws][0]/C}, {v[mcfg2][ramrws] r_reg[mcfg2][ramwws][0]/CE}, {apbi[pwdata][2] r_reg[mcfg2][ramwws][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg2][ramwws][0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg2][ramwws][1] - 
nets: {r_reg[mcfg2][ramwws_n_0_][1] r_reg[mcfg2][ramwws][1]/Q}, {clk r_reg[mcfg2][ramwws][1]/C}, {v[mcfg2][ramrws] r_reg[mcfg2][ramwws][1]/CE}, {apbi[pwdata][3] r_reg[mcfg2][ramwws][1]/D}, {r[ramsn][4]_i_3_n_0 r_reg[mcfg2][ramwws][1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[mcfg2][rmw] - 
nets: {r_reg[mcfg2][rmw]__0 r_reg[mcfg2][rmw]/Q}, {clk r_reg[mcfg2][rmw]/C}, {v[mcfg2][ramrws] r_reg[mcfg2][rmw]/CE}, {apbi[pwdata][6] r_reg[mcfg2][rmw]/D}, {<const0> r_reg[mcfg2][rmw]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[oen] - 
nets: {memo[oen] r_reg[oen]/Q}, {clk r_reg[oen]/C}, {<const1> r_reg[oen]/CE}, {r[oen]_i_1_n_0 r_reg[oen]/D}, {r[ramsn][4]_i_3_n_0 r_reg[oen]/PRE}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[ramoen][0] - 
nets: {memo[ramoen][0] r_reg[ramoen][0]/Q}, {clk r_reg[ramoen][0]/C}, {<const1> r_reg[ramoen][0]/CE}, {r[ramoen][0]_i_1_n_0 r_reg[ramoen][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[ramoen][0]/PRE}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[ramoen][4] - 
nets: {memo[ramoen][3] r_reg[ramoen][4]/Q}, {clk r_reg[ramoen][4]/C}, {<const1> r_reg[ramoen][4]/CE}, {r[ramoen][4]_i_1_n_0 r_reg[ramoen][4]/D}, {r[ramsn][4]_i_3_n_0 r_reg[ramoen][4]/PRE}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X6Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[ramsn][0] - 
nets: {memo[ramsn][0] r_reg[ramsn][0]/Q}, {clk r_reg[ramsn][0]/C}, {r[ramsn][4]_i_1_n_0 r_reg[ramsn][0]/CE}, {ri[ramsn][0] r_reg[ramsn][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[ramsn][0]/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[ramsn][4] - 
nets: {memo[ramsn][4] r_reg[ramsn][4]/Q}, {clk r_reg[ramsn][4]/C}, {r[ramsn][4]_i_1_n_0 r_reg[ramsn][4]/CE}, {ri[ramsn][4] r_reg[ramsn][4]/D}, {r[ramsn][4]_i_3_n_0 r_reg[ramsn][4]/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X5Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[read] - 
nets: {memo[read] r_reg[read]/Q}, {clk r_reg[read]/C}, {<const1> r_reg[read]/CE}, {r[mben][3]_i_1_n_0 r_reg[read]/D}, {r[ramsn][4]_i_3_n_0 r_reg[read]/S}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[readdata][0] - 
nets: {r_reg[readdata]__0[0] r_reg[readdata][0]/Q}, {clk r_reg[readdata][0]/C}, {r_reg[readdata]0 r_reg[readdata][0]/CE}, {r_reg[data]__0[16] r_reg[readdata][0]/D}, {<const0> r_reg[readdata][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][10] - 
nets: {r_reg[readdata]__0[10] r_reg[readdata][10]/Q}, {clk r_reg[readdata][10]/C}, {r_reg[readdata]0 r_reg[readdata][10]/CE}, {r_reg[data]__0[26] r_reg[readdata][10]/D}, {<const0> r_reg[readdata][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][11] - 
nets: {r_reg[readdata]__0[11] r_reg[readdata][11]/Q}, {clk r_reg[readdata][11]/C}, {r_reg[readdata]0 r_reg[readdata][11]/CE}, {r_reg[data]__0[27] r_reg[readdata][11]/D}, {<const0> r_reg[readdata][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][12] - 
nets: {r_reg[readdata]__0[12] r_reg[readdata][12]/Q}, {clk r_reg[readdata][12]/C}, {r_reg[readdata]0 r_reg[readdata][12]/CE}, {r_reg[data]__0[28] r_reg[readdata][12]/D}, {<const0> r_reg[readdata][12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][13] - 
nets: {r_reg[readdata]__0[13] r_reg[readdata][13]/Q}, {clk r_reg[readdata][13]/C}, {r_reg[readdata]0 r_reg[readdata][13]/CE}, {r_reg[data]__0[29] r_reg[readdata][13]/D}, {<const0> r_reg[readdata][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][14] - 
nets: {r_reg[readdata]__0[14] r_reg[readdata][14]/Q}, {clk r_reg[readdata][14]/C}, {r_reg[readdata]0 r_reg[readdata][14]/CE}, {r_reg[data]__0[30] r_reg[readdata][14]/D}, {<const0> r_reg[readdata][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][15] - 
nets: {r_reg[readdata]__0[15] r_reg[readdata][15]/Q}, {clk r_reg[readdata][15]/C}, {r_reg[readdata]0 r_reg[readdata][15]/CE}, {r_reg[data]__0[31] r_reg[readdata][15]/D}, {<const0> r_reg[readdata][15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][1] - 
nets: {r_reg[readdata]__0[1] r_reg[readdata][1]/Q}, {clk r_reg[readdata][1]/C}, {r_reg[readdata]0 r_reg[readdata][1]/CE}, {r_reg[data]__0[17] r_reg[readdata][1]/D}, {<const0> r_reg[readdata][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][2] - 
nets: {r_reg[readdata]__0[2] r_reg[readdata][2]/Q}, {clk r_reg[readdata][2]/C}, {r_reg[readdata]0 r_reg[readdata][2]/CE}, {r_reg[data]__0[18] r_reg[readdata][2]/D}, {<const0> r_reg[readdata][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][3] - 
nets: {r_reg[readdata]__0[3] r_reg[readdata][3]/Q}, {clk r_reg[readdata][3]/C}, {r_reg[readdata]0 r_reg[readdata][3]/CE}, {r_reg[data]__0[19] r_reg[readdata][3]/D}, {<const0> r_reg[readdata][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][4] - 
nets: {r_reg[readdata]__0[4] r_reg[readdata][4]/Q}, {clk r_reg[readdata][4]/C}, {r_reg[readdata]0 r_reg[readdata][4]/CE}, {r_reg[data]__0[20] r_reg[readdata][4]/D}, {<const0> r_reg[readdata][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][5] - 
nets: {r_reg[readdata]__0[5] r_reg[readdata][5]/Q}, {clk r_reg[readdata][5]/C}, {r_reg[readdata]0 r_reg[readdata][5]/CE}, {r_reg[data]__0[21] r_reg[readdata][5]/D}, {<const0> r_reg[readdata][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][6] - 
nets: {r_reg[readdata]__0[6] r_reg[readdata][6]/Q}, {clk r_reg[readdata][6]/C}, {r_reg[readdata]0 r_reg[readdata][6]/CE}, {r_reg[data]__0[22] r_reg[readdata][6]/D}, {<const0> r_reg[readdata][6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][7] - 
nets: {r_reg[readdata]__0[7] r_reg[readdata][7]/Q}, {clk r_reg[readdata][7]/C}, {r_reg[readdata]0 r_reg[readdata][7]/CE}, {r_reg[data]__0[23] r_reg[readdata][7]/D}, {<const0> r_reg[readdata][7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][8] - 
nets: {r_reg[readdata]__0[8] r_reg[readdata][8]/Q}, {clk r_reg[readdata][8]/C}, {r_reg[readdata]0 r_reg[readdata][8]/CE}, {r_reg[data]__0[24] r_reg[readdata][8]/D}, {<const0> r_reg[readdata][8]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[readdata][9] - 
nets: {r_reg[readdata]__0[9] r_reg[readdata][9]/Q}, {clk r_reg[readdata][9]/C}, {r_reg[readdata]0 r_reg[readdata][9]/CE}, {r_reg[data]__0[25] r_reg[readdata][9]/D}, {<const0> r_reg[readdata][9]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ready8] - 
nets: {r_reg[ready8]__0 r_reg[ready8]/Q}, {clk r_reg[ready8]/C}, {<const1> r_reg[ready8]/CE}, {ri[ready8] r_reg[ready8]/D}, {<const0> r_reg[ready8]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ready] - 
nets: {r_reg[ready]__0 r_reg[ready]/Q}, {clk r_reg[ready]/C}, {<const1> r_reg[ready]/CE}, {r[ready]_i_1_n_0 r_reg[ready]/D}, {r[ramsn][4]_i_3_n_0 r_reg[ready]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X7Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[romsn][0] - 
nets: {memo[romsn][0] r_reg[romsn][0]/Q}, {clk r_reg[romsn][0]/C}, {r[ramsn][4]_i_1_n_0 r_reg[romsn][0]/CE}, {ri[romsn][0] r_reg[romsn][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[romsn][0]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X5Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[romsn][1] - 
nets: {memo[romsn][1] r_reg[romsn][1]/Q}, {clk r_reg[romsn][1]/C}, {r[ramsn][4]_i_1_n_0 r_reg[romsn][1]/CE}, {ri[romsn][1] r_reg[romsn][1]/D}, {r[ramsn][4]_i_3_n_0 r_reg[romsn][1]/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X5Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

r_reg[size][0] - 
nets: {r_reg[size_n_0_][0] r_reg[size][0]/Q}, {clk r_reg[size][0]/C}, {p_34_in r_reg[size][0]/CE}, {ahbsi[hsize][0] r_reg[size][0]/D}, {<const0> r_reg[size][0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[size][1] - 
nets: {r_reg[size_n_0_][1] r_reg[size][1]/Q}, {clk r_reg[size][1]/C}, {p_34_in r_reg[size][1]/CE}, {ahbsi[hsize][1] r_reg[size][1]/D}, {<const0> r_reg[size][1]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[srhsel] - 
nets: {r_reg[srhsel]__0 r_reg[srhsel]/Q}, {clk r_reg[srhsel]/C}, {<const1> r_reg[srhsel]/CE}, {r[srhsel]_i_1_n_0 r_reg[srhsel]/D}, {r[ramsn][4]_i_3_n_0 r_reg[srhsel]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][0] - 
nets: {r_reg[writedata8]__0[0] r_reg[writedata8][0]/Q}, {clk r_reg[writedata8][0]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][0]/CE}, {r[writedata][0]_i_1_n_0 r_reg[writedata8][0]/D}, {<const0> r_reg[writedata8][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][10] - 
nets: {r_reg[writedata8]__0[10] r_reg[writedata8][10]/Q}, {clk r_reg[writedata8][10]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][10]/CE}, {r[writedata][10]_i_1_n_0 r_reg[writedata8][10]/D}, {<const0> r_reg[writedata8][10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][11] - 
nets: {r_reg[writedata8]__0[11] r_reg[writedata8][11]/Q}, {clk r_reg[writedata8][11]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][11]/CE}, {r[writedata][11]_i_1_n_0 r_reg[writedata8][11]/D}, {<const0> r_reg[writedata8][11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][12] - 
nets: {r_reg[writedata8]__0[12] r_reg[writedata8][12]/Q}, {clk r_reg[writedata8][12]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][12]/CE}, {r[writedata][12]_i_1_n_0 r_reg[writedata8][12]/D}, {<const0> r_reg[writedata8][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][13] - 
nets: {r_reg[writedata8]__0[13] r_reg[writedata8][13]/Q}, {clk r_reg[writedata8][13]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][13]/CE}, {r[writedata][13]_i_1_n_0 r_reg[writedata8][13]/D}, {<const0> r_reg[writedata8][13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][14] - 
nets: {r_reg[writedata8]__0[14] r_reg[writedata8][14]/Q}, {clk r_reg[writedata8][14]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][14]/CE}, {r[writedata][14]_i_1_n_0 r_reg[writedata8][14]/D}, {<const0> r_reg[writedata8][14]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][15] - 
nets: {r_reg[writedata8]__0[15] r_reg[writedata8][15]/Q}, {clk r_reg[writedata8][15]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][15]/CE}, {r[writedata][15]_i_2_n_0 r_reg[writedata8][15]/D}, {<const0> r_reg[writedata8][15]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][1] - 
nets: {r_reg[writedata8]__0[1] r_reg[writedata8][1]/Q}, {clk r_reg[writedata8][1]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][1]/CE}, {r[writedata][1]_i_1_n_0 r_reg[writedata8][1]/D}, {<const0> r_reg[writedata8][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][2] - 
nets: {r_reg[writedata8]__0[2] r_reg[writedata8][2]/Q}, {clk r_reg[writedata8][2]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][2]/CE}, {r[writedata][2]_i_1_n_0 r_reg[writedata8][2]/D}, {<const0> r_reg[writedata8][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][3] - 
nets: {r_reg[writedata8]__0[3] r_reg[writedata8][3]/Q}, {clk r_reg[writedata8][3]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][3]/CE}, {r[writedata][3]_i_1_n_0 r_reg[writedata8][3]/D}, {<const0> r_reg[writedata8][3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][4] - 
nets: {r_reg[writedata8]__0[4] r_reg[writedata8][4]/Q}, {clk r_reg[writedata8][4]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][4]/CE}, {r[writedata][4]_i_1_n_0 r_reg[writedata8][4]/D}, {<const0> r_reg[writedata8][4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][5] - 
nets: {r_reg[writedata8]__0[5] r_reg[writedata8][5]/Q}, {clk r_reg[writedata8][5]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][5]/CE}, {r[writedata][5]_i_1_n_0 r_reg[writedata8][5]/D}, {<const0> r_reg[writedata8][5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][6] - 
nets: {r_reg[writedata8]__0[6] r_reg[writedata8][6]/Q}, {clk r_reg[writedata8][6]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][6]/CE}, {r[writedata][6]_i_1_n_0 r_reg[writedata8][6]/D}, {<const0> r_reg[writedata8][6]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][7] - 
nets: {r_reg[writedata8]__0[7] r_reg[writedata8][7]/Q}, {clk r_reg[writedata8][7]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][7]/CE}, {r[writedata][7]_i_1_n_0 r_reg[writedata8][7]/D}, {<const0> r_reg[writedata8][7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][8] - 
nets: {r_reg[writedata8]__0[8] r_reg[writedata8][8]/Q}, {clk r_reg[writedata8][8]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][8]/CE}, {r[writedata][8]_i_1_n_0 r_reg[writedata8][8]/D}, {<const0> r_reg[writedata8][8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata8][9] - 
nets: {r_reg[writedata8]__0[9] r_reg[writedata8][9]/Q}, {clk r_reg[writedata8][9]/C}, {r[writedata8][15]_i_1_n_0 r_reg[writedata8][9]/CE}, {r[writedata][9]_i_1_n_0 r_reg[writedata8][9]/D}, {<const0> r_reg[writedata8][9]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][0] - 
nets: {memo[data][0] r_reg[writedata][0]/Q}, {clk r_reg[writedata][0]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][0]/CE}, {r[writedata][0]_i_1_n_0 r_reg[writedata][0]/D}, {<const0> r_reg[writedata][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][10] - 
nets: {memo[data][10] r_reg[writedata][10]/Q}, {clk r_reg[writedata][10]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][10]/CE}, {r[writedata][10]_i_1_n_0 r_reg[writedata][10]/D}, {<const0> r_reg[writedata][10]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][11] - 
nets: {memo[data][11] r_reg[writedata][11]/Q}, {clk r_reg[writedata][11]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][11]/CE}, {r[writedata][11]_i_1_n_0 r_reg[writedata][11]/D}, {<const0> r_reg[writedata][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][12] - 
nets: {memo[data][12] r_reg[writedata][12]/Q}, {clk r_reg[writedata][12]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][12]/CE}, {r[writedata][12]_i_1_n_0 r_reg[writedata][12]/D}, {<const0> r_reg[writedata][12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][13] - 
nets: {memo[data][13] r_reg[writedata][13]/Q}, {clk r_reg[writedata][13]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][13]/CE}, {r[writedata][13]_i_1_n_0 r_reg[writedata][13]/D}, {<const0> r_reg[writedata][13]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][14] - 
nets: {memo[data][14] r_reg[writedata][14]/Q}, {clk r_reg[writedata][14]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][14]/CE}, {r[writedata][14]_i_1_n_0 r_reg[writedata][14]/D}, {<const0> r_reg[writedata][14]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][15] - 
nets: {memo[data][15] r_reg[writedata][15]/Q}, {clk r_reg[writedata][15]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][15]/CE}, {r[writedata][15]_i_2_n_0 r_reg[writedata][15]/D}, {<const0> r_reg[writedata][15]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][16] - 
nets: {memo[data][16] r_reg[writedata][16]/Q}, {clk r_reg[writedata][16]/C}, {r[writedata][23]_i_1_n_0 r_reg[writedata][16]/CE}, {ri[writedata][16] r_reg[writedata][16]/D}, {<const0> r_reg[writedata][16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][17] - 
nets: {memo[data][17] r_reg[writedata][17]/Q}, {clk r_reg[writedata][17]/C}, {r[writedata][23]_i_1_n_0 r_reg[writedata][17]/CE}, {ri[writedata][17] r_reg[writedata][17]/D}, {<const0> r_reg[writedata][17]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][18] - 
nets: {memo[data][18] r_reg[writedata][18]/Q}, {clk r_reg[writedata][18]/C}, {r[writedata][23]_i_1_n_0 r_reg[writedata][18]/CE}, {ri[writedata][18] r_reg[writedata][18]/D}, {<const0> r_reg[writedata][18]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][19] - 
nets: {memo[data][19] r_reg[writedata][19]/Q}, {clk r_reg[writedata][19]/C}, {r[writedata][23]_i_1_n_0 r_reg[writedata][19]/CE}, {ri[writedata][19] r_reg[writedata][19]/D}, {<const0> r_reg[writedata][19]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][1] - 
nets: {memo[data][1] r_reg[writedata][1]/Q}, {clk r_reg[writedata][1]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][1]/CE}, {r[writedata][1]_i_1_n_0 r_reg[writedata][1]/D}, {<const0> r_reg[writedata][1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][20] - 
nets: {memo[data][20] r_reg[writedata][20]/Q}, {clk r_reg[writedata][20]/C}, {r[writedata][23]_i_1_n_0 r_reg[writedata][20]/CE}, {ri[writedata][20] r_reg[writedata][20]/D}, {<const0> r_reg[writedata][20]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][21] - 
nets: {memo[data][21] r_reg[writedata][21]/Q}, {clk r_reg[writedata][21]/C}, {r[writedata][23]_i_1_n_0 r_reg[writedata][21]/CE}, {ri[writedata][21] r_reg[writedata][21]/D}, {<const0> r_reg[writedata][21]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][22] - 
nets: {memo[data][22] r_reg[writedata][22]/Q}, {clk r_reg[writedata][22]/C}, {r[writedata][23]_i_1_n_0 r_reg[writedata][22]/CE}, {ri[writedata][22] r_reg[writedata][22]/D}, {<const0> r_reg[writedata][22]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][23] - 
nets: {memo[data][23] r_reg[writedata][23]/Q}, {clk r_reg[writedata][23]/C}, {r[writedata][23]_i_1_n_0 r_reg[writedata][23]/CE}, {ri[writedata][23] r_reg[writedata][23]/D}, {<const0> r_reg[writedata][23]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][24] - 
nets: {memo[data][24] r_reg[writedata][24]/Q}, {clk r_reg[writedata][24]/C}, {r[writedata][31]_i_1_n_0 r_reg[writedata][24]/CE}, {ri[writedata][24] r_reg[writedata][24]/D}, {<const0> r_reg[writedata][24]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][25] - 
nets: {memo[data][25] r_reg[writedata][25]/Q}, {clk r_reg[writedata][25]/C}, {r[writedata][31]_i_1_n_0 r_reg[writedata][25]/CE}, {ri[writedata][25] r_reg[writedata][25]/D}, {<const0> r_reg[writedata][25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][26] - 
nets: {memo[data][26] r_reg[writedata][26]/Q}, {clk r_reg[writedata][26]/C}, {r[writedata][31]_i_1_n_0 r_reg[writedata][26]/CE}, {ri[writedata][26] r_reg[writedata][26]/D}, {<const0> r_reg[writedata][26]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][27] - 
nets: {memo[data][27] r_reg[writedata][27]/Q}, {clk r_reg[writedata][27]/C}, {r[writedata][31]_i_1_n_0 r_reg[writedata][27]/CE}, {ri[writedata][27] r_reg[writedata][27]/D}, {<const0> r_reg[writedata][27]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][28] - 
nets: {memo[data][28] r_reg[writedata][28]/Q}, {clk r_reg[writedata][28]/C}, {r[writedata][31]_i_1_n_0 r_reg[writedata][28]/CE}, {ri[writedata][28] r_reg[writedata][28]/D}, {<const0> r_reg[writedata][28]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][29] - 
nets: {memo[data][29] r_reg[writedata][29]/Q}, {clk r_reg[writedata][29]/C}, {r[writedata][31]_i_1_n_0 r_reg[writedata][29]/CE}, {ri[writedata][29] r_reg[writedata][29]/D}, {<const0> r_reg[writedata][29]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][2] - 
nets: {memo[data][2] r_reg[writedata][2]/Q}, {clk r_reg[writedata][2]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][2]/CE}, {r[writedata][2]_i_1_n_0 r_reg[writedata][2]/D}, {<const0> r_reg[writedata][2]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][30] - 
nets: {memo[data][30] r_reg[writedata][30]/Q}, {clk r_reg[writedata][30]/C}, {r[writedata][31]_i_1_n_0 r_reg[writedata][30]/CE}, {ri[writedata][30] r_reg[writedata][30]/D}, {<const0> r_reg[writedata][30]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][31] - 
nets: {memo[data][31] r_reg[writedata][31]/Q}, {clk r_reg[writedata][31]/C}, {r[writedata][31]_i_1_n_0 r_reg[writedata][31]/CE}, {ri[writedata][31] r_reg[writedata][31]/D}, {<const0> r_reg[writedata][31]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][3] - 
nets: {memo[data][3] r_reg[writedata][3]/Q}, {clk r_reg[writedata][3]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][3]/CE}, {r[writedata][3]_i_1_n_0 r_reg[writedata][3]/D}, {<const0> r_reg[writedata][3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][4] - 
nets: {memo[data][4] r_reg[writedata][4]/Q}, {clk r_reg[writedata][4]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][4]/CE}, {r[writedata][4]_i_1_n_0 r_reg[writedata][4]/D}, {<const0> r_reg[writedata][4]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][5] - 
nets: {memo[data][5] r_reg[writedata][5]/Q}, {clk r_reg[writedata][5]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][5]/CE}, {r[writedata][5]_i_1_n_0 r_reg[writedata][5]/D}, {<const0> r_reg[writedata][5]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][6] - 
nets: {memo[data][6] r_reg[writedata][6]/Q}, {clk r_reg[writedata][6]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][6]/CE}, {r[writedata][6]_i_1_n_0 r_reg[writedata][6]/D}, {<const0> r_reg[writedata][6]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][7] - 
nets: {memo[data][7] r_reg[writedata][7]/Q}, {clk r_reg[writedata][7]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][7]/CE}, {r[writedata][7]_i_1_n_0 r_reg[writedata][7]/D}, {<const0> r_reg[writedata][7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][8] - 
nets: {memo[data][8] r_reg[writedata][8]/Q}, {clk r_reg[writedata][8]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][8]/CE}, {r[writedata][8]_i_1_n_0 r_reg[writedata][8]/D}, {<const0> r_reg[writedata][8]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writedata][9] - 
nets: {memo[data][9] r_reg[writedata][9]/Q}, {clk r_reg[writedata][9]/C}, {r[writedata][15]_i_1_n_0 r_reg[writedata][9]/CE}, {r[writedata][9]_i_1_n_0 r_reg[writedata][9]/D}, {<const0> r_reg[writedata][9]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[writen] - 
nets: {memo[writen] r_reg[writen]/Q}, {clk r_reg[writen]/C}, {<const1> r_reg[writen]/CE}, {r[writen]_i_1_n_0 r_reg[writen]/D}, {<const0> r_reg[writen]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[wrn][0] - 
nets: {memo[wrn][0] r_reg[wrn][0]/Q}, {clk r_reg[wrn][0]/C}, {<const1> r_reg[wrn][0]/CE}, {r[mben][0]_i_1_n_0 r_reg[wrn][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[wrn][0]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[wrn][1] - 
nets: {memo[wrn][1] r_reg[wrn][1]/Q}, {clk r_reg[wrn][1]/C}, {<const1> r_reg[wrn][1]/CE}, {r[mben][1]_i_1_n_0 r_reg[wrn][1]/D}, {r[ramsn][4]_i_3_n_0 r_reg[wrn][1]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[wrn][2] - 
nets: {memo[wrn][2] r_reg[wrn][2]/Q}, {clk r_reg[wrn][2]/C}, {<const1> r_reg[wrn][2]/CE}, {r[mben][2]_i_1_n_0 r_reg[wrn][2]/D}, {r[ramsn][4]_i_3_n_0 r_reg[wrn][2]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[wrn][3] - 
nets: {memo[wrn][3] r_reg[wrn][3]/Q}, {clk r_reg[wrn][3]/C}, {<const1> r_reg[wrn][3]/CE}, {r[mben][3]_i_2_n_0 r_reg[wrn][3]/D}, {r[ramsn][4]_i_3_n_0 r_reg[wrn][3]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[ws][0] - 
nets: {r_reg[ws_n_0_][0] r_reg[ws][0]/Q}, {clk r_reg[ws][0]/C}, {v[ws] r_reg[ws][0]/CE}, {r[ws][0]_i_1_n_0 r_reg[ws][0]/D}, {r[ramsn][4]_i_3_n_0 r_reg[ws][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ws][1] - 
nets: {r_reg[ws_n_0_][1] r_reg[ws][1]/Q}, {clk r_reg[ws][1]/C}, {v[ws] r_reg[ws][1]/CE}, {r[ws][1]_i_1_n_0 r_reg[ws][1]/D}, {r[ramsn][4]_i_3_n_0 r_reg[ws][1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ws][2] - 
nets: {r_reg[ws_n_0_][2] r_reg[ws][2]/Q}, {clk r_reg[ws][2]/C}, {v[ws] r_reg[ws][2]/CE}, {r[ws][2]_i_1_n_0 r_reg[ws][2]/D}, {r[ramsn][4]_i_3_n_0 r_reg[ws][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ws][3] - 
nets: {r_reg[ws_n_0_][3] r_reg[ws][3]/Q}, {clk r_reg[ws][3]/C}, {v[ws] r_reg[ws][3]/CE}, {r[ws][3]_i_2_n_0 r_reg[ws][3]/D}, {r[ramsn][4]_i_3_n_0 r_reg[ws][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 


####################################################
# Nets
Boundary Nets - 
<const0>, 
<const1>, 
ahbsi[haddr][0], 
ahbsi[haddr][10], 
ahbsi[haddr][11], 
ahbsi[haddr][12], 
ahbsi[haddr][13], 
ahbsi[haddr][14], 
ahbsi[haddr][15], 
ahbsi[haddr][16], 
ahbsi[haddr][17], 
ahbsi[haddr][18], 
ahbsi[haddr][19], 
ahbsi[haddr][1], 
ahbsi[haddr][20], 
ahbsi[haddr][21], 
ahbsi[haddr][22], 
ahbsi[haddr][23], 
ahbsi[haddr][24], 
ahbsi[haddr][25], 
ahbsi[haddr][26], 
ahbsi[haddr][27], 
ahbsi[haddr][28], 
ahbsi[haddr][29], 
ahbsi[haddr][2], 
ahbsi[haddr][30], 
ahbsi[haddr][31], 
ahbsi[haddr][3], 
ahbsi[haddr][4], 
ahbsi[haddr][5], 
ahbsi[haddr][6], 
ahbsi[haddr][7], 
ahbsi[haddr][8], 
ahbsi[haddr][9], 
ahbsi[hburst][0], 
ahbsi[hburst][1], 
ahbsi[hburst][2], 
ahbsi[hmbsel][0], 
ahbsi[hmbsel][1], 
ahbsi[hmbsel][2], 
ahbsi[hready], 
ahbsi[hsel][5], 
ahbsi[hsize][0], 
ahbsi[hsize][1], 
ahbsi[htrans][0], 
ahbsi[htrans][1], 
ahbsi[hwdata][0], 
ahbsi[hwdata][10], 
ahbsi[hwdata][11], 
ahbsi[hwdata][12], 
ahbsi[hwdata][13], 
ahbsi[hwdata][14], 
ahbsi[hwdata][15], 
ahbsi[hwdata][16], 
ahbsi[hwdata][17], 
ahbsi[hwdata][18], 
ahbsi[hwdata][19], 
ahbsi[hwdata][1], 
ahbsi[hwdata][20], 
ahbsi[hwdata][21], 
ahbsi[hwdata][22], 
ahbsi[hwdata][23], 
ahbsi[hwdata][24], 
ahbsi[hwdata][25], 
ahbsi[hwdata][26], 
ahbsi[hwdata][27], 
ahbsi[hwdata][28], 
ahbsi[hwdata][29], 
ahbsi[hwdata][2], 
ahbsi[hwdata][30], 
ahbsi[hwdata][31], 
ahbsi[hwdata][3], 
ahbsi[hwdata][4], 
ahbsi[hwdata][5], 
ahbsi[hwdata][6], 
ahbsi[hwdata][7], 
ahbsi[hwdata][8], 
ahbsi[hwdata][9], 
ahbsi[hwrite], 
ahbso[hrdata][0], 
ahbso[hrdata][10], 
ahbso[hrdata][11], 
ahbso[hrdata][12], 
ahbso[hrdata][13], 
ahbso[hrdata][14], 
ahbso[hrdata][15], 
ahbso[hrdata][16], 
ahbso[hrdata][17], 
ahbso[hrdata][18], 
ahbso[hrdata][19], 
ahbso[hrdata][1], 
ahbso[hrdata][20], 
ahbso[hrdata][21], 
ahbso[hrdata][22], 
ahbso[hrdata][23], 
ahbso[hrdata][24], 
ahbso[hrdata][25], 
ahbso[hrdata][26], 
ahbso[hrdata][27], 
ahbso[hrdata][28], 
ahbso[hrdata][29], 
ahbso[hrdata][2], 
ahbso[hrdata][30], 
ahbso[hrdata][31], 
ahbso[hrdata][3], 
ahbso[hrdata][4], 
ahbso[hrdata][5], 
ahbso[hrdata][6], 
ahbso[hrdata][7], 
ahbso[hrdata][8], 
ahbso[hrdata][9], 
ahbso[hready], 
ahbso[hresp][0], 
apbi[paddr][2], 
apbi[paddr][3], 
apbi[paddr][4], 
apbi[paddr][5], 
apbi[penable], 
apbi[psel][0], 
apbi[pwdata][0], 
apbi[pwdata][10], 
apbi[pwdata][11], 
apbi[pwdata][12], 
apbi[pwdata][19], 
apbi[pwdata][1], 
apbi[pwdata][20], 
apbi[pwdata][21], 
apbi[pwdata][22], 
apbi[pwdata][23], 
apbi[pwdata][25], 
apbi[pwdata][26], 
apbi[pwdata][27], 
apbi[pwdata][28], 
apbi[pwdata][2], 
apbi[pwdata][3], 
apbi[pwdata][4], 
apbi[pwdata][5], 
apbi[pwdata][6], 
apbi[pwdata][7], 
apbi[pwdata][8], 
apbi[pwdata][9], 
apbi[pwrite], 
apbo[prdata][0], 
apbo[prdata][10], 
apbo[prdata][11], 
apbo[prdata][12], 
apbo[prdata][19], 
apbo[prdata][1], 
apbo[prdata][20], 
apbo[prdata][21], 
apbo[prdata][22], 
apbo[prdata][23], 
apbo[prdata][25], 
apbo[prdata][26], 
apbo[prdata][27], 
apbo[prdata][28], 
apbo[prdata][2], 
apbo[prdata][3], 
apbo[prdata][4], 
apbo[prdata][5], 
apbo[prdata][6], 
apbo[prdata][7], 
apbo[prdata][8], 
apbo[prdata][9], 
clk, 
memi[bexcn], 
memi[brdyn], 
memi[bwidth][0], 
memi[bwidth][1], 
memi[data][0], 
memi[data][10], 
memi[data][11], 
memi[data][12], 
memi[data][13], 
memi[data][14], 
memi[data][15], 
memi[data][16], 
memi[data][17], 
memi[data][18], 
memi[data][19], 
memi[data][1], 
memi[data][20], 
memi[data][21], 
memi[data][22], 
memi[data][23], 
memi[data][24], 
memi[data][25], 
memi[data][26], 
memi[data][27], 
memi[data][28], 
memi[data][29], 
memi[data][2], 
memi[data][30], 
memi[data][31], 
memi[data][3], 
memi[data][4], 
memi[data][5], 
memi[data][6], 
memi[data][7], 
memi[data][8], 
memi[data][9], 
memo[address][0], 
memo[address][10], 
memo[address][11], 
memo[address][12], 
memo[address][13], 
memo[address][14], 
memo[address][15], 
memo[address][16], 
memo[address][17], 
memo[address][18], 
memo[address][19], 
memo[address][1], 
memo[address][20], 
memo[address][21], 
memo[address][22], 
memo[address][23], 
memo[address][24], 
memo[address][25], 
memo[address][26], 
memo[address][27], 
memo[address][28], 
memo[address][29], 
memo[address][2], 
memo[address][30], 
memo[address][31], 
memo[address][3], 
memo[address][4], 
memo[address][5], 
memo[address][6], 
memo[address][7], 
memo[address][8], 
memo[address][9], 
memo[bdrive][0], 
memo[bdrive][1], 
memo[bdrive][2], 
memo[bdrive][3], 
memo[data][0], 
memo[data][10], 
memo[data][11], 
memo[data][12], 
memo[data][13], 
memo[data][14], 
memo[data][15], 
memo[data][16], 
memo[data][17], 
memo[data][18], 
memo[data][19], 
memo[data][1], 
memo[data][20], 
memo[data][21], 
memo[data][22], 
memo[data][23], 
memo[data][24], 
memo[data][25], 
memo[data][26], 
memo[data][27], 
memo[data][28], 
memo[data][29], 
memo[data][2], 
memo[data][30], 
memo[data][31], 
memo[data][3], 
memo[data][4], 
memo[data][5], 
memo[data][6], 
memo[data][7], 
memo[data][8], 
memo[data][9], 
memo[iosn], 
memo[mben][0], 
memo[mben][1], 
memo[mben][2], 
memo[mben][3], 
memo[oen], 
memo[ramoen][0], 
memo[ramoen][3], 
memo[ramsn][0], 
memo[ramsn][4], 
memo[read], 
memo[romsn][0], 
memo[romsn][1], 
memo[writen], 
memo[wrn][0], 
memo[wrn][1], 
memo[wrn][2], 
memo[wrn][3], 
rst, 

r_reg[data]__0[0] - 
wires: CLBLL_L_X2Y92/CLBLL_IMUX6 CLBLL_L_X2Y92/CLBLL_LL_AQ CLBLL_L_X2Y92/CLBLL_LOGIC_OUTS4 CLBLL_L_X2Y92/CLBLL_L_A1 CLBLL_L_X2Y94/CLBLL_IMUX7 CLBLL_L_X2Y94/CLBLL_LL_A1 INT_L_X2Y92/IMUX_L6 INT_L_X2Y92/LOGIC_OUTS_L4 INT_L_X2Y92/NL1BEG_N3 INT_L_X2Y92/NN2BEG3 INT_L_X2Y93/NN2A3 INT_L_X2Y94/IMUX_L7 INT_L_X2Y94/NN2END3 
pips: CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X2Y92/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X2Y92/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X2Y92/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X2Y92/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X2Y94/INT_L.NN2END3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_0_in30_in - 
wires: CLBLL_L_X2Y85/CLBLL_IMUX6 CLBLL_L_X2Y85/CLBLL_L_A1 CLBLL_L_X2Y86/CLBLL_IMUX6 CLBLL_L_X2Y86/CLBLL_L_A1 CLBLL_L_X2Y87/CLBLL_IMUX10 CLBLL_L_X2Y87/CLBLL_IMUX15 CLBLL_L_X2Y87/CLBLL_IMUX23 CLBLL_L_X2Y87/CLBLL_IMUX26 CLBLL_L_X2Y87/CLBLL_IMUX7 CLBLL_L_X2Y87/CLBLL_LL_A1 CLBLL_L_X2Y87/CLBLL_LL_B1 CLBLL_L_X2Y87/CLBLL_L_A4 CLBLL_L_X2Y87/CLBLL_L_B4 CLBLL_L_X2Y87/CLBLL_L_C3 CLBLL_L_X2Y88/CLBLL_IMUX0 CLBLL_L_X2Y88/CLBLL_L_A3 CLBLL_L_X2Y89/CLBLL_IMUX26 CLBLL_L_X2Y89/CLBLL_IMUX7 CLBLL_L_X2Y89/CLBLL_LL_A1 CLBLL_L_X2Y89/CLBLL_L_B4 CLBLL_L_X2Y91/CLBLL_IMUX10 CLBLL_L_X2Y91/CLBLL_L_A4 CLBLL_L_X2Y92/CLBLL_IMUX19 CLBLL_L_X2Y92/CLBLL_IMUX3 CLBLL_L_X2Y92/CLBLL_L_A2 CLBLL_L_X2Y92/CLBLL_L_B2 CLBLL_L_X2Y93/CLBLL_IMUX18 CLBLL_L_X2Y93/CLBLL_LL_B2 CLBLL_L_X2Y95/CLBLL_IMUX20 CLBLL_L_X2Y95/CLBLL_IMUX36 CLBLL_L_X2Y95/CLBLL_IMUX4 CLBLL_L_X2Y95/CLBLL_LL_A6 CLBLL_L_X2Y95/CLBLL_L_C2 CLBLL_L_X2Y95/CLBLL_L_D2 CLBLL_L_X2Y96/CLBLL_IMUX11 CLBLL_L_X2Y96/CLBLL_LL_A4 CLBLL_L_X2Y97/CLBLL_IMUX17 CLBLL_L_X2Y97/CLBLL_IMUX2 CLBLL_L_X2Y97/CLBLL_IMUX25 CLBLL_L_X2Y97/CLBLL_IMUX34 CLBLL_L_X2Y97/CLBLL_IMUX37 CLBLL_L_X2Y97/CLBLL_IMUX9 CLBLL_L_X2Y97/CLBLL_LL_A2 CLBLL_L_X2Y97/CLBLL_LL_B3 CLBLL_L_X2Y97/CLBLL_L_A5 CLBLL_L_X2Y97/CLBLL_L_B5 CLBLL_L_X2Y97/CLBLL_L_C6 CLBLL_L_X2Y97/CLBLL_L_D4 CLBLL_L_X2Y98/CLBLL_IMUX2 CLBLL_L_X2Y98/CLBLL_LL_A2 CLBLL_L_X4Y86/CLBLL_EL1BEG3 CLBLL_L_X4Y86/CLBLL_IMUX15 CLBLL_L_X4Y86/CLBLL_LL_B1 CLBLL_L_X4Y87/CLBLL_ER1BEG1 CLBLL_L_X4Y87/CLBLL_IMUX11 CLBLL_L_X4Y87/CLBLL_IMUX35 CLBLL_L_X4Y87/CLBLL_IMUX5 CLBLL_L_X4Y87/CLBLL_LL_A4 CLBLL_L_X4Y87/CLBLL_LL_C6 CLBLL_L_X4Y87/CLBLL_L_A6 CLBLL_L_X4Y88/CLBLL_IMUX12 CLBLL_L_X4Y88/CLBLL_IMUX13 CLBLL_L_X4Y88/CLBLL_IMUX4 CLBLL_L_X4Y88/CLBLL_IMUX5 CLBLL_L_X4Y88/CLBLL_LL_A6 CLBLL_L_X4Y88/CLBLL_LL_B6 CLBLL_L_X4Y88/CLBLL_L_A6 CLBLL_L_X4Y88/CLBLL_L_B6 CLBLL_L_X4Y89/CLBLL_ER1BEG3 CLBLL_L_X4Y89/CLBLL_IMUX32 CLBLL_L_X4Y89/CLBLL_IMUX38 CLBLL_L_X4Y89/CLBLL_LL_C1 CLBLL_L_X4Y89/CLBLL_LL_D3 CLBLL_L_X4Y89/CLBLL_NE2A0 CLBLL_L_X4Y90/CLBLL_IMUX0 CLBLL_L_X4Y90/CLBLL_IMUX40 CLBLL_L_X4Y90/CLBLL_LL_D1 CLBLL_L_X4Y90/CLBLL_L_A3 CLBLL_L_X4Y90/CLBLL_NE2A2 CLBLL_L_X4Y91/CLBLL_IMUX36 CLBLL_L_X4Y91/CLBLL_L_D2 CLBLL_L_X4Y93/CLBLL_IMUX11 CLBLL_L_X4Y93/CLBLL_LL_A4 CLBLL_L_X4Y93/CLBLL_SE2A1 CLBLL_L_X4Y94/CLBLL_SW2A1 CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y95/CLBLL_L_BQ CLBLL_L_X4Y95/CLBLL_WL1END0 CLBLL_L_X4Y96/CLBLL_NW2A1 CLBLM_R_X3Y86/CLBLM_EL1BEG3 CLBLM_R_X3Y86/CLBLM_IMUX16 CLBLM_R_X3Y86/CLBLM_IMUX24 CLBLM_R_X3Y86/CLBLM_IMUX8 CLBLM_R_X3Y86/CLBLM_L_B3 CLBLM_R_X3Y86/CLBLM_M_A5 CLBLM_R_X3Y86/CLBLM_M_B5 CLBLM_R_X3Y87/CLBLM_ER1BEG1 CLBLM_R_X3Y87/CLBLM_IMUX24 CLBLM_R_X3Y87/CLBLM_IMUX25 CLBLM_R_X3Y87/CLBLM_L_B5 CLBLM_R_X3Y87/CLBLM_M_B5 CLBLM_R_X3Y88/CLBLM_IMUX1 CLBLM_R_X3Y88/CLBLM_IMUX17 CLBLM_R_X3Y88/CLBLM_IMUX32 CLBLM_R_X3Y88/CLBLM_M_A3 CLBLM_R_X3Y88/CLBLM_M_B3 CLBLM_R_X3Y88/CLBLM_M_C1 CLBLM_R_X3Y89/CLBLM_ER1BEG3 CLBLM_R_X3Y89/CLBLM_IMUX28 CLBLM_R_X3Y89/CLBLM_IMUX4 CLBLM_R_X3Y89/CLBLM_M_A6 CLBLM_R_X3Y89/CLBLM_M_C4 CLBLM_R_X3Y89/CLBLM_NE2A0 CLBLM_R_X3Y90/CLBLM_IMUX7 CLBLM_R_X3Y90/CLBLM_M_A1 CLBLM_R_X3Y90/CLBLM_NE2A2 CLBLM_R_X3Y91/CLBLM_IMUX11 CLBLM_R_X3Y91/CLBLM_IMUX25 CLBLM_R_X3Y91/CLBLM_L_B5 CLBLM_R_X3Y91/CLBLM_M_A4 CLBLM_R_X3Y92/CLBLM_IMUX35 CLBLM_R_X3Y92/CLBLM_IMUX42 CLBLM_R_X3Y92/CLBLM_L_D6 CLBLM_R_X3Y92/CLBLM_M_C6 CLBLM_R_X3Y93/CLBLM_IMUX35 CLBLM_R_X3Y93/CLBLM_M_C6 CLBLM_R_X3Y93/CLBLM_SE2A1 CLBLM_R_X3Y94/CLBLM_SW2A1 CLBLM_R_X3Y95/CLBLM_IMUX10 CLBLM_R_X3Y95/CLBLM_IMUX32 CLBLM_R_X3Y95/CLBLM_L_A4 CLBLM_R_X3Y95/CLBLM_M_C1 CLBLM_R_X3Y95/CLBLM_WL1END0 CLBLM_R_X3Y96/CLBLM_IMUX41 CLBLM_R_X3Y96/CLBLM_L_D1 CLBLM_R_X3Y96/CLBLM_NW2A1 CLBLM_R_X3Y97/CLBLM_IMUX17 CLBLM_R_X3Y97/CLBLM_IMUX9 CLBLM_R_X3Y97/CLBLM_L_A5 CLBLM_R_X3Y97/CLBLM_M_B3 CLBLM_R_X3Y98/CLBLM_IMUX11 CLBLM_R_X3Y98/CLBLM_M_A4 INT_L_X2Y85/IMUX_L6 INT_L_X2Y85/SL1END3 INT_L_X2Y86/ER1BEG_S0 INT_L_X2Y86/IMUX_L6 INT_L_X2Y86/SE2A0 INT_L_X2Y86/SL1BEG3 INT_L_X2Y86/SL1END3 INT_L_X2Y87/ER1BEG0 INT_L_X2Y87/IMUX_L10 INT_L_X2Y87/IMUX_L15 INT_L_X2Y87/IMUX_L23 INT_L_X2Y87/IMUX_L26 INT_L_X2Y87/IMUX_L7 INT_L_X2Y87/SE2BEG0 INT_L_X2Y87/SL1BEG3 INT_L_X2Y87/SR1BEG_S0 INT_L_X2Y87/SS2END3 INT_L_X2Y88/IMUX_L0 INT_L_X2Y88/SE2A0 INT_L_X2Y88/SS2A3 INT_L_X2Y88/SS2END_N0_3 INT_L_X2Y89/IMUX_L26 INT_L_X2Y89/IMUX_L7 INT_L_X2Y89/SE2A2 INT_L_X2Y89/SE2BEG0 INT_L_X2Y89/SR1BEG_S0 INT_L_X2Y89/SR1END3 INT_L_X2Y89/SS2BEG3 INT_L_X2Y90/SE2BEG2 INT_L_X2Y90/SR1BEG3 INT_L_X2Y90/SR1END2 INT_L_X2Y90/SR1END_N3_3 INT_L_X2Y91/IMUX_L10 INT_L_X2Y91/SE2A1 INT_L_X2Y91/SL1END1 INT_L_X2Y91/SR1BEG2 INT_L_X2Y92/IMUX_L19 INT_L_X2Y92/IMUX_L3 INT_L_X2Y92/SE2BEG1 INT_L_X2Y92/SL1BEG1 INT_L_X2Y92/SS2END1 INT_L_X2Y93/IMUX_L18 INT_L_X2Y93/SE2A1 INT_L_X2Y93/SL1END1 INT_L_X2Y93/SS2A1 INT_L_X2Y94/SE2BEG1 INT_L_X2Y94/SL1BEG1 INT_L_X2Y94/SS2BEG1 INT_L_X2Y94/SS2END1 INT_L_X2Y95/IMUX_L20 INT_L_X2Y95/IMUX_L36 INT_L_X2Y95/IMUX_L4 INT_L_X2Y95/SS2A1 INT_L_X2Y95/WR1END2 INT_L_X2Y96/IMUX_L11 INT_L_X2Y96/SR1END1 INT_L_X2Y96/SS2BEG1 INT_L_X2Y97/EL1BEG0 INT_L_X2Y97/FAN_BOUNCE_S3_4 INT_L_X2Y97/IMUX_L17 INT_L_X2Y97/IMUX_L2 INT_L_X2Y97/IMUX_L25 INT_L_X2Y97/IMUX_L34 INT_L_X2Y97/IMUX_L37 INT_L_X2Y97/IMUX_L9 INT_L_X2Y97/NW2END1 INT_L_X2Y97/SR1BEG1 INT_L_X2Y98/FAN_ALT4 INT_L_X2Y98/FAN_BOUNCE4 INT_L_X2Y98/IMUX_L2 INT_L_X2Y98/NW2END1 INT_L_X4Y86/EL1END3 INT_L_X4Y86/IMUX_L15 INT_L_X4Y87/ER1END1 INT_L_X4Y87/IMUX_L11 INT_L_X4Y87/IMUX_L35 INT_L_X4Y87/IMUX_L5 INT_L_X4Y87/NE2BEG1 INT_L_X4Y87/SR1END2 INT_L_X4Y88/IMUX_L12 INT_L_X4Y88/IMUX_L13 INT_L_X4Y88/IMUX_L4 INT_L_X4Y88/IMUX_L5 INT_L_X4Y88/NE2A1 INT_L_X4Y88/NE2END_S3_0 INT_L_X4Y88/SR1BEG2 INT_L_X4Y88/WR1END2 INT_L_X4Y89/BYP_ALT6 INT_L_X4Y89/BYP_BOUNCE6 INT_L_X4Y89/ER1END3 INT_L_X4Y89/IMUX_L32 INT_L_X4Y89/IMUX_L38 INT_L_X4Y89/NE2END0 INT_L_X4Y90/BYP_BOUNCE_N3_6 INT_L_X4Y90/ER1END_N3_3 INT_L_X4Y90/IMUX_L0 INT_L_X4Y90/IMUX_L40 INT_L_X4Y90/NE2END2 INT_L_X4Y90/NR1BEG2 INT_L_X4Y91/IMUX_L36 INT_L_X4Y91/NR1END2 INT_L_X4Y93/IMUX_L11 INT_L_X4Y93/SE2END1 INT_L_X4Y94/SW2A1 INT_L_X4Y95/LOGIC_OUTS_L1 INT_L_X4Y95/NW2BEG1 INT_L_X4Y95/SW2BEG1 INT_L_X4Y95/WL1BEG0 INT_L_X4Y96/NW2A1 INT_R_X3Y86/EL1BEG3 INT_R_X3Y86/IMUX16 INT_R_X3Y86/IMUX24 INT_R_X3Y86/IMUX8 INT_R_X3Y86/SE2END0 INT_R_X3Y87/EL1BEG_N3 INT_R_X3Y87/ER1BEG1 INT_R_X3Y87/ER1END0 INT_R_X3Y87/IMUX24 INT_R_X3Y87/IMUX25 INT_R_X3Y88/IMUX1 INT_R_X3Y88/IMUX17 INT_R_X3Y88/IMUX32 INT_R_X3Y88/NE2BEG0 INT_R_X3Y88/SE2END0 INT_R_X3Y89/ER1BEG3 INT_R_X3Y89/IMUX28 INT_R_X3Y89/IMUX4 INT_R_X3Y89/NE2A0 INT_R_X3Y89/NE2BEG2 INT_R_X3Y89/SE2END2 INT_R_X3Y90/FAN_BOUNCE_S3_6 INT_R_X3Y90/IMUX7 INT_R_X3Y90/NE2A2 INT_R_X3Y91/FAN_ALT6 INT_R_X3Y91/FAN_BOUNCE6 INT_R_X3Y91/IMUX11 INT_R_X3Y91/IMUX25 INT_R_X3Y91/SE2END1 INT_R_X3Y92/IMUX35 INT_R_X3Y92/IMUX42 INT_R_X3Y92/SS2END1 INT_R_X3Y93/IMUX35 INT_R_X3Y93/SE2A1 INT_R_X3Y93/SE2END1 INT_R_X3Y93/SS2A1 INT_R_X3Y94/SE2BEG1 INT_R_X3Y94/SS2BEG1 INT_R_X3Y94/SW2END1 INT_R_X3Y95/IMUX10 INT_R_X3Y95/IMUX32 INT_R_X3Y95/NN2BEG1 INT_R_X3Y95/WL1END0 INT_R_X3Y95/WR1BEG2 INT_R_X3Y96/EL1END_S3_0 INT_R_X3Y96/IMUX41 INT_R_X3Y96/NN2A1 INT_R_X3Y96/NW2BEG1 INT_R_X3Y96/NW2END1 INT_R_X3Y97/EL1END0 INT_R_X3Y97/IMUX17 INT_R_X3Y97/IMUX9 INT_R_X3Y97/NN2END1 INT_R_X3Y97/NR1BEG1 INT_R_X3Y97/NW2A1 INT_R_X3Y97/NW2BEG1 INT_R_X3Y98/IMUX11 INT_R_X3Y98/NR1END1 INT_R_X3Y98/NW2A1 INT_R_X5Y88/NE2END1 INT_R_X5Y88/WR1BEG2 
pips: CLBLL_L_X2Y85/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X2Y86/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X2Y96/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X2Y85/INT_L.SL1END3->>IMUX_L6 INT_L_X2Y86/INT_L.SL1END3->>ER1BEG_S0 INT_L_X2Y86/INT_L.SL1END3->>IMUX_L6 INT_L_X2Y86/INT_L.SL1END3->>SL1BEG3 INT_L_X2Y87/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X2Y87/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X2Y87/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X2Y87/INT_L.SS2END3->>IMUX_L15 INT_L_X2Y87/INT_L.SS2END3->>IMUX_L23 INT_L_X2Y87/INT_L.SS2END3->>IMUX_L7 INT_L_X2Y87/INT_L.SS2END3->>SL1BEG3 INT_L_X2Y87/INT_L.SS2END3->>SR1BEG_S0 INT_L_X2Y88/INT_L.SS2END_N0_3->>IMUX_L0 INT_L_X2Y89/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X2Y89/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X2Y89/INT_L.SR1END3->>IMUX_L7 INT_L_X2Y89/INT_L.SR1END3->>SR1BEG_S0 INT_L_X2Y89/INT_L.SR1END3->>SS2BEG3 INT_L_X2Y90/INT_L.SR1END2->>SE2BEG2 INT_L_X2Y90/INT_L.SR1END2->>SR1BEG3 INT_L_X2Y91/INT_L.SL1END1->>IMUX_L10 INT_L_X2Y91/INT_L.SL1END1->>SR1BEG2 INT_L_X2Y92/INT_L.SS2END1->>IMUX_L19 INT_L_X2Y92/INT_L.SS2END1->>IMUX_L3 INT_L_X2Y92/INT_L.SS2END1->>SE2BEG1 INT_L_X2Y92/INT_L.SS2END1->>SL1BEG1 INT_L_X2Y93/INT_L.SL1END1->>IMUX_L18 INT_L_X2Y94/INT_L.SS2END1->>SE2BEG1 INT_L_X2Y94/INT_L.SS2END1->>SL1BEG1 INT_L_X2Y94/INT_L.SS2END1->>SS2BEG1 INT_L_X2Y95/INT_L.WR1END2->>IMUX_L20 INT_L_X2Y95/INT_L.WR1END2->>IMUX_L36 INT_L_X2Y95/INT_L.WR1END2->>IMUX_L4 INT_L_X2Y96/INT_L.SR1END1->>IMUX_L11 INT_L_X2Y96/INT_L.SR1END1->>SS2BEG1 INT_L_X2Y97/INT_L.FAN_BOUNCE_S3_4->>IMUX_L37 INT_L_X2Y97/INT_L.NW2END1->>EL1BEG0 INT_L_X2Y97/INT_L.NW2END1->>IMUX_L17 INT_L_X2Y97/INT_L.NW2END1->>IMUX_L2 INT_L_X2Y97/INT_L.NW2END1->>IMUX_L25 INT_L_X2Y97/INT_L.NW2END1->>IMUX_L34 INT_L_X2Y97/INT_L.NW2END1->>IMUX_L9 INT_L_X2Y97/INT_L.NW2END1->>SR1BEG1 INT_L_X2Y98/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X2Y98/INT_L.NW2END1->>FAN_ALT4 INT_L_X2Y98/INT_L.NW2END1->>IMUX_L2 INT_L_X4Y86/INT_L.EL1END3->>IMUX_L15 INT_L_X4Y87/INT_L.ER1END1->>IMUX_L11 INT_L_X4Y87/INT_L.ER1END1->>IMUX_L35 INT_L_X4Y87/INT_L.ER1END1->>NE2BEG1 INT_L_X4Y87/INT_L.SR1END2->>IMUX_L5 INT_L_X4Y88/INT_L.WR1END2->>IMUX_L12 INT_L_X4Y88/INT_L.WR1END2->>IMUX_L13 INT_L_X4Y88/INT_L.WR1END2->>IMUX_L4 INT_L_X4Y88/INT_L.WR1END2->>IMUX_L5 INT_L_X4Y88/INT_L.WR1END2->>SR1BEG2 INT_L_X4Y89/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X4Y89/INT_L.ER1END3->>BYP_ALT6 INT_L_X4Y89/INT_L.ER1END3->>IMUX_L38 INT_L_X4Y89/INT_L.NE2END0->>IMUX_L32 INT_L_X4Y90/INT_L.BYP_BOUNCE_N3_6->>IMUX_L40 INT_L_X4Y90/INT_L.ER1END_N3_3->>IMUX_L0 INT_L_X4Y90/INT_L.NE2END2->>NR1BEG2 INT_L_X4Y91/INT_L.NR1END2->>IMUX_L36 INT_L_X4Y93/INT_L.SE2END1->>IMUX_L11 INT_L_X4Y95/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_L_X4Y95/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_L_X4Y95/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_R_X3Y86/INT_R.SE2END0->>IMUX16 INT_R_X3Y86/INT_R.SE2END0->>IMUX24 INT_R_X3Y86/INT_R.SE2END0->>IMUX8 INT_R_X3Y87/INT_R.ER1END0->>EL1BEG_N3 INT_R_X3Y87/INT_R.ER1END0->>ER1BEG1 INT_R_X3Y87/INT_R.ER1END0->>IMUX24 INT_R_X3Y87/INT_R.ER1END0->>IMUX25 INT_R_X3Y88/INT_R.SE2END0->>IMUX1 INT_R_X3Y88/INT_R.SE2END0->>IMUX17 INT_R_X3Y88/INT_R.SE2END0->>IMUX32 INT_R_X3Y88/INT_R.SE2END0->>NE2BEG0 INT_R_X3Y89/INT_R.SE2END2->>ER1BEG3 INT_R_X3Y89/INT_R.SE2END2->>IMUX28 INT_R_X3Y89/INT_R.SE2END2->>IMUX4 INT_R_X3Y89/INT_R.SE2END2->>NE2BEG2 INT_R_X3Y90/INT_R.FAN_BOUNCE_S3_6->>IMUX7 INT_R_X3Y91/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X3Y91/INT_R.FAN_BOUNCE6->>IMUX25 INT_R_X3Y91/INT_R.SE2END1->>FAN_ALT6 INT_R_X3Y91/INT_R.SE2END1->>IMUX11 INT_R_X3Y92/INT_R.SS2END1->>IMUX35 INT_R_X3Y92/INT_R.SS2END1->>IMUX42 INT_R_X3Y93/INT_R.SE2END1->>IMUX35 INT_R_X3Y94/INT_R.SW2END1->>SE2BEG1 INT_R_X3Y94/INT_R.SW2END1->>SS2BEG1 INT_R_X3Y95/INT_R.WL1END0->>IMUX10 INT_R_X3Y95/INT_R.WL1END0->>IMUX32 INT_R_X3Y95/INT_R.WL1END0->>NN2BEG1 INT_R_X3Y95/INT_R.WL1END0->>WR1BEG2 INT_R_X3Y96/INT_R.NW2END1->>IMUX41 INT_R_X3Y96/INT_R.NW2END1->>NW2BEG1 INT_R_X3Y97/INT_R.EL1END0->>IMUX17 INT_R_X3Y97/INT_R.EL1END0->>IMUX9 INT_R_X3Y97/INT_R.NN2END1->>NR1BEG1 INT_R_X3Y97/INT_R.NN2END1->>NW2BEG1 INT_R_X3Y98/INT_R.NR1END1->>IMUX11 INT_R_X5Y88/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 64, 

r_reg[busw_n_0_][0] - 
wires: CLBLL_L_X2Y85/CLBLL_IMUX5 CLBLL_L_X2Y85/CLBLL_L_A6 CLBLL_L_X2Y86/CLBLL_IMUX5 CLBLL_L_X2Y86/CLBLL_L_A6 CLBLL_L_X2Y87/CLBLL_IMUX1 CLBLL_L_X2Y87/CLBLL_IMUX24 CLBLL_L_X2Y87/CLBLL_IMUX34 CLBLL_L_X2Y87/CLBLL_IMUX9 CLBLL_L_X2Y87/CLBLL_LL_A3 CLBLL_L_X2Y87/CLBLL_LL_B5 CLBLL_L_X2Y87/CLBLL_L_A5 CLBLL_L_X2Y87/CLBLL_L_C6 CLBLL_L_X2Y89/CLBLL_IMUX8 CLBLL_L_X2Y89/CLBLL_LL_A5 CLBLL_L_X2Y91/CLBLL_IMUX0 CLBLL_L_X2Y91/CLBLL_L_A3 CLBLL_L_X2Y92/CLBLL_IMUX26 CLBLL_L_X2Y92/CLBLL_IMUX9 CLBLL_L_X2Y92/CLBLL_L_A5 CLBLL_L_X2Y92/CLBLL_L_B4 CLBLL_L_X2Y93/CLBLL_IMUX24 CLBLL_L_X2Y93/CLBLL_LL_B5 CLBLL_L_X2Y95/CLBLL_IMUX23 CLBLL_L_X2Y95/CLBLL_IMUX37 CLBLL_L_X2Y95/CLBLL_IMUX7 CLBLL_L_X2Y95/CLBLL_LL_A1 CLBLL_L_X2Y95/CLBLL_L_C3 CLBLL_L_X2Y95/CLBLL_L_D4 CLBLL_L_X2Y96/CLBLL_IMUX4 CLBLL_L_X2Y96/CLBLL_LL_A6 CLBLL_L_X2Y97/CLBLL_IMUX12 CLBLL_L_X2Y97/CLBLL_IMUX26 CLBLL_L_X2Y97/CLBLL_IMUX3 CLBLL_L_X2Y97/CLBLL_IMUX33 CLBLL_L_X2Y97/CLBLL_IMUX4 CLBLL_L_X2Y97/CLBLL_IMUX46 CLBLL_L_X2Y97/CLBLL_LL_A6 CLBLL_L_X2Y97/CLBLL_LL_B6 CLBLL_L_X2Y97/CLBLL_L_A2 CLBLL_L_X2Y97/CLBLL_L_B4 CLBLL_L_X2Y97/CLBLL_L_C1 CLBLL_L_X2Y97/CLBLL_L_D5 CLBLL_L_X2Y98/CLBLL_IMUX11 CLBLL_L_X2Y98/CLBLL_LL_A4 CLBLL_L_X4Y86/CLBLL_IMUX24 CLBLL_L_X4Y86/CLBLL_LL_B5 CLBLL_L_X4Y86/CLBLL_SW2A0 CLBLL_L_X4Y87/CLBLL_IMUX7 CLBLL_L_X4Y87/CLBLL_IMUX9 CLBLL_L_X4Y87/CLBLL_LL_A1 CLBLL_L_X4Y87/CLBLL_L_A5 CLBLL_L_X4Y88/CLBLL_IMUX14 CLBLL_L_X4Y88/CLBLL_IMUX6 CLBLL_L_X4Y88/CLBLL_L_A1 CLBLL_L_X4Y88/CLBLL_L_B1 CLBLL_L_X4Y88/CLBLL_SE2A3 CLBLL_L_X4Y89/CLBLL_EL1BEG0 CLBLL_L_X4Y89/CLBLL_IMUX22 CLBLL_L_X4Y89/CLBLL_IMUX40 CLBLL_L_X4Y89/CLBLL_LL_C3 CLBLL_L_X4Y89/CLBLL_LL_D1 CLBLL_L_X4Y89/CLBLL_SE2A3 CLBLL_L_X4Y90/CLBLL_EL1BEG3 CLBLL_L_X4Y90/CLBLL_ER1BEG0 CLBLL_L_X4Y90/CLBLL_IMUX24 CLBLL_L_X4Y90/CLBLL_IMUX38 CLBLL_L_X4Y90/CLBLL_IMUX46 CLBLL_L_X4Y90/CLBLL_LL_B5 CLBLL_L_X4Y90/CLBLL_LL_D3 CLBLL_L_X4Y90/CLBLL_L_D5 CLBLL_L_X4Y91/CLBLL_IMUX41 CLBLL_L_X4Y91/CLBLL_L_D1 CLBLL_L_X4Y92/CLBLL_WL1END2 CLBLL_L_X4Y92/CLBLL_WW2A3 CLBLL_L_X4Y93/CLBLL_IMUX8 CLBLL_L_X4Y93/CLBLL_LL_A5 CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS2 CLBLL_L_X4Y95/CLBLL_L_CQ CLBLL_L_X4Y95/CLBLL_WL1END1 CLBLL_L_X4Y97/CLBLL_WW2A1 CLBLM_R_X3Y86/CLBLM_IMUX1 CLBLM_R_X3Y86/CLBLM_IMUX17 CLBLM_R_X3Y86/CLBLM_IMUX25 CLBLM_R_X3Y86/CLBLM_L_B5 CLBLM_R_X3Y86/CLBLM_M_A3 CLBLM_R_X3Y86/CLBLM_M_B3 CLBLM_R_X3Y86/CLBLM_SW2A0 CLBLM_R_X3Y87/CLBLM_IMUX12 CLBLM_R_X3Y87/CLBLM_IMUX13 CLBLM_R_X3Y87/CLBLM_L_B6 CLBLM_R_X3Y87/CLBLM_M_B6 CLBLM_R_X3Y88/CLBLM_IMUX35 CLBLM_R_X3Y88/CLBLM_M_C6 CLBLM_R_X3Y88/CLBLM_SE2A3 CLBLM_R_X3Y89/CLBLM_EL1BEG0 CLBLM_R_X3Y89/CLBLM_IMUX22 CLBLM_R_X3Y89/CLBLM_M_C3 CLBLM_R_X3Y89/CLBLM_SE2A3 CLBLM_R_X3Y90/CLBLM_EL1BEG3 CLBLM_R_X3Y90/CLBLM_ER1BEG0 CLBLM_R_X3Y90/CLBLM_IMUX11 CLBLM_R_X3Y90/CLBLM_M_A4 CLBLM_R_X3Y91/CLBLM_IMUX16 CLBLM_R_X3Y91/CLBLM_IMUX8 CLBLM_R_X3Y91/CLBLM_L_B3 CLBLM_R_X3Y91/CLBLM_M_A5 CLBLM_R_X3Y92/CLBLM_IMUX29 CLBLM_R_X3Y92/CLBLM_M_C2 CLBLM_R_X3Y92/CLBLM_WL1END2 CLBLM_R_X3Y92/CLBLM_WW2A3 CLBLM_R_X3Y95/CLBLM_IMUX35 CLBLM_R_X3Y95/CLBLM_IMUX9 CLBLM_R_X3Y95/CLBLM_L_A5 CLBLM_R_X3Y95/CLBLM_M_C6 CLBLM_R_X3Y95/CLBLM_WL1END1 CLBLM_R_X3Y96/CLBLM_IMUX36 CLBLM_R_X3Y96/CLBLM_L_D2 CLBLM_R_X3Y97/CLBLM_IMUX12 CLBLM_R_X3Y97/CLBLM_IMUX5 CLBLM_R_X3Y97/CLBLM_L_A6 CLBLM_R_X3Y97/CLBLM_M_B6 CLBLM_R_X3Y97/CLBLM_WW2A1 CLBLM_R_X3Y98/CLBLM_IMUX4 CLBLM_R_X3Y98/CLBLM_M_A6 INT_L_X2Y85/IMUX_L5 INT_L_X2Y85/SE2A1 INT_L_X2Y85/SR1END2 INT_L_X2Y86/FAN_BOUNCE_S3_4 INT_L_X2Y86/IMUX_L5 INT_L_X2Y86/SE2BEG1 INT_L_X2Y86/SR1BEG2 INT_L_X2Y86/SR1END1 INT_L_X2Y87/ER1BEG2 INT_L_X2Y87/FAN_ALT4 INT_L_X2Y87/FAN_BOUNCE4 INT_L_X2Y87/IMUX_L1 INT_L_X2Y87/IMUX_L24 INT_L_X2Y87/IMUX_L34 INT_L_X2Y87/IMUX_L9 INT_L_X2Y87/SL1END1 INT_L_X2Y87/SR1BEG1 INT_L_X2Y87/SS2END0 INT_L_X2Y88/SL1BEG1 INT_L_X2Y88/SR1END1 INT_L_X2Y88/SS2A0 INT_L_X2Y89/ER1BEG1 INT_L_X2Y89/IMUX_L8 INT_L_X2Y89/SL1END0 INT_L_X2Y89/SR1BEG1 INT_L_X2Y89/SS2BEG0 INT_L_X2Y90/SL1BEG0 INT_L_X2Y90/SL1END0 INT_L_X2Y91/IMUX_L0 INT_L_X2Y91/SE2A0 INT_L_X2Y91/SL1BEG0 INT_L_X2Y91/SL1END0 INT_L_X2Y92/IMUX_L26 INT_L_X2Y92/IMUX_L9 INT_L_X2Y92/SE2BEG0 INT_L_X2Y92/SL1BEG0 INT_L_X2Y92/SR1BEG_S0 INT_L_X2Y92/WW2END3 INT_L_X2Y93/IMUX_L24 INT_L_X2Y93/WW2END_N0_3 INT_L_X2Y95/BYP_ALT3 INT_L_X2Y95/BYP_BOUNCE3 INT_L_X2Y95/IMUX_L23 INT_L_X2Y95/IMUX_L37 INT_L_X2Y95/IMUX_L7 INT_L_X2Y95/SR1END2 INT_L_X2Y96/BYP_BOUNCE_N3_3 INT_L_X2Y96/IMUX_L4 INT_L_X2Y96/NE2BEG2 INT_L_X2Y96/NL1BEG1 INT_L_X2Y96/NW2END2 INT_L_X2Y96/SR1BEG2 INT_L_X2Y97/BYP_ALT4 INT_L_X2Y97/BYP_BOUNCE4 INT_L_X2Y97/IMUX_L12 INT_L_X2Y97/IMUX_L26 INT_L_X2Y97/IMUX_L3 INT_L_X2Y97/IMUX_L33 INT_L_X2Y97/IMUX_L4 INT_L_X2Y97/IMUX_L46 INT_L_X2Y97/NE2A2 INT_L_X2Y97/NL1END1 INT_L_X2Y97/WW2END1 INT_L_X2Y98/IMUX_L11 INT_L_X2Y98/NW2END2 INT_L_X4Y86/IMUX_L24 INT_L_X4Y86/SL1END0 INT_L_X4Y86/SW2A0 INT_L_X4Y87/IMUX_L7 INT_L_X4Y87/IMUX_L9 INT_L_X4Y87/SL1BEG0 INT_L_X4Y87/SL1END3 INT_L_X4Y87/SS2END0 INT_L_X4Y87/SW2BEG0 INT_L_X4Y88/EL1END_S3_0 INT_L_X4Y88/IMUX_L14 INT_L_X4Y88/IMUX_L6 INT_L_X4Y88/SE2END3 INT_L_X4Y88/SL1BEG3 INT_L_X4Y88/SS2A0 INT_L_X4Y89/EL1END0 INT_L_X4Y89/IMUX_L22 INT_L_X4Y89/IMUX_L40 INT_L_X4Y89/SE2END3 INT_L_X4Y89/SS2BEG0 INT_L_X4Y90/EL1END3 INT_L_X4Y90/ER1END0 INT_L_X4Y90/IMUX_L24 INT_L_X4Y90/IMUX_L38 INT_L_X4Y90/IMUX_L46 INT_L_X4Y90/NR1BEG0 INT_L_X4Y91/IMUX_L41 INT_L_X4Y91/NR1END0 INT_L_X4Y92/SS2END3 INT_L_X4Y92/WL1BEG2 INT_L_X4Y92/WW2BEG3 INT_L_X4Y93/IMUX_L8 INT_L_X4Y93/SS2A3 INT_L_X4Y93/SS2END_N0_3 INT_L_X4Y94/SR1END3 INT_L_X4Y94/SS2BEG3 INT_L_X4Y95/LOGIC_OUTS_L2 INT_L_X4Y95/NE2BEG2 INT_L_X4Y95/SR1BEG3 INT_L_X4Y95/SR1END_N3_3 INT_L_X4Y95/WL1BEG1 INT_L_X4Y96/NE2A2 INT_L_X4Y97/NW2END2 INT_L_X4Y97/WW2BEG1 INT_R_X3Y85/NN6BEG1 INT_R_X3Y85/SE2END1 INT_R_X3Y86/IMUX1 INT_R_X3Y86/IMUX17 INT_R_X3Y86/IMUX25 INT_R_X3Y86/NN6A1 INT_R_X3Y86/SW2END0 INT_R_X3Y87/ER1END2 INT_R_X3Y87/FAN_ALT1 INT_R_X3Y87/FAN_BOUNCE1 INT_R_X3Y87/IMUX12 INT_R_X3Y87/IMUX13 INT_R_X3Y87/NN6B1 INT_R_X3Y88/IMUX35 INT_R_X3Y88/NN6C1 INT_R_X3Y88/SE2A3 INT_R_X3Y88/SL1END1 INT_R_X3Y89/EL1BEG0 INT_R_X3Y89/ER1BEG_S0 INT_R_X3Y89/ER1END1 INT_R_X3Y89/IMUX22 INT_R_X3Y89/NN6D1 INT_R_X3Y89/SE2A3 INT_R_X3Y89/SE2BEG3 INT_R_X3Y89/SL1BEG1 INT_R_X3Y89/SL1END3 INT_R_X3Y90/EL1BEG3 INT_R_X3Y90/ER1BEG0 INT_R_X3Y90/FAN_ALT3 INT_R_X3Y90/FAN_BOUNCE3 INT_R_X3Y90/IMUX11 INT_R_X3Y90/NN6E1 INT_R_X3Y90/SE2BEG3 INT_R_X3Y90/SL1BEG3 INT_R_X3Y90/SL1END3 INT_R_X3Y91/EL1BEG_N3 INT_R_X3Y91/IMUX16 INT_R_X3Y91/IMUX8 INT_R_X3Y91/NL1BEG0 INT_R_X3Y91/NL1END_S3_0 INT_R_X3Y91/NN6END1 INT_R_X3Y91/SE2END0 INT_R_X3Y91/SL1BEG3 INT_R_X3Y91/SR1END3 INT_R_X3Y92/IMUX29 INT_R_X3Y92/NL1END0 INT_R_X3Y92/NR1BEG0 INT_R_X3Y92/SR1BEG3 INT_R_X3Y92/SR1END_N3_3 INT_R_X3Y92/WL1END2 INT_R_X3Y92/WW2A3 INT_R_X3Y93/NN2BEG0 INT_R_X3Y93/NR1END0 INT_R_X3Y94/NN2A0 INT_R_X3Y94/NN2END_S2_0 INT_R_X3Y95/IMUX35 INT_R_X3Y95/IMUX9 INT_R_X3Y95/NN2END0 INT_R_X3Y95/NW2BEG2 INT_R_X3Y95/WL1END1 INT_R_X3Y96/IMUX36 INT_R_X3Y96/NW2A2 INT_R_X3Y96/SL1END2 INT_R_X3Y97/IMUX12 INT_R_X3Y97/IMUX5 INT_R_X3Y97/NE2END2 INT_R_X3Y97/NR1BEG2 INT_R_X3Y97/NW2BEG2 INT_R_X3Y97/SL1BEG2 INT_R_X3Y97/WW2A1 INT_R_X3Y98/IMUX4 INT_R_X3Y98/NR1END2 INT_R_X3Y98/NW2A2 INT_R_X5Y96/NE2END2 INT_R_X5Y96/NW2BEG2 INT_R_X5Y97/NW2A2 
pips: CLBLL_L_X2Y85/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X2Y86/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X2Y96/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X2Y85/INT_L.SR1END2->>IMUX_L5 INT_L_X2Y86/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X2Y86/INT_L.SR1END1->>SE2BEG1 INT_L_X2Y86/INT_L.SR1END1->>SR1BEG2 INT_L_X2Y87/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X2Y87/INT_L.SL1END1->>ER1BEG2 INT_L_X2Y87/INT_L.SL1END1->>IMUX_L34 INT_L_X2Y87/INT_L.SS2END0->>FAN_ALT4 INT_L_X2Y87/INT_L.SS2END0->>IMUX_L1 INT_L_X2Y87/INT_L.SS2END0->>IMUX_L24 INT_L_X2Y87/INT_L.SS2END0->>IMUX_L9 INT_L_X2Y87/INT_L.SS2END0->>SR1BEG1 INT_L_X2Y88/INT_L.SR1END1->>SL1BEG1 INT_L_X2Y89/INT_L.SL1END0->>ER1BEG1 INT_L_X2Y89/INT_L.SL1END0->>IMUX_L8 INT_L_X2Y89/INT_L.SL1END0->>SR1BEG1 INT_L_X2Y89/INT_L.SL1END0->>SS2BEG0 INT_L_X2Y90/INT_L.SL1END0->>SL1BEG0 INT_L_X2Y91/INT_L.SL1END0->>IMUX_L0 INT_L_X2Y91/INT_L.SL1END0->>SL1BEG0 INT_L_X2Y92/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X2Y92/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X2Y92/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X2Y92/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X2Y92/INT_L.WW2END3->>SR1BEG_S0 INT_L_X2Y93/INT_L.WW2END_N0_3->>IMUX_L24 INT_L_X2Y95/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X2Y95/INT_L.BYP_BOUNCE3->>IMUX_L23 INT_L_X2Y95/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X2Y95/INT_L.SR1END2->>BYP_ALT3 INT_L_X2Y95/INT_L.SR1END2->>IMUX_L37 INT_L_X2Y96/INT_L.NW2END2->>IMUX_L4 INT_L_X2Y96/INT_L.NW2END2->>NE2BEG2 INT_L_X2Y96/INT_L.NW2END2->>NL1BEG1 INT_L_X2Y96/INT_L.NW2END2->>SR1BEG2 INT_L_X2Y97/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X2Y97/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X2Y97/INT_L.BYP_BOUNCE4->>IMUX_L4 INT_L_X2Y97/INT_L.BYP_BOUNCE4->>IMUX_L46 INT_L_X2Y97/INT_L.NL1END1->>BYP_ALT4 INT_L_X2Y97/INT_L.NL1END1->>IMUX_L26 INT_L_X2Y97/INT_L.NL1END1->>IMUX_L33 INT_L_X2Y97/INT_L.WW2END1->>IMUX_L3 INT_L_X2Y98/INT_L.NW2END2->>IMUX_L11 INT_L_X4Y86/INT_L.SL1END0->>IMUX_L24 INT_L_X4Y87/INT_L.SL1END3->>IMUX_L7 INT_L_X4Y87/INT_L.SS2END0->>IMUX_L9 INT_L_X4Y87/INT_L.SS2END0->>SL1BEG0 INT_L_X4Y87/INT_L.SS2END0->>SW2BEG0 INT_L_X4Y88/INT_L.SE2END3->>IMUX_L14 INT_L_X4Y88/INT_L.SE2END3->>IMUX_L6 INT_L_X4Y88/INT_L.SE2END3->>SL1BEG3 INT_L_X4Y89/INT_L.EL1END0->>IMUX_L40 INT_L_X4Y89/INT_L.EL1END0->>SS2BEG0 INT_L_X4Y89/INT_L.SE2END3->>IMUX_L22 INT_L_X4Y90/INT_L.EL1END3->>IMUX_L38 INT_L_X4Y90/INT_L.EL1END3->>IMUX_L46 INT_L_X4Y90/INT_L.ER1END0->>IMUX_L24 INT_L_X4Y90/INT_L.ER1END0->>NR1BEG0 INT_L_X4Y91/INT_L.NR1END0->>IMUX_L41 INT_L_X4Y92/INT_L.SS2END3->>WL1BEG2 INT_L_X4Y92/INT_L.SS2END3->>WW2BEG3 INT_L_X4Y93/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X4Y94/INT_L.SR1END3->>SS2BEG3 INT_L_X4Y95/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_L_X4Y95/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X4Y95/INT_L.LOGIC_OUTS_L2->>WL1BEG1 INT_L_X4Y97/INT_L.NW2END2->>WW2BEG1 INT_R_X3Y85/INT_R.SE2END1->>NN6BEG1 INT_R_X3Y86/INT_R.SW2END0->>IMUX1 INT_R_X3Y86/INT_R.SW2END0->>IMUX17 INT_R_X3Y86/INT_R.SW2END0->>IMUX25 INT_R_X3Y87/INT_R.ER1END2->>FAN_ALT1 INT_R_X3Y87/INT_R.ER1END2->>IMUX13 INT_R_X3Y87/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y87/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X3Y88/INT_R.SL1END1->>IMUX35 INT_R_X3Y89/INT_R.ER1END1->>EL1BEG0 INT_R_X3Y89/INT_R.ER1END1->>SL1BEG1 INT_R_X3Y89/INT_R.SL1END3->>ER1BEG_S0 INT_R_X3Y89/INT_R.SL1END3->>IMUX22 INT_R_X3Y89/INT_R.SL1END3->>SE2BEG3 INT_R_X3Y90/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X3Y90/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X3Y90/INT_R.SL1END3->>FAN_ALT3 INT_R_X3Y90/INT_R.SL1END3->>SE2BEG3 INT_R_X3Y90/INT_R.SL1END3->>SL1BEG3 INT_R_X3Y91/INT_R.NN6END1->>NL1BEG0 INT_R_X3Y91/INT_R.SE2END0->>EL1BEG_N3 INT_R_X3Y91/INT_R.SE2END0->>IMUX16 INT_R_X3Y91/INT_R.SE2END0->>IMUX8 INT_R_X3Y91/INT_R.SR1END3->>SL1BEG3 INT_R_X3Y92/INT_R.NL1END0->>NR1BEG0 INT_R_X3Y92/INT_R.WL1END2->>IMUX29 INT_R_X3Y92/INT_R.WL1END2->>SR1BEG3 INT_R_X3Y93/INT_R.NR1END0->>NN2BEG0 INT_R_X3Y95/INT_R.NN2END0->>IMUX9 INT_R_X3Y95/INT_R.WL1END1->>IMUX35 INT_R_X3Y95/INT_R.WL1END1->>NW2BEG2 INT_R_X3Y96/INT_R.SL1END2->>IMUX36 INT_R_X3Y97/INT_R.NE2END2->>IMUX12 INT_R_X3Y97/INT_R.NE2END2->>IMUX5 INT_R_X3Y97/INT_R.NE2END2->>NR1BEG2 INT_R_X3Y97/INT_R.NE2END2->>NW2BEG2 INT_R_X3Y97/INT_R.NE2END2->>SL1BEG2 INT_R_X3Y98/INT_R.NR1END2->>IMUX4 INT_R_X5Y96/INT_R.NE2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 54, 

r_reg[data]__0[16] - 
wires: CLBLL_L_X2Y92/CLBLL_IMUX10 CLBLL_L_X2Y92/CLBLL_L_A4 CLBLL_L_X2Y95/CLBLL_IMUX0 CLBLL_L_X2Y95/CLBLL_L_A3 CLBLL_L_X4Y93/CLBLL_WL1END3 CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y94/CLBLL_L_AQ CLBLL_L_X4Y94/CLBLL_SW4A0 CLBLM_R_X3Y91/CLBLM_BYP1 CLBLM_R_X3Y91/CLBLM_IMUX2 CLBLM_R_X3Y91/CLBLM_M_A2 CLBLM_R_X3Y91/CLBLM_M_AX CLBLM_R_X3Y93/CLBLM_WL1END3 CLBLM_R_X3Y94/CLBLM_SW4A0 INT_L_X2Y90/ER1BEG1 INT_L_X2Y90/SW6END0 INT_L_X2Y92/IMUX_L10 INT_L_X2Y92/NW2END1 INT_L_X2Y94/NW2END_S0_0 INT_L_X2Y95/IMUX_L0 INT_L_X2Y95/NW2END0 INT_L_X4Y93/WL1BEG3 INT_L_X4Y94/LOGIC_OUTS_L0 INT_L_X4Y94/SW6BEG0 INT_L_X4Y94/WL1BEG_N3 INT_R_X3Y90/ER1END1 INT_R_X3Y90/NR1BEG1 INT_R_X3Y90/SW6E0 INT_R_X3Y91/BYP1 INT_R_X3Y91/BYP_ALT1 INT_R_X3Y91/GFAN0 INT_R_X3Y91/IMUX2 INT_R_X3Y91/NR1END1 INT_R_X3Y91/NW2BEG1 INT_R_X3Y91/SW6D0 INT_R_X3Y92/NW2A1 INT_R_X3Y92/SW6C0 INT_R_X3Y93/SW6B0 INT_R_X3Y93/WL1END3 INT_R_X3Y94/NW2BEG0 INT_R_X3Y94/SW6A0 INT_R_X3Y94/WL1END_N1_3 INT_R_X3Y95/NW2A0 
pips: CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X3Y91/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X2Y90/INT_L.SW6END0->>ER1BEG1 INT_L_X2Y92/INT_L.NW2END1->>IMUX_L10 INT_L_X2Y95/INT_L.NW2END0->>IMUX_L0 INT_L_X4Y94/INT_L.LOGIC_OUTS_L0->>SW6BEG0 INT_L_X4Y94/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X3Y90/INT_R.ER1END1->>NR1BEG1 INT_R_X3Y91/INT_R.BYP_ALT1->>BYP1 INT_R_X3Y91/INT_R.GFAN0->>BYP_ALT1 INT_R_X3Y91/INT_R.NR1END1->>GFAN0 INT_R_X3Y91/INT_R.NR1END1->>IMUX2 INT_R_X3Y91/INT_R.NR1END1->>NW2BEG1 INT_R_X3Y94/INT_R.WL1END_N1_3->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[data]__0[10] - 
wires: CLBLL_L_X2Y87/CLBLL_IMUX25 CLBLL_L_X2Y87/CLBLL_IMUX33 CLBLL_L_X2Y87/CLBLL_LL_AQ CLBLL_L_X2Y87/CLBLL_LOGIC_OUTS4 CLBLL_L_X2Y87/CLBLL_L_B5 CLBLL_L_X2Y87/CLBLL_L_C1 INT_L_X2Y87/IMUX_L25 INT_L_X2Y87/IMUX_L33 INT_L_X2Y87/LOGIC_OUTS_L4 
pips: CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X2Y87/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y87/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X2Y87/INT_L.LOGIC_OUTS_L4->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[26] - 
wires: CLBLL_L_X2Y87/CLBLL_BYP0 CLBLL_L_X2Y87/CLBLL_IMUX21 CLBLL_L_X2Y87/CLBLL_IMUX6 CLBLL_L_X2Y87/CLBLL_L_A1 CLBLL_L_X2Y87/CLBLL_L_AX CLBLL_L_X2Y87/CLBLL_L_C4 CLBLL_L_X4Y87/CLBLL_SW2A1 CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y88/CLBLL_L_BQ CLBLL_L_X4Y88/CLBLL_WW2A1 CLBLM_R_X3Y87/CLBLM_IMUX11 CLBLM_R_X3Y87/CLBLM_M_A4 CLBLM_R_X3Y87/CLBLM_SW2A1 CLBLM_R_X3Y88/CLBLM_WW2A1 INT_L_X2Y86/SR1END3 INT_L_X2Y87/BYP_ALT0 INT_L_X2Y87/BYP_L0 INT_L_X2Y87/IMUX_L21 INT_L_X2Y87/IMUX_L6 INT_L_X2Y87/SR1BEG3 INT_L_X2Y87/SR1END2 INT_L_X2Y87/SR1END_N3_3 INT_L_X2Y88/SR1BEG2 INT_L_X2Y88/WW2END1 INT_L_X4Y87/SW2A1 INT_L_X4Y88/LOGIC_OUTS_L1 INT_L_X4Y88/SW2BEG1 INT_L_X4Y88/WW2BEG1 INT_R_X3Y87/IMUX11 INT_R_X3Y87/SW2END1 INT_R_X3Y88/WW2A1 
pips: CLBLL_L_X2Y87/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y88/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X2Y87/INT_L.BYP_ALT0->>BYP_L0 INT_L_X2Y87/INT_L.SR1END2->>IMUX_L21 INT_L_X2Y87/INT_L.SR1END2->>IMUX_L6 INT_L_X2Y87/INT_L.SR1END2->>SR1BEG3 INT_L_X2Y87/INT_L.SR1END_N3_3->>BYP_ALT0 INT_L_X2Y88/INT_L.WW2END1->>SR1BEG2 INT_L_X4Y88/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_L_X4Y88/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_R_X3Y87/INT_R.SW2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[data]__0[11] - 
wires: CLBLM_R_X3Y87/CLBLM_IMUX17 CLBLM_R_X3Y87/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y87/CLBLM_M_AQ CLBLM_R_X3Y87/CLBLM_M_B3 CLBLM_R_X3Y89/CLBLM_IMUX1 CLBLM_R_X3Y89/CLBLM_M_A3 INT_R_X3Y87/IMUX17 INT_R_X3Y87/LOGIC_OUTS4 INT_R_X3Y87/NN2BEG0 INT_R_X3Y88/NN2A0 INT_R_X3Y88/NN2END_S2_0 INT_R_X3Y89/IMUX1 INT_R_X3Y89/NN2END0 
pips: CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X3Y87/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X3Y87/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X3Y87/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X3Y89/INT_R.NN2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[27] - 
wires: CLBLL_L_X2Y87/CLBLL_IMUX2 CLBLL_L_X2Y87/CLBLL_LL_A2 CLBLL_L_X4Y87/CLBLL_EE2BEG0 CLBLL_L_X4Y87/CLBLL_WR1END2 CLBLL_L_X4Y89/CLBLL_WW2END0 CLBLM_R_X3Y87/CLBLM_EE2BEG0 CLBLM_R_X3Y87/CLBLM_IMUX18 CLBLM_R_X3Y87/CLBLM_IMUX5 CLBLM_R_X3Y87/CLBLM_L_A6 CLBLM_R_X3Y87/CLBLM_M_B2 CLBLM_R_X3Y87/CLBLM_WR1END2 CLBLM_R_X3Y89/CLBLM_IMUX18 CLBLM_R_X3Y89/CLBLM_M_B2 CLBLM_R_X3Y89/CLBLM_WW2END0 CLBLM_R_X5Y89/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y89/CLBLM_M_AQ INT_L_X2Y87/IMUX_L2 INT_L_X2Y87/WL1END0 INT_L_X4Y87/EE2A0 INT_L_X4Y87/WR1BEG2 INT_L_X4Y87/WR1END1 INT_L_X4Y89/WW2A0 INT_R_X3Y87/EE2BEG0 INT_R_X3Y87/IMUX18 INT_R_X3Y87/IMUX5 INT_R_X3Y87/SS2END0 INT_R_X3Y87/WL1BEG0 INT_R_X3Y87/WR1END2 INT_R_X3Y88/SS2A0 INT_R_X3Y89/IMUX18 INT_R_X3Y89/SS2BEG0 INT_R_X3Y89/WW2END0 INT_R_X5Y87/EE2END0 INT_R_X5Y87/WR1BEG1 INT_R_X5Y89/LOGIC_OUTS4 INT_R_X5Y89/WW2BEG0 
pips: CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y89/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X2Y87/INT_L.WL1END0->>IMUX_L2 INT_L_X4Y87/INT_L.WR1END1->>WR1BEG2 INT_R_X3Y87/INT_R.SS2END0->>EE2BEG0 INT_R_X3Y87/INT_R.SS2END0->>IMUX18 INT_R_X3Y87/INT_R.WR1END2->>IMUX5 INT_R_X3Y87/INT_R.WR1END2->>WL1BEG0 INT_R_X3Y89/INT_R.WW2END0->>IMUX18 INT_R_X3Y89/INT_R.WW2END0->>SS2BEG0 INT_R_X5Y87/INT_R.EE2END0->>WR1BEG1 INT_R_X5Y89/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[data]__0[12] - 
wires: CLBLM_R_X3Y86/CLBLM_IMUX27 CLBLM_R_X3Y86/CLBLM_M_B4 CLBLM_R_X3Y88/CLBLM_IMUX11 CLBLM_R_X3Y88/CLBLM_M_A4 CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y89/CLBLM_M_AQ INT_R_X3Y86/IMUX27 INT_R_X3Y86/SS2END1 INT_R_X3Y87/SS2A1 INT_R_X3Y88/IMUX11 INT_R_X3Y88/SR1END1 INT_R_X3Y88/SS2BEG1 INT_R_X3Y89/LOGIC_OUTS4 INT_R_X3Y89/SR1BEG1 
pips: CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y89/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y86/INT_R.SS2END1->>IMUX27 INT_R_X3Y88/INT_R.SR1END1->>IMUX11 INT_R_X3Y88/INT_R.SR1END1->>SS2BEG1 INT_R_X3Y89/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[28] - 
wires: CLBLL_L_X4Y87/CLBLL_SW2A2 CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS2 CLBLL_L_X4Y88/CLBLL_L_CQ CLBLM_R_X3Y86/CLBLM_IMUX15 CLBLM_R_X3Y86/CLBLM_IMUX7 CLBLM_R_X3Y86/CLBLM_M_A1 CLBLM_R_X3Y86/CLBLM_M_B1 CLBLM_R_X3Y87/CLBLM_BYP5 CLBLM_R_X3Y87/CLBLM_L_BX CLBLM_R_X3Y87/CLBLM_SW2A2 CLBLM_R_X3Y88/CLBLM_IMUX0 CLBLM_R_X3Y88/CLBLM_L_A3 INT_L_X4Y87/SW2A2 INT_L_X4Y88/LOGIC_OUTS_L2 INT_L_X4Y88/SW2BEG2 INT_R_X3Y86/IMUX15 INT_R_X3Y86/IMUX7 INT_R_X3Y86/SR1END3 INT_R_X3Y87/BYP5 INT_R_X3Y87/BYP_ALT5 INT_R_X3Y87/FAN_ALT5 INT_R_X3Y87/FAN_BOUNCE5 INT_R_X3Y87/NL1BEG2 INT_R_X3Y87/SR1BEG3 INT_R_X3Y87/SR1END_N3_3 INT_R_X3Y87/SW2END2 INT_R_X3Y88/FAN_ALT7 INT_R_X3Y88/FAN_BOUNCE7 INT_R_X3Y88/IMUX0 INT_R_X3Y88/NL1END2 
pips: CLBLL_L_X4Y88/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X3Y87/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X4Y88/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_R_X3Y86/INT_R.SR1END3->>IMUX15 INT_R_X3Y86/INT_R.SR1END3->>IMUX7 INT_R_X3Y87/INT_R.BYP_ALT5->>BYP5 INT_R_X3Y87/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y87/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X3Y87/INT_R.SW2END2->>FAN_ALT5 INT_R_X3Y87/INT_R.SW2END2->>NL1BEG2 INT_R_X3Y87/INT_R.SW2END2->>SR1BEG3 INT_R_X3Y88/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y88/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X3Y88/INT_R.NL1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[data]__0[13] - 
wires: CLBLL_L_X4Y86/CLBLL_IMUX18 CLBLL_L_X4Y86/CLBLL_LL_B2 CLBLL_L_X4Y88/CLBLL_IMUX1 CLBLL_L_X4Y88/CLBLL_LL_A3 CLBLL_L_X4Y88/CLBLL_LL_AQ CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS4 INT_L_X4Y86/IMUX_L18 INT_L_X4Y86/SS2END0 INT_L_X4Y87/SS2A0 INT_L_X4Y88/IMUX_L1 INT_L_X4Y88/LOGIC_OUTS_L4 INT_L_X4Y88/SS2BEG0 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y86/INT_L.SS2END0->>IMUX_L18 INT_L_X4Y88/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X4Y88/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[29] - 
wires: CLBLL_L_X4Y86/CLBLL_IMUX27 CLBLL_L_X4Y86/CLBLL_LL_B4 CLBLL_L_X4Y88/CLBLL_IMUX29 CLBLL_L_X4Y88/CLBLL_IMUX9 CLBLL_L_X4Y88/CLBLL_LL_C2 CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS3 CLBLL_L_X4Y88/CLBLL_L_A5 CLBLL_L_X4Y88/CLBLL_L_DQ CLBLL_L_X4Y89/CLBLL_WR1END0 CLBLM_R_X3Y88/CLBLM_BYP0 CLBLM_R_X3Y88/CLBLM_L_AX CLBLM_R_X3Y89/CLBLM_WR1END0 INT_L_X2Y87/ER1BEG_S0 INT_L_X2Y87/SW2END3 INT_L_X2Y88/ER1BEG0 INT_L_X2Y88/SW2END_N0_3 INT_L_X4Y86/FAN_ALT3 INT_L_X4Y86/FAN_BOUNCE3 INT_L_X4Y86/IMUX_L27 INT_L_X4Y86/SS2END3 INT_L_X4Y87/SS2A3 INT_L_X4Y87/SS2END_N0_3 INT_L_X4Y88/FAN_ALT3 INT_L_X4Y88/FAN_BOUNCE3 INT_L_X4Y88/IMUX_L29 INT_L_X4Y88/IMUX_L9 INT_L_X4Y88/LOGIC_OUTS_L3 INT_L_X4Y88/SR1BEG_S0 INT_L_X4Y88/SS2BEG3 INT_L_X4Y88/WR1BEG_S0 INT_L_X4Y89/WR1BEG0 INT_R_X3Y87/SW2A3 INT_R_X3Y88/BYP0 INT_R_X3Y88/BYP_ALT0 INT_R_X3Y88/ER1END0 INT_R_X3Y88/SW2BEG3 INT_R_X3Y88/WR1END_S1_0 INT_R_X3Y89/WR1END0 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y88/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X3Y88/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X2Y87/INT_L.SW2END3->>ER1BEG_S0 INT_L_X4Y86/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y86/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X4Y86/INT_L.SS2END3->>FAN_ALT3 INT_L_X4Y88/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y88/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X4Y88/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 INT_L_X4Y88/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X4Y88/INT_L.LOGIC_OUTS_L3->>SS2BEG3 INT_L_X4Y88/INT_L.LOGIC_OUTS_L3->>WR1BEG_S0 INT_L_X4Y88/INT_L.SR1BEG_S0->>IMUX_L9 INT_R_X3Y88/INT_R.BYP_ALT0->>BYP0 INT_R_X3Y88/INT_R.ER1END0->>BYP_ALT0 INT_R_X3Y88/INT_R.WR1END_S1_0->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[data]__0[14] - 
wires: CLBLL_L_X2Y88/CLBLL_IMUX3 CLBLL_L_X2Y88/CLBLL_L_A2 CLBLM_R_X3Y87/CLBLM_LOGIC_OUTS5 CLBLM_R_X3Y87/CLBLM_M_BQ CLBLM_R_X3Y88/CLBLM_IMUX29 CLBLM_R_X3Y88/CLBLM_M_C2 INT_L_X2Y88/IMUX_L3 INT_L_X2Y88/WR1END1 INT_R_X3Y87/LOGIC_OUTS5 INT_R_X3Y87/NL1BEG0 INT_R_X3Y87/NL1END_S3_0 INT_R_X3Y88/IMUX29 INT_R_X3Y88/NL1BEG_N3 INT_R_X3Y88/NL1END0 INT_R_X3Y88/WR1BEG1 
pips: CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y87/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X2Y88/INT_L.WR1END1->>IMUX_L3 INT_R_X3Y87/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X3Y88/INT_R.NL1BEG_N3->>IMUX29 INT_R_X3Y88/INT_R.NL1END0->>NL1BEG_N3 INT_R_X3Y88/INT_R.NL1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[30] - 
wires: CLBLL_L_X2Y88/CLBLL_IMUX19 CLBLL_L_X2Y88/CLBLL_LOGIC_OUTS1 CLBLL_L_X2Y88/CLBLL_L_B2 CLBLL_L_X2Y88/CLBLL_L_BQ CLBLM_R_X3Y87/CLBLM_IMUX19 CLBLM_R_X3Y87/CLBLM_L_B2 CLBLM_R_X3Y88/CLBLM_BYP5 CLBLM_R_X3Y88/CLBLM_IMUX28 CLBLM_R_X3Y88/CLBLM_L_BX CLBLM_R_X3Y88/CLBLM_M_C4 INT_L_X2Y87/SE2A1 INT_L_X2Y88/ER1BEG2 INT_L_X2Y88/IMUX_L19 INT_L_X2Y88/LOGIC_OUTS_L1 INT_L_X2Y88/SE2BEG1 INT_R_X3Y87/IMUX19 INT_R_X3Y87/SE2END1 INT_R_X3Y88/BYP5 INT_R_X3Y88/BYP_ALT5 INT_R_X3Y88/ER1END2 INT_R_X3Y88/FAN_ALT5 INT_R_X3Y88/FAN_BOUNCE5 INT_R_X3Y88/IMUX28 
pips: CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X2Y88/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y88/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X2Y88/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X2Y88/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X2Y88/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X3Y87/INT_R.SE2END1->>IMUX19 INT_R_X3Y88/INT_R.BYP_ALT5->>BYP5 INT_R_X3Y88/INT_R.ER1END2->>FAN_ALT5 INT_R_X3Y88/INT_R.ER1END2->>IMUX28 INT_R_X3Y88/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y88/INT_R.FAN_BOUNCE5->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[data]__0[15] - 
wires: CLBLL_L_X4Y88/CLBLL_IMUX16 CLBLL_L_X4Y88/CLBLL_IMUX24 CLBLL_L_X4Y88/CLBLL_LL_B5 CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y88/CLBLL_L_AQ CLBLL_L_X4Y88/CLBLL_L_B3 INT_L_X4Y88/IMUX_L16 INT_L_X4Y88/IMUX_L24 INT_L_X4Y88/LOGIC_OUTS_L0 
pips: CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y88/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y88/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X4Y88/INT_L.LOGIC_OUTS_L0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[31] - 
wires: CLBLL_L_X4Y87/CLBLL_IMUX0 CLBLL_L_X4Y87/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y87/CLBLL_L_A3 CLBLL_L_X4Y87/CLBLL_L_AQ CLBLL_L_X4Y88/CLBLL_IMUX25 CLBLL_L_X4Y88/CLBLL_IMUX45 CLBLL_L_X4Y88/CLBLL_LL_D2 CLBLL_L_X4Y88/CLBLL_L_B5 CLBLL_L_X4Y88/CLBLL_WR1END1 CLBLM_R_X3Y87/CLBLM_BYP2 CLBLM_R_X3Y87/CLBLM_L_CX CLBLM_R_X3Y88/CLBLM_WR1END1 INT_L_X4Y87/IMUX_L0 INT_L_X4Y87/LOGIC_OUTS_L0 INT_L_X4Y87/NR1BEG0 INT_L_X4Y88/IMUX_L25 INT_L_X4Y88/IMUX_L45 INT_L_X4Y88/NL1BEG_N3 INT_L_X4Y88/NR1END0 INT_L_X4Y88/WR1BEG1 INT_R_X3Y87/BYP2 INT_R_X3Y87/BYP_ALT2 INT_R_X3Y87/SR1END1 INT_R_X3Y88/SR1BEG1 INT_R_X3Y88/WR1END1 
pips: CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y87/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_R_X3Y87/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X4Y87/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X4Y87/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X4Y88/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X4Y88/INT_L.NR1END0->>IMUX_L25 INT_L_X4Y88/INT_L.NR1END0->>NL1BEG_N3 INT_L_X4Y88/INT_L.NR1END0->>WR1BEG1 INT_R_X3Y87/INT_R.BYP_ALT2->>BYP2 INT_R_X3Y87/INT_R.SR1END1->>BYP_ALT2 INT_R_X3Y88/INT_R.WR1END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_0_in7_in - 
wires: CLBLL_L_X2Y87/CLBLL_IMUX11 CLBLL_L_X2Y87/CLBLL_IMUX3 CLBLL_L_X2Y87/CLBLL_LL_A4 CLBLL_L_X2Y87/CLBLL_L_A2 CLBLL_L_X2Y96/CLBLL_IMUX7 CLBLL_L_X2Y96/CLBLL_LL_A1 CLBLL_L_X2Y97/CLBLL_IMUX16 CLBLL_L_X2Y97/CLBLL_IMUX23 CLBLL_L_X2Y97/CLBLL_IMUX6 CLBLL_L_X2Y97/CLBLL_IMUX8 CLBLL_L_X2Y97/CLBLL_LL_A5 CLBLL_L_X2Y97/CLBLL_L_A1 CLBLL_L_X2Y97/CLBLL_L_B3 CLBLL_L_X2Y97/CLBLL_L_C3 CLBLL_L_X2Y98/CLBLL_IMUX7 CLBLL_L_X2Y98/CLBLL_LL_A1 CLBLL_L_X4Y86/CLBLL_SW2A1 CLBLL_L_X4Y87/CLBLL_IMUX2 CLBLL_L_X4Y87/CLBLL_IMUX3 CLBLL_L_X4Y87/CLBLL_LL_A2 CLBLL_L_X4Y87/CLBLL_L_A2 CLBLL_L_X4Y88/CLBLL_IMUX10 CLBLL_L_X4Y88/CLBLL_L_A4 CLBLL_L_X4Y88/CLBLL_NE2A1 CLBLL_L_X4Y90/CLBLL_IMUX20 CLBLL_L_X4Y90/CLBLL_IMUX3 CLBLL_L_X4Y90/CLBLL_L_A2 CLBLL_L_X4Y90/CLBLL_L_C2 CLBLL_L_X4Y91/CLBLL_IMUX0 CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y91/CLBLL_L_A3 CLBLL_L_X4Y91/CLBLL_L_AQ CLBLL_L_X4Y91/CLBLL_SW4A0 CLBLL_L_X4Y92/CLBLL_IMUX46 CLBLL_L_X4Y92/CLBLL_L_D5 CLBLL_L_X4Y92/CLBLL_NW2A0 CLBLL_L_X4Y98/CLBLL_NW2A0 CLBLM_R_X3Y86/CLBLM_IMUX11 CLBLM_R_X3Y86/CLBLM_IMUX26 CLBLM_R_X3Y86/CLBLM_L_B4 CLBLM_R_X3Y86/CLBLM_M_A4 CLBLM_R_X3Y86/CLBLM_SW2A1 CLBLM_R_X3Y87/CLBLM_IMUX14 CLBLM_R_X3Y87/CLBLM_L_B1 CLBLM_R_X3Y88/CLBLM_NE2A1 CLBLM_R_X3Y91/CLBLM_IMUX7 CLBLM_R_X3Y91/CLBLM_M_A1 CLBLM_R_X3Y91/CLBLM_SW4A0 CLBLM_R_X3Y92/CLBLM_NW2A0 CLBLM_R_X3Y98/CLBLM_IMUX8 CLBLM_R_X3Y98/CLBLM_M_A5 CLBLM_R_X3Y98/CLBLM_NW2A0 CLBLM_R_X5Y92/CLBLM_IMUX6 CLBLM_R_X5Y92/CLBLM_L_A1 INT_L_X2Y87/EL1BEG3 INT_L_X2Y87/ER1BEG1 INT_L_X2Y87/IMUX_L11 INT_L_X2Y87/IMUX_L3 INT_L_X2Y87/NL1BEG0 INT_L_X2Y87/NL1END_S3_0 INT_L_X2Y87/NW2END2 INT_L_X2Y87/SW6END0 INT_L_X2Y88/EL1BEG_N3 INT_L_X2Y88/NL1END0 INT_L_X2Y96/IMUX_L7 INT_L_X2Y96/SR1END3 INT_L_X2Y97/BYP_ALT3 INT_L_X2Y97/BYP_BOUNCE3 INT_L_X2Y97/IMUX_L16 INT_L_X2Y97/IMUX_L23 INT_L_X2Y97/IMUX_L6 INT_L_X2Y97/IMUX_L8 INT_L_X2Y97/SL1END0 INT_L_X2Y97/SR1BEG3 INT_L_X2Y97/SR1END_N3_3 INT_L_X2Y97/WL1END2 INT_L_X2Y98/BYP_BOUNCE_N3_3 INT_L_X2Y98/IMUX_L7 INT_L_X2Y98/NW2END_S0_0 INT_L_X2Y98/SL1BEG0 INT_L_X2Y98/SR1BEG_S0 INT_L_X2Y99/NW2END0 INT_L_X4Y86/SW2A1 INT_L_X4Y87/IMUX_L2 INT_L_X4Y87/IMUX_L3 INT_L_X4Y87/SL1END1 INT_L_X4Y87/SW2BEG1 INT_L_X4Y88/IMUX_L10 INT_L_X4Y88/NE2END1 INT_L_X4Y88/SL1BEG1 INT_L_X4Y90/IMUX_L20 INT_L_X4Y90/IMUX_L3 INT_L_X4Y90/SR1END1 INT_L_X4Y91/IMUX_L0 INT_L_X4Y91/LOGIC_OUTS_L0 INT_L_X4Y91/NN2BEG0 INT_L_X4Y91/NN6BEG0 INT_L_X4Y91/NW2BEG0 INT_L_X4Y91/SR1BEG1 INT_L_X4Y91/SW6BEG0 INT_L_X4Y92/EL1BEG3 INT_L_X4Y92/FAN_BOUNCE_S3_0 INT_L_X4Y92/IMUX_L46 INT_L_X4Y92/NN2A0 INT_L_X4Y92/NN2END_S2_0 INT_L_X4Y92/NN6A0 INT_L_X4Y92/NW2A0 INT_L_X4Y93/EL1BEG_N3 INT_L_X4Y93/FAN_ALT0 INT_L_X4Y93/FAN_BOUNCE0 INT_L_X4Y93/NN2END0 INT_L_X4Y93/NN6B0 INT_L_X4Y94/NN6C0 INT_L_X4Y95/NN6D0 INT_L_X4Y96/NN6E0 INT_L_X4Y96/NN6END_S1_0 INT_L_X4Y97/NN6END0 INT_L_X4Y97/NW2BEG0 INT_L_X4Y98/NW2A0 INT_R_X3Y86/IMUX11 INT_R_X3Y86/IMUX26 INT_R_X3Y86/NW2BEG2 INT_R_X3Y86/SW2END1 INT_R_X3Y87/EL1END3 INT_R_X3Y87/ER1END1 INT_R_X3Y87/IMUX14 INT_R_X3Y87/NE2BEG1 INT_R_X3Y87/NW2A2 INT_R_X3Y87/SW6E0 INT_R_X3Y88/NE2A1 INT_R_X3Y88/SW6D0 INT_R_X3Y89/SW6C0 INT_R_X3Y90/SW6B0 INT_R_X3Y91/IMUX7 INT_R_X3Y91/NW2END_S0_0 INT_R_X3Y91/SW6A0 INT_R_X3Y92/NW2END0 INT_R_X3Y97/NW2END_S0_0 INT_R_X3Y97/WL1BEG2 INT_R_X3Y98/IMUX8 INT_R_X3Y98/NW2BEG0 INT_R_X3Y98/NW2END0 INT_R_X3Y99/NW2A0 INT_R_X5Y92/EL1END3 INT_R_X5Y92/IMUX6 
pips: CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X2Y96/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X2Y87/INT_L.NW2END2->>IMUX_L11 INT_L_X2Y87/INT_L.NW2END2->>IMUX_L3 INT_L_X2Y87/INT_L.SW6END0->>ER1BEG1 INT_L_X2Y87/INT_L.SW6END0->>NL1BEG0 INT_L_X2Y88/INT_L.NL1END0->>EL1BEG_N3 INT_L_X2Y96/INT_L.SR1END3->>IMUX_L7 INT_L_X2Y97/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X2Y97/INT_L.BYP_BOUNCE3->>IMUX_L23 INT_L_X2Y97/INT_L.SL1END0->>IMUX_L16 INT_L_X2Y97/INT_L.SL1END0->>IMUX_L8 INT_L_X2Y97/INT_L.WL1END2->>BYP_ALT3 INT_L_X2Y97/INT_L.WL1END2->>IMUX_L6 INT_L_X2Y97/INT_L.WL1END2->>SR1BEG3 INT_L_X2Y98/INT_L.NW2END_S0_0->>IMUX_L7 INT_L_X2Y98/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X2Y98/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X4Y87/INT_L.SL1END1->>IMUX_L2 INT_L_X4Y87/INT_L.SL1END1->>IMUX_L3 INT_L_X4Y87/INT_L.SL1END1->>SW2BEG1 INT_L_X4Y88/INT_L.NE2END1->>IMUX_L10 INT_L_X4Y88/INT_L.NE2END1->>SL1BEG1 INT_L_X4Y90/INT_L.SR1END1->>IMUX_L20 INT_L_X4Y90/INT_L.SR1END1->>IMUX_L3 INT_L_X4Y91/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X4Y91/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X4Y91/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X4Y91/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X4Y91/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X4Y91/INT_L.LOGIC_OUTS_L0->>SW6BEG0 INT_L_X4Y92/INT_L.FAN_BOUNCE_S3_0->>IMUX_L46 INT_L_X4Y93/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X4Y93/INT_L.NN2END0->>EL1BEG_N3 INT_L_X4Y93/INT_L.NN2END0->>FAN_ALT0 INT_L_X4Y97/INT_L.NN6END0->>NW2BEG0 INT_R_X3Y86/INT_R.SW2END1->>IMUX11 INT_R_X3Y86/INT_R.SW2END1->>IMUX26 INT_R_X3Y86/INT_R.SW2END1->>NW2BEG2 INT_R_X3Y87/INT_R.EL1END3->>IMUX14 INT_R_X3Y87/INT_R.ER1END1->>NE2BEG1 INT_R_X3Y91/INT_R.NW2END_S0_0->>IMUX7 INT_R_X3Y97/INT_R.NW2END_S0_0->>WL1BEG2 INT_R_X3Y98/INT_R.NW2END0->>IMUX8 INT_R_X3Y98/INT_R.NW2END0->>NW2BEG0 INT_R_X5Y92/INT_R.EL1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 23, 

r_reg[area_n_0_][2] - 
wires: BRKH_INT_X3Y99/BRKH_INT_SW2END3 BRKH_INT_X4Y99/BRKH_INT_NN6D3 BRKH_INT_X4Y99/BRKH_INT_SW2A3 CLBLL_L_X2Y87/CLBLL_IMUX4 CLBLL_L_X2Y87/CLBLL_IMUX5 CLBLL_L_X2Y87/CLBLL_LL_A6 CLBLL_L_X2Y87/CLBLL_L_A6 CLBLL_L_X2Y96/CLBLL_IMUX8 CLBLL_L_X2Y96/CLBLL_LL_A5 CLBLL_L_X2Y97/CLBLL_IMUX14 CLBLL_L_X2Y97/CLBLL_IMUX21 CLBLL_L_X2Y97/CLBLL_IMUX5 CLBLL_L_X2Y97/CLBLL_IMUX7 CLBLL_L_X2Y97/CLBLL_LL_A1 CLBLL_L_X2Y97/CLBLL_L_A6 CLBLL_L_X2Y97/CLBLL_L_B1 CLBLL_L_X2Y97/CLBLL_L_C4 CLBLL_L_X2Y98/CLBLL_IMUX4 CLBLL_L_X2Y98/CLBLL_LL_A6 CLBLL_L_X4Y100/CLBLL_IMUX1 CLBLL_L_X4Y100/CLBLL_LL_A3 CLBLL_L_X4Y101/CLBLL_IMUX24 CLBLL_L_X4Y101/CLBLL_IMUX8 CLBLL_L_X4Y101/CLBLL_LL_A5 CLBLL_L_X4Y101/CLBLL_LL_B5 CLBLL_L_X4Y87/CLBLL_IMUX6 CLBLL_L_X4Y87/CLBLL_IMUX8 CLBLL_L_X4Y87/CLBLL_LL_A5 CLBLL_L_X4Y87/CLBLL_L_A1 CLBLL_L_X4Y87/CLBLL_SW2A0 CLBLL_L_X4Y87/CLBLL_WW2A1 CLBLL_L_X4Y88/CLBLL_IMUX0 CLBLL_L_X4Y88/CLBLL_L_A3 CLBLL_L_X4Y90/CLBLL_IMUX23 CLBLL_L_X4Y90/CLBLL_IMUX47 CLBLL_L_X4Y90/CLBLL_IMUX6 CLBLL_L_X4Y90/CLBLL_LL_D5 CLBLL_L_X4Y90/CLBLL_L_A1 CLBLL_L_X4Y90/CLBLL_L_C3 CLBLL_L_X4Y91/CLBLL_WR1END0 CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y95/CLBLL_L_BMUX CLBLL_L_X4Y95/CLBLL_WL1END2 CLBLL_L_X4Y97/CLBLL_WW2A2 CLBLL_L_X4Y99/CLBLL_SW2A3 CLBLM_R_X3Y86/CLBLM_IMUX19 CLBLM_R_X3Y86/CLBLM_IMUX4 CLBLM_R_X3Y86/CLBLM_L_B2 CLBLM_R_X3Y86/CLBLM_M_A6 CLBLM_R_X3Y87/CLBLM_IMUX16 CLBLM_R_X3Y87/CLBLM_L_B3 CLBLM_R_X3Y87/CLBLM_SW2A0 CLBLM_R_X3Y87/CLBLM_WW2A1 CLBLM_R_X3Y91/CLBLM_IMUX4 CLBLM_R_X3Y91/CLBLM_M_A6 CLBLM_R_X3Y91/CLBLM_WR1END0 CLBLM_R_X3Y95/CLBLM_WL1END2 CLBLM_R_X3Y97/CLBLM_WW2A2 CLBLM_R_X3Y98/CLBLM_IMUX7 CLBLM_R_X3Y98/CLBLM_M_A1 CLBLM_R_X3Y99/CLBLM_SW2A3 CLBLM_R_X5Y101/CLBLM_IMUX10 CLBLM_R_X5Y101/CLBLM_IMUX24 CLBLM_R_X5Y101/CLBLM_IMUX32 CLBLM_R_X5Y101/CLBLM_L_A4 CLBLM_R_X5Y101/CLBLM_M_B5 CLBLM_R_X5Y101/CLBLM_M_C1 INT_L_X2Y87/BYP_ALT5 INT_L_X2Y87/BYP_BOUNCE5 INT_L_X2Y87/IMUX_L4 INT_L_X2Y87/IMUX_L5 INT_L_X2Y87/WW2END1 INT_L_X2Y95/WR1END_S1_0 INT_L_X2Y96/IMUX_L8 INT_L_X2Y96/WR1END0 INT_L_X2Y97/IMUX_L14 INT_L_X2Y97/IMUX_L21 INT_L_X2Y97/IMUX_L5 INT_L_X2Y97/IMUX_L7 INT_L_X2Y97/NL1BEG2 INT_L_X2Y97/SW2END3 INT_L_X2Y97/WW2END2 INT_L_X2Y98/IMUX_L4 INT_L_X2Y98/NL1END2 INT_L_X2Y98/SW2END_N0_3 INT_L_X4Y100/ER1BEG_S0 INT_L_X4Y100/IMUX_L1 INT_L_X4Y100/NN6E3 INT_L_X4Y100/SR1BEG_S0 INT_L_X4Y100/SR1END3 INT_L_X4Y100/SW2BEG3 INT_L_X4Y101/ER1BEG0 INT_L_X4Y101/IMUX_L24 INT_L_X4Y101/IMUX_L8 INT_L_X4Y101/NN6END3 INT_L_X4Y101/SR1BEG3 INT_L_X4Y101/SR1END_N3_3 INT_L_X4Y87/BYP_ALT2 INT_L_X4Y87/BYP_BOUNCE2 INT_L_X4Y87/IMUX_L6 INT_L_X4Y87/IMUX_L8 INT_L_X4Y87/SL1END0 INT_L_X4Y87/SR1END1 INT_L_X4Y87/SW2A0 INT_L_X4Y87/WW2BEG1 INT_L_X4Y88/BYP_BOUNCE_N3_2 INT_L_X4Y88/IMUX_L0 INT_L_X4Y88/SL1BEG0 INT_L_X4Y88/SL1END0 INT_L_X4Y88/SR1BEG1 INT_L_X4Y88/SW2BEG0 INT_L_X4Y89/NR1BEG3 INT_L_X4Y89/SL1BEG0 INT_L_X4Y89/SR1BEG_S0 INT_L_X4Y89/SS6END3 INT_L_X4Y90/IMUX_L23 INT_L_X4Y90/IMUX_L47 INT_L_X4Y90/IMUX_L6 INT_L_X4Y90/NR1END3 INT_L_X4Y90/SS6E3 INT_L_X4Y90/SS6END_N0_3 INT_L_X4Y90/WR1BEG_S0 INT_L_X4Y91/SS6D3 INT_L_X4Y91/WR1BEG0 INT_L_X4Y92/SS6C3 INT_L_X4Y93/SS6B3 INT_L_X4Y94/SS6A3 INT_L_X4Y95/LOGIC_OUTS_L17 INT_L_X4Y95/NN2BEG3 INT_L_X4Y95/NN6BEG3 INT_L_X4Y95/SS6BEG3 INT_L_X4Y95/WL1BEG2 INT_L_X4Y96/NN2A3 INT_L_X4Y96/NN6A3 INT_L_X4Y97/NN2END3 INT_L_X4Y97/NN6B3 INT_L_X4Y97/WW2BEG2 INT_L_X4Y98/NN6C3 INT_L_X4Y99/NN6D3 INT_L_X4Y99/SW2A3 INT_R_X3Y100/SW2END_N0_3 INT_R_X3Y86/FAN_BOUNCE_S3_2 INT_R_X3Y86/IMUX19 INT_R_X3Y86/IMUX4 INT_R_X3Y86/SR1END1 INT_R_X3Y87/FAN_ALT2 INT_R_X3Y87/FAN_BOUNCE2 INT_R_X3Y87/IMUX16 INT_R_X3Y87/SR1BEG1 INT_R_X3Y87/SW2END0 INT_R_X3Y87/WW2A1 INT_R_X3Y90/WR1END_S1_0 INT_R_X3Y91/FAN_ALT1 INT_R_X3Y91/FAN_BOUNCE1 INT_R_X3Y91/IMUX4 INT_R_X3Y91/NL1BEG_N3 INT_R_X3Y91/WR1END0 INT_R_X3Y95/WL1END2 INT_R_X3Y95/WR1BEG_S0 INT_R_X3Y96/WR1BEG0 INT_R_X3Y97/SW2A3 INT_R_X3Y97/WW2A2 INT_R_X3Y98/IMUX7 INT_R_X3Y98/SL1END3 INT_R_X3Y98/SW2BEG3 INT_R_X3Y99/SL1BEG3 INT_R_X3Y99/SW2END3 INT_R_X5Y101/ER1END0 INT_R_X5Y101/IMUX10 INT_R_X5Y101/IMUX24 INT_R_X5Y101/IMUX32 
pips: CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X2Y96/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X2Y87/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X2Y87/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X2Y87/INT_L.WW2END1->>BYP_ALT5 INT_L_X2Y87/INT_L.WW2END1->>IMUX_L4 INT_L_X2Y96/INT_L.WR1END0->>IMUX_L8 INT_L_X2Y97/INT_L.SW2END3->>IMUX_L7 INT_L_X2Y97/INT_L.WW2END2->>IMUX_L14 INT_L_X2Y97/INT_L.WW2END2->>IMUX_L21 INT_L_X2Y97/INT_L.WW2END2->>IMUX_L5 INT_L_X2Y97/INT_L.WW2END2->>NL1BEG2 INT_L_X2Y98/INT_L.NL1END2->>IMUX_L4 INT_L_X4Y100/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X4Y100/INT_L.SR1END3->>ER1BEG_S0 INT_L_X4Y100/INT_L.SR1END3->>SR1BEG_S0 INT_L_X4Y100/INT_L.SR1END3->>SW2BEG3 INT_L_X4Y101/INT_L.NN6END3->>SR1BEG3 INT_L_X4Y101/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X4Y101/INT_L.SR1END_N3_3->>IMUX_L8 INT_L_X4Y87/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X4Y87/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X4Y87/INT_L.SL1END0->>IMUX_L8 INT_L_X4Y87/INT_L.SR1END1->>BYP_ALT2 INT_L_X4Y87/INT_L.SR1END1->>WW2BEG1 INT_L_X4Y88/INT_L.SL1END0->>IMUX_L0 INT_L_X4Y88/INT_L.SL1END0->>SL1BEG0 INT_L_X4Y88/INT_L.SL1END0->>SR1BEG1 INT_L_X4Y88/INT_L.SL1END0->>SW2BEG0 INT_L_X4Y89/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X4Y89/INT_L.SS6END3->>NR1BEG3 INT_L_X4Y89/INT_L.SS6END3->>SR1BEG_S0 INT_L_X4Y90/INT_L.NR1END3->>IMUX_L23 INT_L_X4Y90/INT_L.NR1END3->>IMUX_L47 INT_L_X4Y90/INT_L.NR1END3->>IMUX_L6 INT_L_X4Y90/INT_L.NR1END3->>WR1BEG_S0 INT_L_X4Y95/INT_L.LOGIC_OUTS_L17->>NN2BEG3 INT_L_X4Y95/INT_L.LOGIC_OUTS_L17->>NN6BEG3 INT_L_X4Y95/INT_L.LOGIC_OUTS_L17->>SS6BEG3 INT_L_X4Y95/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_L_X4Y97/INT_L.NN2END3->>WW2BEG2 INT_R_X3Y86/INT_R.SR1END1->>IMUX19 INT_R_X3Y86/INT_R.SR1END1->>IMUX4 INT_R_X3Y87/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y87/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X3Y87/INT_R.SW2END0->>FAN_ALT2 INT_R_X3Y87/INT_R.SW2END0->>SR1BEG1 INT_R_X3Y91/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y91/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X3Y91/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X3Y91/INT_R.WR1END0->>NL1BEG_N3 INT_R_X3Y95/INT_R.WL1END2->>WR1BEG_S0 INT_R_X3Y98/INT_R.SL1END3->>IMUX7 INT_R_X3Y98/INT_R.SL1END3->>SW2BEG3 INT_R_X3Y99/INT_R.SW2END3->>SL1BEG3 INT_R_X5Y101/INT_R.ER1END0->>IMUX10 INT_R_X5Y101/INT_R.ER1END0->>IMUX24 INT_R_X5Y101/INT_R.ER1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 27, 

r_reg[readdata]__0[0] - 
wires: CLBLM_R_X3Y91/CLBLM_IMUX1 CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y91/CLBLM_M_A3 CLBLM_R_X3Y91/CLBLM_M_AQ INT_R_X3Y91/IMUX1 INT_R_X3Y91/LOGIC_OUTS4 
pips: CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y91/INT_R.LOGIC_OUTS4->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[data]__0[17] - 
wires: CLBLL_L_X2Y89/CLBLL_IMUX4 CLBLL_L_X2Y89/CLBLL_LL_A6 CLBLL_L_X2Y90/CLBLL_LL_AQ CLBLL_L_X2Y90/CLBLL_LOGIC_OUTS4 CLBLL_L_X2Y94/CLBLL_IMUX29 CLBLL_L_X2Y94/CLBLL_LL_C2 CLBLL_L_X2Y96/CLBLL_BYP1 CLBLL_L_X2Y96/CLBLL_IMUX2 CLBLL_L_X2Y96/CLBLL_LL_A2 CLBLL_L_X2Y96/CLBLL_LL_AX INT_L_X2Y89/IMUX_L4 INT_L_X2Y89/SR1END1 INT_L_X2Y90/LOGIC_OUTS_L4 INT_L_X2Y90/NL1BEG_N3 INT_L_X2Y90/NN2BEG3 INT_L_X2Y90/SR1BEG1 INT_L_X2Y91/NN2A3 INT_L_X2Y92/NE2BEG3 INT_L_X2Y92/NN2END3 INT_L_X2Y93/NE2A3 INT_L_X2Y94/IMUX_L29 INT_L_X2Y94/NL1BEG2 INT_L_X2Y94/NW2END3 INT_L_X2Y95/NL1BEG1 INT_L_X2Y95/NL1END2 INT_L_X2Y96/BYP_ALT1 INT_L_X2Y96/BYP_L1 INT_L_X2Y96/IMUX_L2 INT_L_X2Y96/NL1END1 INT_R_X3Y93/NE2END3 INT_R_X3Y93/NW2BEG3 INT_R_X3Y94/NW2A3 
pips: CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X2Y90/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X2Y96/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X2Y96/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X2Y89/INT_L.SR1END1->>IMUX_L4 INT_L_X2Y90/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X2Y90/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_L_X2Y90/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X2Y92/INT_L.NN2END3->>NE2BEG3 INT_L_X2Y94/INT_L.NW2END3->>IMUX_L29 INT_L_X2Y94/INT_L.NW2END3->>NL1BEG2 INT_L_X2Y95/INT_L.NL1END2->>NL1BEG1 INT_L_X2Y96/INT_L.BYP_ALT1->>BYP_L1 INT_L_X2Y96/INT_L.NL1END1->>BYP_ALT1 INT_L_X2Y96/INT_L.NL1END1->>IMUX_L2 INT_R_X3Y93/INT_R.NE2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[readdata]__0[1] - 
wires: CLBLL_L_X2Y96/CLBLL_IMUX1 CLBLL_L_X2Y96/CLBLL_LL_A3 CLBLL_L_X2Y96/CLBLL_LL_AQ CLBLL_L_X2Y96/CLBLL_LOGIC_OUTS4 INT_L_X2Y96/IMUX_L1 INT_L_X2Y96/LOGIC_OUTS_L4 
pips: CLBLL_L_X2Y96/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X2Y96/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y96/INT_L.LOGIC_OUTS_L4->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[data]__0[18] - 
wires: BRKH_INT_X2Y99/BRKH_INT_NN6D1 BRKH_INT_X2Y99/BRKH_INT_SE2A1 CLBLL_L_X2Y91/CLBLL_IMUX5 CLBLL_L_X2Y91/CLBLL_L_A6 CLBLL_L_X2Y95/CLBLL_IMUX25 CLBLL_L_X2Y95/CLBLL_L_B5 CLBLL_L_X2Y98/CLBLL_BYP1 CLBLL_L_X2Y98/CLBLL_IMUX8 CLBLL_L_X2Y98/CLBLL_LL_A5 CLBLL_L_X2Y98/CLBLL_LL_AX CLBLL_L_X4Y92/CLBLL_LL_AQ CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y92/CLBLL_WR1END1 CLBLM_R_X3Y92/CLBLM_WR1END1 INT_L_X2Y100/NN6E1 INT_L_X2Y100/SE2BEG1 INT_L_X2Y100/SR1END1 INT_L_X2Y101/NN6END1 INT_L_X2Y101/SR1BEG1 INT_L_X2Y91/FAN_ALT3 INT_L_X2Y91/FAN_BOUNCE3 INT_L_X2Y91/IMUX_L5 INT_L_X2Y91/WL1END3 INT_L_X2Y92/WL1END_N1_3 INT_L_X2Y95/IMUX_L25 INT_L_X2Y95/NN6BEG1 INT_L_X2Y95/NW2END1 INT_L_X2Y96/NN6A1 INT_L_X2Y97/FAN_BOUNCE_S3_2 INT_L_X2Y97/NN6B1 INT_L_X2Y98/BYP_ALT1 INT_L_X2Y98/BYP_L1 INT_L_X2Y98/FAN_ALT2 INT_L_X2Y98/FAN_BOUNCE2 INT_L_X2Y98/IMUX_L8 INT_L_X2Y98/NN6C1 INT_L_X2Y98/WL1END0 INT_L_X2Y99/NN6D1 INT_L_X2Y99/SE2A1 INT_L_X4Y92/LOGIC_OUTS_L4 INT_L_X4Y92/WR1BEG1 INT_R_X3Y91/WL1BEG3 INT_R_X3Y92/NN2BEG1 INT_R_X3Y92/WL1BEG_N3 INT_R_X3Y92/WR1END1 INT_R_X3Y93/NN2A1 INT_R_X3Y94/NN2END1 INT_R_X3Y94/NW2BEG1 INT_R_X3Y95/NW2A1 INT_R_X3Y98/SL1END1 INT_R_X3Y98/WL1BEG0 INT_R_X3Y99/SE2END1 INT_R_X3Y99/SL1BEG1 
pips: CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X2Y98/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y92/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y100/INT_L.SR1END1->>SE2BEG1 INT_L_X2Y101/INT_L.NN6END1->>SR1BEG1 INT_L_X2Y91/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X2Y91/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X2Y91/INT_L.WL1END3->>FAN_ALT3 INT_L_X2Y95/INT_L.NW2END1->>IMUX_L25 INT_L_X2Y95/INT_L.NW2END1->>NN6BEG1 INT_L_X2Y98/INT_L.BYP_ALT1->>BYP_L1 INT_L_X2Y98/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X2Y98/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X2Y98/INT_L.WL1END0->>BYP_ALT1 INT_L_X2Y98/INT_L.WL1END0->>FAN_ALT2 INT_L_X4Y92/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X3Y92/INT_R.WR1END1->>NN2BEG1 INT_R_X3Y92/INT_R.WR1END1->>WL1BEG_N3 INT_R_X3Y94/INT_R.NN2END1->>NW2BEG1 INT_R_X3Y98/INT_R.SL1END1->>WL1BEG0 INT_R_X3Y99/INT_R.SE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[readdata]__0[2] - 
wires: CLBLL_L_X2Y98/CLBLL_IMUX1 CLBLL_L_X2Y98/CLBLL_LL_A3 CLBLL_L_X2Y98/CLBLL_LL_AQ CLBLL_L_X2Y98/CLBLL_LOGIC_OUTS4 INT_L_X2Y98/IMUX_L1 INT_L_X2Y98/LOGIC_OUTS_L4 
pips: CLBLL_L_X2Y98/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X2Y98/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y98/INT_L.LOGIC_OUTS_L4->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[data]__0[19] - 
wires: CLBLL_L_X2Y92/CLBLL_IMUX14 CLBLL_L_X2Y92/CLBLL_L_B1 CLBLL_L_X2Y93/CLBLL_IMUX1 CLBLL_L_X2Y93/CLBLL_LL_A3 CLBLL_L_X2Y97/CLBLL_BYP1 CLBLL_L_X2Y97/CLBLL_IMUX11 CLBLL_L_X2Y97/CLBLL_LL_A4 CLBLL_L_X2Y97/CLBLL_LL_AX CLBLL_L_X4Y92/CLBLL_LL_BQ CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y92/CLBLL_NW4A1 CLBLL_L_X4Y92/CLBLL_WW2A1 CLBLM_R_X3Y92/CLBLM_NW4A1 CLBLM_R_X3Y92/CLBLM_WW2A1 INT_L_X2Y92/FAN_BOUNCE_S3_2 INT_L_X2Y92/IMUX_L14 INT_L_X2Y92/NL1BEG1 INT_L_X2Y92/WW2END1 INT_L_X2Y93/FAN_ALT2 INT_L_X2Y93/FAN_BOUNCE2 INT_L_X2Y93/IMUX_L1 INT_L_X2Y93/NL1END1 INT_L_X2Y96/NE2BEG1 INT_L_X2Y96/NW6END1 INT_L_X2Y97/BYP_ALT1 INT_L_X2Y97/BYP_L1 INT_L_X2Y97/FAN_ALT5 INT_L_X2Y97/FAN_BOUNCE5 INT_L_X2Y97/IMUX_L11 INT_L_X2Y97/NE2A1 INT_L_X2Y97/WR1END2 INT_L_X4Y92/LOGIC_OUTS_L5 INT_L_X4Y92/NW6BEG1 INT_L_X4Y92/WW2BEG1 INT_R_X3Y92/NW6A1 INT_R_X3Y92/WW2A1 INT_R_X3Y93/NW6B1 INT_R_X3Y94/NW6C1 INT_R_X3Y95/NW6D1 INT_R_X3Y96/NW6E1 INT_R_X3Y97/NE2END1 INT_R_X3Y97/WR1BEG2 
pips: CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X2Y97/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y92/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y92/INT_L.FAN_BOUNCE_S3_2->>IMUX_L14 INT_L_X2Y92/INT_L.WW2END1->>NL1BEG1 INT_L_X2Y93/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X2Y93/INT_L.NL1END1->>FAN_ALT2 INT_L_X2Y93/INT_L.NL1END1->>IMUX_L1 INT_L_X2Y96/INT_L.NW6END1->>NE2BEG1 INT_L_X2Y97/INT_L.BYP_ALT1->>BYP_L1 INT_L_X2Y97/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y97/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X2Y97/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X2Y97/INT_L.WR1END2->>FAN_ALT5 INT_L_X4Y92/INT_L.LOGIC_OUTS_L5->>NW6BEG1 INT_L_X4Y92/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_R_X3Y97/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[readdata]__0[3] - 
wires: CLBLL_L_X2Y97/CLBLL_IMUX1 CLBLL_L_X2Y97/CLBLL_LL_A3 CLBLL_L_X2Y97/CLBLL_LL_AQ CLBLL_L_X2Y97/CLBLL_LOGIC_OUTS4 INT_L_X2Y97/IMUX_L1 INT_L_X2Y97/LOGIC_OUTS_L4 
pips: CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X2Y97/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y97/INT_L.LOGIC_OUTS_L4->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[data]__0[1] - 
wires: CLBLL_L_X2Y89/CLBLL_IMUX1 CLBLL_L_X2Y89/CLBLL_LL_A3 CLBLL_L_X2Y94/CLBLL_IMUX8 CLBLL_L_X2Y94/CLBLL_LL_A5 CLBLL_L_X4Y89/CLBLL_WW2A0 CLBLL_L_X4Y93/CLBLL_NW4END0 CLBLM_R_X3Y89/CLBLM_WW2A0 CLBLM_R_X3Y93/CLBLM_NW4END0 CLBLM_R_X5Y89/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y89/CLBLM_L_AQ INT_L_X2Y89/IMUX_L1 INT_L_X2Y89/WW2END0 INT_L_X2Y93/NW2END_S0_0 INT_L_X2Y94/IMUX_L8 INT_L_X2Y94/NW2END0 INT_L_X4Y89/NW6A0 INT_L_X4Y89/WR1END1 INT_L_X4Y89/WW2BEG0 INT_L_X4Y90/NW6B0 INT_L_X4Y91/NW6C0 INT_L_X4Y92/NW6D0 INT_L_X4Y93/NW6E0 INT_R_X3Y89/WW2A0 INT_R_X3Y92/NW6END_S0_0 INT_R_X3Y93/NW2BEG0 INT_R_X3Y93/NW6END0 INT_R_X3Y94/NW2A0 INT_R_X5Y89/LOGIC_OUTS0 INT_R_X5Y89/NW6BEG0 INT_R_X5Y89/WR1BEG1 
pips: CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X5Y89/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X2Y89/INT_L.WW2END0->>IMUX_L1 INT_L_X2Y94/INT_L.NW2END0->>IMUX_L8 INT_L_X4Y89/INT_L.WR1END1->>WW2BEG0 INT_R_X3Y93/INT_R.NW6END0->>NW2BEG0 INT_R_X5Y89/INT_R.LOGIC_OUTS0->>NW6BEG0 INT_R_X5Y89/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[20] - 
wires: CLBLL_L_X2Y85/CLBLL_IMUX3 CLBLL_L_X2Y85/CLBLL_L_A2 CLBLL_L_X2Y88/CLBLL_LOGIC_OUTS0 CLBLL_L_X2Y88/CLBLL_L_AQ CLBLL_L_X2Y97/CLBLL_BYP0 CLBLL_L_X2Y97/CLBLL_IMUX10 CLBLL_L_X2Y97/CLBLL_L_A4 CLBLL_L_X2Y97/CLBLL_L_AX CLBLL_L_X4Y92/CLBLL_NE4C0 CLBLL_L_X4Y97/CLBLL_WW2A3 CLBLM_R_X3Y92/CLBLM_NE4C0 CLBLM_R_X3Y95/CLBLM_IMUX24 CLBLM_R_X3Y95/CLBLM_M_B5 CLBLM_R_X3Y97/CLBLM_WW2A3 INT_L_X2Y85/IMUX_L3 INT_L_X2Y85/SS2END1 INT_L_X2Y86/SS2A1 INT_L_X2Y87/SR1END1 INT_L_X2Y87/SS2BEG1 INT_L_X2Y88/LOGIC_OUTS_L0 INT_L_X2Y88/NE6BEG0 INT_L_X2Y88/SR1BEG1 INT_L_X2Y95/SE2A0 INT_L_X2Y96/FAN_BOUNCE_S3_2 INT_L_X2Y96/SE2BEG0 INT_L_X2Y96/SL1END0 INT_L_X2Y97/BYP_ALT0 INT_L_X2Y97/BYP_L0 INT_L_X2Y97/FAN_ALT2 INT_L_X2Y97/FAN_BOUNCE2 INT_L_X2Y97/IMUX_L10 INT_L_X2Y97/SL1BEG0 INT_L_X2Y97/SR1BEG_S0 INT_L_X2Y97/WW2END3 INT_L_X2Y98/WW2END_N0_3 INT_L_X4Y92/NE6END0 INT_L_X4Y92/NN6BEG0 INT_L_X4Y93/NN6A0 INT_L_X4Y94/NN6B0 INT_L_X4Y95/NN6C0 INT_L_X4Y96/NN6D0 INT_L_X4Y97/NN6E0 INT_L_X4Y97/NN6END_S1_0 INT_L_X4Y97/WW2BEG3 INT_L_X4Y98/NN6END0 INT_R_X3Y88/NE6A0 INT_R_X3Y89/NE6B0 INT_R_X3Y90/NE6C0 INT_R_X3Y91/NE6D0 INT_R_X3Y92/NE6E0 INT_R_X3Y95/IMUX24 INT_R_X3Y95/SE2END0 INT_R_X3Y97/WW2A3 
pips: CLBLL_L_X2Y85/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X2Y88/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X2Y97/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X2Y85/INT_L.SS2END1->>IMUX_L3 INT_L_X2Y87/INT_L.SR1END1->>SS2BEG1 INT_L_X2Y88/INT_L.LOGIC_OUTS_L0->>NE6BEG0 INT_L_X2Y88/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X2Y96/INT_L.SL1END0->>SE2BEG0 INT_L_X2Y97/INT_L.BYP_ALT0->>BYP_L0 INT_L_X2Y97/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X2Y97/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X2Y97/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X2Y97/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X2Y97/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X2Y97/INT_L.WW2END3->>SR1BEG_S0 INT_L_X4Y92/INT_L.NE6END0->>NN6BEG0 INT_L_X4Y97/INT_L.NN6END_S1_0->>WW2BEG3 INT_R_X3Y95/INT_R.SE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[readdata]__0[4] - 
wires: CLBLL_L_X2Y97/CLBLL_IMUX0 CLBLL_L_X2Y97/CLBLL_LOGIC_OUTS0 CLBLL_L_X2Y97/CLBLL_L_A3 CLBLL_L_X2Y97/CLBLL_L_AQ INT_L_X2Y97/IMUX_L0 INT_L_X2Y97/LOGIC_OUTS_L0 
pips: CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X2Y97/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y97/INT_L.LOGIC_OUTS_L0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[data]__0[21] - 
wires: CLBLL_L_X2Y97/CLBLL_BYP5 CLBLL_L_X2Y97/CLBLL_IMUX13 CLBLL_L_X2Y97/CLBLL_L_B6 CLBLL_L_X2Y97/CLBLL_L_BX CLBLL_L_X4Y96/CLBLL_LL_AMUX CLBLL_L_X4Y96/CLBLL_LOGIC_OUTS20 CLBLL_L_X4Y96/CLBLL_WR1END3 CLBLM_R_X3Y96/CLBLM_IMUX15 CLBLM_R_X3Y96/CLBLM_M_B1 CLBLM_R_X3Y96/CLBLM_WR1END3 CLBLM_R_X3Y97/CLBLM_IMUX6 CLBLM_R_X3Y97/CLBLM_L_A1 INT_L_X2Y97/BYP_ALT5 INT_L_X2Y97/BYP_L5 INT_L_X2Y97/FAN_ALT3 INT_L_X2Y97/FAN_BOUNCE3 INT_L_X2Y97/IMUX_L13 INT_L_X2Y97/WR1END3 INT_L_X4Y96/LOGIC_OUTS_L20 INT_L_X4Y96/WR1BEG3 INT_R_X3Y96/IMUX15 INT_R_X3Y96/NL1BEG2 INT_R_X3Y96/WR1END3 INT_R_X3Y97/BYP_ALT2 INT_R_X3Y97/BYP_BOUNCE2 INT_R_X3Y97/IMUX6 INT_R_X3Y97/NL1END2 INT_R_X3Y97/WR1BEG3 INT_R_X3Y98/BYP_BOUNCE_N3_2 
pips: CLBLL_L_X2Y97/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y96/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X2Y97/INT_L.BYP_ALT5->>BYP_L5 INT_L_X2Y97/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X2Y97/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X2Y97/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X2Y97/INT_L.WR1END3->>FAN_ALT3 INT_L_X4Y96/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X3Y96/INT_R.WR1END3->>IMUX15 INT_R_X3Y96/INT_R.WR1END3->>NL1BEG2 INT_R_X3Y97/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X3Y97/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X3Y97/INT_R.NL1END2->>BYP_ALT2 INT_R_X3Y97/INT_R.NL1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[readdata]__0[5] - 
wires: CLBLL_L_X2Y97/CLBLL_IMUX19 CLBLL_L_X2Y97/CLBLL_LOGIC_OUTS1 CLBLL_L_X2Y97/CLBLL_L_B2 CLBLL_L_X2Y97/CLBLL_L_BQ INT_L_X2Y97/IMUX_L19 INT_L_X2Y97/LOGIC_OUTS_L1 
pips: CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X2Y97/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X2Y97/INT_L.LOGIC_OUTS_L1->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[data]__0[22] - 
wires: CLBLL_L_X4Y92/CLBLL_LL_CQ CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y95/CLBLL_NW2A2 CLBLM_R_X3Y95/CLBLM_IMUX3 CLBLM_R_X3Y95/CLBLM_L_A2 CLBLM_R_X3Y95/CLBLM_NW2A2 CLBLM_R_X3Y96/CLBLM_IMUX22 CLBLM_R_X3Y96/CLBLM_M_C3 CLBLM_R_X3Y98/CLBLM_BYP1 CLBLM_R_X3Y98/CLBLM_IMUX2 CLBLM_R_X3Y98/CLBLM_M_A2 CLBLM_R_X3Y98/CLBLM_M_AX INT_L_X4Y92/LOGIC_OUTS_L6 INT_L_X4Y92/NN2BEG2 INT_L_X4Y93/NN2A2 INT_L_X4Y94/NN2END2 INT_L_X4Y94/NW2BEG2 INT_L_X4Y95/NW2A2 INT_R_X3Y95/IMUX3 INT_R_X3Y95/NN2BEG2 INT_R_X3Y95/NW2END2 INT_R_X3Y96/IMUX22 INT_R_X3Y96/NN2A2 INT_R_X3Y96/SR1END2 INT_R_X3Y97/NL1BEG1 INT_R_X3Y97/NN2END2 INT_R_X3Y97/SR1BEG2 INT_R_X3Y98/BYP1 INT_R_X3Y98/BYP_ALT1 INT_R_X3Y98/IMUX2 INT_R_X3Y98/NL1END1 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X3Y98/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X4Y92/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X4Y94/INT_L.NN2END2->>NW2BEG2 INT_R_X3Y95/INT_R.NW2END2->>IMUX3 INT_R_X3Y95/INT_R.NW2END2->>NN2BEG2 INT_R_X3Y96/INT_R.SR1END2->>IMUX22 INT_R_X3Y97/INT_R.NN2END2->>NL1BEG1 INT_R_X3Y97/INT_R.NN2END2->>SR1BEG2 INT_R_X3Y98/INT_R.BYP_ALT1->>BYP1 INT_R_X3Y98/INT_R.NL1END1->>BYP_ALT1 INT_R_X3Y98/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[readdata]__0[6] - 
wires: CLBLM_R_X3Y98/CLBLM_IMUX1 CLBLM_R_X3Y98/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y98/CLBLM_M_A3 CLBLM_R_X3Y98/CLBLM_M_AQ INT_R_X3Y98/IMUX1 INT_R_X3Y98/LOGIC_OUTS4 
pips: CLBLM_R_X3Y98/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y98/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X3Y98/INT_R.LOGIC_OUTS4->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[data]__0[23] - 
wires: CLBLL_L_X2Y91/CLBLL_LOGIC_OUTS0 CLBLL_L_X2Y91/CLBLL_L_AQ CLBLL_L_X2Y93/CLBLL_IMUX23 CLBLL_L_X2Y93/CLBLL_L_C3 CLBLL_L_X2Y97/CLBLL_BYP2 CLBLL_L_X2Y97/CLBLL_IMUX30 CLBLL_L_X2Y97/CLBLL_L_C5 CLBLL_L_X2Y97/CLBLL_L_CX CLBLM_R_X3Y90/CLBLM_IMUX8 CLBLM_R_X3Y90/CLBLM_M_A5 INT_L_X2Y90/SE2A0 INT_L_X2Y91/LOGIC_OUTS_L0 INT_L_X2Y91/NL1BEG_N3 INT_L_X2Y91/NN6BEG0 INT_L_X2Y91/NR1BEG3 INT_L_X2Y91/SE2BEG0 INT_L_X2Y92/NN6A0 INT_L_X2Y92/NR1BEG3 INT_L_X2Y92/NR1END3 INT_L_X2Y93/IMUX_L23 INT_L_X2Y93/NN6B0 INT_L_X2Y93/NR1END3 INT_L_X2Y94/NN6C0 INT_L_X2Y95/NN6D0 INT_L_X2Y96/NN6E0 INT_L_X2Y96/NN6END_S1_0 INT_L_X2Y97/BYP_ALT2 INT_L_X2Y97/BYP_L2 INT_L_X2Y97/FAN_ALT1 INT_L_X2Y97/FAN_BOUNCE1 INT_L_X2Y97/IMUX_L30 INT_L_X2Y97/NL1BEG_N3 INT_L_X2Y97/NN6END0 INT_R_X3Y90/IMUX8 INT_R_X3Y90/SE2END0 
pips: CLBLL_L_X2Y91/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X2Y97/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X2Y91/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X2Y91/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X2Y91/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X2Y91/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X2Y92/INT_L.NR1END3->>NR1BEG3 INT_L_X2Y93/INT_L.NR1END3->>IMUX_L23 INT_L_X2Y97/INT_L.BYP_ALT2->>BYP_L2 INT_L_X2Y97/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X2Y97/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X2Y97/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X2Y97/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X2Y97/INT_L.NN6END0->>NL1BEG_N3 INT_R_X3Y90/INT_R.SE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[readdata]__0[7] - 
wires: CLBLL_L_X2Y97/CLBLL_IMUX20 CLBLL_L_X2Y97/CLBLL_LOGIC_OUTS2 CLBLL_L_X2Y97/CLBLL_L_C2 CLBLL_L_X2Y97/CLBLL_L_CQ INT_L_X2Y97/IMUX_L20 INT_L_X2Y97/LOGIC_OUTS_L2 
pips: CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X2Y97/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X2Y97/INT_L.LOGIC_OUTS_L2->>IMUX_L20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[data]__0[24] - 
wires: CLBLL_L_X2Y87/CLBLL_IMUX18 CLBLL_L_X2Y87/CLBLL_LL_B2 CLBLL_L_X4Y87/CLBLL_IMUX1 CLBLL_L_X4Y87/CLBLL_IMUX17 CLBLL_L_X4Y87/CLBLL_LL_A3 CLBLL_L_X4Y87/CLBLL_LL_AQ CLBLL_L_X4Y87/CLBLL_LL_B3 CLBLL_L_X4Y87/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y87/CLBLL_WL1END3 CLBLL_L_X4Y87/CLBLL_WW2A0 CLBLM_R_X3Y87/CLBLM_BYP7 CLBLM_R_X3Y87/CLBLM_L_DX CLBLM_R_X3Y87/CLBLM_WL1END3 CLBLM_R_X3Y87/CLBLM_WW2A0 INT_L_X2Y87/IMUX_L18 INT_L_X2Y87/WW2END0 INT_L_X4Y87/IMUX_L1 INT_L_X4Y87/IMUX_L17 INT_L_X4Y87/LOGIC_OUTS_L4 INT_L_X4Y87/NE2BEG0 INT_L_X4Y87/WL1BEG3 INT_L_X4Y87/WW2BEG0 INT_L_X4Y88/NE2A0 INT_L_X4Y88/WL1BEG_N3 INT_L_X4Y88/WR1END1 INT_R_X3Y87/BYP7 INT_R_X3Y87/BYP_ALT7 INT_R_X3Y87/WL1END3 INT_R_X3Y87/WW2A0 INT_R_X3Y88/WL1END_N1_3 INT_R_X5Y87/NE2END_S3_0 INT_R_X5Y88/NE2END0 INT_R_X5Y88/WR1BEG1 
pips: CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y87/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X3Y87/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_L_X2Y87/INT_L.WW2END0->>IMUX_L18 INT_L_X4Y87/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X4Y87/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X4Y87/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X4Y87/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_L_X4Y88/INT_L.WR1END1->>WL1BEG_N3 INT_R_X3Y87/INT_R.BYP_ALT7->>BYP7 INT_R_X3Y87/INT_R.WL1END3->>BYP_ALT7 INT_R_X5Y88/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[readdata]__0[8] - 
wires: CLBLL_L_X4Y87/CLBLL_EL1BEG2 CLBLL_L_X4Y87/CLBLL_IMUX4 CLBLL_L_X4Y87/CLBLL_LL_A6 CLBLM_R_X3Y87/CLBLM_EL1BEG2 CLBLM_R_X3Y87/CLBLM_LOGIC_OUTS3 CLBLM_R_X3Y87/CLBLM_L_DQ INT_L_X4Y87/EL1END2 INT_L_X4Y87/IMUX_L4 INT_R_X3Y87/EL1BEG2 INT_R_X3Y87/LOGIC_OUTS3 
pips: CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X3Y87/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X4Y87/INT_L.EL1END2->>IMUX_L4 INT_R_X3Y87/INT_R.LOGIC_OUTS3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[data]__0[25] - 
wires: CLBLL_L_X2Y86/CLBLL_IMUX10 CLBLL_L_X2Y86/CLBLL_L_A4 CLBLL_L_X2Y87/CLBLL_LL_BQ CLBLL_L_X2Y87/CLBLL_LOGIC_OUTS5 CLBLL_L_X2Y89/CLBLL_IMUX3 CLBLL_L_X2Y89/CLBLL_L_A2 CLBLM_R_X3Y86/CLBLM_IMUX14 CLBLM_R_X3Y86/CLBLM_L_B1 CLBLM_R_X3Y87/CLBLM_BYP0 CLBLM_R_X3Y87/CLBLM_L_AX INT_L_X2Y86/ER1BEG2 INT_L_X2Y86/IMUX_L10 INT_L_X2Y86/SL1END1 INT_L_X2Y87/EL1BEG0 INT_L_X2Y87/LOGIC_OUTS_L5 INT_L_X2Y87/NN2BEG1 INT_L_X2Y87/SL1BEG1 INT_L_X2Y88/NN2A1 INT_L_X2Y89/IMUX_L3 INT_L_X2Y89/NN2END1 INT_R_X3Y86/EL1END_S3_0 INT_R_X3Y86/ER1END2 INT_R_X3Y86/IMUX14 INT_R_X3Y87/BYP0 INT_R_X3Y87/BYP_ALT0 INT_R_X3Y87/EL1END0 
pips: CLBLL_L_X2Y86/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X2Y87/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X3Y87/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X2Y86/INT_L.SL1END1->>ER1BEG2 INT_L_X2Y86/INT_L.SL1END1->>IMUX_L10 INT_L_X2Y87/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X2Y87/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X2Y87/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X2Y89/INT_L.NN2END1->>IMUX_L3 INT_R_X3Y86/INT_R.ER1END2->>IMUX14 INT_R_X3Y87/INT_R.BYP_ALT0->>BYP0 INT_R_X3Y87/INT_R.EL1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[readdata]__0[9] - 
wires: CLBLM_R_X3Y86/CLBLM_IMUX13 CLBLM_R_X3Y86/CLBLM_L_B6 CLBLM_R_X3Y87/CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y87/CLBLM_L_AMUX INT_R_X3Y86/IMUX13 INT_R_X3Y86/SL1END2 INT_R_X3Y87/LOGIC_OUTS16 INT_R_X3Y87/SL1BEG2 
pips: CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y87/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X3Y86/INT_R.SL1END2->>IMUX13 INT_R_X3Y87/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[readdata]__0[10] - 
wires: CLBLL_L_X2Y87/CLBLL_IMUX0 CLBLL_L_X2Y87/CLBLL_LOGIC_OUTS0 CLBLL_L_X2Y87/CLBLL_L_A3 CLBLL_L_X2Y87/CLBLL_L_AQ INT_L_X2Y87/IMUX_L0 INT_L_X2Y87/LOGIC_OUTS_L0 
pips: CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X2Y87/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y87/INT_L.LOGIC_OUTS_L0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[readdata]__0[11] - 
wires: CLBLL_L_X2Y87/CLBLL_IMUX8 CLBLL_L_X2Y87/CLBLL_LL_A5 CLBLM_R_X3Y87/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y87/CLBLM_L_AQ INT_L_X2Y86/WL1END3 INT_L_X2Y87/IMUX_L8 INT_L_X2Y87/WL1END_N1_3 INT_R_X3Y86/WL1BEG3 INT_R_X3Y87/LOGIC_OUTS0 INT_R_X3Y87/WL1BEG_N3 
pips: CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X3Y87/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X2Y87/INT_L.WL1END_N1_3->>IMUX_L8 INT_R_X3Y87/INT_R.LOGIC_OUTS0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[readdata]__0[12] - 
wires: CLBLM_R_X3Y86/CLBLM_IMUX2 CLBLM_R_X3Y86/CLBLM_M_A2 CLBLM_R_X3Y87/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y87/CLBLM_L_BQ INT_R_X3Y86/IMUX2 INT_R_X3Y86/SL1END1 INT_R_X3Y87/LOGIC_OUTS1 INT_R_X3Y87/SL1BEG1 
pips: CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X3Y87/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y86/INT_R.SL1END1->>IMUX2 INT_R_X3Y87/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[readdata]__0[13] - 
wires: CLBLL_L_X4Y88/CLBLL_ER1BEG1 CLBLL_L_X4Y88/CLBLL_IMUX3 CLBLL_L_X4Y88/CLBLL_L_A2 CLBLM_R_X3Y88/CLBLM_ER1BEG1 CLBLM_R_X3Y88/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y88/CLBLM_L_AQ INT_L_X4Y88/ER1END1 INT_L_X4Y88/IMUX_L3 INT_R_X3Y88/ER1BEG1 INT_R_X3Y88/LOGIC_OUTS0 
pips: CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y88/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X4Y88/INT_L.ER1END1->>IMUX_L3 INT_R_X3Y88/INT_R.LOGIC_OUTS0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[data]__0[2] - 
wires: CLBLL_L_X2Y91/CLBLL_IMUX3 CLBLL_L_X2Y91/CLBLL_LOGIC_OUTS1 CLBLL_L_X2Y91/CLBLL_L_A2 CLBLL_L_X2Y91/CLBLL_L_BQ CLBLM_R_X3Y93/CLBLM_IMUX17 CLBLM_R_X3Y93/CLBLM_M_B3 INT_L_X2Y91/IMUX_L3 INT_L_X2Y91/LOGIC_OUTS_L1 INT_L_X2Y91/NL1BEG0 INT_L_X2Y91/NL1END_S3_0 INT_L_X2Y92/NE2BEG0 INT_L_X2Y92/NL1END0 INT_L_X2Y93/NE2A0 INT_R_X3Y92/NE2END_S3_0 INT_R_X3Y93/IMUX17 INT_R_X3Y93/NE2END0 
pips: CLBLL_L_X2Y91/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X2Y91/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X2Y91/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X2Y91/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X2Y92/INT_L.NL1END0->>NE2BEG0 INT_R_X3Y93/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[readdata]__0[14] - 
wires: CLBLM_R_X3Y87/CLBLM_IMUX26 CLBLM_R_X3Y87/CLBLM_L_B4 CLBLM_R_X3Y88/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y88/CLBLM_L_BQ INT_R_X3Y87/IMUX26 INT_R_X3Y87/SL1END1 INT_R_X3Y88/LOGIC_OUTS1 INT_R_X3Y88/SL1BEG1 
pips: CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X3Y88/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y87/INT_R.SL1END1->>IMUX26 INT_R_X3Y88/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[readdata]__0[15] - 
wires: CLBLL_L_X4Y87/CLBLL_EL1BEG1 CLBLL_L_X4Y87/CLBLL_IMUX10 CLBLL_L_X4Y87/CLBLL_L_A4 CLBLM_R_X3Y87/CLBLM_EL1BEG1 CLBLM_R_X3Y87/CLBLM_LOGIC_OUTS2 CLBLM_R_X3Y87/CLBLM_L_CQ INT_L_X4Y87/EL1END1 INT_L_X4Y87/IMUX_L10 INT_R_X3Y87/EL1BEG1 INT_R_X3Y87/LOGIC_OUTS2 
pips: CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X3Y87/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X4Y87/INT_L.EL1END1->>IMUX_L10 INT_R_X3Y87/INT_R.LOGIC_OUTS2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[data]__0[3] - 
wires: CLBLL_L_X2Y91/CLBLL_LOGIC_OUTS2 CLBLL_L_X2Y91/CLBLL_L_CQ CLBLL_L_X2Y92/CLBLL_IMUX25 CLBLL_L_X2Y92/CLBLL_L_B5 CLBLM_R_X3Y93/CLBLM_IMUX27 CLBLM_R_X3Y93/CLBLM_M_B4 INT_L_X2Y91/LOGIC_OUTS_L2 INT_L_X2Y91/NR1BEG2 INT_L_X2Y92/FAN_ALT5 INT_L_X2Y92/FAN_BOUNCE5 INT_L_X2Y92/IMUX_L25 INT_L_X2Y92/NE2BEG2 INT_L_X2Y92/NR1END2 INT_L_X2Y93/NE2A2 INT_R_X3Y93/IMUX27 INT_R_X3Y93/NE2END2 
pips: CLBLL_L_X2Y91/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X2Y91/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X2Y92/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y92/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X2Y92/INT_L.NR1END2->>FAN_ALT5 INT_L_X2Y92/INT_L.NR1END2->>NE2BEG2 INT_R_X3Y93/INT_R.NE2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[4] - 
wires: CLBLL_L_X2Y85/CLBLL_IMUX10 CLBLL_L_X2Y85/CLBLL_L_A4 CLBLL_L_X2Y88/CLBLL_LL_AQ CLBLL_L_X2Y88/CLBLL_LOGIC_OUTS4 CLBLL_L_X2Y93/CLBLL_IMUX25 CLBLL_L_X2Y93/CLBLL_L_B5 INT_L_X2Y85/IMUX_L10 INT_L_X2Y85/SS2END0 INT_L_X2Y86/SS2A0 INT_L_X2Y87/SL1END0 INT_L_X2Y87/SS2BEG0 INT_L_X2Y88/LOGIC_OUTS_L4 INT_L_X2Y88/NN6BEG0 INT_L_X2Y88/SL1BEG0 INT_L_X2Y89/NN6A0 INT_L_X2Y90/NN6B0 INT_L_X2Y91/NN6C0 INT_L_X2Y92/NN6D0 INT_L_X2Y93/IMUX_L25 INT_L_X2Y93/NN6E0 INT_L_X2Y93/NN6END_S1_0 INT_L_X2Y93/SR1BEG_S0 INT_L_X2Y94/NN6END0 
pips: CLBLL_L_X2Y85/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X2Y88/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X2Y85/INT_L.SS2END0->>IMUX_L10 INT_L_X2Y87/INT_L.SL1END0->>SS2BEG0 INT_L_X2Y88/INT_L.LOGIC_OUTS_L4->>NN6BEG0 INT_L_X2Y88/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X2Y93/INT_L.NN6END_S1_0->>SR1BEG_S0 INT_L_X2Y93/INT_L.SR1BEG_S0->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[5] - 
wires: CLBLL_L_X4Y96/CLBLL_LL_BQ CLBLL_L_X4Y96/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y96/CLBLL_WL1END0 CLBLM_R_X3Y96/CLBLM_IMUX1 CLBLM_R_X3Y96/CLBLM_M_A3 CLBLM_R_X3Y96/CLBLM_WL1END0 CLBLM_R_X3Y97/CLBLM_IMUX3 CLBLM_R_X3Y97/CLBLM_L_A2 INT_L_X4Y96/LOGIC_OUTS_L5 INT_L_X4Y96/WL1BEG0 INT_R_X3Y96/IMUX1 INT_R_X3Y96/NN2BEG1 INT_R_X3Y96/WL1END0 INT_R_X3Y97/IMUX3 INT_R_X3Y97/NN2A1 INT_R_X3Y97/SR1END1 INT_R_X3Y98/NN2END1 INT_R_X3Y98/SR1BEG1 
pips: CLBLL_L_X4Y96/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X4Y96/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X3Y96/INT_R.WL1END0->>IMUX1 INT_R_X3Y96/INT_R.WL1END0->>NN2BEG1 INT_R_X3Y97/INT_R.SR1END1->>IMUX3 INT_R_X3Y98/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[6] - 
wires: CLBLL_L_X4Y96/CLBLL_LL_CQ CLBLL_L_X4Y96/CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y96/CLBLL_WL1END1 CLBLM_R_X3Y95/CLBLM_IMUX6 CLBLM_R_X3Y95/CLBLM_L_A1 CLBLM_R_X3Y96/CLBLM_IMUX11 CLBLM_R_X3Y96/CLBLM_M_A4 CLBLM_R_X3Y96/CLBLM_WL1END1 INT_L_X4Y96/LOGIC_OUTS_L6 INT_L_X4Y96/WL1BEG1 INT_R_X3Y95/IMUX6 INT_R_X3Y95/SR1END2 INT_R_X3Y96/IMUX11 INT_R_X3Y96/SR1BEG2 INT_R_X3Y96/WL1END1 
pips: CLBLL_L_X4Y96/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X4Y96/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X3Y95/INT_R.SR1END2->>IMUX6 INT_R_X3Y96/INT_R.WL1END1->>IMUX11 INT_R_X3Y96/INT_R.WL1END1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[7] - 
wires: CLBLL_L_X2Y93/CLBLL_IMUX16 CLBLL_L_X2Y93/CLBLL_L_B3 CLBLL_L_X4Y90/CLBLL_NE4BEG0 CLBLL_L_X4Y93/CLBLL_SW2A3 CLBLM_R_X3Y88/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y88/CLBLM_M_AQ CLBLM_R_X3Y90/CLBLM_IMUX1 CLBLM_R_X3Y90/CLBLM_M_A3 CLBLM_R_X3Y90/CLBLM_NE4BEG0 CLBLM_R_X3Y93/CLBLM_SW2A3 INT_L_X2Y92/SW2END3 INT_L_X2Y93/IMUX_L16 INT_L_X2Y93/SW2END_N0_3 INT_L_X4Y90/NE6A0 INT_L_X4Y91/NE6B0 INT_L_X4Y92/NE6C0 INT_L_X4Y93/NE6D0 INT_L_X4Y93/SW2A3 INT_L_X4Y94/NE6E0 INT_L_X4Y94/NW2END_S0_0 INT_L_X4Y94/SW2BEG3 INT_L_X4Y95/NW2END0 INT_R_X3Y88/LOGIC_OUTS4 INT_R_X3Y88/NN2BEG0 INT_R_X3Y89/NN2A0 INT_R_X3Y89/NN2END_S2_0 INT_R_X3Y90/IMUX1 INT_R_X3Y90/NE6BEG0 INT_R_X3Y90/NN2END0 INT_R_X3Y92/SW2A3 INT_R_X3Y93/SW2BEG3 INT_R_X3Y93/SW2END3 INT_R_X3Y94/SW2END_N0_3 INT_R_X5Y94/NE6END0 INT_R_X5Y94/NW2BEG0 INT_R_X5Y95/NW2A0 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_R_X3Y88/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X2Y93/INT_L.SW2END_N0_3->>IMUX_L16 INT_L_X4Y94/INT_L.NW2END_S0_0->>SW2BEG3 INT_R_X3Y88/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X3Y90/INT_R.NN2END0->>IMUX1 INT_R_X3Y90/INT_R.NN2END0->>NE6BEG0 INT_R_X3Y93/INT_R.SW2END3->>SW2BEG3 INT_R_X5Y94/INT_R.NE6END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[8] - 
wires: CLBLL_L_X2Y87/CLBLL_IMUX17 CLBLL_L_X2Y87/CLBLL_LL_B3 CLBLL_L_X2Y87/CLBLL_LL_CQ CLBLL_L_X2Y87/CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y87/CLBLL_ER1BEG2 CLBLL_L_X4Y87/CLBLL_IMUX22 CLBLL_L_X4Y87/CLBLL_LL_C3 CLBLM_R_X3Y87/CLBLM_ER1BEG2 INT_L_X2Y87/EL1BEG1 INT_L_X2Y87/FAN_ALT5 INT_L_X2Y87/FAN_BOUNCE5 INT_L_X2Y87/IMUX_L17 INT_L_X2Y87/LOGIC_OUTS_L6 INT_L_X4Y87/ER1END2 INT_L_X4Y87/IMUX_L22 INT_R_X3Y87/EL1END1 INT_R_X3Y87/ER1BEG2 
pips: CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X2Y87/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X2Y87/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y87/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X2Y87/INT_L.LOGIC_OUTS_L6->>EL1BEG1 INT_L_X2Y87/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X4Y87/INT_L.ER1END2->>IMUX_L22 INT_R_X3Y87/INT_R.EL1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[data]__0[9] - 
wires: CLBLL_L_X2Y86/CLBLL_IMUX3 CLBLL_L_X2Y86/CLBLL_L_A2 CLBLL_L_X2Y89/CLBLL_IMUX25 CLBLL_L_X2Y89/CLBLL_L_B5 CLBLL_L_X4Y86/CLBLL_WW2A1 CLBLL_L_X4Y87/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y87/CLBLL_L_BQ CLBLL_L_X4Y88/CLBLL_NW2A1 CLBLM_R_X3Y86/CLBLM_WW2A1 CLBLM_R_X3Y88/CLBLM_NW2A1 INT_L_X2Y86/IMUX_L3 INT_L_X2Y86/WW2END1 INT_L_X2Y89/IMUX_L25 INT_L_X2Y89/NW2END1 INT_L_X4Y86/SL1END1 INT_L_X4Y86/WW2BEG1 INT_L_X4Y87/LOGIC_OUTS_L1 INT_L_X4Y87/NW2BEG1 INT_L_X4Y87/SL1BEG1 INT_L_X4Y88/NW2A1 INT_R_X3Y86/WW2A1 INT_R_X3Y88/NW2BEG1 INT_R_X3Y88/NW2END1 INT_R_X3Y89/NW2A1 
pips: CLBLL_L_X2Y86/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X4Y87/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X2Y86/INT_L.WW2END1->>IMUX_L3 INT_L_X2Y89/INT_L.NW2END1->>IMUX_L25 INT_L_X4Y86/INT_L.SL1END1->>WW2BEG1 INT_L_X4Y87/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_L_X4Y87/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_R_X3Y88/INT_R.NW2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[bexcn_n_0_] - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_ER1BEG0 BRAM_L_X6Y90/BRAM_WW2A0_4 BRAM_L_X6Y95/BRAM_ER1BEG0_0 CLBLL_L_X4Y92/CLBLL_ER1BEG3 CLBLL_L_X4Y92/CLBLL_IMUX38 CLBLL_L_X4Y92/CLBLL_LL_D3 CLBLL_L_X4Y93/CLBLL_ER1BEG3 CLBLL_L_X4Y94/CLBLL_IMUX18 CLBLL_L_X4Y94/CLBLL_LL_B2 CLBLM_R_X3Y92/CLBLM_ER1BEG3 CLBLM_R_X3Y92/CLBLM_IMUX5 CLBLM_R_X3Y92/CLBLM_L_A6 CLBLM_R_X3Y93/CLBLM_ER1BEG3 CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS20 CLBLM_R_X3Y93/CLBLM_M_AMUX CLBLM_R_X5Y92/CLBLM_IMUX17 CLBLM_R_X5Y92/CLBLM_M_B3 CLBLM_R_X5Y94/CLBLM_WW2A0 CLBLM_R_X5Y95/CLBLM_ER1BEG0 CLBLM_R_X5Y95/CLBLM_IMUX15 CLBLM_R_X5Y95/CLBLM_M_B1 INT_L_X4Y92/ER1END3 INT_L_X4Y92/IMUX_L38 INT_L_X4Y93/ER1BEG_S0 INT_L_X4Y93/ER1END3 INT_L_X4Y93/ER1END_N3_3 INT_L_X4Y93/NR1BEG3 INT_L_X4Y94/ER1BEG0 INT_L_X4Y94/ER1END_N3_3 INT_L_X4Y94/IMUX_L18 INT_L_X4Y94/NE2BEG3 INT_L_X4Y94/NR1END3 INT_L_X4Y94/WW2END0 INT_L_X4Y95/NE2A3 INT_L_X6Y94/SL1END0 INT_L_X6Y94/WW2BEG0 INT_L_X6Y95/ER1END0 INT_L_X6Y95/SL1BEG0 INT_R_X3Y92/ER1BEG3 INT_R_X3Y92/IMUX5 INT_R_X3Y92/SL1END2 INT_R_X3Y93/ER1BEG3 INT_R_X3Y93/LOGIC_OUTS20 INT_R_X3Y93/SL1BEG2 INT_R_X5Y92/IMUX17 INT_R_X5Y92/SS2END0 INT_R_X5Y93/SS2A0 INT_R_X5Y94/ER1BEG_S0 INT_R_X5Y94/ER1END0 INT_R_X5Y94/SL1END3 INT_R_X5Y94/SS2BEG0 INT_R_X5Y94/WW2A0 INT_R_X5Y95/ER1BEG0 INT_R_X5Y95/IMUX15 INT_R_X5Y95/NE2END3 INT_R_X5Y95/SL1BEG3 VBRK_X18Y98/VBRK_WW2A0 VBRK_X18Y99/VBRK_ER1BEG0 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y93/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X4Y92/INT_L.ER1END3->>IMUX_L38 INT_L_X4Y93/INT_L.ER1END3->>ER1BEG_S0 INT_L_X4Y93/INT_L.ER1END3->>NR1BEG3 INT_L_X4Y94/INT_L.NR1END3->>NE2BEG3 INT_L_X4Y94/INT_L.WW2END0->>IMUX_L18 INT_L_X6Y94/INT_L.SL1END0->>WW2BEG0 INT_L_X6Y95/INT_L.ER1END0->>SL1BEG0 INT_R_X3Y92/INT_R.SL1END2->>ER1BEG3 INT_R_X3Y92/INT_R.SL1END2->>IMUX5 INT_R_X3Y93/INT_R.LOGIC_OUTS20->>ER1BEG3 INT_R_X3Y93/INT_R.LOGIC_OUTS20->>SL1BEG2 INT_R_X5Y92/INT_R.SS2END0->>IMUX17 INT_R_X5Y94/INT_R.ER1END0->>SS2BEG0 INT_R_X5Y94/INT_R.SL1END3->>ER1BEG_S0 INT_R_X5Y95/INT_R.NE2END3->>IMUX15 INT_R_X5Y95/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[echeck]__0 - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_NW2A1 BRAM_L_X6Y90/BRAM_ER1BEG2_2 BRAM_L_X6Y95/BRAM_NW2A1_0 CLBLL_L_X4Y92/CLBLL_IMUX44 CLBLL_L_X4Y92/CLBLL_LL_D4 CLBLL_L_X4Y92/CLBLL_SW2A1 CLBLL_L_X4Y94/CLBLL_IMUX17 CLBLL_L_X4Y94/CLBLL_LL_B3 CLBLL_L_X4Y96/CLBLL_LL_AQ CLBLL_L_X4Y96/CLBLL_LOGIC_OUTS4 CLBLM_R_X3Y92/CLBLM_IMUX3 CLBLM_R_X3Y92/CLBLM_L_A2 CLBLM_R_X3Y92/CLBLM_SW2A1 CLBLM_R_X5Y92/CLBLM_ER1BEG2 CLBLM_R_X5Y92/CLBLM_IMUX27 CLBLM_R_X5Y92/CLBLM_M_B4 CLBLM_R_X5Y95/CLBLM_IMUX18 CLBLM_R_X5Y95/CLBLM_M_B2 CLBLM_R_X5Y95/CLBLM_NW2A1 INT_L_X4Y92/BYP_ALT0 INT_L_X4Y92/BYP_BOUNCE0 INT_L_X4Y92/ER1BEG1 INT_L_X4Y92/IMUX_L44 INT_L_X4Y92/SS2END0 INT_L_X4Y92/SW2A1 INT_L_X4Y93/SR1END1 INT_L_X4Y93/SS2A0 INT_L_X4Y93/SW2BEG1 INT_L_X4Y94/IMUX_L17 INT_L_X4Y94/SR1BEG1 INT_L_X4Y94/SS2BEG0 INT_L_X4Y94/SS2END0 INT_L_X4Y95/SS2A0 INT_L_X4Y96/LOGIC_OUTS_L4 INT_L_X4Y96/SS2BEG0 INT_L_X6Y92/ER1END2 INT_L_X6Y92/NR1BEG2 INT_L_X6Y93/NL1BEG1 INT_L_X6Y93/NR1END2 INT_L_X6Y94/NL1END1 INT_L_X6Y94/NW2BEG1 INT_L_X6Y95/NW2A1 INT_R_X3Y92/IMUX3 INT_R_X3Y92/SW2END1 INT_R_X5Y92/ER1BEG2 INT_R_X5Y92/ER1END1 INT_R_X5Y92/IMUX27 INT_R_X5Y95/IMUX18 INT_R_X5Y95/NW2END1 VBRK_X18Y96/VBRK_ER1BEG2 VBRK_X18Y99/VBRK_NW2A1 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y96/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X4Y92/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X4Y92/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X4Y92/INT_L.SS2END0->>BYP_ALT0 INT_L_X4Y92/INT_L.SS2END0->>ER1BEG1 INT_L_X4Y93/INT_L.SR1END1->>SW2BEG1 INT_L_X4Y94/INT_L.SS2END0->>IMUX_L17 INT_L_X4Y94/INT_L.SS2END0->>SR1BEG1 INT_L_X4Y94/INT_L.SS2END0->>SS2BEG0 INT_L_X4Y96/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X6Y92/INT_L.ER1END2->>NR1BEG2 INT_L_X6Y93/INT_L.NR1END2->>NL1BEG1 INT_L_X6Y94/INT_L.NL1END1->>NW2BEG1 INT_R_X3Y92/INT_R.SW2END1->>IMUX3 INT_R_X5Y92/INT_R.ER1END1->>ER1BEG2 INT_R_X5Y92/INT_R.ER1END1->>IMUX27 INT_R_X5Y95/INT_R.NW2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_2_in[25] - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_WL1END3 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_SE4C0 BRAM_L_X6Y90/BRAM_SW2A0_4 BRAM_L_X6Y90/BRAM_WL1END3_2 BRAM_L_X6Y95/BRAM_SE4C0_0 BRKH_INT_X4Y99/BRKH_INT_NN2BEG0 CLBLL_L_X4Y101/CLBLL_IMUX40 CLBLL_L_X4Y101/CLBLL_LL_D1 CLBLL_L_X4Y92/CLBLL_IMUX43 CLBLL_L_X4Y92/CLBLL_LL_D6 CLBLL_L_X4Y92/CLBLL_WL1END0 CLBLL_L_X4Y94/CLBLL_IMUX12 CLBLL_L_X4Y94/CLBLL_LL_B6 CLBLL_L_X4Y99/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y99/CLBLL_L_AQ CLBLM_R_X3Y92/CLBLM_IMUX10 CLBLM_R_X3Y92/CLBLM_L_A4 CLBLM_R_X3Y92/CLBLM_WL1END0 CLBLM_R_X5Y92/CLBLM_IMUX15 CLBLM_R_X5Y92/CLBLM_M_B1 CLBLM_R_X5Y92/CLBLM_WL1END3 CLBLM_R_X5Y94/CLBLM_SW2A0 CLBLM_R_X5Y95/CLBLM_IMUX24 CLBLM_R_X5Y95/CLBLM_M_B5 CLBLM_R_X5Y95/CLBLM_SE4C0 INT_L_X4Y100/NN2A0 INT_L_X4Y100/NN2END_S2_0 INT_L_X4Y101/IMUX_L40 INT_L_X4Y101/NN2END0 INT_L_X4Y92/IMUX_L43 INT_L_X4Y92/SS2END1 INT_L_X4Y92/WL1BEG0 INT_L_X4Y93/SS2A1 INT_L_X4Y94/IMUX_L12 INT_L_X4Y94/SR1END1 INT_L_X4Y94/SS2BEG1 INT_L_X4Y95/SR1BEG1 INT_L_X4Y95/WR1END1 INT_L_X4Y99/LOGIC_OUTS_L0 INT_L_X4Y99/NN2BEG0 INT_L_X4Y99/SE6BEG0 INT_L_X6Y92/WL1BEG3 INT_L_X6Y93/SS2END0 INT_L_X6Y93/WL1BEG_N3 INT_L_X6Y94/SS2A0 INT_L_X6Y94/SW2A0 INT_L_X6Y95/SE6END0 INT_L_X6Y95/SS2BEG0 INT_L_X6Y95/SW2BEG0 INT_R_X3Y92/IMUX10 INT_R_X3Y92/WL1END0 INT_R_X5Y92/IMUX15 INT_R_X5Y92/WL1END3 INT_R_X5Y93/WL1END_N1_3 INT_R_X5Y94/NL1BEG0 INT_R_X5Y94/NL1END_S3_0 INT_R_X5Y94/SW2END0 INT_R_X5Y95/IMUX24 INT_R_X5Y95/NL1END0 INT_R_X5Y95/SE6E0 INT_R_X5Y95/WR1BEG1 INT_R_X5Y96/SE6D0 INT_R_X5Y97/SE6C0 INT_R_X5Y98/SE6B0 INT_R_X5Y99/SE6A0 VBRK_X18Y96/VBRK_WL1END3 VBRK_X18Y98/VBRK_SW2A0 VBRK_X18Y99/VBRK_SE4C0 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y99/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X4Y101/INT_L.NN2END0->>IMUX_L40 INT_L_X4Y92/INT_L.SS2END1->>IMUX_L43 INT_L_X4Y92/INT_L.SS2END1->>WL1BEG0 INT_L_X4Y94/INT_L.SR1END1->>IMUX_L12 INT_L_X4Y94/INT_L.SR1END1->>SS2BEG1 INT_L_X4Y95/INT_L.WR1END1->>SR1BEG1 INT_L_X4Y99/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X4Y99/INT_L.LOGIC_OUTS_L0->>SE6BEG0 INT_L_X6Y93/INT_L.SS2END0->>WL1BEG_N3 INT_L_X6Y95/INT_L.SE6END0->>SS2BEG0 INT_L_X6Y95/INT_L.SE6END0->>SW2BEG0 INT_R_X3Y92/INT_R.WL1END0->>IMUX10 INT_R_X5Y92/INT_R.WL1END3->>IMUX15 INT_R_X5Y94/INT_R.SW2END0->>NL1BEG0 INT_R_X5Y95/INT_R.NL1END0->>IMUX24 INT_R_X5Y95/INT_R.NL1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

r_reg[ready]__0 - 
wires: BRAM_INT_INTERFACE_L_X6Y100/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y100/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_NE2A2 BRAM_INT_INTERFACE_L_X6Y97/INT_INTERFACE_NW2A2 BRAM_L_X6Y100/BRAM_SE2A3_0 BRAM_L_X6Y100/BRAM_WL1END2_0 BRAM_L_X6Y90/BRAM_WL1END2_4 BRAM_L_X6Y95/BRAM_NE2A2_1 BRAM_L_X6Y95/BRAM_NW2A2_2 BRKH_INT_X4Y99/BRKH_INT_NN6E3 BRKH_INT_X6Y99/BRKH_INT_SS6A3 CLBLL_L_X4Y100/CLBLL_IMUX26 CLBLL_L_X4Y100/CLBLL_IMUX27 CLBLL_L_X4Y100/CLBLL_LL_B4 CLBLL_L_X4Y100/CLBLL_L_B4 CLBLL_L_X4Y91/CLBLL_WW2END0 CLBLL_L_X4Y92/CLBLL_IMUX45 CLBLL_L_X4Y92/CLBLL_LL_D2 CLBLL_L_X4Y94/CLBLL_IMUX29 CLBLL_L_X4Y94/CLBLL_LL_C2 CLBLL_L_X4Y94/CLBLL_WW2END2 CLBLM_R_X3Y91/CLBLM_IMUX34 CLBLM_R_X3Y91/CLBLM_L_C6 CLBLM_R_X3Y91/CLBLM_WW2END0 CLBLM_R_X3Y94/CLBLM_IMUX30 CLBLM_R_X3Y94/CLBLM_L_C5 CLBLM_R_X3Y94/CLBLM_WW2END2 CLBLM_R_X5Y100/CLBLM_IMUX29 CLBLM_R_X5Y100/CLBLM_IMUX5 CLBLM_R_X5Y100/CLBLM_L_A6 CLBLM_R_X5Y100/CLBLM_M_C2 CLBLM_R_X5Y100/CLBLM_SE2A3 CLBLM_R_X5Y100/CLBLM_WL1END2 CLBLM_R_X5Y101/CLBLM_IMUX26 CLBLM_R_X5Y101/CLBLM_L_B4 CLBLM_R_X5Y91/CLBLM_IMUX16 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y91/CLBLM_L_AQ CLBLM_R_X5Y91/CLBLM_L_B3 CLBLM_R_X5Y94/CLBLM_IMUX10 CLBLM_R_X5Y94/CLBLM_L_A4 CLBLM_R_X5Y94/CLBLM_WL1END2 CLBLM_R_X5Y95/CLBLM_IMUX13 CLBLM_R_X5Y95/CLBLM_IMUX20 CLBLM_R_X5Y95/CLBLM_IMUX7 CLBLM_R_X5Y95/CLBLM_L_B6 CLBLM_R_X5Y95/CLBLM_L_C2 CLBLM_R_X5Y95/CLBLM_M_A1 CLBLM_R_X5Y96/CLBLM_NE2A2 CLBLM_R_X5Y97/CLBLM_IMUX19 CLBLM_R_X5Y97/CLBLM_IMUX27 CLBLM_R_X5Y97/CLBLM_L_B2 CLBLM_R_X5Y97/CLBLM_M_B4 CLBLM_R_X5Y97/CLBLM_NW2A2 INT_L_X4Y100/IMUX_L26 INT_L_X4Y100/IMUX_L27 INT_L_X4Y100/NE2BEG3 INT_L_X4Y100/NN6END3 INT_L_X4Y100/WL1END1 INT_L_X4Y101/NE2A3 INT_L_X4Y91/NW2END_S0_0 INT_L_X4Y91/WW2A0 INT_L_X4Y92/IMUX_L45 INT_L_X4Y92/NL1BEG_N3 INT_L_X4Y92/NN2BEG3 INT_L_X4Y92/NW2END0 INT_L_X4Y93/NN2A3 INT_L_X4Y94/EL1BEG2 INT_L_X4Y94/IMUX_L29 INT_L_X4Y94/NN2END3 INT_L_X4Y94/NN6BEG3 INT_L_X4Y94/WW2A2 INT_L_X4Y95/NN6A3 INT_L_X4Y96/NN6B3 INT_L_X4Y97/NN6C3 INT_L_X4Y98/NN6D3 INT_L_X4Y99/NN6E3 INT_L_X6Y100/SE2END3 INT_L_X6Y100/SS6BEG3 INT_L_X6Y100/WL1BEG2 INT_L_X6Y94/SS6END3 INT_L_X6Y94/WL1BEG2 INT_L_X6Y95/SS6E3 INT_L_X6Y95/SS6END_N0_3 INT_L_X6Y96/NE2END2 INT_L_X6Y96/NW2BEG2 INT_L_X6Y96/SS6D3 INT_L_X6Y97/NW2A2 INT_L_X6Y97/SS6C3 INT_L_X6Y98/SS6B3 INT_L_X6Y99/SS6A3 INT_R_X3Y91/IMUX34 INT_R_X3Y91/WW2END0 INT_R_X3Y94/IMUX30 INT_R_X3Y94/WW2END2 INT_R_X5Y100/IMUX29 INT_R_X5Y100/IMUX5 INT_R_X5Y100/SE2A3 INT_R_X5Y100/WL1BEG1 INT_R_X5Y100/WL1END2 INT_R_X5Y101/FAN_ALT1 INT_R_X5Y101/FAN_BOUNCE1 INT_R_X5Y101/IMUX26 INT_R_X5Y101/NE2END3 INT_R_X5Y101/SE2BEG3 INT_R_X5Y91/IMUX16 INT_R_X5Y91/LOGIC_OUTS0 INT_R_X5Y91/NW2BEG0 INT_R_X5Y91/WW2BEG0 INT_R_X5Y92/NW2A0 INT_R_X5Y94/EL1END2 INT_R_X5Y94/FAN_ALT7 INT_R_X5Y94/FAN_BOUNCE7 INT_R_X5Y94/IMUX10 INT_R_X5Y94/NR1BEG2 INT_R_X5Y94/WL1END2 INT_R_X5Y94/WW2BEG2 INT_R_X5Y95/BYP_ALT3 INT_R_X5Y95/BYP_BOUNCE3 INT_R_X5Y95/IMUX13 INT_R_X5Y95/IMUX20 INT_R_X5Y95/IMUX7 INT_R_X5Y95/NE2BEG2 INT_R_X5Y95/NN2BEG2 INT_R_X5Y95/NR1END2 INT_R_X5Y96/BYP_BOUNCE_N3_3 INT_R_X5Y96/NE2A2 INT_R_X5Y96/NN2A2 INT_R_X5Y97/IMUX19 INT_R_X5Y97/IMUX27 INT_R_X5Y97/NN2END2 INT_R_X5Y97/NW2END2 VBRK_X18Y100/VBRK_NE2A2 VBRK_X18Y101/VBRK_NW2A2 VBRK_X18Y105/VBRK_SE2A3 VBRK_X18Y105/VBRK_WL1END2 VBRK_X18Y98/VBRK_WL1END2 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y91/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X4Y100/INT_L.NN6END3->>NE2BEG3 INT_L_X4Y100/INT_L.WL1END1->>IMUX_L26 INT_L_X4Y100/INT_L.WL1END1->>IMUX_L27 INT_L_X4Y92/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X4Y92/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X4Y92/INT_L.NW2END0->>NL1BEG_N3 INT_L_X4Y94/INT_L.NN2END3->>EL1BEG2 INT_L_X4Y94/INT_L.NN2END3->>IMUX_L29 INT_L_X4Y94/INT_L.NN2END3->>NN6BEG3 INT_L_X6Y100/INT_L.SE2END3->>SS6BEG3 INT_L_X6Y100/INT_L.SE2END3->>WL1BEG2 INT_L_X6Y94/INT_L.SS6END3->>WL1BEG2 INT_L_X6Y96/INT_L.NE2END2->>NW2BEG2 INT_R_X3Y91/INT_R.WW2END0->>IMUX34 INT_R_X3Y94/INT_R.WW2END2->>IMUX30 INT_R_X5Y100/INT_R.WL1END2->>IMUX29 INT_R_X5Y100/INT_R.WL1END2->>IMUX5 INT_R_X5Y100/INT_R.WL1END2->>WL1BEG1 INT_R_X5Y101/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y101/INT_R.FAN_BOUNCE1->>IMUX26 INT_R_X5Y101/INT_R.NE2END3->>FAN_ALT1 INT_R_X5Y101/INT_R.NE2END3->>SE2BEG3 INT_R_X5Y91/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X5Y91/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X5Y91/INT_R.LOGIC_OUTS0->>WW2BEG0 INT_R_X5Y94/INT_R.EL1END2->>FAN_ALT7 INT_R_X5Y94/INT_R.EL1END2->>NR1BEG2 INT_R_X5Y94/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X5Y94/INT_R.FAN_BOUNCE7->>IMUX10 INT_R_X5Y94/INT_R.WL1END2->>WW2BEG2 INT_R_X5Y95/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y95/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X5Y95/INT_R.NR1END2->>BYP_ALT3 INT_R_X5Y95/INT_R.NR1END2->>IMUX13 INT_R_X5Y95/INT_R.NR1END2->>IMUX20 INT_R_X5Y95/INT_R.NR1END2->>NE2BEG2 INT_R_X5Y95/INT_R.NR1END2->>NN2BEG2 INT_R_X5Y97/INT_R.NN2END2->>IMUX27 INT_R_X5Y97/INT_R.NW2END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

r_reg[mcfg2][ramrws_n_0_][0] - 
wires: CLBLL_L_X4Y101/CLBLL_IMUX25 CLBLL_L_X4Y101/CLBLL_L_B5 CLBLM_R_X5Y101/CLBLM_IMUX0 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y101/CLBLM_L_A3 CLBLM_R_X5Y101/CLBLM_L_AQ INT_L_X4Y101/IMUX_L25 INT_L_X4Y101/WR1END1 INT_R_X5Y101/IMUX0 INT_R_X5Y101/LOGIC_OUTS0 INT_R_X5Y101/WR1BEG1 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y101/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X4Y101/INT_L.WR1END1->>IMUX_L25 INT_R_X5Y101/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X5Y101/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[0] - 
wires: CLBLL_L_X4Y101/CLBLL_IMUX14 CLBLL_L_X4Y101/CLBLL_L_B1 CLBLM_R_X5Y101/CLBLM_IMUX3 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS6 CLBLM_R_X5Y101/CLBLM_L_A2 CLBLM_R_X5Y101/CLBLM_M_CQ INT_L_X4Y101/IMUX_L14 INT_L_X4Y101/WR1END3 INT_R_X5Y101/FAN_ALT5 INT_R_X5Y101/FAN_BOUNCE5 INT_R_X5Y101/IMUX3 INT_R_X5Y101/LOGIC_OUTS6 INT_R_X5Y101/WR1BEG3 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y101/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X4Y101/INT_L.WR1END3->>IMUX_L14 INT_R_X5Y101/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y101/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X5Y101/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X5Y101/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[mcfg2][rambanksz]__0[1] - 
wires: CLBLM_R_X5Y100/CLBLM_IMUX16 CLBLM_R_X5Y100/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y100/CLBLM_L_AQ CLBLM_R_X5Y100/CLBLM_L_B3 INT_R_X5Y100/IMUX16 INT_R_X5Y100/LOGIC_OUTS0 
pips: CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y100/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X5Y100/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[mcfg2][rambanksz]__0[2] - 
wires: CLBLL_L_X4Y97/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y97/CLBLL_L_AQ CLBLM_R_X5Y97/CLBLM_IMUX35 CLBLM_R_X5Y97/CLBLM_M_C6 INT_L_X4Y97/ER1BEG1 INT_L_X4Y97/LOGIC_OUTS_L0 INT_R_X5Y97/ER1END1 INT_R_X5Y97/IMUX35 
pips: CLBLL_L_X4Y97/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X4Y97/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X5Y97/INT_R.ER1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[11] - 
wires: BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_SW4A3 BRAM_L_X6Y95/BRAM_SE2A3_1 BRAM_L_X6Y95/BRAM_SW4A3_1 CLBLL_L_X4Y90/CLBLL_IMUX10 CLBLL_L_X4Y90/CLBLL_IMUX34 CLBLL_L_X4Y90/CLBLL_L_A4 CLBLL_L_X4Y90/CLBLL_L_C6 CLBLL_L_X4Y91/CLBLL_IMUX6 CLBLL_L_X4Y91/CLBLL_L_A1 CLBLL_L_X4Y92/CLBLL_IMUX42 CLBLL_L_X4Y92/CLBLL_L_D6 CLBLL_L_X4Y98/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y98/CLBLL_L_AQ CLBLM_R_X5Y92/CLBLM_IMUX5 CLBLM_R_X5Y92/CLBLM_L_A6 CLBLM_R_X5Y96/CLBLM_SE2A3 CLBLM_R_X5Y96/CLBLM_SW4A3 CLBLM_R_X5Y97/CLBLM_IMUX22 CLBLM_R_X5Y97/CLBLM_M_C3 INT_L_X4Y90/BYP_ALT0 INT_L_X4Y90/BYP_BOUNCE0 INT_L_X4Y90/IMUX_L10 INT_L_X4Y90/IMUX_L34 INT_L_X4Y90/WL1END0 INT_L_X4Y91/FAN_BOUNCE_S3_2 INT_L_X4Y91/IMUX_L6 INT_L_X4Y92/ER1BEG_S0 INT_L_X4Y92/FAN_ALT2 INT_L_X4Y92/FAN_BOUNCE2 INT_L_X4Y92/IMUX_L42 INT_L_X4Y92/SR1BEG_S0 INT_L_X4Y92/SW6END3 INT_L_X4Y93/ER1BEG0 INT_L_X4Y93/SW6END_N0_3 INT_L_X4Y97/EL1BEG3 INT_L_X4Y98/EL1BEG_N3 INT_L_X4Y98/ER1BEG1 INT_L_X4Y98/LOGIC_OUTS_L0 INT_L_X6Y96/SE2END3 INT_L_X6Y96/SW6BEG3 INT_R_X5Y90/SS6END1 INT_R_X5Y90/WL1BEG0 INT_R_X5Y91/SS6E1 INT_R_X5Y92/FAN_BOUNCE_S3_4 INT_R_X5Y92/IMUX5 INT_R_X5Y92/SS6D1 INT_R_X5Y92/SW6E3 INT_R_X5Y93/ER1END0 INT_R_X5Y93/FAN_ALT4 INT_R_X5Y93/FAN_BOUNCE4 INT_R_X5Y93/SS6C1 INT_R_X5Y93/SW6D3 INT_R_X5Y94/SS6B1 INT_R_X5Y94/SW6C3 INT_R_X5Y95/SS6A1 INT_R_X5Y95/SW6B3 INT_R_X5Y96/SE2A3 INT_R_X5Y96/SS2END1 INT_R_X5Y96/SS6BEG1 INT_R_X5Y96/SW6A3 INT_R_X5Y97/EL1END3 INT_R_X5Y97/IMUX22 INT_R_X5Y97/SE2BEG3 INT_R_X5Y97/SS2A1 INT_R_X5Y98/ER1END1 INT_R_X5Y98/SS2BEG1 VBRK_X18Y100/VBRK_SE2A3 VBRK_X18Y100/VBRK_SW4A3 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y98/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X4Y90/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X4Y90/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X4Y90/INT_L.WL1END0->>BYP_ALT0 INT_L_X4Y90/INT_L.WL1END0->>IMUX_L10 INT_L_X4Y91/INT_L.FAN_BOUNCE_S3_2->>IMUX_L6 INT_L_X4Y92/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y92/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X4Y92/INT_L.SR1BEG_S0->>IMUX_L42 INT_L_X4Y92/INT_L.SW6END3->>ER1BEG_S0 INT_L_X4Y92/INT_L.SW6END3->>SR1BEG_S0 INT_L_X4Y98/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X4Y98/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X6Y96/INT_L.SE2END3->>SW6BEG3 INT_R_X5Y90/INT_R.SS6END1->>WL1BEG0 INT_R_X5Y92/INT_R.FAN_BOUNCE_S3_4->>IMUX5 INT_R_X5Y93/INT_R.ER1END0->>FAN_ALT4 INT_R_X5Y93/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X5Y96/INT_R.SS2END1->>SS6BEG1 INT_R_X5Y97/INT_R.EL1END3->>IMUX22 INT_R_X5Y97/INT_R.EL1END3->>SE2BEG3 INT_R_X5Y98/INT_R.ER1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

r_reg[mcfg2][rambanksz]__0[3] - 
wires: CLBLL_L_X4Y100/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y100/CLBLL_L_AQ CLBLL_L_X4Y101/CLBLL_IMUX41 CLBLL_L_X4Y101/CLBLL_L_D1 INT_L_X4Y100/LOGIC_OUTS_L0 INT_L_X4Y100/NR1BEG0 INT_L_X4Y101/IMUX_L41 INT_L_X4Y101/NR1END0 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X4Y100/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X4Y101/INT_L.NR1END0->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[19] - 
wires: BRKH_INT_X4Y99/BRKH_INT_SW2A0 CLBLL_L_X4Y100/CLBLL_IMUX32 CLBLL_L_X4Y100/CLBLL_LL_C1 CLBLL_L_X4Y101/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y101/CLBLL_L_AQ CLBLL_L_X4Y92/CLBLL_IMUX1 CLBLL_L_X4Y92/CLBLL_IMUX16 CLBLL_L_X4Y92/CLBLL_IMUX17 CLBLL_L_X4Y92/CLBLL_LL_A3 CLBLL_L_X4Y92/CLBLL_LL_B3 CLBLL_L_X4Y92/CLBLL_L_B3 CLBLL_L_X4Y92/CLBLL_SE2A0 CLBLL_L_X4Y99/CLBLL_SW2A0 CLBLM_R_X3Y92/CLBLM_SE2A0 CLBLM_R_X3Y99/CLBLM_SW2A0 CLBLM_R_X5Y92/CLBLM_IMUX10 CLBLM_R_X5Y92/CLBLM_L_A4 INT_L_X4Y100/IMUX_L32 INT_L_X4Y100/SL1END0 INT_L_X4Y100/SW2BEG0 INT_L_X4Y101/LOGIC_OUTS_L0 INT_L_X4Y101/SL1BEG0 INT_L_X4Y91/EL1BEG3 INT_L_X4Y92/EL1BEG_N3 INT_L_X4Y92/IMUX_L1 INT_L_X4Y92/IMUX_L16 INT_L_X4Y92/IMUX_L17 INT_L_X4Y92/SE2END0 INT_L_X4Y99/SW2A0 INT_R_X3Y92/SE2A0 INT_R_X3Y93/SE2BEG0 INT_R_X3Y93/SS6END0 INT_R_X3Y94/SS6E0 INT_R_X3Y95/SS6D0 INT_R_X3Y96/SS6C0 INT_R_X3Y97/SS6B0 INT_R_X3Y98/SS6A0 INT_R_X3Y99/SS6BEG0 INT_R_X3Y99/SW2END0 INT_R_X5Y91/BYP_ALT6 INT_R_X5Y91/BYP_BOUNCE6 INT_R_X5Y91/EL1END3 INT_R_X5Y92/BYP_BOUNCE_N3_6 INT_R_X5Y92/IMUX10 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y101/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X4Y100/INT_L.SL1END0->>IMUX_L32 INT_L_X4Y100/INT_L.SL1END0->>SW2BEG0 INT_L_X4Y101/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X4Y92/INT_L.SE2END0->>EL1BEG_N3 INT_L_X4Y92/INT_L.SE2END0->>IMUX_L1 INT_L_X4Y92/INT_L.SE2END0->>IMUX_L16 INT_L_X4Y92/INT_L.SE2END0->>IMUX_L17 INT_R_X3Y93/INT_R.SS6END0->>SE2BEG0 INT_R_X3Y99/INT_R.SW2END0->>SS6BEG0 INT_R_X5Y91/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X5Y91/INT_R.EL1END3->>BYP_ALT6 INT_R_X5Y92/INT_R.BYP_BOUNCE_N3_6->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[mcfg2][ramrws_n_0_][1] - 
wires: CLBLM_R_X5Y101/CLBLM_IMUX35 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y101/CLBLM_L_BQ CLBLM_R_X5Y101/CLBLM_M_C6 CLBLM_R_X5Y102/CLBLM_IMUX18 CLBLM_R_X5Y102/CLBLM_M_B2 INT_R_X5Y101/IMUX35 INT_R_X5Y101/LOGIC_OUTS1 INT_R_X5Y101/NR1BEG1 INT_R_X5Y102/IMUX18 INT_R_X5Y102/NR1END1 
pips: CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y101/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y102/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X5Y101/INT_R.LOGIC_OUTS1->>IMUX35 INT_R_X5Y101/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X5Y102/INT_R.NR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[1] - 
wires: CLBLL_L_X4Y102/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y102/CLBLL_L_AQ CLBLM_R_X5Y101/CLBLM_IMUX29 CLBLM_R_X5Y101/CLBLM_M_C2 CLBLM_R_X5Y102/CLBLM_IMUX27 CLBLM_R_X5Y102/CLBLM_M_B4 INT_L_X4Y101/EL1BEG3 INT_L_X4Y102/EL1BEG_N3 INT_L_X4Y102/ER1BEG1 INT_L_X4Y102/LOGIC_OUTS_L0 INT_R_X5Y101/EL1END3 INT_R_X5Y101/IMUX29 INT_R_X5Y102/ER1END1 INT_R_X5Y102/IMUX27 
pips: CLBLL_L_X4Y102/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X5Y102/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X4Y102/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X4Y102/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X5Y101/INT_R.EL1END3->>IMUX29 INT_R_X5Y102/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[20] - 
wires: CLBLM_R_X5Y100/CLBLM_IMUX28 CLBLM_R_X5Y100/CLBLM_M_C4 CLBLM_R_X5Y101/CLBLM_IMUX41 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y101/CLBLM_L_D1 CLBLM_R_X5Y101/CLBLM_M_AQ CLBLM_R_X5Y102/CLBLM_IMUX16 CLBLM_R_X5Y102/CLBLM_L_B3 INT_R_X5Y100/IMUX28 INT_R_X5Y100/SR1END1 INT_R_X5Y101/IMUX41 INT_R_X5Y101/LOGIC_OUTS4 INT_R_X5Y101/NR1BEG0 INT_R_X5Y101/SR1BEG1 INT_R_X5Y102/IMUX16 INT_R_X5Y102/NR1END0 
pips: CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y101/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y102/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X5Y100/INT_R.SR1END1->>IMUX28 INT_R_X5Y101/INT_R.LOGIC_OUTS4->>IMUX41 INT_R_X5Y101/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X5Y101/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X5Y102/INT_R.NR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_2_in[21] - 
wires: CLBLM_R_X5Y100/CLBLM_IMUX27 CLBLM_R_X5Y100/CLBLM_M_B4 CLBLM_R_X5Y101/CLBLM_IMUX2 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y101/CLBLM_M_A2 CLBLM_R_X5Y101/CLBLM_M_BQ INT_R_X5Y100/IMUX27 INT_R_X5Y100/SL1END1 INT_R_X5Y101/IMUX2 INT_R_X5Y101/LOGIC_OUTS5 INT_R_X5Y101/SL1BEG1 
pips: CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y101/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X5Y100/INT_R.SL1END1->>IMUX27 INT_R_X5Y101/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X5Y101/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[22] - 
wires: CLBLL_L_X4Y100/CLBLL_WL1END3 CLBLL_L_X4Y101/CLBLL_IMUX29 CLBLL_L_X4Y101/CLBLL_LL_AQ CLBLL_L_X4Y101/CLBLL_LL_C2 CLBLL_L_X4Y101/CLBLL_LOGIC_OUTS4 CLBLM_R_X3Y100/CLBLM_WL1END3 CLBLM_R_X3Y101/CLBLM_IMUX0 CLBLM_R_X3Y101/CLBLM_L_A3 INT_L_X4Y100/WL1BEG3 INT_L_X4Y101/IMUX_L29 INT_L_X4Y101/LOGIC_OUTS_L4 INT_L_X4Y101/NL1BEG_N3 INT_L_X4Y101/WL1BEG_N3 INT_R_X3Y100/WL1END3 INT_R_X3Y101/IMUX0 INT_R_X3Y101/WL1END_N1_3 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y101/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X4Y101/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X4Y101/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X4Y101/INT_L.NL1BEG_N3->>IMUX_L29 INT_R_X3Y101/INT_R.WL1END_N1_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[23] - 
wires: CLBLL_L_X4Y101/CLBLL_SW2A0 CLBLL_L_X4Y102/CLBLL_IMUX1 CLBLL_L_X4Y102/CLBLL_LL_A3 CLBLL_L_X4Y102/CLBLL_LL_AQ CLBLL_L_X4Y102/CLBLL_LOGIC_OUTS4 CLBLM_R_X3Y101/CLBLM_IMUX25 CLBLM_R_X3Y101/CLBLM_L_B5 CLBLM_R_X3Y101/CLBLM_SW2A0 INT_L_X4Y101/SW2A0 INT_L_X4Y102/IMUX_L1 INT_L_X4Y102/LOGIC_OUTS_L4 INT_L_X4Y102/SW2BEG0 INT_R_X3Y101/IMUX25 INT_R_X3Y101/SW2END0 
pips: CLBLL_L_X4Y102/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y102/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X4Y102/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X4Y102/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_R_X3Y101/INT_R.SW2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[26] - 
wires: CLBLL_L_X4Y97/CLBLL_IMUX10 CLBLL_L_X4Y97/CLBLL_IMUX33 CLBLL_L_X4Y97/CLBLL_L_A4 CLBLL_L_X4Y97/CLBLL_L_C1 CLBLM_R_X5Y97/CLBLM_IMUX0 CLBLM_R_X5Y97/CLBLM_IMUX16 CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y97/CLBLM_L_A3 CLBLM_R_X5Y97/CLBLM_L_AQ CLBLM_R_X5Y97/CLBLM_L_B3 CLBLM_R_X5Y98/CLBLM_IMUX0 CLBLM_R_X5Y98/CLBLM_L_A3 INT_L_X4Y97/IMUX_L10 INT_L_X4Y97/IMUX_L33 INT_L_X4Y97/WR1END1 INT_R_X5Y97/IMUX0 INT_R_X5Y97/IMUX16 INT_R_X5Y97/LOGIC_OUTS0 INT_R_X5Y97/NR1BEG0 INT_R_X5Y97/WR1BEG1 INT_R_X5Y98/IMUX0 INT_R_X5Y98/NR1END0 
pips: CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y97/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y98/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X4Y97/INT_L.WR1END1->>IMUX_L10 INT_L_X4Y97/INT_L.WR1END1->>IMUX_L33 INT_R_X5Y97/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X5Y97/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X5Y97/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X5Y97/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X5Y98/INT_R.NR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

p_2_in[27] - 
wires: BRAM_INT_INTERFACE_L_X6Y98/INT_INTERFACE_NE4C0 BRAM_INT_INTERFACE_L_X6Y98/INT_INTERFACE_WR1END1 BRAM_L_X6Y95/BRAM_NE4C0_3 BRAM_L_X6Y95/BRAM_WR1END1_3 CLBLL_L_X4Y94/CLBLL_IMUX1 CLBLL_L_X4Y94/CLBLL_LL_A3 CLBLL_L_X4Y94/CLBLL_LL_AQ CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y95/CLBLL_IMUX9 CLBLL_L_X4Y95/CLBLL_L_A5 CLBLM_R_X5Y98/CLBLM_IMUX18 CLBLM_R_X5Y98/CLBLM_M_B2 CLBLM_R_X5Y98/CLBLM_NE4C0 CLBLM_R_X5Y98/CLBLM_WR1END1 INT_L_X4Y94/IMUX_L1 INT_L_X4Y94/LOGIC_OUTS_L4 INT_L_X4Y94/NE6BEG0 INT_L_X4Y94/NR1BEG0 INT_L_X4Y95/IMUX_L9 INT_L_X4Y95/NR1END0 INT_L_X6Y98/NE6END0 INT_L_X6Y98/WR1BEG1 INT_R_X5Y94/NE6A0 INT_R_X5Y95/NE6B0 INT_R_X5Y96/NE6C0 INT_R_X5Y97/NE6D0 INT_R_X5Y98/IMUX18 INT_R_X5Y98/NE6E0 INT_R_X5Y98/WR1END1 VBRK_X18Y102/VBRK_NE4C0 VBRK_X18Y102/VBRK_WR1END1 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y94/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X5Y98/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X4Y94/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X4Y94/INT_L.LOGIC_OUTS_L4->>NE6BEG0 INT_L_X4Y94/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X4Y95/INT_L.NR1END0->>IMUX_L9 INT_L_X6Y98/INT_L.NE6END0->>WR1BEG1 INT_R_X5Y98/INT_R.WR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_2_in[28] - 
wires: CLBLL_L_X4Y94/CLBLL_IMUX8 CLBLL_L_X4Y94/CLBLL_LL_A5 CLBLL_L_X4Y94/CLBLL_LL_AMUX CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS20 CLBLL_L_X4Y95/CLBLL_IMUX26 CLBLL_L_X4Y95/CLBLL_L_B4 CLBLL_L_X4Y98/CLBLL_IMUX17 CLBLL_L_X4Y98/CLBLL_LL_B3 INT_L_X4Y94/FAN_ALT7 INT_L_X4Y94/FAN_BOUNCE7 INT_L_X4Y94/IMUX_L8 INT_L_X4Y94/LOGIC_OUTS_L20 INT_L_X4Y94/NL1BEG1 INT_L_X4Y95/IMUX_L26 INT_L_X4Y95/NL1BEG0 INT_L_X4Y95/NL1END1 INT_L_X4Y95/NL1END_S3_0 INT_L_X4Y96/NL1END0 INT_L_X4Y96/NN2BEG0 INT_L_X4Y97/NN2A0 INT_L_X4Y97/NN2END_S2_0 INT_L_X4Y98/IMUX_L17 INT_L_X4Y98/NN2END0 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y94/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X4Y98/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X4Y94/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y94/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X4Y94/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 INT_L_X4Y94/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X4Y95/INT_L.NL1END1->>IMUX_L26 INT_L_X4Y95/INT_L.NL1END1->>NL1BEG0 INT_L_X4Y96/INT_L.NL1END0->>NN2BEG0 INT_L_X4Y98/INT_L.NN2END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[mcfg2][ramwws_n_0_][0] - 
wires: CLBLM_R_X5Y101/CLBLM_IMUX12 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y101/CLBLM_L_CQ CLBLM_R_X5Y101/CLBLM_M_B6 CLBLM_R_X5Y102/CLBLM_IMUX29 CLBLM_R_X5Y102/CLBLM_M_C2 INT_R_X5Y101/IMUX12 INT_R_X5Y101/LOGIC_OUTS2 INT_R_X5Y101/NR1BEG2 INT_R_X5Y102/IMUX29 INT_R_X5Y102/NR1END2 
pips: CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y101/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y102/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X5Y101/INT_R.LOGIC_OUTS2->>IMUX12 INT_R_X5Y101/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X5Y102/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[2] - 
wires: CLBLL_L_X4Y101/CLBLL_IMUX2 CLBLL_L_X4Y101/CLBLL_LL_A2 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS7 CLBLM_R_X5Y101/CLBLM_M_DQ CLBLM_R_X5Y102/CLBLM_IMUX28 CLBLM_R_X5Y102/CLBLM_M_C4 INT_L_X4Y101/IMUX_L2 INT_L_X4Y101/SR1BEG_S0 INT_L_X4Y101/WR1END_S1_0 INT_L_X4Y102/WR1END0 INT_R_X5Y101/LOGIC_OUTS7 INT_R_X5Y101/NL1BEG2 INT_R_X5Y101/WR1BEG_S0 INT_R_X5Y102/IMUX28 INT_R_X5Y102/NL1END2 INT_R_X5Y102/WR1BEG0 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X5Y101/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X5Y102/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X4Y101/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X4Y101/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X5Y101/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X5Y101/INT_R.LOGIC_OUTS7->>WR1BEG_S0 INT_R_X5Y102/INT_R.NL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[mcfg2][ramwws_n_0_][1] - 
wires: BRKH_INT_X4Y99/BRKH_INT_SW6C3 CLBLL_L_X4Y101/CLBLL_IMUX23 CLBLL_L_X4Y101/CLBLL_L_C3 CLBLL_L_X4Y96/CLBLL_SE2A3 CLBLL_L_X4Y97/CLBLL_SW4END3 CLBLM_R_X3Y96/CLBLM_SE2A3 CLBLM_R_X3Y97/CLBLM_SW4END3 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS3 CLBLM_R_X5Y101/CLBLM_L_DQ CLBLM_R_X5Y97/CLBLM_IMUX2 CLBLM_R_X5Y97/CLBLM_M_A2 INT_L_X4Y100/SW6B3 INT_L_X4Y101/IMUX_L23 INT_L_X4Y101/SR1END3 INT_L_X4Y101/SW6A3 INT_L_X4Y102/NW2END3 INT_L_X4Y102/SR1BEG3 INT_L_X4Y102/SR1END_N3_3 INT_L_X4Y96/ER1BEG_S0 INT_L_X4Y96/SE2END3 INT_L_X4Y97/ER1BEG0 INT_L_X4Y97/SW6E3 INT_L_X4Y98/SW6D3 INT_L_X4Y99/SW6C3 INT_R_X3Y96/SE2A3 INT_R_X3Y97/SE2BEG3 INT_R_X3Y97/SW6END3 INT_R_X3Y98/SW6END_N0_3 INT_R_X5Y101/LOGIC_OUTS3 INT_R_X5Y101/NW2BEG3 INT_R_X5Y101/SW6BEG3 INT_R_X5Y102/NW2A3 INT_R_X5Y97/ER1END0 INT_R_X5Y97/IMUX2 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X5Y101/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X4Y101/INT_L.SR1END3->>IMUX_L23 INT_L_X4Y102/INT_L.NW2END3->>SR1BEG3 INT_L_X4Y96/INT_L.SE2END3->>ER1BEG_S0 INT_R_X3Y97/INT_R.SW6END3->>SE2BEG3 INT_R_X5Y101/INT_R.LOGIC_OUTS3->>NW2BEG3 INT_R_X5Y101/INT_R.LOGIC_OUTS3->>SW6BEG3 INT_R_X5Y97/INT_R.ER1END0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[3] - 
wires: CLBLL_L_X4Y101/CLBLL_IMUX12 CLBLL_L_X4Y101/CLBLL_IMUX34 CLBLL_L_X4Y101/CLBLL_LL_B6 CLBLL_L_X4Y101/CLBLL_L_C6 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y101/CLBLM_M_AMUX INT_L_X4Y101/IMUX_L12 INT_L_X4Y101/IMUX_L34 INT_L_X4Y101/WL1END1 INT_R_X5Y101/LOGIC_OUTS20 INT_R_X5Y101/WL1BEG1 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X5Y101/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X4Y101/INT_L.WL1END1->>IMUX_L12 INT_L_X4Y101/INT_L.WL1END1->>IMUX_L34 INT_R_X5Y101/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[mcfg2][ramwidth_n_0_][0] - 
wires: CLBLL_L_X4Y93/CLBLL_IMUX10 CLBLL_L_X4Y93/CLBLL_L_A4 CLBLL_L_X4Y95/CLBLL_IMUX3 CLBLL_L_X4Y95/CLBLL_L_A2 CLBLL_L_X4Y97/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y97/CLBLL_L_BQ CLBLM_R_X5Y93/CLBLM_IMUX15 CLBLM_R_X5Y93/CLBLM_IMUX47 CLBLM_R_X5Y93/CLBLM_M_B1 CLBLM_R_X5Y93/CLBLM_M_D5 CLBLM_R_X5Y97/CLBLM_IMUX44 CLBLM_R_X5Y97/CLBLM_M_D4 INT_L_X4Y93/IMUX_L10 INT_L_X4Y93/SE2A1 INT_L_X4Y93/SL1END1 INT_L_X4Y94/SE2BEG1 INT_L_X4Y94/SL1BEG1 INT_L_X4Y94/SL1END1 INT_L_X4Y95/IMUX_L3 INT_L_X4Y95/SL1BEG1 INT_L_X4Y95/SS2END1 INT_L_X4Y96/SS2A1 INT_L_X4Y97/ER1BEG2 INT_L_X4Y97/LOGIC_OUTS_L1 INT_L_X4Y97/SS2BEG1 INT_R_X5Y93/BYP_ALT5 INT_R_X5Y93/BYP_BOUNCE5 INT_R_X5Y93/IMUX15 INT_R_X5Y93/IMUX47 INT_R_X5Y93/SE2END1 INT_R_X5Y97/ER1END2 INT_R_X5Y97/IMUX44 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y97/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X4Y93/INT_L.SL1END1->>IMUX_L10 INT_L_X4Y94/INT_L.SL1END1->>SE2BEG1 INT_L_X4Y94/INT_L.SL1END1->>SL1BEG1 INT_L_X4Y95/INT_L.SS2END1->>IMUX_L3 INT_L_X4Y95/INT_L.SS2END1->>SL1BEG1 INT_L_X4Y97/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X4Y97/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_R_X5Y93/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y93/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X5Y93/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X5Y93/INT_R.SE2END1->>BYP_ALT5 INT_R_X5Y97/INT_R.ER1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

p_2_in[4] - 
wires: BRKH_INT_X5Y99/BRKH_INT_NN2A1 CLBLL_L_X4Y98/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y98/CLBLL_L_BQ CLBLM_R_X5Y100/CLBLM_IMUX2 CLBLM_R_X5Y100/CLBLM_M_A2 CLBLM_R_X5Y97/CLBLM_IMUX43 CLBLM_R_X5Y97/CLBLM_M_D6 INT_L_X4Y97/SE2A1 INT_L_X4Y98/LOGIC_OUTS_L1 INT_L_X4Y98/SE2BEG1 INT_R_X5Y100/IMUX2 INT_R_X5Y100/NN2END1 INT_R_X5Y97/IMUX43 INT_R_X5Y97/NR1BEG1 INT_R_X5Y97/SE2END1 INT_R_X5Y98/NN2BEG1 INT_R_X5Y98/NR1END1 INT_R_X5Y99/NN2A1 
pips: CLBLL_L_X4Y98/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X4Y98/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X5Y100/INT_R.NN2END1->>IMUX2 INT_R_X5Y97/INT_R.SE2END1->>IMUX43 INT_R_X5Y97/INT_R.SE2END1->>NR1BEG1 INT_R_X5Y98/INT_R.NR1END1->>NN2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[mcfg2][ramwidth_n_0_][1] - 
wires: CLBLL_L_X4Y93/CLBLL_IMUX6 CLBLL_L_X4Y93/CLBLL_L_A1 CLBLL_L_X4Y93/CLBLL_SE2A3 CLBLL_L_X4Y95/CLBLL_IMUX13 CLBLL_L_X4Y95/CLBLL_L_B6 CLBLL_L_X4Y96/CLBLL_IMUX21 CLBLL_L_X4Y96/CLBLL_L_C4 CLBLL_L_X4Y96/CLBLL_SW2A2 CLBLL_L_X4Y97/CLBLL_LOGIC_OUTS2 CLBLL_L_X4Y97/CLBLL_L_CQ CLBLL_L_X4Y98/CLBLL_IMUX5 CLBLL_L_X4Y98/CLBLL_L_A6 CLBLM_R_X3Y93/CLBLM_SE2A3 CLBLM_R_X3Y95/CLBLM_IMUX45 CLBLM_R_X3Y95/CLBLM_M_D2 CLBLM_R_X3Y96/CLBLM_SW2A2 CLBLM_R_X5Y93/CLBLM_IMUX24 CLBLM_R_X5Y93/CLBLM_IMUX38 CLBLM_R_X5Y93/CLBLM_M_B5 CLBLM_R_X5Y93/CLBLM_M_D3 INT_L_X4Y93/IMUX_L6 INT_L_X4Y93/NE2BEG3 INT_L_X4Y93/SE2END3 INT_L_X4Y94/NE2A3 INT_L_X4Y95/IMUX_L13 INT_L_X4Y95/NR1BEG2 INT_L_X4Y95/SS2END2 INT_L_X4Y96/IMUX_L21 INT_L_X4Y96/NR1END2 INT_L_X4Y96/SS2A2 INT_L_X4Y96/SW2A2 INT_L_X4Y97/LOGIC_OUTS_L2 INT_L_X4Y97/NR1BEG2 INT_L_X4Y97/SS2BEG2 INT_L_X4Y97/SW2BEG2 INT_L_X4Y98/IMUX_L5 INT_L_X4Y98/NR1END2 INT_R_X3Y93/SE2A3 INT_R_X3Y94/SE2BEG3 INT_R_X3Y94/SR1END3 INT_R_X3Y95/IMUX45 INT_R_X3Y95/SL1END2 INT_R_X3Y95/SR1BEG3 INT_R_X3Y95/SR1END_N3_3 INT_R_X3Y96/SL1BEG2 INT_R_X3Y96/SW2END2 INT_R_X5Y92/FAN_BOUNCE_S3_2 INT_R_X5Y93/FAN_ALT2 INT_R_X5Y93/FAN_BOUNCE2 INT_R_X5Y93/IMUX24 INT_R_X5Y93/IMUX38 INT_R_X5Y93/SL1END3 INT_R_X5Y93/SR1BEG_S0 INT_R_X5Y94/NE2END3 INT_R_X5Y94/SL1BEG3 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X4Y97/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X4Y98/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X4Y93/INT_L.SE2END3->>IMUX_L6 INT_L_X4Y93/INT_L.SE2END3->>NE2BEG3 INT_L_X4Y95/INT_L.SS2END2->>IMUX_L13 INT_L_X4Y95/INT_L.SS2END2->>NR1BEG2 INT_L_X4Y96/INT_L.NR1END2->>IMUX_L21 INT_L_X4Y97/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X4Y97/INT_L.LOGIC_OUTS_L2->>SS2BEG2 INT_L_X4Y97/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_L_X4Y98/INT_L.NR1END2->>IMUX_L5 INT_R_X3Y94/INT_R.SR1END3->>SE2BEG3 INT_R_X3Y95/INT_R.SL1END2->>IMUX45 INT_R_X3Y95/INT_R.SL1END2->>SR1BEG3 INT_R_X3Y96/INT_R.SW2END2->>SL1BEG2 INT_R_X5Y93/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X5Y93/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X5Y93/INT_R.SL1END3->>IMUX38 INT_R_X5Y93/INT_R.SL1END3->>SR1BEG_S0 INT_R_X5Y93/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X5Y94/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

p_2_in[5] - 
wires: BRKH_INT_X5Y99/BRKH_INT_NW2BEG2 CLBLL_L_X4Y100/CLBLL_IMUX20 CLBLL_L_X4Y100/CLBLL_L_C2 CLBLL_L_X4Y98/CLBLL_IMUX10 CLBLL_L_X4Y98/CLBLL_LOGIC_OUTS2 CLBLL_L_X4Y98/CLBLL_L_A4 CLBLL_L_X4Y98/CLBLL_L_CQ INT_L_X4Y100/IMUX_L20 INT_L_X4Y100/NW2END2 INT_L_X4Y98/FAN_ALT7 INT_L_X4Y98/FAN_BOUNCE7 INT_L_X4Y98/IMUX_L10 INT_L_X4Y98/LOGIC_OUTS_L2 INT_L_X4Y98/NE2BEG2 INT_L_X4Y99/NE2A2 INT_R_X5Y100/NW2A2 INT_R_X5Y99/NE2END2 INT_R_X5Y99/NW2BEG2 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y98/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y98/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X4Y100/INT_L.NW2END2->>IMUX_L20 INT_L_X4Y98/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y98/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X4Y98/INT_L.LOGIC_OUTS_L2->>FAN_ALT7 INT_L_X4Y98/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_R_X5Y99/INT_R.NE2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[mcfg2][rmw]__0 - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_SE4C3 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_WL1END2 BRAM_L_X6Y90/BRAM_SE4C3_3 BRAM_L_X6Y90/BRAM_SW2A3_1 BRAM_L_X6Y90/BRAM_WL1END2_3 CLBLL_L_X4Y90/CLBLL_IMUX33 CLBLL_L_X4Y90/CLBLL_IMUX45 CLBLL_L_X4Y90/CLBLL_IMUX9 CLBLL_L_X4Y90/CLBLL_LL_D2 CLBLL_L_X4Y90/CLBLL_L_A5 CLBLL_L_X4Y90/CLBLL_L_C1 CLBLL_L_X4Y92/CLBLL_IMUX30 CLBLL_L_X4Y92/CLBLL_L_C5 CLBLL_L_X4Y93/CLBLL_IMUX3 CLBLL_L_X4Y93/CLBLL_L_A2 CLBLL_L_X4Y97/CLBLL_LOGIC_OUTS3 CLBLL_L_X4Y97/CLBLL_L_DQ CLBLL_L_X4Y98/CLBLL_EL1BEG2 CLBLL_L_X4Y98/CLBLL_IMUX4 CLBLL_L_X4Y98/CLBLL_LL_A6 CLBLL_L_X4Y98/CLBLL_NW2A3 CLBLM_R_X3Y98/CLBLM_EL1BEG2 CLBLM_R_X3Y98/CLBLM_NW2A3 CLBLM_R_X5Y91/CLBLM_IMUX31 CLBLM_R_X5Y91/CLBLM_M_C5 CLBLM_R_X5Y91/CLBLM_SW2A3 CLBLM_R_X5Y93/CLBLM_IMUX17 CLBLM_R_X5Y93/CLBLM_IMUX45 CLBLM_R_X5Y93/CLBLM_M_B3 CLBLM_R_X5Y93/CLBLM_M_D2 CLBLM_R_X5Y93/CLBLM_SE4C3 CLBLM_R_X5Y93/CLBLM_WL1END2 INT_L_X4Y90/FAN_ALT5 INT_L_X4Y90/FAN_BOUNCE5 INT_L_X4Y90/IMUX_L33 INT_L_X4Y90/IMUX_L45 INT_L_X4Y90/IMUX_L9 INT_L_X4Y90/SS2END2 INT_L_X4Y91/SS2A2 INT_L_X4Y92/IMUX_L30 INT_L_X4Y92/SR1END2 INT_L_X4Y92/SS2BEG2 INT_L_X4Y93/IMUX_L3 INT_L_X4Y93/SR1BEG2 INT_L_X4Y93/WL1END1 INT_L_X4Y97/LOGIC_OUTS_L3 INT_L_X4Y97/NW2BEG3 INT_L_X4Y97/SE6BEG3 INT_L_X4Y98/EL1END2 INT_L_X4Y98/IMUX_L4 INT_L_X4Y98/NW2A3 INT_L_X6Y91/SW2A3 INT_L_X6Y92/SL1END3 INT_L_X6Y92/SW2BEG3 INT_L_X6Y93/SE6END3 INT_L_X6Y93/SL1BEG3 INT_L_X6Y93/WL1BEG2 INT_R_X3Y98/EL1BEG2 INT_R_X3Y98/NW2END3 INT_R_X5Y91/IMUX31 INT_R_X5Y91/SW2END3 INT_R_X5Y92/SW2END_N0_3 INT_R_X5Y93/FAN_ALT5 INT_R_X5Y93/FAN_BOUNCE5 INT_R_X5Y93/IMUX17 INT_R_X5Y93/IMUX45 INT_R_X5Y93/SE6E3 INT_R_X5Y93/WL1BEG1 INT_R_X5Y93/WL1END2 INT_R_X5Y94/SE6D3 INT_R_X5Y95/SE6C3 INT_R_X5Y96/SE6B3 INT_R_X5Y97/SE6A3 VBRK_X18Y95/VBRK_SW2A3 VBRK_X18Y97/VBRK_SE4C3 VBRK_X18Y97/VBRK_WL1END2 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y97/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_L_X4Y98/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X4Y90/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y90/INT_L.FAN_BOUNCE5->>IMUX_L33 INT_L_X4Y90/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X4Y90/INT_L.SS2END2->>FAN_ALT5 INT_L_X4Y90/INT_L.SS2END2->>IMUX_L45 INT_L_X4Y92/INT_L.SR1END2->>IMUX_L30 INT_L_X4Y92/INT_L.SR1END2->>SS2BEG2 INT_L_X4Y93/INT_L.WL1END1->>IMUX_L3 INT_L_X4Y93/INT_L.WL1END1->>SR1BEG2 INT_L_X4Y97/INT_L.LOGIC_OUTS_L3->>NW2BEG3 INT_L_X4Y97/INT_L.LOGIC_OUTS_L3->>SE6BEG3 INT_L_X4Y98/INT_L.EL1END2->>IMUX_L4 INT_L_X6Y92/INT_L.SL1END3->>SW2BEG3 INT_L_X6Y93/INT_L.SE6END3->>SL1BEG3 INT_L_X6Y93/INT_L.SE6END3->>WL1BEG2 INT_R_X3Y98/INT_R.NW2END3->>EL1BEG2 INT_R_X5Y91/INT_R.SW2END3->>IMUX31 INT_R_X5Y93/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y93/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X5Y93/INT_R.WL1END2->>FAN_ALT5 INT_R_X5Y93/INT_R.WL1END2->>IMUX45 INT_R_X5Y93/INT_R.WL1END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

p_2_in[6] - 
wires: BRKH_INT_X4Y99/BRKH_INT_NN2A3 CLBLL_L_X4Y101/CLBLL_IMUX11 CLBLL_L_X4Y101/CLBLL_LL_A4 CLBLL_L_X4Y98/CLBLL_IMUX1 CLBLL_L_X4Y98/CLBLL_LL_A3 CLBLL_L_X4Y98/CLBLL_LOGIC_OUTS3 CLBLL_L_X4Y98/CLBLL_L_DQ INT_L_X4Y100/NN2END3 INT_L_X4Y100/NR1BEG3 INT_L_X4Y101/FAN_ALT3 INT_L_X4Y101/FAN_BOUNCE3 INT_L_X4Y101/IMUX_L11 INT_L_X4Y101/NR1END3 INT_L_X4Y98/IMUX_L1 INT_L_X4Y98/LOGIC_OUTS_L3 INT_L_X4Y98/NN2BEG3 INT_L_X4Y98/SR1BEG_S0 INT_L_X4Y99/NN2A3 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y98/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y98/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X4Y100/INT_L.NN2END3->>NR1BEG3 INT_L_X4Y101/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y101/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X4Y101/INT_L.NR1END3->>FAN_ALT3 INT_L_X4Y98/INT_L.LOGIC_OUTS_L3->>NN2BEG3 INT_L_X4Y98/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X4Y98/INT_L.SR1BEG_S0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[7] - 
wires: CLBLL_L_X4Y100/CLBLL_IMUX38 CLBLL_L_X4Y100/CLBLL_LL_D3 CLBLL_L_X4Y101/CLBLL_IMUX18 CLBLL_L_X4Y101/CLBLL_LL_B2 CLBLL_L_X4Y101/CLBLL_LL_BQ CLBLL_L_X4Y101/CLBLL_LOGIC_OUTS5 INT_L_X4Y100/IMUX_L38 INT_L_X4Y100/SR1END2 INT_L_X4Y101/IMUX_L18 INT_L_X4Y101/LOGIC_OUTS_L5 INT_L_X4Y101/SR1BEG2 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y101/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y100/INT_L.SR1END2->>IMUX_L38 INT_L_X4Y101/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X4Y101/INT_L.LOGIC_OUTS_L5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in[8] - 
wires: BRAM_INT_INTERFACE_L_X6Y98/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X6Y99/INT_INTERFACE_NE4C1 BRAM_L_X6Y95/BRAM_NE4C1_4 BRAM_L_X6Y95/BRAM_WL1END0_3 CLBLL_L_X4Y95/CLBLL_IMUX10 CLBLL_L_X4Y95/CLBLL_L_A4 CLBLM_R_X5Y94/CLBLM_IMUX19 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y94/CLBLM_L_B2 CLBLM_R_X5Y94/CLBLM_L_BQ CLBLM_R_X5Y98/CLBLM_IMUX25 CLBLM_R_X5Y98/CLBLM_L_B5 CLBLM_R_X5Y98/CLBLM_WL1END0 CLBLM_R_X5Y99/CLBLM_NE4C1 INT_L_X4Y95/IMUX_L10 INT_L_X4Y95/NE6BEG1 INT_L_X4Y95/NW2END1 INT_L_X6Y98/SL1END1 INT_L_X6Y98/WL1BEG0 INT_L_X6Y99/NE6END1 INT_L_X6Y99/SL1BEG1 INT_R_X5Y94/IMUX19 INT_R_X5Y94/LOGIC_OUTS1 INT_R_X5Y94/NW2BEG1 INT_R_X5Y95/NE6A1 INT_R_X5Y95/NW2A1 INT_R_X5Y96/NE6B1 INT_R_X5Y97/NE6C1 INT_R_X5Y98/IMUX25 INT_R_X5Y98/NE6D1 INT_R_X5Y98/WL1END0 INT_R_X5Y99/NE6E1 VBRK_X18Y102/VBRK_WL1END0 VBRK_X18Y103/VBRK_NE4C1 
pips: CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y94/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y98/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X4Y95/INT_L.NW2END1->>IMUX_L10 INT_L_X4Y95/INT_L.NW2END1->>NE6BEG1 INT_L_X6Y98/INT_L.SL1END1->>WL1BEG0 INT_L_X6Y99/INT_L.NE6END1->>SL1BEG1 INT_R_X5Y94/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X5Y94/INT_R.LOGIC_OUTS1->>NW2BEG1 INT_R_X5Y98/INT_R.WL1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[mcfg2][rambanksz]__0[0] - 
wires: CLBLM_R_X5Y98/CLBLM_IMUX1 CLBLM_R_X5Y98/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y98/CLBLM_M_A3 CLBLM_R_X5Y98/CLBLM_M_AQ INT_R_X5Y98/IMUX1 INT_R_X5Y98/LOGIC_OUTS4 
pips: CLBLM_R_X5Y98/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y98/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X5Y98/INT_R.LOGIC_OUTS4->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[9] - 
wires: CLBLL_L_X4Y95/CLBLL_IMUX25 CLBLL_L_X4Y95/CLBLL_L_B5 CLBLL_L_X4Y95/CLBLL_WL1END3 CLBLL_L_X4Y96/CLBLL_IMUX34 CLBLL_L_X4Y96/CLBLL_L_C6 CLBLM_R_X3Y95/CLBLM_IMUX47 CLBLM_R_X3Y95/CLBLM_M_D5 CLBLM_R_X3Y95/CLBLM_WL1END3 CLBLM_R_X5Y96/CLBLM_IMUX1 CLBLM_R_X5Y96/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y96/CLBLM_M_A3 CLBLM_R_X5Y96/CLBLM_M_AQ CLBLM_R_X5Y98/CLBLM_IMUX8 CLBLM_R_X5Y98/CLBLM_M_A5 INT_L_X4Y95/IMUX_L25 INT_L_X4Y95/SR1BEG_S0 INT_L_X4Y95/WL1BEG3 INT_L_X4Y95/WL1END3 INT_L_X4Y96/IMUX_L34 INT_L_X4Y96/WL1BEG_N3 INT_L_X4Y96/WL1END_N1_3 INT_L_X4Y96/WR1END1 INT_R_X3Y95/IMUX47 INT_R_X3Y95/WL1END3 INT_R_X3Y96/WL1END_N1_3 INT_R_X5Y95/WL1BEG3 INT_R_X5Y96/IMUX1 INT_R_X5Y96/LOGIC_OUTS4 INT_R_X5Y96/NN2BEG0 INT_R_X5Y96/WL1BEG_N3 INT_R_X5Y96/WR1BEG1 INT_R_X5Y97/NN2A0 INT_R_X5Y97/NN2END_S2_0 INT_R_X5Y98/IMUX8 INT_R_X5Y98/NN2END0 
pips: CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y96/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y98/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X4Y95/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X4Y95/INT_L.WL1END3->>SR1BEG_S0 INT_L_X4Y96/INT_L.WR1END1->>IMUX_L34 INT_L_X4Y96/INT_L.WR1END1->>WL1BEG_N3 INT_R_X3Y95/INT_R.WL1END3->>IMUX47 INT_R_X5Y96/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X5Y96/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X5Y96/INT_R.LOGIC_OUTS4->>WL1BEG_N3 INT_R_X5Y96/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X5Y98/INT_R.NN2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[address][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[address][0]_i_2_n_0 - 
wires: CLBLL_L_X4Y95/CLBLL_EE2BEG3 CLBLM_R_X3Y95/CLBLM_EE2BEG3 CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS15 CLBLM_R_X3Y95/CLBLM_M_D CLBLM_R_X5Y95/CLBLM_IMUX22 CLBLM_R_X5Y95/CLBLM_M_C3 INT_L_X4Y95/EE2A3 INT_R_X3Y95/EE2BEG3 INT_R_X3Y95/LOGIC_OUTS15 INT_R_X5Y95/EE2END3 INT_R_X5Y95/IMUX22 
pips: CLBLM_R_X3Y95/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X3Y95/INT_R.LOGIC_OUTS15->>EE2BEG3 INT_R_X5Y95/INT_R.EE2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[ready8] - 
wires: CLBLL_L_X4Y92/CLBLL_IMUX28 CLBLL_L_X4Y92/CLBLL_LL_C4 CLBLL_L_X4Y92/CLBLL_SE2A2 CLBLL_L_X4Y93/CLBLL_EE2BEG2 CLBLL_L_X4Y93/CLBLL_EL1BEG1 CLBLL_L_X4Y93/CLBLL_NE4BEG2 CLBLL_L_X4Y94/CLBLL_BYP4 CLBLL_L_X4Y94/CLBLL_LL_BX CLBLL_L_X4Y95/CLBLL_IMUX11 CLBLL_L_X4Y95/CLBLL_LL_A4 CLBLM_R_X3Y92/CLBLM_SE2A2 CLBLM_R_X3Y93/CLBLM_EE2BEG2 CLBLM_R_X3Y93/CLBLM_EL1BEG1 CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y93/CLBLM_L_AMUX CLBLM_R_X3Y93/CLBLM_NE4BEG2 CLBLM_R_X5Y95/CLBLM_IMUX35 CLBLM_R_X5Y95/CLBLM_M_C6 CLBLM_R_X5Y96/CLBLM_IMUX12 CLBLM_R_X5Y96/CLBLM_M_B6 INT_L_X4Y92/IMUX_L28 INT_L_X4Y92/SE2END2 INT_L_X4Y93/EE2A2 INT_L_X4Y93/EL1END1 INT_L_X4Y93/NE6A2 INT_L_X4Y93/NR1BEG1 INT_L_X4Y94/BYP_ALT4 INT_L_X4Y94/BYP_L4 INT_L_X4Y94/NE6B2 INT_L_X4Y94/NR1BEG1 INT_L_X4Y94/NR1END1 INT_L_X4Y95/IMUX_L11 INT_L_X4Y95/NE6C2 INT_L_X4Y95/NR1END1 INT_L_X4Y96/NE6D2 INT_L_X4Y97/NE6E2 INT_R_X3Y92/SE2A2 INT_R_X3Y93/EE2BEG2 INT_R_X3Y93/EL1BEG1 INT_R_X3Y93/LOGIC_OUTS16 INT_R_X3Y93/NE6BEG2 INT_R_X3Y93/SE2BEG2 INT_R_X5Y93/EE2END2 INT_R_X5Y93/NN2BEG2 INT_R_X5Y94/NN2A2 INT_R_X5Y95/IMUX35 INT_R_X5Y95/NN2END2 INT_R_X5Y96/IMUX12 INT_R_X5Y96/SL1END2 INT_R_X5Y97/NE6END2 INT_R_X5Y97/SL1BEG2 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y94/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X3Y93/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X4Y92/INT_L.SE2END2->>IMUX_L28 INT_L_X4Y93/INT_L.EL1END1->>NR1BEG1 INT_L_X4Y94/INT_L.BYP_ALT4->>BYP_L4 INT_L_X4Y94/INT_L.NR1END1->>BYP_ALT4 INT_L_X4Y94/INT_L.NR1END1->>NR1BEG1 INT_L_X4Y95/INT_L.NR1END1->>IMUX_L11 INT_R_X3Y93/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X3Y93/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X3Y93/INT_R.LOGIC_OUTS16->>NE6BEG2 INT_R_X3Y93/INT_R.LOGIC_OUTS16->>SE2BEG2 INT_R_X5Y93/INT_R.EE2END2->>NN2BEG2 INT_R_X5Y95/INT_R.NN2END2->>IMUX35 INT_R_X5Y96/INT_R.SL1END2->>IMUX12 INT_R_X5Y97/INT_R.NE6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[address][0]_i_3_n_0 - 
wires: CLBLL_L_X4Y90/CLBLL_IMUX37 CLBLL_L_X4Y90/CLBLL_L_D4 CLBLL_L_X4Y90/CLBLL_SE2A2 CLBLL_L_X4Y91/CLBLL_SW4END2 CLBLL_L_X4Y96/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y96/CLBLL_L_AMUX CLBLM_R_X3Y90/CLBLM_SE2A2 CLBLM_R_X3Y91/CLBLM_SW4END2 CLBLM_R_X5Y95/CLBLM_IMUX28 CLBLM_R_X5Y95/CLBLM_M_C4 INT_L_X4Y90/IMUX_L37 INT_L_X4Y90/SE2END2 INT_L_X4Y91/SW6E2 INT_L_X4Y92/SW6D2 INT_L_X4Y93/SW6C2 INT_L_X4Y94/SW6B2 INT_L_X4Y95/SE2A2 INT_L_X4Y95/SW6A2 INT_L_X4Y96/LOGIC_OUTS_L16 INT_L_X4Y96/SE2BEG2 INT_R_X3Y90/SE2A2 INT_R_X3Y91/SE2BEG2 INT_R_X3Y91/SW6END2 INT_R_X5Y95/IMUX28 INT_R_X5Y95/SE2END2 INT_R_X5Y95/SW6BEG2 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X4Y96/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X4Y90/INT_L.SE2END2->>IMUX_L37 INT_L_X4Y96/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_R_X3Y91/INT_R.SW6END2->>SE2BEG2 INT_R_X5Y95/INT_R.SE2END2->>IMUX28 INT_R_X5Y95/INT_R.SE2END2->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[address][31]_i_2_n_0 - 
wires: CLBLL_L_X4Y95/CLBLL_ER1BEG1 CLBLL_L_X4Y95/CLBLL_IMUX35 CLBLL_L_X4Y95/CLBLL_LL_C6 CLBLL_L_X4Y95/CLBLL_WW2END0 CLBLL_L_X4Y96/CLBLL_IMUX10 CLBLL_L_X4Y96/CLBLL_IMUX28 CLBLL_L_X4Y96/CLBLL_IMUX7 CLBLL_L_X4Y96/CLBLL_LL_A1 CLBLL_L_X4Y96/CLBLL_LL_C4 CLBLL_L_X4Y96/CLBLL_L_A4 CLBLM_R_X3Y95/CLBLM_ER1BEG1 CLBLM_R_X3Y95/CLBLM_WW2END0 CLBLM_R_X5Y95/CLBLM_IMUX32 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y95/CLBLM_M_A CLBLM_R_X5Y95/CLBLM_M_C1 CLBLM_R_X5Y96/CLBLM_IMUX24 CLBLM_R_X5Y96/CLBLM_M_B5 INT_L_X4Y95/ER1END1 INT_L_X4Y95/IMUX_L35 INT_L_X4Y95/WW2A0 INT_L_X4Y96/FAN_ALT1 INT_L_X4Y96/FAN_BOUNCE1 INT_L_X4Y96/FAN_BOUNCE_S3_4 INT_L_X4Y96/IMUX_L10 INT_L_X4Y96/IMUX_L28 INT_L_X4Y96/IMUX_L7 INT_L_X4Y96/WR1END_S1_0 INT_L_X4Y97/FAN_ALT4 INT_L_X4Y97/FAN_BOUNCE4 INT_L_X4Y97/WR1END0 INT_R_X3Y95/ER1BEG1 INT_R_X3Y95/WW2END0 INT_R_X5Y95/IMUX32 INT_R_X5Y95/LOGIC_OUTS12 INT_R_X5Y95/NR1BEG0 INT_R_X5Y95/WW2BEG0 INT_R_X5Y96/IMUX24 INT_R_X5Y96/NL1BEG_N3 INT_R_X5Y96/NR1END0 INT_R_X5Y96/WR1BEG_S0 INT_R_X5Y97/WR1BEG0 
pips: CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X4Y95/INT_L.ER1END1->>IMUX_L35 INT_L_X4Y96/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y96/INT_L.FAN_BOUNCE1->>IMUX_L10 INT_L_X4Y96/INT_L.FAN_BOUNCE1->>IMUX_L28 INT_L_X4Y96/INT_L.FAN_BOUNCE_S3_4->>FAN_ALT1 INT_L_X4Y96/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X4Y97/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X4Y97/INT_L.WR1END0->>FAN_ALT4 INT_R_X3Y95/INT_R.WW2END0->>ER1BEG1 INT_R_X5Y95/INT_R.LOGIC_OUTS12->>IMUX32 INT_R_X5Y95/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X5Y95/INT_R.LOGIC_OUTS12->>WW2BEG0 INT_R_X5Y96/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X5Y96/INT_R.NR1END0->>IMUX24 INT_R_X5Y96/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r[address][1]_i_7_n_0 - 
wires: CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y95/CLBLL_L_AMUX CLBLL_L_X4Y95/CLBLL_WR1END3 CLBLL_L_X4Y96/CLBLL_IMUX33 CLBLL_L_X4Y96/CLBLL_L_C1 CLBLM_R_X3Y95/CLBLM_IMUX38 CLBLM_R_X3Y95/CLBLM_M_D3 CLBLM_R_X3Y95/CLBLM_WR1END3 INT_L_X4Y95/BYP_ALT3 INT_L_X4Y95/BYP_BOUNCE3 INT_L_X4Y95/LOGIC_OUTS_L16 INT_L_X4Y95/WR1BEG3 INT_L_X4Y96/BYP_BOUNCE_N3_3 INT_L_X4Y96/IMUX_L33 INT_R_X3Y95/IMUX38 INT_R_X3Y95/WR1END3 
pips: CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X4Y95/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X4Y95/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 INT_L_X4Y95/INT_L.LOGIC_OUTS_L16->>WR1BEG3 INT_L_X4Y96/INT_L.BYP_BOUNCE_N3_3->>IMUX_L33 INT_R_X3Y95/INT_R.WR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[bstate_n_0_][0] - 
wires: BRAM_INT_INTERFACE_L_X6Y100/INT_INTERFACE_SE2A1 BRAM_INT_INTERFACE_L_X6Y100/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_SE2A1 BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_WL1END0 BRAM_L_X6Y100/BRAM_SE2A1_0 BRAM_L_X6Y100/BRAM_WL1END0_0 BRAM_L_X6Y90/BRAM_SE2A1_0 BRAM_L_X6Y90/BRAM_WL1END0_0 BRKH_INT_X4Y99/BRKH_INT_NW2BEG2 CLBLL_L_X2Y89/CLBLL_IMUX21 CLBLL_L_X2Y89/CLBLL_L_C4 CLBLL_L_X2Y93/CLBLL_IMUX27 CLBLL_L_X2Y93/CLBLL_IMUX6 CLBLL_L_X2Y93/CLBLL_LL_B4 CLBLL_L_X2Y93/CLBLL_L_A1 CLBLL_L_X2Y94/CLBLL_IMUX0 CLBLL_L_X2Y94/CLBLL_IMUX16 CLBLL_L_X2Y94/CLBLL_IMUX24 CLBLL_L_X2Y94/CLBLL_LL_B5 CLBLL_L_X2Y94/CLBLL_L_A3 CLBLL_L_X2Y94/CLBLL_L_B3 CLBLL_L_X2Y95/CLBLL_IMUX1 CLBLL_L_X2Y95/CLBLL_IMUX30 CLBLL_L_X2Y95/CLBLL_IMUX46 CLBLL_L_X2Y95/CLBLL_LL_A3 CLBLL_L_X2Y95/CLBLL_L_C5 CLBLL_L_X2Y95/CLBLL_L_D5 CLBLL_L_X2Y97/CLBLL_IMUX24 CLBLL_L_X2Y97/CLBLL_IMUX41 CLBLL_L_X2Y97/CLBLL_LL_B5 CLBLL_L_X2Y97/CLBLL_L_D1 CLBLL_L_X4Y100/CLBLL_EL1BEG1 CLBLL_L_X4Y100/CLBLL_IMUX18 CLBLL_L_X4Y100/CLBLL_IMUX25 CLBLL_L_X4Y100/CLBLL_LL_B2 CLBLL_L_X4Y100/CLBLL_L_B5 CLBLL_L_X4Y100/CLBLL_NW2A2 CLBLL_L_X4Y86/CLBLL_IMUX23 CLBLL_L_X4Y86/CLBLL_L_C3 CLBLL_L_X4Y86/CLBLL_SE2A3 CLBLL_L_X4Y89/CLBLL_ER1BEG1 CLBLL_L_X4Y89/CLBLL_IMUX35 CLBLL_L_X4Y89/CLBLL_IMUX43 CLBLL_L_X4Y89/CLBLL_LL_C6 CLBLL_L_X4Y89/CLBLL_LL_D6 CLBLL_L_X4Y90/CLBLL_IMUX12 CLBLL_L_X4Y90/CLBLL_IMUX26 CLBLL_L_X4Y90/CLBLL_LL_B6 CLBLL_L_X4Y90/CLBLL_L_B4 CLBLL_L_X4Y91/CLBLL_IMUX15 CLBLL_L_X4Y91/CLBLL_IMUX23 CLBLL_L_X4Y91/CLBLL_IMUX38 CLBLL_L_X4Y91/CLBLL_LL_B1 CLBLL_L_X4Y91/CLBLL_LL_D3 CLBLL_L_X4Y91/CLBLL_L_C3 CLBLL_L_X4Y91/CLBLL_WW2END1 CLBLL_L_X4Y92/CLBLL_IMUX14 CLBLL_L_X4Y92/CLBLL_IMUX27 CLBLL_L_X4Y92/CLBLL_LL_B4 CLBLL_L_X4Y92/CLBLL_L_B1 CLBLL_L_X4Y93/CLBLL_IMUX18 CLBLL_L_X4Y93/CLBLL_IMUX2 CLBLL_L_X4Y93/CLBLL_IMUX40 CLBLL_L_X4Y93/CLBLL_LL_A2 CLBLL_L_X4Y93/CLBLL_LL_B2 CLBLL_L_X4Y93/CLBLL_LL_BQ CLBLL_L_X4Y93/CLBLL_LL_D1 CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y93/CLBLL_WL1END0 CLBLL_L_X4Y94/CLBLL_IMUX0 CLBLL_L_X4Y94/CLBLL_IMUX33 CLBLL_L_X4Y94/CLBLL_IMUX40 CLBLL_L_X4Y94/CLBLL_LL_D1 CLBLL_L_X4Y94/CLBLL_L_A3 CLBLL_L_X4Y94/CLBLL_L_C1 CLBLL_L_X4Y95/CLBLL_IMUX30 CLBLL_L_X4Y95/CLBLL_IMUX32 CLBLL_L_X4Y95/CLBLL_LL_C1 CLBLL_L_X4Y95/CLBLL_L_C5 CLBLL_L_X4Y95/CLBLL_NE2A0 CLBLL_L_X4Y96/CLBLL_IMUX3 CLBLL_L_X4Y96/CLBLL_IMUX36 CLBLL_L_X4Y96/CLBLL_L_A2 CLBLL_L_X4Y96/CLBLL_L_D2 CLBLL_L_X4Y96/CLBLL_NW2A0 CLBLL_L_X4Y96/CLBLL_NW2A3 CLBLL_L_X4Y97/CLBLL_IMUX14 CLBLL_L_X4Y97/CLBLL_IMUX15 CLBLL_L_X4Y97/CLBLL_IMUX23 CLBLL_L_X4Y97/CLBLL_IMUX7 CLBLL_L_X4Y97/CLBLL_LL_A1 CLBLL_L_X4Y97/CLBLL_LL_B1 CLBLL_L_X4Y97/CLBLL_L_B1 CLBLL_L_X4Y97/CLBLL_L_C3 CLBLL_L_X4Y97/CLBLL_NW2A2 CLBLL_L_X4Y98/CLBLL_NE2A2 CLBLL_L_X4Y99/CLBLL_IMUX4 CLBLL_L_X4Y99/CLBLL_LL_A6 CLBLM_R_X3Y100/CLBLM_EL1BEG1 CLBLM_R_X3Y100/CLBLM_NW2A2 CLBLM_R_X3Y86/CLBLM_IMUX6 CLBLM_R_X3Y86/CLBLM_L_A1 CLBLM_R_X3Y86/CLBLM_SE2A3 CLBLM_R_X3Y88/CLBLM_IMUX15 CLBLM_R_X3Y88/CLBLM_M_B1 CLBLM_R_X3Y89/CLBLM_ER1BEG1 CLBLM_R_X3Y89/CLBLM_IMUX13 CLBLM_R_X3Y89/CLBLM_IMUX31 CLBLM_R_X3Y89/CLBLM_IMUX5 CLBLM_R_X3Y89/CLBLM_L_A6 CLBLM_R_X3Y89/CLBLM_L_B6 CLBLM_R_X3Y89/CLBLM_M_C5 CLBLM_R_X3Y91/CLBLM_IMUX19 CLBLM_R_X3Y91/CLBLM_IMUX20 CLBLM_R_X3Y91/CLBLM_IMUX27 CLBLM_R_X3Y91/CLBLM_IMUX28 CLBLM_R_X3Y91/CLBLM_IMUX44 CLBLM_R_X3Y91/CLBLM_IMUX46 CLBLM_R_X3Y91/CLBLM_L_B2 CLBLM_R_X3Y91/CLBLM_L_C2 CLBLM_R_X3Y91/CLBLM_L_D5 CLBLM_R_X3Y91/CLBLM_M_B4 CLBLM_R_X3Y91/CLBLM_M_C4 CLBLM_R_X3Y91/CLBLM_M_D4 CLBLM_R_X3Y91/CLBLM_WW2END1 CLBLM_R_X3Y92/CLBLM_IMUX24 CLBLM_R_X3Y92/CLBLM_IMUX32 CLBLM_R_X3Y92/CLBLM_IMUX8 CLBLM_R_X3Y92/CLBLM_M_A5 CLBLM_R_X3Y92/CLBLM_M_B5 CLBLM_R_X3Y92/CLBLM_M_C1 CLBLM_R_X3Y93/CLBLM_IMUX10 CLBLM_R_X3Y93/CLBLM_IMUX2 CLBLM_R_X3Y93/CLBLM_IMUX25 CLBLM_R_X3Y93/CLBLM_IMUX32 CLBLM_R_X3Y93/CLBLM_IMUX41 CLBLM_R_X3Y93/CLBLM_L_A4 CLBLM_R_X3Y93/CLBLM_L_B5 CLBLM_R_X3Y93/CLBLM_L_D1 CLBLM_R_X3Y93/CLBLM_M_A2 CLBLM_R_X3Y93/CLBLM_M_C1 CLBLM_R_X3Y93/CLBLM_WL1END0 CLBLM_R_X3Y94/CLBLM_IMUX8 CLBLM_R_X3Y94/CLBLM_M_A5 CLBLM_R_X3Y95/CLBLM_IMUX31 CLBLM_R_X3Y95/CLBLM_IMUX7 CLBLM_R_X3Y95/CLBLM_M_A1 CLBLM_R_X3Y95/CLBLM_M_C5 CLBLM_R_X3Y95/CLBLM_NE2A0 CLBLM_R_X3Y96/CLBLM_IMUX14 CLBLM_R_X3Y96/CLBLM_IMUX21 CLBLM_R_X3Y96/CLBLM_IMUX6 CLBLM_R_X3Y96/CLBLM_L_A1 CLBLM_R_X3Y96/CLBLM_L_B1 CLBLM_R_X3Y96/CLBLM_L_C4 CLBLM_R_X3Y96/CLBLM_NW2A0 CLBLM_R_X3Y96/CLBLM_NW2A3 CLBLM_R_X3Y97/CLBLM_IMUX11 CLBLM_R_X3Y97/CLBLM_IMUX27 CLBLM_R_X3Y97/CLBLM_M_A4 CLBLM_R_X3Y97/CLBLM_M_B4 CLBLM_R_X3Y97/CLBLM_NW2A2 CLBLM_R_X3Y98/CLBLM_NE2A2 CLBLM_R_X5Y100/CLBLM_IMUX32 CLBLM_R_X5Y100/CLBLM_M_C1 CLBLM_R_X5Y100/CLBLM_SE2A1 CLBLM_R_X5Y100/CLBLM_WL1END0 CLBLM_R_X5Y101/CLBLM_IMUX13 CLBLM_R_X5Y101/CLBLM_IMUX42 CLBLM_R_X5Y101/CLBLM_L_B6 CLBLM_R_X5Y101/CLBLM_L_D6 CLBLM_R_X5Y86/CLBLM_IMUX4 CLBLM_R_X5Y86/CLBLM_M_A6 CLBLM_R_X5Y90/CLBLM_IMUX1 CLBLM_R_X5Y90/CLBLM_IMUX17 CLBLM_R_X5Y90/CLBLM_M_A3 CLBLM_R_X5Y90/CLBLM_M_B3 CLBLM_R_X5Y90/CLBLM_SE2A1 CLBLM_R_X5Y90/CLBLM_WL1END0 CLBLM_R_X5Y91/CLBLM_IMUX1 CLBLM_R_X5Y91/CLBLM_IMUX3 CLBLM_R_X5Y91/CLBLM_IMUX43 CLBLM_R_X5Y91/CLBLM_L_A2 CLBLM_R_X5Y91/CLBLM_M_A3 CLBLM_R_X5Y91/CLBLM_M_D6 CLBLM_R_X5Y92/CLBLM_IMUX0 CLBLM_R_X5Y92/CLBLM_IMUX31 CLBLM_R_X5Y92/CLBLM_IMUX8 CLBLM_R_X5Y92/CLBLM_L_A3 CLBLM_R_X5Y92/CLBLM_M_A5 CLBLM_R_X5Y92/CLBLM_M_C5 CLBLM_R_X5Y93/CLBLM_IMUX32 CLBLM_R_X5Y93/CLBLM_M_C1 CLBLM_R_X5Y94/CLBLM_IMUX30 CLBLM_R_X5Y94/CLBLM_IMUX38 CLBLM_R_X5Y94/CLBLM_IMUX46 CLBLM_R_X5Y94/CLBLM_L_C5 CLBLM_R_X5Y94/CLBLM_L_D5 CLBLM_R_X5Y94/CLBLM_M_D3 CLBLM_R_X5Y95/CLBLM_IMUX6 CLBLM_R_X5Y95/CLBLM_L_A1 CLBLM_R_X5Y96/CLBLM_IMUX14 CLBLM_R_X5Y96/CLBLM_IMUX15 CLBLM_R_X5Y96/CLBLM_IMUX22 CLBLM_R_X5Y96/CLBLM_IMUX6 CLBLM_R_X5Y96/CLBLM_L_A1 CLBLM_R_X5Y96/CLBLM_L_B1 CLBLM_R_X5Y96/CLBLM_M_B1 CLBLM_R_X5Y96/CLBLM_M_C3 CLBLM_R_X5Y97/CLBLM_IMUX12 CLBLM_R_X5Y97/CLBLM_M_B6 INT_L_X2Y89/IMUX_L21 INT_L_X2Y89/WL1END2 INT_L_X2Y93/BYP_ALT2 INT_L_X2Y93/BYP_BOUNCE2 INT_L_X2Y93/IMUX_L27 INT_L_X2Y93/IMUX_L6 INT_L_X2Y93/WR1END2 INT_L_X2Y94/BYP_BOUNCE_N3_2 INT_L_X2Y94/IMUX_L0 INT_L_X2Y94/IMUX_L16 INT_L_X2Y94/IMUX_L24 INT_L_X2Y94/WR1END_S1_0 INT_L_X2Y95/IMUX_L1 INT_L_X2Y95/IMUX_L30 INT_L_X2Y95/IMUX_L46 INT_L_X2Y95/NL1BEG_N3 INT_L_X2Y95/WR1END0 INT_L_X2Y97/IMUX_L24 INT_L_X2Y97/IMUX_L41 INT_L_X2Y97/WL1END0 INT_L_X4Y100/EL1END1 INT_L_X4Y100/IMUX_L18 INT_L_X4Y100/IMUX_L25 INT_L_X4Y100/NE2BEG1 INT_L_X4Y100/NW2A2 INT_L_X4Y101/NE2A1 INT_L_X4Y86/EL1BEG2 INT_L_X4Y86/IMUX_L23 INT_L_X4Y86/SE2END3 INT_L_X4Y89/ER1END1 INT_L_X4Y89/IMUX_L35 INT_L_X4Y89/IMUX_L43 INT_L_X4Y90/IMUX_L12 INT_L_X4Y90/IMUX_L26 INT_L_X4Y90/WL1END1 INT_L_X4Y91/IMUX_L15 INT_L_X4Y91/IMUX_L23 INT_L_X4Y91/IMUX_L38 INT_L_X4Y91/WL1END3 INT_L_X4Y91/WW2A1 INT_L_X4Y92/FAN_ALT3 INT_L_X4Y92/FAN_BOUNCE3 INT_L_X4Y92/FAN_BOUNCE_S3_2 INT_L_X4Y92/IMUX_L14 INT_L_X4Y92/IMUX_L27 INT_L_X4Y92/WL1END_N1_3 INT_L_X4Y93/EL1BEG0 INT_L_X4Y93/FAN_ALT2 INT_L_X4Y93/FAN_BOUNCE2 INT_L_X4Y93/IMUX_L18 INT_L_X4Y93/IMUX_L2 INT_L_X4Y93/IMUX_L40 INT_L_X4Y93/LOGIC_OUTS_L5 INT_L_X4Y93/WL1BEG0 INT_L_X4Y94/EL1BEG3 INT_L_X4Y94/IMUX_L0 INT_L_X4Y94/IMUX_L33 INT_L_X4Y94/IMUX_L40 INT_L_X4Y94/NE2END_S3_0 INT_L_X4Y94/SL1END0 INT_L_X4Y95/EL1BEG_N3 INT_L_X4Y95/IMUX_L30 INT_L_X4Y95/IMUX_L32 INT_L_X4Y95/NE2BEG3 INT_L_X4Y95/NE2END0 INT_L_X4Y95/NL1BEG2 INT_L_X4Y95/NL1BEG_N3 INT_L_X4Y95/NW2BEG0 INT_L_X4Y95/NW2BEG3 INT_L_X4Y95/SL1BEG0 INT_L_X4Y96/IMUX_L3 INT_L_X4Y96/IMUX_L36 INT_L_X4Y96/NE2A3 INT_L_X4Y96/NL1END2 INT_L_X4Y96/NW2A0 INT_L_X4Y96/NW2A3 INT_L_X4Y96/NW2BEG2 INT_L_X4Y97/IMUX_L14 INT_L_X4Y97/IMUX_L15 INT_L_X4Y97/IMUX_L23 INT_L_X4Y97/IMUX_L7 INT_L_X4Y97/NW2A2 INT_L_X4Y97/WR1END3 INT_L_X4Y98/NE2END2 INT_L_X4Y98/NR1BEG2 INT_L_X4Y99/IMUX_L4 INT_L_X4Y99/NR1END2 INT_L_X4Y99/NW2BEG2 INT_L_X6Y100/SE2END1 INT_L_X6Y100/WL1BEG0 INT_L_X6Y90/SE2END1 INT_L_X6Y90/WL1BEG0 INT_R_X3Y100/EL1BEG1 INT_R_X3Y100/NW2END2 INT_R_X3Y86/IMUX6 INT_R_X3Y86/SE2A3 INT_R_X3Y86/SL1END3 INT_R_X3Y87/SE2BEG3 INT_R_X3Y87/SL1BEG3 INT_R_X3Y87/SL1END3 INT_R_X3Y88/IMUX15 INT_R_X3Y88/SL1BEG3 INT_R_X3Y88/SL1END3 INT_R_X3Y89/ER1BEG1 INT_R_X3Y89/FAN_ALT3 INT_R_X3Y89/FAN_BOUNCE3 INT_R_X3Y89/IMUX13 INT_R_X3Y89/IMUX31 INT_R_X3Y89/IMUX5 INT_R_X3Y89/SL1BEG3 INT_R_X3Y89/SR1BEG_S0 INT_R_X3Y89/SR1END3 INT_R_X3Y89/WL1BEG2 INT_R_X3Y90/SR1BEG3 INT_R_X3Y90/SR1END_N3_3 INT_R_X3Y90/SS6END2 INT_R_X3Y91/BYP_ALT2 INT_R_X3Y91/BYP_BOUNCE2 INT_R_X3Y91/IMUX19 INT_R_X3Y91/IMUX20 INT_R_X3Y91/IMUX27 INT_R_X3Y91/IMUX28 INT_R_X3Y91/IMUX44 INT_R_X3Y91/IMUX46 INT_R_X3Y91/SS6E2 INT_R_X3Y91/WW2END1 INT_R_X3Y92/BYP_BOUNCE_N3_2 INT_R_X3Y92/IMUX24 INT_R_X3Y92/IMUX32 INT_R_X3Y92/IMUX8 INT_R_X3Y92/SS6D2 INT_R_X3Y93/IMUX10 INT_R_X3Y93/IMUX2 INT_R_X3Y93/IMUX25 INT_R_X3Y93/IMUX32 INT_R_X3Y93/IMUX41 INT_R_X3Y93/NL1BEG0 INT_R_X3Y93/NL1END_S3_0 INT_R_X3Y93/SS6C2 INT_R_X3Y93/WL1END0 INT_R_X3Y93/WR1BEG2 INT_R_X3Y94/IMUX8 INT_R_X3Y94/NE2BEG0 INT_R_X3Y94/NL1BEG_N3 INT_R_X3Y94/NL1END0 INT_R_X3Y94/SS6B2 INT_R_X3Y94/WR1BEG_S0 INT_R_X3Y95/IMUX31 INT_R_X3Y95/IMUX7 INT_R_X3Y95/NE2A0 INT_R_X3Y95/NW2END_S0_0 INT_R_X3Y95/SS6A2 INT_R_X3Y95/WR1BEG0 INT_R_X3Y96/IMUX14 INT_R_X3Y96/IMUX21 INT_R_X3Y96/IMUX6 INT_R_X3Y96/NW2END0 INT_R_X3Y96/NW2END3 INT_R_X3Y96/SS6BEG2 INT_R_X3Y97/IMUX11 INT_R_X3Y97/IMUX27 INT_R_X3Y97/NE2BEG2 INT_R_X3Y97/NW2END2 INT_R_X3Y97/WL1BEG0 INT_R_X3Y98/NE2A2 INT_R_X5Y100/IMUX32 INT_R_X5Y100/NL1BEG0 INT_R_X5Y100/NL1END_S3_0 INT_R_X5Y100/SE2A1 INT_R_X5Y100/WL1END0 INT_R_X5Y101/IMUX13 INT_R_X5Y101/IMUX42 INT_R_X5Y101/NE2END1 INT_R_X5Y101/NL1BEG_N3 INT_R_X5Y101/NL1END0 INT_R_X5Y101/SE2BEG1 INT_R_X5Y86/EL1END2 INT_R_X5Y86/IMUX4 INT_R_X5Y90/IMUX1 INT_R_X5Y90/IMUX17 INT_R_X5Y90/SE2A1 INT_R_X5Y90/SR1END2 INT_R_X5Y90/WL1BEG1 INT_R_X5Y90/WL1END0 INT_R_X5Y91/IMUX1 INT_R_X5Y91/IMUX3 INT_R_X5Y91/IMUX43 INT_R_X5Y91/SE2BEG1 INT_R_X5Y91/SR1BEG2 INT_R_X5Y91/SR1END1 INT_R_X5Y91/SS2END0 INT_R_X5Y91/WL1BEG3 INT_R_X5Y91/WW2BEG1 INT_R_X5Y92/EL1END_S3_0 INT_R_X5Y92/IMUX0 INT_R_X5Y92/IMUX31 INT_R_X5Y92/IMUX8 INT_R_X5Y92/SL1END0 INT_R_X5Y92/SR1BEG1 INT_R_X5Y92/SS2A0 INT_R_X5Y92/WL1BEG_N3 INT_R_X5Y93/EL1END0 INT_R_X5Y93/IMUX32 INT_R_X5Y93/SL1BEG0 INT_R_X5Y93/SS2BEG0 INT_R_X5Y94/EL1END3 INT_R_X5Y94/IMUX30 INT_R_X5Y94/IMUX38 INT_R_X5Y94/IMUX46 INT_R_X5Y95/IMUX6 INT_R_X5Y95/SL1END3 INT_R_X5Y96/IMUX14 INT_R_X5Y96/IMUX15 INT_R_X5Y96/IMUX22 INT_R_X5Y96/IMUX6 INT_R_X5Y96/NE2END3 INT_R_X5Y96/NL1BEG2 INT_R_X5Y96/SL1BEG3 INT_R_X5Y97/IMUX12 INT_R_X5Y97/NL1END2 INT_R_X5Y97/WR1BEG3 VBRK_X18Y105/VBRK_SE2A1 VBRK_X18Y105/VBRK_WL1END0 VBRK_X18Y94/VBRK_SE2A1 VBRK_X18Y94/VBRK_WL1END0 
pips: CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y99/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X2Y89/INT_L.WL1END2->>IMUX_L21 INT_L_X2Y93/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X2Y93/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X2Y93/INT_L.WR1END2->>BYP_ALT2 INT_L_X2Y93/INT_L.WR1END2->>IMUX_L27 INT_L_X2Y94/INT_L.BYP_BOUNCE_N3_2->>IMUX_L0 INT_L_X2Y94/INT_L.BYP_BOUNCE_N3_2->>IMUX_L16 INT_L_X2Y94/INT_L.BYP_BOUNCE_N3_2->>IMUX_L24 INT_L_X2Y95/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X2Y95/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X2Y95/INT_L.WR1END0->>IMUX_L1 INT_L_X2Y95/INT_L.WR1END0->>NL1BEG_N3 INT_L_X2Y97/INT_L.WL1END0->>IMUX_L24 INT_L_X2Y97/INT_L.WL1END0->>IMUX_L41 INT_L_X4Y100/INT_L.EL1END1->>IMUX_L18 INT_L_X4Y100/INT_L.EL1END1->>IMUX_L25 INT_L_X4Y100/INT_L.EL1END1->>NE2BEG1 INT_L_X4Y86/INT_L.SE2END3->>EL1BEG2 INT_L_X4Y86/INT_L.SE2END3->>IMUX_L23 INT_L_X4Y89/INT_L.ER1END1->>IMUX_L35 INT_L_X4Y89/INT_L.ER1END1->>IMUX_L43 INT_L_X4Y90/INT_L.WL1END1->>IMUX_L12 INT_L_X4Y90/INT_L.WL1END1->>IMUX_L26 INT_L_X4Y91/INT_L.WL1END3->>IMUX_L15 INT_L_X4Y91/INT_L.WL1END3->>IMUX_L23 INT_L_X4Y91/INT_L.WL1END3->>IMUX_L38 INT_L_X4Y92/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y92/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X4Y92/INT_L.FAN_BOUNCE_S3_2->>FAN_ALT3 INT_L_X4Y92/INT_L.FAN_BOUNCE_S3_2->>IMUX_L14 INT_L_X4Y93/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y93/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X4Y93/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X4Y93/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X4Y93/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X4Y93/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X4Y93/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X4Y94/INT_L.SL1END0->>IMUX_L0 INT_L_X4Y94/INT_L.SL1END0->>IMUX_L33 INT_L_X4Y94/INT_L.SL1END0->>IMUX_L40 INT_L_X4Y95/INT_L.NE2END0->>EL1BEG_N3 INT_L_X4Y95/INT_L.NE2END0->>IMUX_L32 INT_L_X4Y95/INT_L.NE2END0->>NL1BEG_N3 INT_L_X4Y95/INT_L.NE2END0->>NW2BEG0 INT_L_X4Y95/INT_L.NE2END0->>SL1BEG0 INT_L_X4Y95/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X4Y95/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X4Y95/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X4Y95/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X4Y96/INT_L.NL1END2->>IMUX_L3 INT_L_X4Y96/INT_L.NL1END2->>IMUX_L36 INT_L_X4Y96/INT_L.NL1END2->>NW2BEG2 INT_L_X4Y97/INT_L.WR1END3->>IMUX_L14 INT_L_X4Y97/INT_L.WR1END3->>IMUX_L15 INT_L_X4Y97/INT_L.WR1END3->>IMUX_L23 INT_L_X4Y97/INT_L.WR1END3->>IMUX_L7 INT_L_X4Y98/INT_L.NE2END2->>NR1BEG2 INT_L_X4Y99/INT_L.NR1END2->>IMUX_L4 INT_L_X4Y99/INT_L.NR1END2->>NW2BEG2 INT_L_X6Y100/INT_L.SE2END1->>WL1BEG0 INT_L_X6Y90/INT_L.SE2END1->>WL1BEG0 INT_R_X3Y100/INT_R.NW2END2->>EL1BEG1 INT_R_X3Y86/INT_R.SL1END3->>IMUX6 INT_R_X3Y87/INT_R.SL1END3->>SE2BEG3 INT_R_X3Y87/INT_R.SL1END3->>SL1BEG3 INT_R_X3Y88/INT_R.SL1END3->>IMUX15 INT_R_X3Y88/INT_R.SL1END3->>SL1BEG3 INT_R_X3Y89/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X3Y89/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X3Y89/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X3Y89/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X3Y89/INT_R.SR1END3->>FAN_ALT3 INT_R_X3Y89/INT_R.SR1END3->>IMUX31 INT_R_X3Y89/INT_R.SR1END3->>SL1BEG3 INT_R_X3Y89/INT_R.SR1END3->>SR1BEG_S0 INT_R_X3Y89/INT_R.SR1END3->>WL1BEG2 INT_R_X3Y90/INT_R.SS6END2->>SR1BEG3 INT_R_X3Y91/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X3Y91/INT_R.BYP_BOUNCE2->>IMUX46 INT_R_X3Y91/INT_R.WW2END1->>BYP_ALT2 INT_R_X3Y91/INT_R.WW2END1->>IMUX19 INT_R_X3Y91/INT_R.WW2END1->>IMUX20 INT_R_X3Y91/INT_R.WW2END1->>IMUX27 INT_R_X3Y91/INT_R.WW2END1->>IMUX28 INT_R_X3Y91/INT_R.WW2END1->>IMUX44 INT_R_X3Y92/INT_R.BYP_BOUNCE_N3_2->>IMUX24 INT_R_X3Y92/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X3Y92/INT_R.BYP_BOUNCE_N3_2->>IMUX8 INT_R_X3Y93/INT_R.WL1END0->>IMUX10 INT_R_X3Y93/INT_R.WL1END0->>IMUX2 INT_R_X3Y93/INT_R.WL1END0->>IMUX25 INT_R_X3Y93/INT_R.WL1END0->>IMUX32 INT_R_X3Y93/INT_R.WL1END0->>IMUX41 INT_R_X3Y93/INT_R.WL1END0->>NL1BEG0 INT_R_X3Y93/INT_R.WL1END0->>WR1BEG2 INT_R_X3Y94/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X3Y94/INT_R.NL1END0->>IMUX8 INT_R_X3Y94/INT_R.NL1END0->>NE2BEG0 INT_R_X3Y94/INT_R.NL1END0->>NL1BEG_N3 INT_R_X3Y95/INT_R.NW2END_S0_0->>IMUX31 INT_R_X3Y95/INT_R.NW2END_S0_0->>IMUX7 INT_R_X3Y96/INT_R.NW2END3->>IMUX14 INT_R_X3Y96/INT_R.NW2END3->>IMUX21 INT_R_X3Y96/INT_R.NW2END3->>IMUX6 INT_R_X3Y96/INT_R.NW2END3->>SS6BEG2 INT_R_X3Y97/INT_R.NW2END2->>IMUX11 INT_R_X3Y97/INT_R.NW2END2->>IMUX27 INT_R_X3Y97/INT_R.NW2END2->>NE2BEG2 INT_R_X3Y97/INT_R.NW2END2->>WL1BEG0 INT_R_X5Y100/INT_R.WL1END0->>IMUX32 INT_R_X5Y100/INT_R.WL1END0->>NL1BEG0 INT_R_X5Y101/INT_R.NE2END1->>IMUX42 INT_R_X5Y101/INT_R.NE2END1->>SE2BEG1 INT_R_X5Y101/INT_R.NL1BEG_N3->>IMUX13 INT_R_X5Y101/INT_R.NL1END0->>NL1BEG_N3 INT_R_X5Y86/INT_R.EL1END2->>IMUX4 INT_R_X5Y90/INT_R.SR1END2->>WL1BEG1 INT_R_X5Y90/INT_R.WL1END0->>IMUX1 INT_R_X5Y90/INT_R.WL1END0->>IMUX17 INT_R_X5Y91/INT_R.SR1END1->>IMUX3 INT_R_X5Y91/INT_R.SR1END1->>IMUX43 INT_R_X5Y91/INT_R.SR1END1->>SE2BEG1 INT_R_X5Y91/INT_R.SR1END1->>SR1BEG2 INT_R_X5Y91/INT_R.SR1END1->>WW2BEG1 INT_R_X5Y91/INT_R.SS2END0->>IMUX1 INT_R_X5Y92/INT_R.EL1END_S3_0->>IMUX31 INT_R_X5Y92/INT_R.SL1END0->>IMUX0 INT_R_X5Y92/INT_R.SL1END0->>IMUX8 INT_R_X5Y92/INT_R.SL1END0->>SR1BEG1 INT_R_X5Y92/INT_R.SL1END0->>WL1BEG_N3 INT_R_X5Y93/INT_R.EL1END0->>IMUX32 INT_R_X5Y93/INT_R.EL1END0->>SL1BEG0 INT_R_X5Y93/INT_R.EL1END0->>SS2BEG0 INT_R_X5Y94/INT_R.EL1END3->>IMUX30 INT_R_X5Y94/INT_R.EL1END3->>IMUX38 INT_R_X5Y94/INT_R.EL1END3->>IMUX46 INT_R_X5Y95/INT_R.SL1END3->>IMUX6 INT_R_X5Y96/INT_R.NE2END3->>IMUX14 INT_R_X5Y96/INT_R.NE2END3->>IMUX15 INT_R_X5Y96/INT_R.NE2END3->>IMUX22 INT_R_X5Y96/INT_R.NE2END3->>IMUX6 INT_R_X5Y96/INT_R.NE2END3->>NL1BEG2 INT_R_X5Y96/INT_R.NE2END3->>SL1BEG3 INT_R_X5Y97/INT_R.NL1END2->>IMUX12 INT_R_X5Y97/INT_R.NL1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 98, 

r_reg[brmw]__0 - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_SE2A1 BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_WL1END0 BRAM_L_X6Y90/BRAM_SE2A1_1 BRAM_L_X6Y90/BRAM_WL1END0_1 CLBLL_L_X2Y87/CLBLL_IMUX14 CLBLL_L_X2Y87/CLBLL_L_B1 CLBLL_L_X2Y88/CLBLL_IMUX5 CLBLL_L_X2Y88/CLBLL_L_A6 CLBLL_L_X2Y89/CLBLL_IMUX14 CLBLL_L_X2Y89/CLBLL_L_B1 CLBLL_L_X2Y97/CLBLL_IMUX15 CLBLL_L_X2Y97/CLBLL_LL_B1 CLBLL_L_X4Y87/CLBLL_IMUX29 CLBLL_L_X4Y87/CLBLL_LL_C2 CLBLL_L_X4Y88/CLBLL_IMUX18 CLBLL_L_X4Y88/CLBLL_IMUX2 CLBLL_L_X4Y88/CLBLL_LL_A2 CLBLL_L_X4Y88/CLBLL_LL_B2 CLBLL_L_X4Y88/CLBLL_SE2A1 CLBLL_L_X4Y89/CLBLL_IMUX29 CLBLL_L_X4Y89/CLBLL_IMUX45 CLBLL_L_X4Y89/CLBLL_LL_C2 CLBLL_L_X4Y89/CLBLL_LL_D2 CLBLL_L_X4Y89/CLBLL_SW2A1 CLBLL_L_X4Y89/CLBLL_WW2A2 CLBLL_L_X4Y90/CLBLL_IMUX27 CLBLL_L_X4Y90/CLBLL_LL_B4 CLBLL_L_X4Y91/CLBLL_IMUX46 CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y91/CLBLL_L_BQ CLBLL_L_X4Y91/CLBLL_L_D5 CLBLL_L_X4Y91/CLBLL_WR1END2 CLBLL_L_X4Y92/CLBLL_EE2BEG1 CLBLL_L_X4Y92/CLBLL_EL1BEG0 CLBLL_L_X4Y92/CLBLL_IMUX32 CLBLL_L_X4Y92/CLBLL_LL_C1 CLBLL_L_X4Y95/CLBLL_IMUX31 CLBLL_L_X4Y95/CLBLL_LL_C5 CLBLL_L_X4Y96/CLBLL_IMUX0 CLBLL_L_X4Y96/CLBLL_IMUX11 CLBLL_L_X4Y96/CLBLL_IMUX41 CLBLL_L_X4Y96/CLBLL_LL_A4 CLBLL_L_X4Y96/CLBLL_L_A3 CLBLL_L_X4Y96/CLBLL_L_D1 CLBLL_L_X4Y97/CLBLL_IMUX16 CLBLL_L_X4Y97/CLBLL_IMUX27 CLBLL_L_X4Y97/CLBLL_IMUX8 CLBLL_L_X4Y97/CLBLL_LL_A5 CLBLL_L_X4Y97/CLBLL_LL_B4 CLBLL_L_X4Y97/CLBLL_L_B3 CLBLM_R_X3Y88/CLBLM_IMUX8 CLBLM_R_X3Y88/CLBLM_M_A5 CLBLM_R_X3Y88/CLBLM_SE2A1 CLBLM_R_X3Y89/CLBLM_IMUX11 CLBLM_R_X3Y89/CLBLM_IMUX32 CLBLM_R_X3Y89/CLBLM_M_A4 CLBLM_R_X3Y89/CLBLM_M_C1 CLBLM_R_X3Y89/CLBLM_SW2A1 CLBLM_R_X3Y89/CLBLM_WW2A2 CLBLM_R_X3Y91/CLBLM_IMUX43 CLBLM_R_X3Y91/CLBLM_M_D6 CLBLM_R_X3Y91/CLBLM_WR1END2 CLBLM_R_X3Y92/CLBLM_EE2BEG1 CLBLM_R_X3Y92/CLBLM_EL1BEG0 CLBLM_R_X3Y92/CLBLM_IMUX33 CLBLM_R_X3Y92/CLBLM_IMUX37 CLBLM_R_X3Y92/CLBLM_L_C1 CLBLM_R_X3Y92/CLBLM_L_D4 CLBLM_R_X3Y93/CLBLM_IMUX28 CLBLM_R_X3Y93/CLBLM_M_C4 CLBLM_R_X5Y91/CLBLM_IMUX25 CLBLM_R_X5Y91/CLBLM_L_B5 CLBLM_R_X5Y91/CLBLM_SE2A1 CLBLM_R_X5Y91/CLBLM_WL1END0 CLBLM_R_X5Y92/CLBLM_IMUX2 CLBLM_R_X5Y92/CLBLM_M_A2 CLBLM_R_X5Y96/CLBLM_IMUX26 CLBLM_R_X5Y96/CLBLM_IMUX27 CLBLM_R_X5Y96/CLBLM_IMUX3 CLBLM_R_X5Y96/CLBLM_L_A2 CLBLM_R_X5Y96/CLBLM_L_B4 CLBLM_R_X5Y96/CLBLM_M_B4 INT_L_X2Y87/ER1BEG3 INT_L_X2Y87/IMUX_L14 INT_L_X2Y87/NR1BEG2 INT_L_X2Y87/SS2END2 INT_L_X2Y88/IMUX_L5 INT_L_X2Y88/NR1END2 INT_L_X2Y88/SS2A2 INT_L_X2Y89/IMUX_L14 INT_L_X2Y89/NN6BEG3 INT_L_X2Y89/SS2BEG2 INT_L_X2Y89/WW2END2 INT_L_X2Y90/NN6A3 INT_L_X2Y91/NN6B3 INT_L_X2Y92/NN6C3 INT_L_X2Y93/NN6D3 INT_L_X2Y94/NN6E3 INT_L_X2Y95/NN6END3 INT_L_X2Y95/NR1BEG3 INT_L_X2Y96/NR1BEG3 INT_L_X2Y96/NR1END3 INT_L_X2Y97/IMUX_L15 INT_L_X2Y97/NR1END3 INT_L_X4Y87/IMUX_L29 INT_L_X4Y87/SS2END2 INT_L_X4Y88/IMUX_L18 INT_L_X4Y88/IMUX_L2 INT_L_X4Y88/NN6BEG1 INT_L_X4Y88/SE2END1 INT_L_X4Y88/SS2A2 INT_L_X4Y89/IMUX_L29 INT_L_X4Y89/IMUX_L45 INT_L_X4Y89/NN6A1 INT_L_X4Y89/SR1END2 INT_L_X4Y89/SS2BEG2 INT_L_X4Y89/SW2A1 INT_L_X4Y89/WW2BEG2 INT_L_X4Y90/IMUX_L27 INT_L_X4Y90/NN6B1 INT_L_X4Y90/SL1END1 INT_L_X4Y90/SR1BEG2 INT_L_X4Y90/SW2BEG1 INT_L_X4Y91/EL1END_S3_0 INT_L_X4Y91/FAN_BOUNCE_S3_0 INT_L_X4Y91/IMUX_L46 INT_L_X4Y91/LOGIC_OUTS_L1 INT_L_X4Y91/NN6C1 INT_L_X4Y91/SL1BEG1 INT_L_X4Y91/WR1BEG2 INT_L_X4Y92/EE2A1 INT_L_X4Y92/EL1END0 INT_L_X4Y92/FAN_ALT0 INT_L_X4Y92/FAN_BOUNCE0 INT_L_X4Y92/IMUX_L32 INT_L_X4Y92/NN6D1 INT_L_X4Y93/NN6E1 INT_L_X4Y94/NN2BEG1 INT_L_X4Y94/NN6END1 INT_L_X4Y95/FAN_BOUNCE_S3_2 INT_L_X4Y95/FAN_BOUNCE_S3_6 INT_L_X4Y95/IMUX_L31 INT_L_X4Y95/NN2A1 INT_L_X4Y96/BYP_ALT7 INT_L_X4Y96/BYP_BOUNCE7 INT_L_X4Y96/EL1BEG3 INT_L_X4Y96/FAN_ALT2 INT_L_X4Y96/FAN_ALT6 INT_L_X4Y96/FAN_BOUNCE2 INT_L_X4Y96/FAN_BOUNCE6 INT_L_X4Y96/IMUX_L0 INT_L_X4Y96/IMUX_L11 INT_L_X4Y96/IMUX_L41 INT_L_X4Y96/NL1BEG0 INT_L_X4Y96/NL1END_S3_0 INT_L_X4Y96/NN2END1 INT_L_X4Y97/BYP_BOUNCE_N3_7 INT_L_X4Y97/EL1BEG_N3 INT_L_X4Y97/IMUX_L16 INT_L_X4Y97/IMUX_L27 INT_L_X4Y97/IMUX_L8 INT_L_X4Y97/NL1END0 INT_L_X6Y91/SE2END1 INT_L_X6Y91/WL1BEG0 INT_R_X3Y87/ER1END3 INT_R_X3Y88/ER1END_N3_3 INT_R_X3Y88/IMUX8 INT_R_X3Y88/SE2A1 INT_R_X3Y89/FAN_ALT7 INT_R_X3Y89/FAN_BOUNCE7 INT_R_X3Y89/IMUX11 INT_R_X3Y89/IMUX32 INT_R_X3Y89/SE2BEG1 INT_R_X3Y89/SW2END1 INT_R_X3Y89/WW2A2 INT_R_X3Y91/IMUX43 INT_R_X3Y91/NL1BEG1 INT_R_X3Y91/NN2BEG2 INT_R_X3Y91/WR1END2 INT_R_X3Y92/EE2BEG1 INT_R_X3Y92/EL1BEG0 INT_R_X3Y92/FAN_ALT3 INT_R_X3Y92/FAN_BOUNCE3 INT_R_X3Y92/IMUX33 INT_R_X3Y92/IMUX37 INT_R_X3Y92/NL1BEG0 INT_R_X3Y92/NL1END1 INT_R_X3Y92/NL1END_S3_0 INT_R_X3Y92/NN2A2 INT_R_X3Y93/IMUX28 INT_R_X3Y93/NL1END0 INT_R_X3Y93/NN2END2 INT_R_X5Y91/IMUX25 INT_R_X5Y91/SE2A1 INT_R_X5Y91/WL1END0 INT_R_X5Y92/EE2END1 INT_R_X5Y92/IMUX2 INT_R_X5Y92/SE2BEG1 INT_R_X5Y96/EL1END3 INT_R_X5Y96/FAN_ALT3 INT_R_X5Y96/FAN_ALT7 INT_R_X5Y96/FAN_BOUNCE3 INT_R_X5Y96/FAN_BOUNCE7 INT_R_X5Y96/IMUX26 INT_R_X5Y96/IMUX27 INT_R_X5Y96/IMUX3 VBRK_X18Y95/VBRK_SE2A1 VBRK_X18Y95/VBRK_WL1END0 
pips: CLBLL_L_X2Y87/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X2Y97/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X2Y87/INT_L.SS2END2->>ER1BEG3 INT_L_X2Y87/INT_L.SS2END2->>IMUX_L14 INT_L_X2Y87/INT_L.SS2END2->>NR1BEG2 INT_L_X2Y88/INT_L.NR1END2->>IMUX_L5 INT_L_X2Y89/INT_L.WW2END2->>IMUX_L14 INT_L_X2Y89/INT_L.WW2END2->>NN6BEG3 INT_L_X2Y89/INT_L.WW2END2->>SS2BEG2 INT_L_X2Y95/INT_L.NN6END3->>NR1BEG3 INT_L_X2Y96/INT_L.NR1END3->>NR1BEG3 INT_L_X2Y97/INT_L.NR1END3->>IMUX_L15 INT_L_X4Y87/INT_L.SS2END2->>IMUX_L29 INT_L_X4Y88/INT_L.SE2END1->>IMUX_L18 INT_L_X4Y88/INT_L.SE2END1->>IMUX_L2 INT_L_X4Y88/INT_L.SE2END1->>NN6BEG1 INT_L_X4Y89/INT_L.SR1END2->>IMUX_L29 INT_L_X4Y89/INT_L.SR1END2->>IMUX_L45 INT_L_X4Y89/INT_L.SR1END2->>SS2BEG2 INT_L_X4Y89/INT_L.SR1END2->>WW2BEG2 INT_L_X4Y90/INT_L.SL1END1->>IMUX_L27 INT_L_X4Y90/INT_L.SL1END1->>SR1BEG2 INT_L_X4Y90/INT_L.SL1END1->>SW2BEG1 INT_L_X4Y91/INT_L.FAN_BOUNCE_S3_0->>IMUX_L46 INT_L_X4Y91/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X4Y91/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_L_X4Y92/INT_L.EL1END0->>FAN_ALT0 INT_L_X4Y92/INT_L.EL1END0->>IMUX_L32 INT_L_X4Y92/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X4Y94/INT_L.NN6END1->>NN2BEG1 INT_L_X4Y95/INT_L.FAN_BOUNCE_S3_6->>IMUX_L31 INT_L_X4Y96/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X4Y96/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y96/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X4Y96/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X4Y96/INT_L.FAN_BOUNCE6->>FAN_ALT2 INT_L_X4Y96/INT_L.NL1END_S3_0->>BYP_ALT7 INT_L_X4Y96/INT_L.NN2END1->>FAN_ALT6 INT_L_X4Y96/INT_L.NN2END1->>IMUX_L11 INT_L_X4Y96/INT_L.NN2END1->>IMUX_L41 INT_L_X4Y96/INT_L.NN2END1->>NL1BEG0 INT_L_X4Y97/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X4Y97/INT_L.NL1END0->>EL1BEG_N3 INT_L_X4Y97/INT_L.NL1END0->>IMUX_L16 INT_L_X4Y97/INT_L.NL1END0->>IMUX_L8 INT_L_X6Y91/INT_L.SE2END1->>WL1BEG0 INT_R_X3Y88/INT_R.ER1END_N3_3->>IMUX8 INT_R_X3Y89/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y89/INT_R.FAN_BOUNCE7->>IMUX32 INT_R_X3Y89/INT_R.SW2END1->>FAN_ALT7 INT_R_X3Y89/INT_R.SW2END1->>IMUX11 INT_R_X3Y89/INT_R.SW2END1->>SE2BEG1 INT_R_X3Y91/INT_R.WR1END2->>IMUX43 INT_R_X3Y91/INT_R.WR1END2->>NL1BEG1 INT_R_X3Y91/INT_R.WR1END2->>NN2BEG2 INT_R_X3Y92/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X3Y92/INT_R.FAN_BOUNCE3->>IMUX37 INT_R_X3Y92/INT_R.NL1END1->>EE2BEG1 INT_R_X3Y92/INT_R.NL1END1->>EL1BEG0 INT_R_X3Y92/INT_R.NL1END1->>IMUX33 INT_R_X3Y92/INT_R.NL1END1->>NL1BEG0 INT_R_X3Y92/INT_R.NL1END_S3_0->>FAN_ALT3 INT_R_X3Y93/INT_R.NN2END2->>IMUX28 INT_R_X5Y91/INT_R.WL1END0->>IMUX25 INT_R_X5Y92/INT_R.EE2END1->>IMUX2 INT_R_X5Y92/INT_R.EE2END1->>SE2BEG1 INT_R_X5Y96/INT_R.EL1END3->>FAN_ALT3 INT_R_X5Y96/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y96/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X5Y96/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X5Y96/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X5Y96/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X5Y96/INT_R.FAN_BOUNCE7->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

r[address][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[address][1]_i_2_n_0 - 
wires: CLBLL_L_X4Y96/CLBLL_IMUX25 CLBLL_L_X4Y96/CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y96/CLBLL_L_A CLBLL_L_X4Y96/CLBLL_L_B5 INT_L_X4Y96/IMUX_L25 INT_L_X4Y96/LOGIC_OUTS_L8 
pips: CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X4Y96/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X4Y96/INT_L.LOGIC_OUTS_L8->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[address][1]_i_3_n_0 - 
wires: CLBLL_L_X4Y96/CLBLL_EL1BEG0 CLBLL_L_X4Y96/CLBLL_IMUX16 CLBLL_L_X4Y96/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y96/CLBLL_L_B3 CLBLL_L_X4Y96/CLBLL_L_C CLBLL_L_X4Y96/CLBLL_L_CMUX CLBLL_L_X4Y96/CLBLL_WW2A0 CLBLM_R_X3Y96/CLBLM_EL1BEG0 CLBLM_R_X3Y96/CLBLM_WW2A0 INT_L_X2Y96/ER1BEG1 INT_L_X2Y96/WW2END0 INT_L_X4Y95/EL1END_S3_0 INT_L_X4Y96/EL1END0 INT_L_X4Y96/IMUX_L16 INT_L_X4Y96/LOGIC_OUTS_L18 INT_L_X4Y96/WW2BEG0 INT_R_X3Y96/EL1BEG0 INT_R_X3Y96/ER1END1 INT_R_X3Y96/WW2A0 
pips: CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y96/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X4Y96/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X2Y96/INT_L.WW2END0->>ER1BEG1 INT_L_X4Y96/INT_L.EL1END0->>IMUX_L16 INT_L_X4Y96/INT_L.LOGIC_OUTS_L18->>WW2BEG0 INT_R_X3Y96/INT_R.ER1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[address][1]_i_4_n_0 - 
wires: CLBLL_L_X4Y96/CLBLL_IMUX14 CLBLL_L_X4Y96/CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y96/CLBLL_L_B1 CLBLL_L_X4Y96/CLBLL_L_D INT_L_X4Y96/IMUX_L14 INT_L_X4Y96/LOGIC_OUTS_L11 
pips: CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y96/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X4Y96/INT_L.LOGIC_OUTS_L11->>IMUX_L14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[address][1]_i_5_n_0 - 
wires: CLBLL_L_X4Y95/CLBLL_LL_C CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y96/CLBLL_IMUX26 CLBLL_L_X4Y96/CLBLL_L_B4 INT_L_X4Y95/LOGIC_OUTS_L14 INT_L_X4Y95/NL1BEG1 INT_L_X4Y96/IMUX_L26 INT_L_X4Y96/NL1END1 
pips: CLBLL_L_X4Y95/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X4Y95/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X4Y96/INT_L.NL1END1->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[address][1]_i_6_n_0 - 
wires: CLBLL_L_X4Y96/CLBLL_IMUX13 CLBLL_L_X4Y96/CLBLL_L_B6 CLBLL_L_X4Y97/CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y97/CLBLL_L_B INT_L_X4Y96/IMUX_L13 INT_L_X4Y96/SR1END2 INT_L_X4Y97/LOGIC_OUTS_L9 INT_L_X4Y97/SR1BEG2 
pips: CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y97/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X4Y96/INT_L.SR1END2->>IMUX_L13 INT_L_X4Y97/INT_L.LOGIC_OUTS_L9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[address][1]_i_8_n_0 - 
wires: CLBLL_L_X4Y93/CLBLL_EL1BEG2 CLBLL_L_X4Y93/CLBLL_IMUX35 CLBLL_L_X4Y93/CLBLL_LL_C6 CLBLL_L_X4Y95/CLBLL_SW2A3 CLBLL_L_X4Y96/CLBLL_IMUX15 CLBLL_L_X4Y96/CLBLL_IMUX39 CLBLL_L_X4Y96/CLBLL_LL_B1 CLBLL_L_X4Y96/CLBLL_L_D3 CLBLL_L_X4Y97/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y97/CLBLL_L_AMUX CLBLL_L_X4Y97/CLBLL_SW4A2 CLBLM_R_X3Y90/CLBLM_IMUX5 CLBLM_R_X3Y90/CLBLM_L_A6 CLBLM_R_X3Y91/CLBLM_IMUX12 CLBLM_R_X3Y91/CLBLM_IMUX21 CLBLM_R_X3Y91/CLBLM_L_C4 CLBLM_R_X3Y91/CLBLM_M_B6 CLBLM_R_X3Y93/CLBLM_EL1BEG2 CLBLM_R_X3Y95/CLBLM_IMUX39 CLBLM_R_X3Y95/CLBLM_L_D3 CLBLM_R_X3Y95/CLBLM_SW2A3 CLBLM_R_X3Y97/CLBLM_SW4A2 CLBLM_R_X5Y91/CLBLM_IMUX30 CLBLM_R_X5Y91/CLBLM_IMUX7 CLBLM_R_X5Y91/CLBLM_L_C5 CLBLM_R_X5Y91/CLBLM_M_A1 INT_L_X2Y91/SE2A2 INT_L_X2Y92/SE2BEG2 INT_L_X2Y92/SL1END2 INT_L_X2Y93/ER1BEG3 INT_L_X2Y93/SL1BEG2 INT_L_X2Y93/SW6END2 INT_L_X4Y91/ER1BEG3 INT_L_X4Y91/SS6END2 INT_L_X4Y92/SS6E2 INT_L_X4Y93/EL1END2 INT_L_X4Y93/IMUX_L35 INT_L_X4Y93/SS6D2 INT_L_X4Y94/SS6C2 INT_L_X4Y95/SS6B2 INT_L_X4Y95/SW2A3 INT_L_X4Y96/IMUX_L15 INT_L_X4Y96/IMUX_L39 INT_L_X4Y96/SR1END3 INT_L_X4Y96/SS6A2 INT_L_X4Y96/SW2BEG3 INT_L_X4Y97/LOGIC_OUTS_L16 INT_L_X4Y97/SR1BEG3 INT_L_X4Y97/SR1END_N3_3 INT_L_X4Y97/SS6BEG2 INT_L_X4Y97/SW6BEG2 INT_R_X3Y90/IMUX5 INT_R_X3Y90/SL1END2 INT_R_X3Y91/IMUX12 INT_R_X3Y91/IMUX21 INT_R_X3Y91/SE2END2 INT_R_X3Y91/SL1BEG2 INT_R_X3Y93/EL1BEG2 INT_R_X3Y93/ER1END3 INT_R_X3Y93/SW6E2 INT_R_X3Y94/ER1END_N3_3 INT_R_X3Y94/SW6D2 INT_R_X3Y95/IMUX39 INT_R_X3Y95/SW2END3 INT_R_X3Y95/SW6C2 INT_R_X3Y96/SW2END_N0_3 INT_R_X3Y96/SW6B2 INT_R_X3Y97/SW6A2 INT_R_X5Y91/ER1END3 INT_R_X5Y91/IMUX30 INT_R_X5Y91/IMUX7 INT_R_X5Y92/ER1END_N3_3 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X4Y97/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X2Y92/INT_L.SL1END2->>SE2BEG2 INT_L_X2Y93/INT_L.SW6END2->>ER1BEG3 INT_L_X2Y93/INT_L.SW6END2->>SL1BEG2 INT_L_X4Y91/INT_L.SS6END2->>ER1BEG3 INT_L_X4Y93/INT_L.EL1END2->>IMUX_L35 INT_L_X4Y96/INT_L.SR1END3->>IMUX_L15 INT_L_X4Y96/INT_L.SR1END3->>IMUX_L39 INT_L_X4Y96/INT_L.SR1END3->>SW2BEG3 INT_L_X4Y97/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X4Y97/INT_L.LOGIC_OUTS_L16->>SS6BEG2 INT_L_X4Y97/INT_L.LOGIC_OUTS_L16->>SW6BEG2 INT_R_X3Y90/INT_R.SL1END2->>IMUX5 INT_R_X3Y91/INT_R.SE2END2->>IMUX12 INT_R_X3Y91/INT_R.SE2END2->>IMUX21 INT_R_X3Y91/INT_R.SE2END2->>SL1BEG2 INT_R_X3Y93/INT_R.ER1END3->>EL1BEG2 INT_R_X3Y95/INT_R.SW2END3->>IMUX39 INT_R_X5Y91/INT_R.ER1END3->>IMUX30 INT_R_X5Y91/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

r_reg[bstate_n_0_][1] - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_NE2A0 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_NW2A0 BRAM_L_X6Y90/BRAM_NE2A0_4 BRAM_L_X6Y95/BRAM_NW2A0_0 BRKH_INT_X5Y99/BRKH_INT_NN2A2 CLBLL_L_X2Y89/CLBLL_IMUX30 CLBLL_L_X2Y89/CLBLL_L_C5 CLBLL_L_X4Y100/CLBLL_IMUX14 CLBLL_L_X4Y100/CLBLL_IMUX15 CLBLL_L_X4Y100/CLBLL_IMUX7 CLBLL_L_X4Y100/CLBLL_LL_A1 CLBLL_L_X4Y100/CLBLL_LL_B1 CLBLL_L_X4Y100/CLBLL_L_B1 CLBLL_L_X4Y88/CLBLL_SW2A0 CLBLL_L_X4Y90/CLBLL_SW2A0 CLBLL_L_X4Y91/CLBLL_IMUX24 CLBLL_L_X4Y91/CLBLL_LL_B5 CLBLL_L_X4Y91/CLBLL_WL1END3 CLBLL_L_X4Y92/CLBLL_IMUX0 CLBLL_L_X4Y92/CLBLL_IMUX8 CLBLL_L_X4Y92/CLBLL_LL_A5 CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y92/CLBLL_L_A3 CLBLL_L_X4Y92/CLBLL_L_AQ CLBLL_L_X4Y93/CLBLL_IMUX33 CLBLL_L_X4Y93/CLBLL_L_C1 CLBLL_L_X4Y94/CLBLL_EL1BEG0 CLBLL_L_X4Y94/CLBLL_IMUX16 CLBLL_L_X4Y94/CLBLL_IMUX32 CLBLL_L_X4Y94/CLBLL_LL_C1 CLBLL_L_X4Y94/CLBLL_L_B3 CLBLL_L_X4Y94/CLBLL_NW2A1 CLBLL_L_X4Y96/CLBLL_IMUX24 CLBLL_L_X4Y96/CLBLL_IMUX46 CLBLL_L_X4Y96/CLBLL_LL_B5 CLBLL_L_X4Y96/CLBLL_L_D5 CLBLL_L_X4Y97/CLBLL_IMUX19 CLBLL_L_X4Y97/CLBLL_IMUX3 CLBLL_L_X4Y97/CLBLL_L_A2 CLBLL_L_X4Y97/CLBLL_L_B2 CLBLM_R_X3Y88/CLBLM_IMUX18 CLBLM_R_X3Y88/CLBLM_M_B2 CLBLM_R_X3Y88/CLBLM_SW2A0 CLBLM_R_X3Y89/CLBLM_IMUX0 CLBLM_R_X3Y89/CLBLM_IMUX16 CLBLM_R_X3Y89/CLBLM_L_A3 CLBLM_R_X3Y89/CLBLM_L_B3 CLBLM_R_X3Y90/CLBLM_IMUX9 CLBLM_R_X3Y90/CLBLM_L_A5 CLBLM_R_X3Y90/CLBLM_SW2A0 CLBLM_R_X3Y91/CLBLM_IMUX15 CLBLM_R_X3Y91/CLBLM_IMUX30 CLBLM_R_X3Y91/CLBLM_IMUX31 CLBLM_R_X3Y91/CLBLM_L_C5 CLBLM_R_X3Y91/CLBLM_M_B1 CLBLM_R_X3Y91/CLBLM_M_C5 CLBLM_R_X3Y91/CLBLM_WL1END3 CLBLM_R_X3Y94/CLBLM_EL1BEG0 CLBLM_R_X3Y94/CLBLM_IMUX34 CLBLM_R_X3Y94/CLBLM_L_C6 CLBLM_R_X3Y94/CLBLM_NW2A1 CLBLM_R_X5Y100/CLBLM_IMUX35 CLBLM_R_X5Y100/CLBLM_IMUX43 CLBLM_R_X5Y100/CLBLM_M_C6 CLBLM_R_X5Y100/CLBLM_M_D6 CLBLM_R_X5Y101/CLBLM_IMUX17 CLBLM_R_X5Y101/CLBLM_IMUX25 CLBLM_R_X5Y101/CLBLM_L_B5 CLBLM_R_X5Y101/CLBLM_M_B3 CLBLM_R_X5Y91/CLBLM_IMUX11 CLBLM_R_X5Y91/CLBLM_IMUX20 CLBLM_R_X5Y91/CLBLM_L_C2 CLBLM_R_X5Y91/CLBLM_M_A4 CLBLM_R_X5Y93/CLBLM_IMUX9 CLBLM_R_X5Y93/CLBLM_L_A5 CLBLM_R_X5Y94/CLBLM_IMUX0 CLBLM_R_X5Y94/CLBLM_L_A3 CLBLM_R_X5Y94/CLBLM_NE2A0 CLBLM_R_X5Y95/CLBLM_IMUX0 CLBLM_R_X5Y95/CLBLM_IMUX1 CLBLM_R_X5Y95/CLBLM_IMUX30 CLBLM_R_X5Y95/CLBLM_L_A3 CLBLM_R_X5Y95/CLBLM_L_C5 CLBLM_R_X5Y95/CLBLM_M_A3 CLBLM_R_X5Y95/CLBLM_NW2A0 CLBLM_R_X5Y97/CLBLM_IMUX1 CLBLM_R_X5Y97/CLBLM_IMUX14 CLBLM_R_X5Y97/CLBLM_IMUX24 CLBLM_R_X5Y97/CLBLM_IMUX30 CLBLM_R_X5Y97/CLBLM_L_B1 CLBLM_R_X5Y97/CLBLM_L_C5 CLBLM_R_X5Y97/CLBLM_M_A3 CLBLM_R_X5Y97/CLBLM_M_B5 INT_L_X2Y88/WL1END3 INT_L_X2Y89/IMUX_L30 INT_L_X2Y89/NL1BEG_N3 INT_L_X2Y89/WL1END_N1_3 INT_L_X4Y100/IMUX_L14 INT_L_X4Y100/IMUX_L15 INT_L_X4Y100/IMUX_L7 INT_L_X4Y100/WR1END3 INT_L_X4Y88/SW2A0 INT_L_X4Y89/SS2END0 INT_L_X4Y89/SW2BEG0 INT_L_X4Y90/SS2A0 INT_L_X4Y90/SW2A0 INT_L_X4Y91/ER1BEG1 INT_L_X4Y91/IMUX_L24 INT_L_X4Y91/SL1END0 INT_L_X4Y91/SS2BEG0 INT_L_X4Y91/SW2BEG0 INT_L_X4Y91/WL1BEG3 INT_L_X4Y92/IMUX_L0 INT_L_X4Y92/IMUX_L8 INT_L_X4Y92/LOGIC_OUTS_L0 INT_L_X4Y92/NE2BEG0 INT_L_X4Y92/SL1BEG0 INT_L_X4Y92/WL1BEG_N3 INT_L_X4Y93/EL1END_S3_0 INT_L_X4Y93/IMUX_L33 INT_L_X4Y93/NE2A0 INT_L_X4Y93/NW2BEG1 INT_L_X4Y93/WR1END1 INT_L_X4Y94/EL1END0 INT_L_X4Y94/IMUX_L16 INT_L_X4Y94/IMUX_L32 INT_L_X4Y94/NW2A1 INT_L_X4Y95/WR1END_S1_0 INT_L_X4Y96/IMUX_L24 INT_L_X4Y96/IMUX_L46 INT_L_X4Y96/NL1BEG2 INT_L_X4Y96/NL1BEG_N3 INT_L_X4Y96/WR1END0 INT_L_X4Y97/IMUX_L19 INT_L_X4Y97/IMUX_L3 INT_L_X4Y97/NL1END2 INT_L_X6Y93/NE2END_S3_0 INT_L_X6Y94/NE2END0 INT_L_X6Y94/NW2BEG0 INT_L_X6Y95/NW2A0 INT_R_X3Y88/IMUX18 INT_R_X3Y88/SW2END0 INT_R_X3Y88/WL1BEG3 INT_R_X3Y89/IMUX0 INT_R_X3Y89/IMUX16 INT_R_X3Y89/SL1END0 INT_R_X3Y89/WL1BEG_N3 INT_R_X3Y90/IMUX9 INT_R_X3Y90/SL1BEG0 INT_R_X3Y90/SW2END0 INT_R_X3Y91/IMUX15 INT_R_X3Y91/IMUX30 INT_R_X3Y91/IMUX31 INT_R_X3Y91/WL1END3 INT_R_X3Y92/WL1END_N1_3 INT_R_X3Y94/EL1BEG0 INT_R_X3Y94/IMUX34 INT_R_X3Y94/NW2END1 INT_R_X5Y100/IMUX35 INT_R_X5Y100/IMUX43 INT_R_X5Y100/NL1BEG1 INT_R_X5Y100/NN2END2 INT_R_X5Y100/WR1BEG3 INT_R_X5Y101/IMUX17 INT_R_X5Y101/IMUX25 INT_R_X5Y101/NL1END1 INT_R_X5Y91/ER1END1 INT_R_X5Y91/IMUX11 INT_R_X5Y91/IMUX20 INT_R_X5Y92/NE2END_S3_0 INT_R_X5Y93/IMUX9 INT_R_X5Y93/NE2BEG0 INT_R_X5Y93/NE2END0 INT_R_X5Y93/NR1BEG0 INT_R_X5Y93/WR1BEG1 INT_R_X5Y94/BYP_ALT7 INT_R_X5Y94/BYP_BOUNCE7 INT_R_X5Y94/IMUX0 INT_R_X5Y94/NE2A0 INT_R_X5Y94/NR1END0 INT_R_X5Y94/NW2END_S0_0 INT_R_X5Y95/BYP_BOUNCE_N3_7 INT_R_X5Y95/IMUX0 INT_R_X5Y95/IMUX1 INT_R_X5Y95/IMUX30 INT_R_X5Y95/NL1BEG_N3 INT_R_X5Y95/NN2BEG0 INT_R_X5Y95/NW2END0 INT_R_X5Y95/WR1BEG_S0 INT_R_X5Y96/NN2A0 INT_R_X5Y96/NN2END_S2_0 INT_R_X5Y96/WR1BEG0 INT_R_X5Y97/IMUX1 INT_R_X5Y97/IMUX14 INT_R_X5Y97/IMUX24 INT_R_X5Y97/IMUX30 INT_R_X5Y97/NL1BEG2 INT_R_X5Y97/NL1BEG_N3 INT_R_X5Y97/NN2END0 INT_R_X5Y98/NL1END2 INT_R_X5Y98/NN2BEG2 INT_R_X5Y99/NN2A2 VBRK_X18Y98/VBRK_NE2A0 VBRK_X18Y99/VBRK_NW2A0 
pips: CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y92/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X2Y89/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X2Y89/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X4Y100/INT_L.WR1END3->>IMUX_L14 INT_L_X4Y100/INT_L.WR1END3->>IMUX_L15 INT_L_X4Y100/INT_L.WR1END3->>IMUX_L7 INT_L_X4Y89/INT_L.SS2END0->>SW2BEG0 INT_L_X4Y91/INT_L.SL1END0->>ER1BEG1 INT_L_X4Y91/INT_L.SL1END0->>IMUX_L24 INT_L_X4Y91/INT_L.SL1END0->>SS2BEG0 INT_L_X4Y91/INT_L.SL1END0->>SW2BEG0 INT_L_X4Y92/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X4Y92/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X4Y92/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X4Y92/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X4Y92/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_L_X4Y93/INT_L.WR1END1->>IMUX_L33 INT_L_X4Y93/INT_L.WR1END1->>NW2BEG1 INT_L_X4Y94/INT_L.EL1END0->>IMUX_L16 INT_L_X4Y94/INT_L.EL1END0->>IMUX_L32 INT_L_X4Y96/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X4Y96/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X4Y96/INT_L.WR1END0->>IMUX_L24 INT_L_X4Y96/INT_L.WR1END0->>NL1BEG_N3 INT_L_X4Y97/INT_L.NL1END2->>IMUX_L19 INT_L_X4Y97/INT_L.NL1END2->>IMUX_L3 INT_L_X6Y94/INT_L.NE2END0->>NW2BEG0 INT_R_X3Y88/INT_R.SW2END0->>IMUX18 INT_R_X3Y89/INT_R.SL1END0->>IMUX0 INT_R_X3Y89/INT_R.SL1END0->>IMUX16 INT_R_X3Y89/INT_R.SL1END0->>WL1BEG_N3 INT_R_X3Y90/INT_R.SW2END0->>IMUX9 INT_R_X3Y90/INT_R.SW2END0->>SL1BEG0 INT_R_X3Y91/INT_R.WL1END3->>IMUX15 INT_R_X3Y91/INT_R.WL1END3->>IMUX30 INT_R_X3Y91/INT_R.WL1END3->>IMUX31 INT_R_X3Y94/INT_R.NW2END1->>EL1BEG0 INT_R_X3Y94/INT_R.NW2END1->>IMUX34 INT_R_X5Y100/INT_R.NN2END2->>IMUX35 INT_R_X5Y100/INT_R.NN2END2->>IMUX43 INT_R_X5Y100/INT_R.NN2END2->>NL1BEG1 INT_R_X5Y100/INT_R.NN2END2->>WR1BEG3 INT_R_X5Y101/INT_R.NL1END1->>IMUX17 INT_R_X5Y101/INT_R.NL1END1->>IMUX25 INT_R_X5Y91/INT_R.ER1END1->>IMUX11 INT_R_X5Y91/INT_R.ER1END1->>IMUX20 INT_R_X5Y93/INT_R.NE2END0->>IMUX9 INT_R_X5Y93/INT_R.NE2END0->>NE2BEG0 INT_R_X5Y93/INT_R.NE2END0->>NR1BEG0 INT_R_X5Y93/INT_R.NE2END0->>WR1BEG1 INT_R_X5Y94/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X5Y94/INT_R.NR1END0->>IMUX0 INT_R_X5Y94/INT_R.NW2END_S0_0->>BYP_ALT7 INT_R_X5Y95/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X5Y95/INT_R.NL1BEG_N3->>IMUX30 INT_R_X5Y95/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X5Y95/INT_R.NW2END0->>IMUX0 INT_R_X5Y95/INT_R.NW2END0->>NL1BEG_N3 INT_R_X5Y95/INT_R.NW2END0->>NN2BEG0 INT_R_X5Y97/INT_R.NL1BEG_N3->>IMUX14 INT_R_X5Y97/INT_R.NL1BEG_N3->>IMUX30 INT_R_X5Y97/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X5Y97/INT_R.NN2END0->>IMUX1 INT_R_X5Y97/INT_R.NN2END0->>IMUX24 INT_R_X5Y97/INT_R.NN2END0->>NL1BEG_N3 INT_R_X5Y98/INT_R.NL1END2->>NN2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 45, 

r_reg[bstate_n_0_][2] - 
wires: BRKH_INT_X4Y99/BRKH_INT_NN2A2 BRKH_INT_X4Y99/BRKH_INT_NN2BEG1 CLBLL_L_X2Y89/CLBLL_IMUX23 CLBLL_L_X2Y89/CLBLL_L_C3 CLBLL_L_X4Y100/CLBLL_IMUX11 CLBLL_L_X4Y100/CLBLL_IMUX17 CLBLL_L_X4Y100/CLBLL_IMUX19 CLBLL_L_X4Y100/CLBLL_LL_A4 CLBLL_L_X4Y100/CLBLL_LL_B3 CLBLL_L_X4Y100/CLBLL_L_B2 CLBLL_L_X4Y88/CLBLL_WW2END1 CLBLL_L_X4Y91/CLBLL_IMUX1 CLBLL_L_X4Y91/CLBLL_IMUX18 CLBLL_L_X4Y91/CLBLL_IMUX45 CLBLL_L_X4Y91/CLBLL_LL_A3 CLBLL_L_X4Y91/CLBLL_LL_B2 CLBLL_L_X4Y91/CLBLL_LL_D2 CLBLL_L_X4Y92/CLBLL_IMUX11 CLBLL_L_X4Y92/CLBLL_LL_A4 CLBLL_L_X4Y93/CLBLL_ER1BEG1 CLBLL_L_X4Y93/CLBLL_IMUX20 CLBLL_L_X4Y93/CLBLL_IMUX27 CLBLL_L_X4Y93/CLBLL_LL_B4 CLBLL_L_X4Y93/CLBLL_L_C2 CLBLL_L_X4Y93/CLBLL_SW2A1 CLBLL_L_X4Y94/CLBLL_EL1BEG3 CLBLL_L_X4Y94/CLBLL_IMUX28 CLBLL_L_X4Y94/CLBLL_LL_C4 CLBLL_L_X4Y95/CLBLL_EE2BEG0 CLBLL_L_X4Y96/CLBLL_IMUX42 CLBLL_L_X4Y96/CLBLL_L_D6 CLBLL_L_X4Y97/CLBLL_IMUX13 CLBLL_L_X4Y97/CLBLL_IMUX20 CLBLL_L_X4Y97/CLBLL_L_B6 CLBLL_L_X4Y97/CLBLL_L_C2 CLBLL_L_X4Y97/CLBLL_WR1END3 CLBLL_L_X4Y99/CLBLL_IMUX2 CLBLL_L_X4Y99/CLBLL_LL_A2 CLBLM_R_X3Y88/CLBLM_IMUX12 CLBLM_R_X3Y88/CLBLM_M_B6 CLBLM_R_X3Y88/CLBLM_WW2END1 CLBLM_R_X3Y89/CLBLM_IMUX25 CLBLM_R_X3Y89/CLBLM_IMUX6 CLBLM_R_X3Y89/CLBLM_L_A1 CLBLM_R_X3Y89/CLBLM_L_B5 CLBLM_R_X3Y90/CLBLM_IMUX0 CLBLM_R_X3Y90/CLBLM_L_A3 CLBLM_R_X3Y91/CLBLM_IMUX17 CLBLM_R_X3Y91/CLBLM_IMUX29 CLBLM_R_X3Y91/CLBLM_IMUX33 CLBLM_R_X3Y91/CLBLM_IMUX41 CLBLM_R_X3Y91/CLBLM_L_C1 CLBLM_R_X3Y91/CLBLM_L_D1 CLBLM_R_X3Y91/CLBLM_M_B3 CLBLM_R_X3Y91/CLBLM_M_C2 CLBLM_R_X3Y92/CLBLM_IMUX21 CLBLM_R_X3Y92/CLBLM_L_C4 CLBLM_R_X3Y93/CLBLM_ER1BEG1 CLBLM_R_X3Y93/CLBLM_IMUX11 CLBLM_R_X3Y93/CLBLM_IMUX33 CLBLM_R_X3Y93/CLBLM_IMUX9 CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y93/CLBLM_L_A5 CLBLM_R_X3Y93/CLBLM_L_C1 CLBLM_R_X3Y93/CLBLM_M_A4 CLBLM_R_X3Y93/CLBLM_M_AQ CLBLM_R_X3Y93/CLBLM_SW2A1 CLBLM_R_X3Y94/CLBLM_EL1BEG3 CLBLM_R_X3Y94/CLBLM_IMUX1 CLBLM_R_X3Y94/CLBLM_IMUX33 CLBLM_R_X3Y94/CLBLM_L_C1 CLBLM_R_X3Y94/CLBLM_M_A3 CLBLM_R_X3Y95/CLBLM_EE2BEG0 CLBLM_R_X3Y95/CLBLM_IMUX8 CLBLM_R_X3Y95/CLBLM_M_A5 CLBLM_R_X3Y97/CLBLM_IMUX7 CLBLM_R_X3Y97/CLBLM_M_A1 CLBLM_R_X3Y97/CLBLM_WR1END3 CLBLM_R_X5Y100/CLBLM_IMUX31 CLBLM_R_X5Y100/CLBLM_M_C5 CLBLM_R_X5Y101/CLBLM_IMUX16 CLBLM_R_X5Y101/CLBLM_IMUX21 CLBLM_R_X5Y101/CLBLM_IMUX27 CLBLM_R_X5Y101/CLBLM_IMUX39 CLBLM_R_X5Y101/CLBLM_IMUX9 CLBLM_R_X5Y101/CLBLM_L_A5 CLBLM_R_X5Y101/CLBLM_L_B3 CLBLM_R_X5Y101/CLBLM_L_C4 CLBLM_R_X5Y101/CLBLM_L_D3 CLBLM_R_X5Y101/CLBLM_M_B4 CLBLM_R_X5Y102/CLBLM_IMUX0 CLBLM_R_X5Y102/CLBLM_L_A3 CLBLM_R_X5Y91/CLBLM_IMUX2 CLBLM_R_X5Y91/CLBLM_IMUX21 CLBLM_R_X5Y91/CLBLM_IMUX26 CLBLM_R_X5Y91/CLBLM_L_B4 CLBLM_R_X5Y91/CLBLM_L_C4 CLBLM_R_X5Y91/CLBLM_M_A2 CLBLM_R_X5Y92/CLBLM_IMUX11 CLBLM_R_X5Y92/CLBLM_M_A4 CLBLM_R_X5Y94/CLBLM_IMUX9 CLBLM_R_X5Y94/CLBLM_L_A5 CLBLM_R_X5Y95/CLBLM_IMUX2 CLBLM_R_X5Y95/CLBLM_IMUX9 CLBLM_R_X5Y95/CLBLM_L_A5 CLBLM_R_X5Y95/CLBLM_M_A2 CLBLM_R_X5Y96/CLBLM_IMUX10 CLBLM_R_X5Y96/CLBLM_IMUX19 CLBLM_R_X5Y96/CLBLM_IMUX28 CLBLM_R_X5Y96/CLBLM_L_A4 CLBLM_R_X5Y96/CLBLM_L_B2 CLBLM_R_X5Y96/CLBLM_M_C4 CLBLM_R_X5Y97/CLBLM_IMUX18 CLBLM_R_X5Y97/CLBLM_IMUX34 CLBLM_R_X5Y97/CLBLM_IMUX7 CLBLM_R_X5Y97/CLBLM_L_C6 CLBLM_R_X5Y97/CLBLM_M_A1 CLBLM_R_X5Y97/CLBLM_M_B2 INT_L_X2Y89/IMUX_L23 INT_L_X2Y89/WL1END3 INT_L_X2Y90/WL1END_N1_3 INT_L_X4Y100/FAN_ALT5 INT_L_X4Y100/FAN_BOUNCE5 INT_L_X4Y100/IMUX_L11 INT_L_X4Y100/IMUX_L17 INT_L_X4Y100/IMUX_L19 INT_L_X4Y100/NE2BEG2 INT_L_X4Y100/NN2A1 INT_L_X4Y100/NN2END2 INT_L_X4Y100/SR1END1 INT_L_X4Y101/EL1BEG0 INT_L_X4Y101/NE2A2 INT_L_X4Y101/NN2END1 INT_L_X4Y101/NR1BEG1 INT_L_X4Y101/SR1BEG1 INT_L_X4Y102/EL1BEG0 INT_L_X4Y102/NR1END1 INT_L_X4Y88/WW2A1 INT_L_X4Y91/IMUX_L1 INT_L_X4Y91/IMUX_L18 INT_L_X4Y91/IMUX_L45 INT_L_X4Y91/SR1END2 INT_L_X4Y91/WL1END0 INT_L_X4Y92/IMUX_L11 INT_L_X4Y92/SE2A1 INT_L_X4Y92/SL1END1 INT_L_X4Y92/SR1BEG2 INT_L_X4Y93/ER1END1 INT_L_X4Y93/IMUX_L20 INT_L_X4Y93/IMUX_L27 INT_L_X4Y93/NE2BEG1 INT_L_X4Y93/SE2BEG1 INT_L_X4Y93/SL1BEG1 INT_L_X4Y93/SW2A1 INT_L_X4Y94/EL1END3 INT_L_X4Y94/ER1BEG_S0 INT_L_X4Y94/IMUX_L28 INT_L_X4Y94/NE2A1 INT_L_X4Y94/NN2BEG2 INT_L_X4Y94/SW2BEG1 INT_L_X4Y94/WR1END2 INT_L_X4Y95/EE2A0 INT_L_X4Y95/ER1BEG0 INT_L_X4Y95/NN2A2 INT_L_X4Y96/EL1BEG1 INT_L_X4Y96/FAN_ALT7 INT_L_X4Y96/FAN_BOUNCE7 INT_L_X4Y96/IMUX_L42 INT_L_X4Y96/NE2BEG2 INT_L_X4Y96/NN2BEG2 INT_L_X4Y96/NN2END2 INT_L_X4Y96/NR1BEG2 INT_L_X4Y97/IMUX_L13 INT_L_X4Y97/IMUX_L20 INT_L_X4Y97/NE2A2 INT_L_X4Y97/NN2A2 INT_L_X4Y97/NR1END2 INT_L_X4Y97/WR1BEG3 INT_L_X4Y98/NL1BEG1 INT_L_X4Y98/NN2BEG2 INT_L_X4Y98/NN2END2 INT_L_X4Y99/IMUX_L2 INT_L_X4Y99/NL1END1 INT_L_X4Y99/NN2A2 INT_L_X4Y99/NN2BEG1 INT_R_X3Y88/IMUX12 INT_R_X3Y88/WW2END1 INT_R_X3Y89/FAN_BOUNCE_S3_2 INT_R_X3Y89/IMUX25 INT_R_X3Y89/IMUX6 INT_R_X3Y89/SS2END0 INT_R_X3Y89/WL1BEG3 INT_R_X3Y90/FAN_ALT2 INT_R_X3Y90/FAN_BOUNCE2 INT_R_X3Y90/IMUX0 INT_R_X3Y90/SS2A0 INT_R_X3Y90/SS2END0 INT_R_X3Y90/WL1BEG_N3 INT_R_X3Y91/IMUX17 INT_R_X3Y91/IMUX29 INT_R_X3Y91/IMUX33 INT_R_X3Y91/IMUX41 INT_R_X3Y91/SL1END0 INT_R_X3Y91/SR1END2 INT_R_X3Y91/SS2A0 INT_R_X3Y91/SS2BEG0 INT_R_X3Y92/BYP_ALT1 INT_R_X3Y92/BYP_BOUNCE1 INT_R_X3Y92/IMUX21 INT_R_X3Y92/SL1BEG0 INT_R_X3Y92/SL1END0 INT_R_X3Y92/SR1BEG2 INT_R_X3Y92/SR1END1 INT_R_X3Y92/SS2BEG0 INT_R_X3Y93/ER1BEG1 INT_R_X3Y93/IMUX11 INT_R_X3Y93/IMUX33 INT_R_X3Y93/IMUX9 INT_R_X3Y93/LOGIC_OUTS4 INT_R_X3Y93/NR1BEG0 INT_R_X3Y93/SL1BEG0 INT_R_X3Y93/SR1BEG1 INT_R_X3Y93/SW2END1 INT_R_X3Y94/EL1BEG3 INT_R_X3Y94/IMUX1 INT_R_X3Y94/IMUX33 INT_R_X3Y94/NR1BEG0 INT_R_X3Y94/NR1END0 INT_R_X3Y95/EE2BEG0 INT_R_X3Y95/EL1BEG_N3 INT_R_X3Y95/IMUX8 INT_R_X3Y95/NR1END0 INT_R_X3Y97/IMUX7 INT_R_X3Y97/WR1END3 INT_R_X5Y100/EL1END_S3_0 INT_R_X5Y100/IMUX31 INT_R_X5Y101/EL1END0 INT_R_X5Y101/EL1END_S3_0 INT_R_X5Y101/IMUX16 INT_R_X5Y101/IMUX21 INT_R_X5Y101/IMUX27 INT_R_X5Y101/IMUX39 INT_R_X5Y101/IMUX9 INT_R_X5Y101/NE2END2 INT_R_X5Y102/EL1END0 INT_R_X5Y102/IMUX0 INT_R_X5Y88/SL1END1 INT_R_X5Y88/WW2BEG1 INT_R_X5Y89/SL1BEG1 INT_R_X5Y89/SS2END1 INT_R_X5Y90/SS2A1 INT_R_X5Y91/BYP_ALT5 INT_R_X5Y91/BYP_BOUNCE5 INT_R_X5Y91/IMUX2 INT_R_X5Y91/IMUX21 INT_R_X5Y91/IMUX26 INT_R_X5Y91/SL1END1 INT_R_X5Y91/SS2BEG1 INT_R_X5Y91/WL1BEG0 INT_R_X5Y92/IMUX11 INT_R_X5Y92/SE2END1 INT_R_X5Y92/SL1BEG1 INT_R_X5Y94/IMUX9 INT_R_X5Y94/NE2END1 INT_R_X5Y94/SL1END0 INT_R_X5Y94/WR1BEG2 INT_R_X5Y95/EE2END0 INT_R_X5Y95/ER1END0 INT_R_X5Y95/IMUX2 INT_R_X5Y95/IMUX9 INT_R_X5Y95/SL1BEG0 INT_R_X5Y96/BYP_ALT4 INT_R_X5Y96/BYP_BOUNCE4 INT_R_X5Y96/EL1END1 INT_R_X5Y96/IMUX10 INT_R_X5Y96/IMUX19 INT_R_X5Y96/IMUX28 INT_R_X5Y96/NR1BEG1 INT_R_X5Y97/BYP_ALT5 INT_R_X5Y97/BYP_BOUNCE5 INT_R_X5Y97/IMUX18 INT_R_X5Y97/IMUX34 INT_R_X5Y97/IMUX7 INT_R_X5Y97/NE2END2 INT_R_X5Y97/NR1END1 
pips: CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y99/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y93/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y102/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X2Y89/INT_L.WL1END3->>IMUX_L23 INT_L_X4Y100/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y100/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X4Y100/INT_L.NN2END2->>FAN_ALT5 INT_L_X4Y100/INT_L.NN2END2->>NE2BEG2 INT_L_X4Y100/INT_L.SR1END1->>IMUX_L11 INT_L_X4Y100/INT_L.SR1END1->>IMUX_L19 INT_L_X4Y101/INT_L.NN2END1->>EL1BEG0 INT_L_X4Y101/INT_L.NN2END1->>NR1BEG1 INT_L_X4Y101/INT_L.NN2END1->>SR1BEG1 INT_L_X4Y102/INT_L.NR1END1->>EL1BEG0 INT_L_X4Y91/INT_L.SR1END2->>IMUX_L45 INT_L_X4Y91/INT_L.WL1END0->>IMUX_L1 INT_L_X4Y91/INT_L.WL1END0->>IMUX_L18 INT_L_X4Y92/INT_L.SL1END1->>IMUX_L11 INT_L_X4Y92/INT_L.SL1END1->>SR1BEG2 INT_L_X4Y93/INT_L.ER1END1->>IMUX_L20 INT_L_X4Y93/INT_L.ER1END1->>IMUX_L27 INT_L_X4Y93/INT_L.ER1END1->>NE2BEG1 INT_L_X4Y93/INT_L.ER1END1->>SE2BEG1 INT_L_X4Y93/INT_L.ER1END1->>SL1BEG1 INT_L_X4Y94/INT_L.EL1END3->>ER1BEG_S0 INT_L_X4Y94/INT_L.WR1END2->>IMUX_L28 INT_L_X4Y94/INT_L.WR1END2->>NN2BEG2 INT_L_X4Y94/INT_L.WR1END2->>SW2BEG1 INT_L_X4Y96/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y96/INT_L.FAN_BOUNCE7->>IMUX_L42 INT_L_X4Y96/INT_L.NN2END2->>EL1BEG1 INT_L_X4Y96/INT_L.NN2END2->>FAN_ALT7 INT_L_X4Y96/INT_L.NN2END2->>NE2BEG2 INT_L_X4Y96/INT_L.NN2END2->>NN2BEG2 INT_L_X4Y96/INT_L.NN2END2->>NR1BEG2 INT_L_X4Y97/INT_L.NR1END2->>IMUX_L13 INT_L_X4Y97/INT_L.NR1END2->>IMUX_L20 INT_L_X4Y97/INT_L.NR1END2->>WR1BEG3 INT_L_X4Y98/INT_L.NN2END2->>NL1BEG1 INT_L_X4Y98/INT_L.NN2END2->>NN2BEG2 INT_L_X4Y99/INT_L.NL1END1->>IMUX_L2 INT_L_X4Y99/INT_L.NL1END1->>NN2BEG1 INT_R_X3Y88/INT_R.WW2END1->>IMUX12 INT_R_X3Y89/INT_R.FAN_BOUNCE_S3_2->>IMUX6 INT_R_X3Y89/INT_R.SS2END0->>IMUX25 INT_R_X3Y90/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y90/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X3Y90/INT_R.SS2END0->>FAN_ALT2 INT_R_X3Y90/INT_R.SS2END0->>WL1BEG_N3 INT_R_X3Y91/INT_R.SL1END0->>IMUX17 INT_R_X3Y91/INT_R.SL1END0->>IMUX33 INT_R_X3Y91/INT_R.SL1END0->>IMUX41 INT_R_X3Y91/INT_R.SL1END0->>SS2BEG0 INT_R_X3Y91/INT_R.SR1END2->>IMUX29 INT_R_X3Y92/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X3Y92/INT_R.BYP_BOUNCE1->>IMUX21 INT_R_X3Y92/INT_R.SL1END0->>BYP_ALT1 INT_R_X3Y92/INT_R.SL1END0->>SL1BEG0 INT_R_X3Y92/INT_R.SL1END0->>SS2BEG0 INT_R_X3Y92/INT_R.SR1END1->>SR1BEG2 INT_R_X3Y93/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X3Y93/INT_R.LOGIC_OUTS4->>IMUX33 INT_R_X3Y93/INT_R.LOGIC_OUTS4->>IMUX9 INT_R_X3Y93/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X3Y93/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X3Y93/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X3Y93/INT_R.SW2END1->>IMUX11 INT_R_X3Y94/INT_R.NR1END0->>IMUX1 INT_R_X3Y94/INT_R.NR1END0->>IMUX33 INT_R_X3Y94/INT_R.NR1END0->>NR1BEG0 INT_R_X3Y95/INT_R.NR1END0->>EE2BEG0 INT_R_X3Y95/INT_R.NR1END0->>EL1BEG_N3 INT_R_X3Y95/INT_R.NR1END0->>IMUX8 INT_R_X3Y97/INT_R.WR1END3->>IMUX7 INT_R_X5Y100/INT_R.EL1END_S3_0->>IMUX31 INT_R_X5Y101/INT_R.EL1END0->>IMUX16 INT_R_X5Y101/INT_R.EL1END0->>IMUX9 INT_R_X5Y101/INT_R.EL1END_S3_0->>IMUX39 INT_R_X5Y101/INT_R.NE2END2->>IMUX21 INT_R_X5Y101/INT_R.NE2END2->>IMUX27 INT_R_X5Y102/INT_R.EL1END0->>IMUX0 INT_R_X5Y88/INT_R.SL1END1->>WW2BEG1 INT_R_X5Y89/INT_R.SS2END1->>SL1BEG1 INT_R_X5Y91/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y91/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X5Y91/INT_R.SL1END1->>BYP_ALT5 INT_R_X5Y91/INT_R.SL1END1->>IMUX2 INT_R_X5Y91/INT_R.SL1END1->>IMUX26 INT_R_X5Y91/INT_R.SL1END1->>SS2BEG1 INT_R_X5Y91/INT_R.SL1END1->>WL1BEG0 INT_R_X5Y92/INT_R.SE2END1->>IMUX11 INT_R_X5Y92/INT_R.SE2END1->>SL1BEG1 INT_R_X5Y94/INT_R.NE2END1->>WR1BEG2 INT_R_X5Y94/INT_R.SL1END0->>IMUX9 INT_R_X5Y95/INT_R.EE2END0->>IMUX9 INT_R_X5Y95/INT_R.EE2END0->>SL1BEG0 INT_R_X5Y95/INT_R.ER1END0->>IMUX2 INT_R_X5Y96/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y96/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X5Y96/INT_R.EL1END1->>BYP_ALT4 INT_R_X5Y96/INT_R.EL1END1->>IMUX10 INT_R_X5Y96/INT_R.EL1END1->>IMUX19 INT_R_X5Y96/INT_R.EL1END1->>NR1BEG1 INT_R_X5Y97/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y97/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X5Y97/INT_R.NE2END2->>BYP_ALT5 INT_R_X5Y97/INT_R.NR1END1->>IMUX18 INT_R_X5Y97/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 61, 

r_reg[ready8]__0 - 
wires: BRKH_INT_X4Y99/BRKH_INT_WR1END_S1_0 BRKH_INT_X5Y99/BRKH_INT_NN2BEG3 BRKH_INT_X5Y99/BRKH_INT_WR1BEG_S0 CLBLL_L_X4Y100/CLBLL_IMUX16 CLBLL_L_X4Y100/CLBLL_L_B3 CLBLL_L_X4Y88/CLBLL_WL1END2 CLBLL_L_X4Y91/CLBLL_IMUX47 CLBLL_L_X4Y91/CLBLL_IMUX7 CLBLL_L_X4Y91/CLBLL_LL_A1 CLBLL_L_X4Y91/CLBLL_LL_D5 CLBLL_L_X4Y93/CLBLL_IMUX15 CLBLL_L_X4Y93/CLBLL_LL_B1 CLBLL_L_X4Y93/CLBLL_WL1END2 CLBLL_L_X4Y94/CLBLL_IMUX31 CLBLL_L_X4Y94/CLBLL_LL_BMUX CLBLL_L_X4Y94/CLBLL_LL_C5 CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS21 CLBLL_L_X4Y94/CLBLL_WL1END2 CLBLL_L_X4Y96/CLBLL_IMUX37 CLBLL_L_X4Y96/CLBLL_L_D4 CLBLL_L_X4Y97/CLBLL_IMUX26 CLBLL_L_X4Y97/CLBLL_L_B4 CLBLL_L_X4Y97/CLBLL_WR1END0 CLBLL_L_X4Y99/CLBLL_IMUX7 CLBLL_L_X4Y99/CLBLL_LL_A1 CLBLM_R_X3Y88/CLBLM_WL1END2 CLBLM_R_X3Y89/CLBLM_IMUX19 CLBLM_R_X3Y89/CLBLM_IMUX3 CLBLM_R_X3Y89/CLBLM_L_A2 CLBLM_R_X3Y89/CLBLM_L_B2 CLBLM_R_X3Y92/CLBLM_IMUX23 CLBLM_R_X3Y92/CLBLM_L_C3 CLBLM_R_X3Y93/CLBLM_IMUX21 CLBLM_R_X3Y93/CLBLM_IMUX6 CLBLM_R_X3Y93/CLBLM_IMUX8 CLBLM_R_X3Y93/CLBLM_L_A1 CLBLM_R_X3Y93/CLBLM_L_C4 CLBLM_R_X3Y93/CLBLM_M_A5 CLBLM_R_X3Y93/CLBLM_WL1END2 CLBLM_R_X3Y94/CLBLM_IMUX21 CLBLM_R_X3Y94/CLBLM_L_C4 CLBLM_R_X3Y94/CLBLM_WL1END2 CLBLM_R_X3Y96/CLBLM_IMUX37 CLBLM_R_X3Y96/CLBLM_L_D4 CLBLM_R_X3Y97/CLBLM_IMUX8 CLBLM_R_X3Y97/CLBLM_M_A5 CLBLM_R_X3Y97/CLBLM_WR1END0 CLBLM_R_X5Y101/CLBLM_IMUX14 CLBLM_R_X5Y101/CLBLM_IMUX37 CLBLM_R_X5Y101/CLBLM_L_B1 CLBLM_R_X5Y101/CLBLM_L_D4 CLBLM_R_X5Y92/CLBLM_IMUX1 CLBLM_R_X5Y92/CLBLM_M_A3 CLBLM_R_X5Y96/CLBLM_IMUX13 CLBLM_R_X5Y96/CLBLM_IMUX5 CLBLM_R_X5Y96/CLBLM_L_A6 CLBLM_R_X5Y96/CLBLM_L_B6 CLBLM_R_X5Y97/CLBLM_IMUX15 CLBLM_R_X5Y97/CLBLM_M_B1 INT_L_X4Y100/IMUX_L16 INT_L_X4Y100/WR1END0 INT_L_X4Y88/SS6END3 INT_L_X4Y88/WL1BEG2 INT_L_X4Y89/SS6E3 INT_L_X4Y89/SS6END_N0_3 INT_L_X4Y90/SS6D3 INT_L_X4Y91/ER1BEG_S0 INT_L_X4Y91/IMUX_L47 INT_L_X4Y91/IMUX_L7 INT_L_X4Y91/SS2END3 INT_L_X4Y91/SS6C3 INT_L_X4Y92/ER1BEG0 INT_L_X4Y92/SS2A3 INT_L_X4Y92/SS2END_N0_3 INT_L_X4Y92/SS6B3 INT_L_X4Y93/IMUX_L15 INT_L_X4Y93/SL1END3 INT_L_X4Y93/SS2BEG3 INT_L_X4Y93/SS6A3 INT_L_X4Y93/WL1BEG2 INT_L_X4Y94/IMUX_L31 INT_L_X4Y94/LOGIC_OUTS_L21 INT_L_X4Y94/NN2BEG3 INT_L_X4Y94/SL1BEG3 INT_L_X4Y94/SS6BEG3 INT_L_X4Y94/WL1BEG2 INT_L_X4Y95/NN2A3 INT_L_X4Y96/EL1BEG2 INT_L_X4Y96/IMUX_L37 INT_L_X4Y96/NE2BEG3 INT_L_X4Y96/NN2END3 INT_L_X4Y96/NR1BEG3 INT_L_X4Y96/WR1BEG_S0 INT_L_X4Y97/FAN_ALT1 INT_L_X4Y97/FAN_BOUNCE1 INT_L_X4Y97/IMUX_L26 INT_L_X4Y97/NE2A3 INT_L_X4Y97/NN2BEG3 INT_L_X4Y97/NR1END3 INT_L_X4Y97/WR1BEG0 INT_L_X4Y98/NN2A3 INT_L_X4Y99/IMUX_L7 INT_L_X4Y99/NN2END3 INT_L_X4Y99/WR1END_S1_0 INT_R_X3Y88/NL1BEG2 INT_R_X3Y88/WL1END2 INT_R_X3Y89/IMUX19 INT_R_X3Y89/IMUX3 INT_R_X3Y89/NL1END2 INT_R_X3Y92/IMUX23 INT_R_X3Y92/SR1END3 INT_R_X3Y93/IMUX21 INT_R_X3Y93/IMUX6 INT_R_X3Y93/IMUX8 INT_R_X3Y93/SR1BEG3 INT_R_X3Y93/SR1END_N3_3 INT_R_X3Y93/WL1END2 INT_R_X3Y94/IMUX21 INT_R_X3Y94/NN2BEG3 INT_R_X3Y94/WL1END2 INT_R_X3Y95/NN2A3 INT_R_X3Y96/IMUX37 INT_R_X3Y96/NN2END3 INT_R_X3Y96/WR1END_S1_0 INT_R_X3Y97/IMUX8 INT_R_X3Y97/WR1END0 INT_R_X5Y100/NN2A3 INT_R_X5Y100/WR1BEG0 INT_R_X5Y101/IMUX14 INT_R_X5Y101/IMUX37 INT_R_X5Y101/NN2END3 INT_R_X5Y92/ER1END0 INT_R_X5Y92/IMUX1 INT_R_X5Y96/EL1END2 INT_R_X5Y96/IMUX13 INT_R_X5Y96/IMUX5 INT_R_X5Y97/IMUX15 INT_R_X5Y97/NE2END3 INT_R_X5Y97/NN2BEG3 INT_R_X5Y98/NN2A3 INT_R_X5Y99/NN2BEG3 INT_R_X5Y99/NN2END3 INT_R_X5Y99/WR1BEG_S0 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y94/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X4Y99/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X4Y100/INT_L.WR1END0->>IMUX_L16 INT_L_X4Y88/INT_L.SS6END3->>WL1BEG2 INT_L_X4Y91/INT_L.SS2END3->>ER1BEG_S0 INT_L_X4Y91/INT_L.SS2END3->>IMUX_L47 INT_L_X4Y91/INT_L.SS2END3->>IMUX_L7 INT_L_X4Y93/INT_L.SL1END3->>IMUX_L15 INT_L_X4Y93/INT_L.SL1END3->>SS2BEG3 INT_L_X4Y93/INT_L.SL1END3->>WL1BEG2 INT_L_X4Y94/INT_L.LOGIC_OUTS_L21->>IMUX_L31 INT_L_X4Y94/INT_L.LOGIC_OUTS_L21->>NN2BEG3 INT_L_X4Y94/INT_L.LOGIC_OUTS_L21->>SL1BEG3 INT_L_X4Y94/INT_L.LOGIC_OUTS_L21->>SS6BEG3 INT_L_X4Y94/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_L_X4Y96/INT_L.NN2END3->>EL1BEG2 INT_L_X4Y96/INT_L.NN2END3->>IMUX_L37 INT_L_X4Y96/INT_L.NN2END3->>NE2BEG3 INT_L_X4Y96/INT_L.NN2END3->>NR1BEG3 INT_L_X4Y96/INT_L.NN2END3->>WR1BEG_S0 INT_L_X4Y97/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y97/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X4Y97/INT_L.NR1END3->>FAN_ALT1 INT_L_X4Y97/INT_L.NR1END3->>NN2BEG3 INT_L_X4Y99/INT_L.NN2END3->>IMUX_L7 INT_R_X3Y88/INT_R.WL1END2->>NL1BEG2 INT_R_X3Y89/INT_R.NL1END2->>IMUX19 INT_R_X3Y89/INT_R.NL1END2->>IMUX3 INT_R_X3Y92/INT_R.SR1END3->>IMUX23 INT_R_X3Y93/INT_R.SR1END_N3_3->>IMUX8 INT_R_X3Y93/INT_R.WL1END2->>IMUX21 INT_R_X3Y93/INT_R.WL1END2->>IMUX6 INT_R_X3Y93/INT_R.WL1END2->>SR1BEG3 INT_R_X3Y94/INT_R.WL1END2->>IMUX21 INT_R_X3Y94/INT_R.WL1END2->>NN2BEG3 INT_R_X3Y96/INT_R.NN2END3->>IMUX37 INT_R_X3Y97/INT_R.WR1END0->>IMUX8 INT_R_X5Y101/INT_R.NN2END3->>IMUX14 INT_R_X5Y101/INT_R.NN2END3->>IMUX37 INT_R_X5Y92/INT_R.ER1END0->>IMUX1 INT_R_X5Y96/INT_R.EL1END2->>IMUX13 INT_R_X5Y96/INT_R.EL1END2->>IMUX5 INT_R_X5Y97/INT_R.NE2END3->>IMUX15 INT_R_X5Y97/INT_R.NE2END3->>NN2BEG3 INT_R_X5Y99/INT_R.NN2END3->>NN2BEG3 INT_R_X5Y99/INT_R.NN2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 26, 

r[echeck]_i_3_n_0 - 
wires: CLBLL_L_X4Y91/CLBLL_IMUX43 CLBLL_L_X4Y91/CLBLL_LL_D6 CLBLL_L_X4Y94/CLBLL_IMUX43 CLBLL_L_X4Y94/CLBLL_LL_D6 CLBLL_L_X4Y96/CLBLL_IMUX32 CLBLL_L_X4Y96/CLBLL_IMUX8 CLBLL_L_X4Y96/CLBLL_LL_A5 CLBLL_L_X4Y96/CLBLL_LL_C1 CLBLL_L_X4Y97/CLBLL_IMUX17 CLBLL_L_X4Y97/CLBLL_IMUX25 CLBLL_L_X4Y97/CLBLL_LL_B3 CLBLL_L_X4Y97/CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y97/CLBLL_L_A CLBLL_L_X4Y97/CLBLL_L_B5 CLBLL_L_X4Y97/CLBLL_SW4A0 CLBLM_R_X3Y92/CLBLM_IMUX20 CLBLM_R_X3Y92/CLBLM_L_C2 CLBLM_R_X3Y93/CLBLM_IMUX3 CLBLM_R_X3Y93/CLBLM_L_A2 CLBLM_R_X3Y97/CLBLM_SW4A0 CLBLM_R_X5Y91/CLBLM_IMUX13 CLBLM_R_X5Y91/CLBLM_L_B6 CLBLM_R_X5Y92/CLBLM_IMUX43 CLBLM_R_X5Y92/CLBLM_M_D6 CLBLM_R_X5Y96/CLBLM_IMUX25 CLBLM_R_X5Y96/CLBLM_L_B5 INT_L_X2Y92/ER1BEG1 INT_L_X2Y92/SL1END0 INT_L_X2Y93/ER1BEG1 INT_L_X2Y93/SL1BEG0 INT_L_X2Y93/SW6END0 INT_L_X4Y91/IMUX_L43 INT_L_X4Y91/WL1END1 INT_L_X4Y94/IMUX_L43 INT_L_X4Y94/SS2END1 INT_L_X4Y95/SS2A1 INT_L_X4Y96/IMUX_L32 INT_L_X4Y96/IMUX_L8 INT_L_X4Y96/SE2A0 INT_L_X4Y96/SL1END0 INT_L_X4Y96/SR1END1 INT_L_X4Y96/SS2BEG1 INT_L_X4Y97/IMUX_L17 INT_L_X4Y97/IMUX_L25 INT_L_X4Y97/LOGIC_OUTS_L8 INT_L_X4Y97/SE2BEG0 INT_L_X4Y97/SL1BEG0 INT_L_X4Y97/SR1BEG1 INT_L_X4Y97/SW6BEG0 INT_R_X3Y92/ER1END1 INT_R_X3Y92/IMUX20 INT_R_X3Y93/ER1END1 INT_R_X3Y93/IMUX3 INT_R_X3Y93/SW6E0 INT_R_X3Y94/SW6D0 INT_R_X3Y95/SW6C0 INT_R_X3Y96/SW6B0 INT_R_X3Y97/SW6A0 INT_R_X5Y91/IMUX13 INT_R_X5Y91/SR1END2 INT_R_X5Y91/WL1BEG1 INT_R_X5Y92/IMUX43 INT_R_X5Y92/SR1BEG2 INT_R_X5Y92/SR1END1 INT_R_X5Y93/SR1BEG1 INT_R_X5Y93/SS2END0 INT_R_X5Y94/SS2A0 INT_R_X5Y95/SL1END0 INT_R_X5Y95/SS2BEG0 INT_R_X5Y96/IMUX25 INT_R_X5Y96/SE2END0 INT_R_X5Y96/SL1BEG0 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X4Y97/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X2Y92/INT_L.SL1END0->>ER1BEG1 INT_L_X2Y93/INT_L.SW6END0->>ER1BEG1 INT_L_X2Y93/INT_L.SW6END0->>SL1BEG0 INT_L_X4Y91/INT_L.WL1END1->>IMUX_L43 INT_L_X4Y94/INT_L.SS2END1->>IMUX_L43 INT_L_X4Y96/INT_L.SL1END0->>IMUX_L32 INT_L_X4Y96/INT_L.SL1END0->>IMUX_L8 INT_L_X4Y96/INT_L.SR1END1->>SS2BEG1 INT_L_X4Y97/INT_L.LOGIC_OUTS_L8->>IMUX_L17 INT_L_X4Y97/INT_L.LOGIC_OUTS_L8->>IMUX_L25 INT_L_X4Y97/INT_L.LOGIC_OUTS_L8->>SE2BEG0 INT_L_X4Y97/INT_L.LOGIC_OUTS_L8->>SL1BEG0 INT_L_X4Y97/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_L_X4Y97/INT_L.LOGIC_OUTS_L8->>SW6BEG0 INT_R_X3Y92/INT_R.ER1END1->>IMUX20 INT_R_X3Y93/INT_R.ER1END1->>IMUX3 INT_R_X5Y91/INT_R.SR1END2->>IMUX13 INT_R_X5Y91/INT_R.SR1END2->>WL1BEG1 INT_R_X5Y92/INT_R.SR1END1->>IMUX43 INT_R_X5Y92/INT_R.SR1END1->>SR1BEG2 INT_R_X5Y93/INT_R.SS2END0->>SR1BEG1 INT_R_X5Y95/INT_R.SL1END0->>SS2BEG0 INT_R_X5Y96/INT_R.SE2END0->>IMUX25 INT_R_X5Y96/INT_R.SE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

r[address][31]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X6Y97/INT_INTERFACE_ER1BEG3 BRAM_L_X6Y95/BRAM_ER1BEG3_2 BRAM_L_X6Y95/BRAM_SW2A3_0 BRKH_INT_X4Y99/BRKH_INT_SE2A2 BRKH_INT_X4Y99/BRKH_INT_SS2A2 BRKH_INT_X4Y99/BRKH_INT_SS6A2 CLBLL_L_X4Y100/CLBLL_IMUX13 CLBLL_L_X4Y100/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y100/CLBLL_L_AMUX CLBLL_L_X4Y100/CLBLL_L_B6 CLBLL_L_X4Y95/CLBLL_SW2A2 CLBLL_L_X4Y97/CLBLL_IMUX34 CLBLL_L_X4Y97/CLBLL_IMUX9 CLBLL_L_X4Y97/CLBLL_L_A5 CLBLL_L_X4Y97/CLBLL_L_C6 CLBLL_L_X4Y99/CLBLL_IMUX11 CLBLL_L_X4Y99/CLBLL_LL_A4 CLBLM_R_X3Y95/CLBLM_IMUX37 CLBLM_R_X3Y95/CLBLM_L_D4 CLBLM_R_X3Y95/CLBLM_SW2A2 CLBLM_R_X5Y95/CLBLM_IMUX23 CLBLM_R_X5Y95/CLBLM_IMUX26 CLBLM_R_X5Y95/CLBLM_IMUX8 CLBLM_R_X5Y95/CLBLM_L_B4 CLBLM_R_X5Y95/CLBLM_L_C3 CLBLM_R_X5Y95/CLBLM_M_A5 CLBLM_R_X5Y95/CLBLM_SW2A3 CLBLM_R_X5Y97/CLBLM_ER1BEG3 CLBLM_R_X5Y97/CLBLM_IMUX13 CLBLM_R_X5Y97/CLBLM_L_B6 INT_L_X4Y100/IMUX_L13 INT_L_X4Y100/LOGIC_OUTS_L16 INT_L_X4Y100/SE2BEG2 INT_L_X4Y100/SS2BEG2 INT_L_X4Y100/SS6BEG2 INT_L_X4Y94/ER1BEG3 INT_L_X4Y94/SS6END2 INT_L_X4Y95/SS6E2 INT_L_X4Y95/SW2A2 INT_L_X4Y96/SS2END2 INT_L_X4Y96/SS6D2 INT_L_X4Y96/SW2BEG2 INT_L_X4Y97/IMUX_L34 INT_L_X4Y97/IMUX_L9 INT_L_X4Y97/SE2A2 INT_L_X4Y97/SR1BEG_S0 INT_L_X4Y97/SR1END3 INT_L_X4Y97/SS2A2 INT_L_X4Y97/SS6C2 INT_L_X4Y98/SE2BEG2 INT_L_X4Y98/SR1BEG3 INT_L_X4Y98/SR1END_N3_3 INT_L_X4Y98/SS2BEG2 INT_L_X4Y98/SS2END2 INT_L_X4Y98/SS6B2 INT_L_X4Y99/IMUX_L11 INT_L_X4Y99/SE2A2 INT_L_X4Y99/SS2A2 INT_L_X4Y99/SS6A2 INT_L_X4Y99/WL1END1 INT_L_X6Y95/SW2A3 INT_L_X6Y96/SL1END3 INT_L_X6Y96/SW2BEG3 INT_L_X6Y97/ER1END3 INT_L_X6Y97/SL1BEG3 INT_L_X6Y98/ER1END_N3_3 INT_R_X3Y95/IMUX37 INT_R_X3Y95/SW2END2 INT_R_X5Y94/ER1END3 INT_R_X5Y95/ER1END_N3_3 INT_R_X5Y95/IMUX23 INT_R_X5Y95/IMUX26 INT_R_X5Y95/IMUX8 INT_R_X5Y95/SR1BEG_S0 INT_R_X5Y95/SW2END3 INT_R_X5Y96/SW2END_N0_3 INT_R_X5Y97/ER1BEG3 INT_R_X5Y97/IMUX13 INT_R_X5Y97/SE2END2 INT_R_X5Y99/SE2END2 INT_R_X5Y99/WL1BEG1 VBRK_X18Y101/VBRK_ER1BEG3 VBRK_X18Y99/VBRK_SW2A3 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y100/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y99/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X4Y100/INT_L.LOGIC_OUTS_L16->>IMUX_L13 INT_L_X4Y100/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_L_X4Y100/INT_L.LOGIC_OUTS_L16->>SS2BEG2 INT_L_X4Y100/INT_L.LOGIC_OUTS_L16->>SS6BEG2 INT_L_X4Y94/INT_L.SS6END2->>ER1BEG3 INT_L_X4Y96/INT_L.SS2END2->>SW2BEG2 INT_L_X4Y97/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X4Y97/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X4Y97/INT_L.SR1END3->>SR1BEG_S0 INT_L_X4Y98/INT_L.SS2END2->>SE2BEG2 INT_L_X4Y98/INT_L.SS2END2->>SR1BEG3 INT_L_X4Y98/INT_L.SS2END2->>SS2BEG2 INT_L_X4Y99/INT_L.WL1END1->>IMUX_L11 INT_L_X6Y96/INT_L.SL1END3->>SW2BEG3 INT_L_X6Y97/INT_L.ER1END3->>SL1BEG3 INT_R_X3Y95/INT_R.SW2END2->>IMUX37 INT_R_X5Y95/INT_R.ER1END_N3_3->>IMUX8 INT_R_X5Y95/INT_R.SR1BEG_S0->>IMUX26 INT_R_X5Y95/INT_R.SW2END3->>IMUX23 INT_R_X5Y95/INT_R.SW2END3->>SR1BEG_S0 INT_R_X5Y97/INT_R.SE2END2->>ER1BEG3 INT_R_X5Y97/INT_R.SE2END2->>IMUX13 INT_R_X5Y99/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

p_0_in - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_SE2A1 BRAM_L_X6Y90/BRAM_SE2A1_4 BRAM_L_X6Y90/BRAM_SW2A1_2 BRKH_INT_X4Y99/BRKH_INT_NE2BEG3 BRKH_INT_X4Y99/BRKH_INT_NN2A0 BRKH_INT_X4Y99/BRKH_INT_NN2BEG3 BRKH_INT_X4Y99/BRKH_INT_NN2END_S2_0 CLBLL_L_X4Y100/CLBLL_IMUX8 CLBLL_L_X4Y100/CLBLL_LL_A5 CLBLL_L_X4Y101/CLBLL_IMUX15 CLBLL_L_X4Y101/CLBLL_IMUX7 CLBLL_L_X4Y101/CLBLL_LL_A1 CLBLL_L_X4Y101/CLBLL_LL_B1 CLBLL_L_X4Y92/CLBLL_IMUX2 CLBLL_L_X4Y92/CLBLL_IMUX24 CLBLL_L_X4Y92/CLBLL_IMUX25 CLBLL_L_X4Y92/CLBLL_IMUX41 CLBLL_L_X4Y92/CLBLL_LL_A2 CLBLL_L_X4Y92/CLBLL_LL_B5 CLBLL_L_X4Y92/CLBLL_L_B5 CLBLL_L_X4Y92/CLBLL_L_D1 CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y95/CLBLL_L_AQ CLBLL_L_X4Y95/CLBLL_WR1END1 CLBLL_L_X4Y97/CLBLL_IMUX30 CLBLL_L_X4Y97/CLBLL_IMUX6 CLBLL_L_X4Y97/CLBLL_L_A1 CLBLL_L_X4Y97/CLBLL_L_C5 CLBLL_L_X4Y99/CLBLL_IMUX1 CLBLL_L_X4Y99/CLBLL_LL_A3 CLBLM_R_X3Y95/CLBLM_IMUX42 CLBLM_R_X3Y95/CLBLM_L_D6 CLBLM_R_X3Y95/CLBLM_WR1END1 CLBLM_R_X5Y100/CLBLM_IMUX22 CLBLM_R_X5Y100/CLBLM_M_C3 CLBLM_R_X5Y101/CLBLM_IMUX15 CLBLM_R_X5Y101/CLBLM_IMUX22 CLBLM_R_X5Y101/CLBLM_IMUX46 CLBLM_R_X5Y101/CLBLM_IMUX6 CLBLM_R_X5Y101/CLBLM_L_A1 CLBLM_R_X5Y101/CLBLM_L_D5 CLBLM_R_X5Y101/CLBLM_M_B1 CLBLM_R_X5Y101/CLBLM_M_C3 CLBLM_R_X5Y92/CLBLM_IMUX3 CLBLM_R_X5Y92/CLBLM_L_A2 CLBLM_R_X5Y92/CLBLM_SW2A1 CLBLM_R_X5Y94/CLBLM_SE2A1 CLBLM_R_X5Y95/CLBLM_IMUX11 CLBLM_R_X5Y95/CLBLM_IMUX3 CLBLM_R_X5Y95/CLBLM_L_A2 CLBLM_R_X5Y95/CLBLM_M_A4 CLBLM_R_X5Y97/CLBLM_IMUX20 CLBLM_R_X5Y97/CLBLM_IMUX9 CLBLM_R_X5Y97/CLBLM_L_A5 CLBLM_R_X5Y97/CLBLM_L_C2 INT_L_X4Y100/IMUX_L8 INT_L_X4Y100/NE2A3 INT_L_X4Y100/NN2A3 INT_L_X4Y100/NN2END0 INT_L_X4Y101/IMUX_L15 INT_L_X4Y101/IMUX_L7 INT_L_X4Y101/NN2END3 INT_L_X4Y92/IMUX_L2 INT_L_X4Y92/IMUX_L24 INT_L_X4Y92/IMUX_L25 INT_L_X4Y92/IMUX_L41 INT_L_X4Y92/WL1END0 INT_L_X4Y95/ER1BEG1 INT_L_X4Y95/LOGIC_OUTS_L0 INT_L_X4Y95/NN2BEG0 INT_L_X4Y95/WR1BEG1 INT_L_X4Y96/NN2A0 INT_L_X4Y96/NN2END_S2_0 INT_L_X4Y97/EL1BEG2 INT_L_X4Y97/IMUX_L30 INT_L_X4Y97/IMUX_L6 INT_L_X4Y97/NL1BEG_N3 INT_L_X4Y97/NN2BEG0 INT_L_X4Y97/NN2END0 INT_L_X4Y97/NR1BEG0 INT_L_X4Y98/NN2A0 INT_L_X4Y98/NN2BEG0 INT_L_X4Y98/NN2END_S2_0 INT_L_X4Y98/NR1END0 INT_L_X4Y99/IMUX_L1 INT_L_X4Y99/NE2BEG3 INT_L_X4Y99/NL1BEG_N3 INT_L_X4Y99/NN2A0 INT_L_X4Y99/NN2BEG3 INT_L_X4Y99/NN2END0 INT_L_X4Y99/NN2END_S2_0 INT_L_X6Y92/SW2A1 INT_L_X6Y93/SL1END1 INT_L_X6Y93/SW2BEG1 INT_L_X6Y94/SE2END1 INT_L_X6Y94/SL1BEG1 INT_R_X3Y95/IMUX42 INT_R_X3Y95/WR1END1 INT_R_X5Y100/IMUX22 INT_R_X5Y100/NE2END3 INT_R_X5Y100/NR1BEG3 INT_R_X5Y101/IMUX15 INT_R_X5Y101/IMUX22 INT_R_X5Y101/IMUX46 INT_R_X5Y101/IMUX6 INT_R_X5Y101/NR1END3 INT_R_X5Y92/IMUX3 INT_R_X5Y92/SW2END1 INT_R_X5Y92/WL1BEG0 INT_R_X5Y94/SE2A1 INT_R_X5Y95/ER1END1 INT_R_X5Y95/IMUX11 INT_R_X5Y95/IMUX3 INT_R_X5Y95/SE2BEG1 INT_R_X5Y97/EL1END2 INT_R_X5Y97/FAN_ALT5 INT_R_X5Y97/FAN_BOUNCE5 INT_R_X5Y97/IMUX20 INT_R_X5Y97/IMUX9 VBRK_X18Y96/VBRK_SW2A1 VBRK_X18Y98/VBRK_SE2A1 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y99/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X4Y100/INT_L.NN2END0->>IMUX_L8 INT_L_X4Y101/INT_L.NN2END3->>IMUX_L15 INT_L_X4Y101/INT_L.NN2END3->>IMUX_L7 INT_L_X4Y92/INT_L.WL1END0->>IMUX_L2 INT_L_X4Y92/INT_L.WL1END0->>IMUX_L24 INT_L_X4Y92/INT_L.WL1END0->>IMUX_L25 INT_L_X4Y92/INT_L.WL1END0->>IMUX_L41 INT_L_X4Y95/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X4Y95/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X4Y95/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_L_X4Y97/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X4Y97/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X4Y97/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X4Y97/INT_L.NN2END0->>NL1BEG_N3 INT_L_X4Y97/INT_L.NN2END0->>NN2BEG0 INT_L_X4Y97/INT_L.NN2END0->>NR1BEG0 INT_L_X4Y98/INT_L.NR1END0->>NN2BEG0 INT_L_X4Y99/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X4Y99/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X4Y99/INT_L.NN2END0->>IMUX_L1 INT_L_X4Y99/INT_L.NN2END0->>NL1BEG_N3 INT_L_X6Y93/INT_L.SL1END1->>SW2BEG1 INT_L_X6Y94/INT_L.SE2END1->>SL1BEG1 INT_R_X3Y95/INT_R.WR1END1->>IMUX42 INT_R_X5Y100/INT_R.NE2END3->>IMUX22 INT_R_X5Y100/INT_R.NE2END3->>NR1BEG3 INT_R_X5Y101/INT_R.NR1END3->>IMUX15 INT_R_X5Y101/INT_R.NR1END3->>IMUX22 INT_R_X5Y101/INT_R.NR1END3->>IMUX46 INT_R_X5Y101/INT_R.NR1END3->>IMUX6 INT_R_X5Y92/INT_R.SW2END1->>IMUX3 INT_R_X5Y92/INT_R.SW2END1->>WL1BEG0 INT_R_X5Y95/INT_R.ER1END1->>IMUX11 INT_R_X5Y95/INT_R.ER1END1->>IMUX3 INT_R_X5Y95/INT_R.ER1END1->>SE2BEG1 INT_R_X5Y97/INT_R.EL1END2->>FAN_ALT5 INT_R_X5Y97/INT_R.EL1END2->>IMUX20 INT_R_X5Y97/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y97/INT_R.FAN_BOUNCE5->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 27, 

r_reg[brdyn]__0 - 
wires: CLBLL_L_X4Y97/CLBLL_IMUX0 CLBLL_L_X4Y97/CLBLL_IMUX21 CLBLL_L_X4Y97/CLBLL_L_A3 CLBLL_L_X4Y97/CLBLL_L_C4 CLBLM_R_X5Y96/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y96/CLBLM_M_AMUX CLBLM_R_X5Y97/CLBLM_IMUX10 CLBLM_R_X5Y97/CLBLM_IMUX26 CLBLM_R_X5Y97/CLBLM_L_A4 CLBLM_R_X5Y97/CLBLM_L_B4 INT_L_X4Y97/FAN_ALT7 INT_L_X4Y97/FAN_BOUNCE7 INT_L_X4Y97/IMUX_L0 INT_L_X4Y97/IMUX_L21 INT_L_X4Y97/WR1END2 INT_R_X5Y96/LOGIC_OUTS20 INT_R_X5Y96/NL1BEG1 INT_R_X5Y97/IMUX10 INT_R_X5Y97/IMUX26 INT_R_X5Y97/NL1END1 INT_R_X5Y97/WR1BEG2 
pips: CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X5Y96/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X4Y97/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y97/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X4Y97/INT_L.WR1END2->>FAN_ALT7 INT_L_X4Y97/INT_L.WR1END2->>IMUX_L21 INT_R_X5Y96/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X5Y97/INT_R.NL1END1->>IMUX10 INT_R_X5Y97/INT_R.NL1END1->>IMUX26 INT_R_X5Y97/INT_R.NL1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

v[address][31] - 
wires: BRKH_INT_X3Y99/BRKH_INT_NW2BEG2 CLBLL_L_X2Y100/CLBLL_FAN6 CLBLL_L_X2Y100/CLBLL_L_CE CLBLL_L_X2Y93/CLBLL_FAN7 CLBLL_L_X2Y93/CLBLL_LL_CE CLBLL_L_X2Y95/CLBLL_FAN6 CLBLL_L_X2Y95/CLBLL_FAN7 CLBLL_L_X2Y95/CLBLL_LL_CE CLBLL_L_X2Y95/CLBLL_L_CE CLBLL_L_X2Y98/CLBLL_FAN6 CLBLL_L_X2Y98/CLBLL_L_CE CLBLL_L_X4Y89/CLBLL_FAN6 CLBLL_L_X4Y89/CLBLL_L_CE CLBLL_L_X4Y91/CLBLL_SE2A1 CLBLL_L_X4Y92/CLBLL_SW4END1 CLBLL_L_X4Y92/CLBLL_WW2END1 CLBLL_L_X4Y95/CLBLL_WW2END1 CLBLL_L_X4Y96/CLBLL_WW2END1 CLBLL_L_X4Y97/CLBLL_WR1END2 CLBLL_L_X4Y98/CLBLL_WR1END1 CLBLL_L_X4Y98/CLBLL_WW2A1 CLBLL_L_X4Y99/CLBLL_NW2A2 CLBLM_R_X3Y91/CLBLM_SE2A1 CLBLM_R_X3Y92/CLBLM_FAN6 CLBLM_R_X3Y92/CLBLM_L_CE CLBLM_R_X3Y92/CLBLM_SW4END1 CLBLM_R_X3Y92/CLBLM_WW2END1 CLBLM_R_X3Y95/CLBLM_FAN7 CLBLM_R_X3Y95/CLBLM_M_CE CLBLM_R_X3Y95/CLBLM_WW2END1 CLBLM_R_X3Y96/CLBLM_FAN7 CLBLM_R_X3Y96/CLBLM_M_CE CLBLM_R_X3Y96/CLBLM_WW2END1 CLBLM_R_X3Y97/CLBLM_FAN6 CLBLM_R_X3Y97/CLBLM_FAN7 CLBLM_R_X3Y97/CLBLM_L_CE CLBLM_R_X3Y97/CLBLM_M_CE CLBLM_R_X3Y97/CLBLM_WR1END2 CLBLM_R_X3Y98/CLBLM_FAN6 CLBLM_R_X3Y98/CLBLM_L_CE CLBLM_R_X3Y98/CLBLM_WR1END1 CLBLM_R_X3Y98/CLBLM_WW2A1 CLBLM_R_X3Y99/CLBLM_NW2A2 CLBLM_R_X5Y92/CLBLM_FAN6 CLBLM_R_X5Y92/CLBLM_L_CE CLBLM_R_X5Y93/CLBLM_FAN7 CLBLM_R_X5Y93/CLBLM_M_CE CLBLM_R_X5Y95/CLBLM_FAN6 CLBLM_R_X5Y95/CLBLM_FAN7 CLBLM_R_X5Y95/CLBLM_L_CE CLBLM_R_X5Y95/CLBLM_M_CE CLBLM_R_X5Y96/CLBLM_FAN6 CLBLM_R_X5Y96/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y96/CLBLM_L_CE CLBLM_R_X5Y96/CLBLM_M_B CLBLM_R_X5Y97/CLBLM_FAN7 CLBLM_R_X5Y97/CLBLM_M_CE CLBLM_R_X5Y98/CLBLM_FAN6 CLBLM_R_X5Y98/CLBLM_L_CE INT_L_X2Y100/FAN_ALT6 INT_L_X2Y100/FAN_L6 INT_L_X2Y100/NW2END2 INT_L_X2Y93/FAN_ALT7 INT_L_X2Y93/FAN_L7 INT_L_X2Y93/NN2BEG2 INT_L_X2Y93/NW2END2 INT_L_X2Y94/NN2A2 INT_L_X2Y95/FAN_ALT6 INT_L_X2Y95/FAN_ALT7 INT_L_X2Y95/FAN_BOUNCE7 INT_L_X2Y95/FAN_L6 INT_L_X2Y95/FAN_L7 INT_L_X2Y95/NN2END2 INT_L_X2Y98/FAN_ALT6 INT_L_X2Y98/FAN_L6 INT_L_X2Y98/WW2END1 INT_L_X4Y89/FAN_ALT6 INT_L_X4Y89/FAN_L6 INT_L_X4Y89/SS2END1 INT_L_X4Y90/SS2A1 INT_L_X4Y91/SE2END1 INT_L_X4Y91/SS2BEG1 INT_L_X4Y92/SW6E1 INT_L_X4Y92/WW2A1 INT_L_X4Y93/SW6D1 INT_L_X4Y94/SW6C1 INT_L_X4Y95/SW6B1 INT_L_X4Y95/WW2A1 INT_L_X4Y96/SW6A1 INT_L_X4Y96/WW2A1 INT_L_X4Y97/NL1BEG0 INT_L_X4Y97/NL1END_S3_0 INT_L_X4Y97/NW2END1 INT_L_X4Y97/WR1BEG2 INT_L_X4Y98/NL1END0 INT_L_X4Y98/NW2BEG2 INT_L_X4Y98/WR1BEG1 INT_L_X4Y98/WR1END2 INT_L_X4Y98/WW2BEG1 INT_L_X4Y99/NW2A2 INT_R_X3Y100/NW2A2 INT_R_X3Y91/SE2A1 INT_R_X3Y92/FAN6 INT_R_X3Y92/FAN_ALT6 INT_R_X3Y92/NW2BEG2 INT_R_X3Y92/SE2BEG1 INT_R_X3Y92/SW6END1 INT_R_X3Y92/WW2END1 INT_R_X3Y93/NW2A2 INT_R_X3Y95/FAN7 INT_R_X3Y95/FAN_ALT7 INT_R_X3Y95/WW2END1 INT_R_X3Y96/FAN7 INT_R_X3Y96/FAN_ALT7 INT_R_X3Y96/WW2END1 INT_R_X3Y97/FAN6 INT_R_X3Y97/FAN7 INT_R_X3Y97/FAN_ALT6 INT_R_X3Y97/FAN_ALT7 INT_R_X3Y97/FAN_BOUNCE7 INT_R_X3Y97/WR1END2 INT_R_X3Y98/FAN6 INT_R_X3Y98/FAN_ALT6 INT_R_X3Y98/WR1END1 INT_R_X3Y98/WW2A1 INT_R_X3Y99/NW2BEG2 INT_R_X3Y99/NW2END2 INT_R_X5Y92/FAN6 INT_R_X5Y92/FAN_ALT6 INT_R_X5Y92/SL1END1 INT_R_X5Y92/WW2BEG1 INT_R_X5Y93/FAN7 INT_R_X5Y93/FAN_ALT7 INT_R_X5Y93/SL1BEG1 INT_R_X5Y93/SS2END1 INT_R_X5Y94/SS2A1 INT_R_X5Y95/BYP_ALT4 INT_R_X5Y95/BYP_BOUNCE4 INT_R_X5Y95/FAN6 INT_R_X5Y95/FAN7 INT_R_X5Y95/FAN_ALT6 INT_R_X5Y95/FAN_ALT7 INT_R_X5Y95/SL1END1 INT_R_X5Y95/SS2BEG1 INT_R_X5Y95/WW2BEG1 INT_R_X5Y96/FAN6 INT_R_X5Y96/FAN_ALT6 INT_R_X5Y96/LOGIC_OUTS13 INT_R_X5Y96/NN2BEG1 INT_R_X5Y96/NW2BEG1 INT_R_X5Y96/SL1BEG1 INT_R_X5Y96/SW6BEG1 INT_R_X5Y96/WW2BEG1 INT_R_X5Y97/FAN7 INT_R_X5Y97/FAN_ALT7 INT_R_X5Y97/NN2A1 INT_R_X5Y97/NW2A1 INT_R_X5Y97/SR1END1 INT_R_X5Y98/FAN6 INT_R_X5Y98/FAN_ALT6 INT_R_X5Y98/NN2END1 INT_R_X5Y98/SR1BEG1 INT_R_X5Y98/WR1BEG2 
pips: CLBLL_L_X2Y100/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X2Y93/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X2Y95/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X2Y95/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X2Y98/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y89/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X3Y92/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y95/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y96/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y97/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y97/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y98/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y92/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y93/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y95/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y95/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y96/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y96/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y97/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y98/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X2Y100/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y100/INT_L.NW2END2->>FAN_ALT6 INT_L_X2Y93/INT_L.FAN_ALT7->>FAN_L7 INT_L_X2Y93/INT_L.NW2END2->>FAN_ALT7 INT_L_X2Y93/INT_L.NW2END2->>NN2BEG2 INT_L_X2Y95/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y95/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X2Y95/INT_L.FAN_ALT7->>FAN_L7 INT_L_X2Y95/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X2Y95/INT_L.NN2END2->>FAN_ALT7 INT_L_X2Y98/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y98/INT_L.WW2END1->>FAN_ALT6 INT_L_X4Y89/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y89/INT_L.SS2END1->>FAN_ALT6 INT_L_X4Y91/INT_L.SE2END1->>SS2BEG1 INT_L_X4Y97/INT_L.NW2END1->>NL1BEG0 INT_L_X4Y97/INT_L.NW2END1->>WR1BEG2 INT_L_X4Y98/INT_L.NL1END0->>WR1BEG1 INT_L_X4Y98/INT_L.WR1END2->>NW2BEG2 INT_L_X4Y98/INT_L.WR1END2->>WW2BEG1 INT_R_X3Y92/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y92/INT_R.SW6END1->>NW2BEG2 INT_R_X3Y92/INT_R.SW6END1->>SE2BEG1 INT_R_X3Y92/INT_R.WW2END1->>FAN_ALT6 INT_R_X3Y95/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y95/INT_R.WW2END1->>FAN_ALT7 INT_R_X3Y96/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y96/INT_R.WW2END1->>FAN_ALT7 INT_R_X3Y97/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y97/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y97/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y97/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X3Y97/INT_R.WR1END2->>FAN_ALT7 INT_R_X3Y98/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y98/INT_R.WR1END1->>FAN_ALT6 INT_R_X3Y99/INT_R.NW2END2->>NW2BEG2 INT_R_X5Y92/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y92/INT_R.SL1END1->>FAN_ALT6 INT_R_X5Y92/INT_R.SL1END1->>WW2BEG1 INT_R_X5Y93/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y93/INT_R.SS2END1->>FAN_ALT7 INT_R_X5Y93/INT_R.SS2END1->>SL1BEG1 INT_R_X5Y95/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y95/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X5Y95/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y95/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y95/INT_R.SL1END1->>BYP_ALT4 INT_R_X5Y95/INT_R.SL1END1->>FAN_ALT6 INT_R_X5Y95/INT_R.SL1END1->>SS2BEG1 INT_R_X5Y95/INT_R.SL1END1->>WW2BEG1 INT_R_X5Y96/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y96/INT_R.LOGIC_OUTS13->>FAN_ALT6 INT_R_X5Y96/INT_R.LOGIC_OUTS13->>NN2BEG1 INT_R_X5Y96/INT_R.LOGIC_OUTS13->>NW2BEG1 INT_R_X5Y96/INT_R.LOGIC_OUTS13->>SL1BEG1 INT_R_X5Y96/INT_R.LOGIC_OUTS13->>SW6BEG1 INT_R_X5Y96/INT_R.LOGIC_OUTS13->>WW2BEG1 INT_R_X5Y97/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y97/INT_R.SR1END1->>FAN_ALT7 INT_R_X5Y98/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y98/INT_R.NN2END1->>FAN_ALT6 INT_R_X5Y98/INT_R.NN2END1->>SR1BEG1 INT_R_X5Y98/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 32, 

r[address][31]_i_3_n_0 - 
wires: CLBLL_L_X4Y92/CLBLL_SW2A2 CLBLL_L_X4Y93/CLBLL_SE2A2 CLBLL_L_X4Y95/CLBLL_IMUX17 CLBLL_L_X4Y95/CLBLL_LL_B3 CLBLL_L_X4Y95/CLBLL_NE2A2 CLBLM_R_X3Y91/CLBLM_IMUX45 CLBLM_R_X3Y91/CLBLM_M_D2 CLBLM_R_X3Y92/CLBLM_IMUX14 CLBLM_R_X3Y92/CLBLM_L_B1 CLBLM_R_X3Y92/CLBLM_SW2A2 CLBLM_R_X3Y93/CLBLM_SE2A2 CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y94/CLBLM_L_AMUX CLBLM_R_X3Y95/CLBLM_NE2A2 CLBLM_R_X5Y93/CLBLM_IMUX19 CLBLM_R_X5Y93/CLBLM_IMUX31 CLBLM_R_X5Y93/CLBLM_L_B2 CLBLM_R_X5Y93/CLBLM_M_C5 CLBLM_R_X5Y96/CLBLM_IMUX18 CLBLM_R_X5Y96/CLBLM_M_B2 INT_L_X4Y92/SW2A2 INT_L_X4Y93/EL1BEG1 INT_L_X4Y93/ER1BEG3 INT_L_X4Y93/SE2END2 INT_L_X4Y93/SW2BEG2 INT_L_X4Y95/FAN_ALT5 INT_L_X4Y95/FAN_BOUNCE5 INT_L_X4Y95/IMUX_L17 INT_L_X4Y95/NE2END2 INT_R_X3Y91/IMUX45 INT_R_X3Y91/SL1END2 INT_R_X3Y92/IMUX14 INT_R_X3Y92/SL1BEG2 INT_R_X3Y92/SW2END2 INT_R_X3Y93/SE2A2 INT_R_X3Y94/LOGIC_OUTS16 INT_R_X3Y94/NE2BEG2 INT_R_X3Y94/SE2BEG2 INT_R_X3Y95/NE2A2 INT_R_X5Y93/EL1END1 INT_R_X5Y93/ER1END3 INT_R_X5Y93/IMUX19 INT_R_X5Y93/IMUX31 INT_R_X5Y93/NR1BEG1 INT_R_X5Y94/ER1END_N3_3 INT_R_X5Y94/NN2BEG1 INT_R_X5Y94/NR1END1 INT_R_X5Y95/NN2A1 INT_R_X5Y96/IMUX18 INT_R_X5Y96/NN2END1 
pips: CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X3Y94/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X4Y93/INT_L.SE2END2->>EL1BEG1 INT_L_X4Y93/INT_L.SE2END2->>ER1BEG3 INT_L_X4Y93/INT_L.SE2END2->>SW2BEG2 INT_L_X4Y95/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y95/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X4Y95/INT_L.NE2END2->>FAN_ALT5 INT_R_X3Y91/INT_R.SL1END2->>IMUX45 INT_R_X3Y92/INT_R.SW2END2->>IMUX14 INT_R_X3Y92/INT_R.SW2END2->>SL1BEG2 INT_R_X3Y94/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X3Y94/INT_R.LOGIC_OUTS16->>SE2BEG2 INT_R_X5Y93/INT_R.EL1END1->>IMUX19 INT_R_X5Y93/INT_R.EL1END1->>NR1BEG1 INT_R_X5Y93/INT_R.ER1END3->>IMUX31 INT_R_X5Y94/INT_R.NR1END1->>NN2BEG1 INT_R_X5Y96/INT_R.NN2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[ws_n_0_][3] - 
wires: CLBLL_L_X4Y100/CLBLL_IMUX10 CLBLL_L_X4Y100/CLBLL_L_A4 CLBLL_L_X4Y100/CLBLL_SE2A1 CLBLL_L_X4Y101/CLBLL_ER1BEG2 CLBLL_L_X4Y101/CLBLL_IMUX6 CLBLL_L_X4Y101/CLBLL_L_A1 CLBLM_R_X3Y100/CLBLM_SE2A1 CLBLM_R_X3Y101/CLBLM_ER1BEG2 CLBLM_R_X3Y101/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y101/CLBLM_L_BQ CLBLM_R_X5Y100/CLBLM_IMUX44 CLBLM_R_X5Y100/CLBLM_IMUX6 CLBLM_R_X5Y100/CLBLM_L_A1 CLBLM_R_X5Y100/CLBLM_M_D4 CLBLM_R_X5Y102/CLBLM_IMUX5 CLBLM_R_X5Y102/CLBLM_L_A6 INT_L_X4Y100/ER1BEG2 INT_L_X4Y100/IMUX_L10 INT_L_X4Y100/SE2END1 INT_L_X4Y101/ER1END2 INT_L_X4Y101/IMUX_L6 INT_L_X4Y101/NE2BEG2 INT_L_X4Y102/NE2A2 INT_R_X3Y100/SE2A1 INT_R_X3Y101/ER1BEG2 INT_R_X3Y101/LOGIC_OUTS1 INT_R_X3Y101/SE2BEG1 INT_R_X5Y100/ER1END2 INT_R_X5Y100/IMUX44 INT_R_X5Y100/IMUX6 INT_R_X5Y102/IMUX5 INT_R_X5Y102/NE2END2 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X3Y101/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y102/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X4Y100/INT_L.SE2END1->>ER1BEG2 INT_L_X4Y100/INT_L.SE2END1->>IMUX_L10 INT_L_X4Y101/INT_L.ER1END2->>IMUX_L6 INT_L_X4Y101/INT_L.ER1END2->>NE2BEG2 INT_R_X3Y101/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X3Y101/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_R_X5Y100/INT_R.ER1END2->>IMUX44 INT_R_X5Y100/INT_R.ER1END2->>IMUX6 INT_R_X5Y102/INT_R.NE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[ws_n_0_][1] - 
wires: CLBLL_L_X4Y100/CLBLL_IMUX23 CLBLL_L_X4Y100/CLBLL_IMUX9 CLBLL_L_X4Y100/CLBLL_L_A5 CLBLL_L_X4Y100/CLBLL_L_C3 CLBLL_L_X4Y101/CLBLL_IMUX0 CLBLL_L_X4Y101/CLBLL_L_A3 CLBLM_R_X5Y100/CLBLM_IMUX10 CLBLM_R_X5Y100/CLBLM_IMUX38 CLBLM_R_X5Y100/CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y100/CLBLM_L_A4 CLBLM_R_X5Y100/CLBLM_M_BQ CLBLM_R_X5Y100/CLBLM_M_D3 CLBLM_R_X5Y102/CLBLM_IMUX9 CLBLM_R_X5Y102/CLBLM_L_A5 INT_L_X4Y100/IMUX_L23 INT_L_X4Y100/IMUX_L9 INT_L_X4Y100/NL1BEG0 INT_L_X4Y100/NL1END_S3_0 INT_L_X4Y100/WL1END0 INT_L_X4Y101/IMUX_L0 INT_L_X4Y101/NE2BEG0 INT_L_X4Y101/NL1END0 INT_L_X4Y102/NE2A0 INT_R_X5Y100/BYP_ALT4 INT_R_X5Y100/BYP_BOUNCE4 INT_R_X5Y100/IMUX10 INT_R_X5Y100/IMUX38 INT_R_X5Y100/LOGIC_OUTS5 INT_R_X5Y100/WL1BEG0 INT_R_X5Y101/NE2END_S3_0 INT_R_X5Y102/IMUX9 INT_R_X5Y102/NE2END0 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y100/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y102/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X4Y100/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X4Y100/INT_L.WL1END0->>IMUX_L9 INT_L_X4Y100/INT_L.WL1END0->>NL1BEG0 INT_L_X4Y101/INT_L.NL1END0->>IMUX_L0 INT_L_X4Y101/INT_L.NL1END0->>NE2BEG0 INT_R_X5Y100/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y100/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X5Y100/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X5Y100/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X5Y100/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_R_X5Y102/INT_R.NE2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_reg[ws_n_0_][2] - 
wires: CLBLL_L_X4Y100/CLBLL_EL1BEG3 CLBLL_L_X4Y100/CLBLL_IMUX6 CLBLL_L_X4Y100/CLBLL_L_A1 CLBLL_L_X4Y101/CLBLL_ER1BEG1 CLBLL_L_X4Y101/CLBLL_IMUX3 CLBLL_L_X4Y101/CLBLL_L_A2 CLBLM_R_X3Y100/CLBLM_EL1BEG3 CLBLM_R_X3Y101/CLBLM_ER1BEG1 CLBLM_R_X3Y101/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y101/CLBLM_L_AQ CLBLM_R_X5Y100/CLBLM_IMUX3 CLBLM_R_X5Y100/CLBLM_IMUX47 CLBLM_R_X5Y100/CLBLM_L_A2 CLBLM_R_X5Y100/CLBLM_M_D5 CLBLM_R_X5Y102/CLBLM_IMUX3 CLBLM_R_X5Y102/CLBLM_L_A2 INT_L_X4Y100/EL1END3 INT_L_X4Y100/IMUX_L6 INT_L_X4Y100/SE2A1 INT_L_X4Y101/ER1END1 INT_L_X4Y101/IMUX_L3 INT_L_X4Y101/NE2BEG1 INT_L_X4Y101/SE2BEG1 INT_L_X4Y102/NE2A1 INT_R_X3Y100/EL1BEG3 INT_R_X3Y101/EL1BEG_N3 INT_R_X3Y101/ER1BEG1 INT_R_X3Y101/LOGIC_OUTS0 INT_R_X5Y100/BYP_ALT5 INT_R_X5Y100/BYP_BOUNCE5 INT_R_X5Y100/IMUX3 INT_R_X5Y100/IMUX47 INT_R_X5Y100/SE2END1 INT_R_X5Y102/IMUX3 INT_R_X5Y102/NE2END1 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y101/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y102/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X4Y100/INT_L.EL1END3->>IMUX_L6 INT_L_X4Y101/INT_L.ER1END1->>IMUX_L3 INT_L_X4Y101/INT_L.ER1END1->>NE2BEG1 INT_L_X4Y101/INT_L.ER1END1->>SE2BEG1 INT_R_X3Y101/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X3Y101/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X5Y100/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y100/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X5Y100/INT_R.SE2END1->>BYP_ALT5 INT_R_X5Y100/INT_R.SE2END1->>IMUX3 INT_R_X5Y102/INT_R.NE2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

r_reg[ws_n_0_][0] - 
wires: BRKH_INT_X4Y99/BRKH_INT_FAN_BOUNCE_S3_2 CLBLL_L_X4Y100/CLBLL_IMUX24 CLBLL_L_X4Y100/CLBLL_IMUX3 CLBLL_L_X4Y100/CLBLL_IMUX33 CLBLL_L_X4Y100/CLBLL_LL_B5 CLBLL_L_X4Y100/CLBLL_L_A2 CLBLL_L_X4Y100/CLBLL_L_C1 CLBLL_L_X4Y101/CLBLL_IMUX9 CLBLL_L_X4Y101/CLBLL_L_A5 CLBLM_R_X5Y100/CLBLM_IMUX45 CLBLM_R_X5Y100/CLBLM_IMUX9 CLBLM_R_X5Y100/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y100/CLBLM_L_A5 CLBLM_R_X5Y100/CLBLM_M_AQ CLBLM_R_X5Y100/CLBLM_M_D2 CLBLM_R_X5Y101/CLBLM_IMUX20 CLBLM_R_X5Y101/CLBLM_IMUX36 CLBLM_R_X5Y101/CLBLM_L_C2 CLBLM_R_X5Y101/CLBLM_L_D2 CLBLM_R_X5Y102/CLBLM_IMUX10 CLBLM_R_X5Y102/CLBLM_L_A4 INT_L_X4Y100/FAN_ALT2 INT_L_X4Y100/FAN_BOUNCE2 INT_L_X4Y100/IMUX_L24 INT_L_X4Y100/IMUX_L3 INT_L_X4Y100/IMUX_L33 INT_L_X4Y100/WR1END1 INT_L_X4Y100/WR1END_S1_0 INT_L_X4Y101/IMUX_L9 INT_L_X4Y101/WR1END0 INT_L_X4Y99/FAN_BOUNCE_S3_2 INT_R_X5Y100/IMUX45 INT_R_X5Y100/IMUX9 INT_R_X5Y100/LOGIC_OUTS4 INT_R_X5Y100/NL1BEG2 INT_R_X5Y100/NL1BEG_N3 INT_R_X5Y100/WR1BEG1 INT_R_X5Y100/WR1BEG_S0 INT_R_X5Y101/IMUX20 INT_R_X5Y101/IMUX36 INT_R_X5Y101/NL1BEG1 INT_R_X5Y101/NL1END2 INT_R_X5Y101/WR1BEG0 INT_R_X5Y102/IMUX10 INT_R_X5Y102/NL1END1 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y100/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y102/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X4Y100/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y100/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X4Y100/INT_L.WR1END1->>FAN_ALT2 INT_L_X4Y100/INT_L.WR1END1->>IMUX_L3 INT_L_X4Y100/INT_L.WR1END1->>IMUX_L33 INT_L_X4Y101/INT_L.WR1END0->>IMUX_L9 INT_R_X5Y100/INT_R.LOGIC_OUTS4->>IMUX9 INT_R_X5Y100/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X5Y100/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X5Y100/INT_R.NL1BEG_N3->>IMUX45 INT_R_X5Y100/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X5Y100/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X5Y101/INT_R.NL1END2->>IMUX20 INT_R_X5Y101/INT_R.NL1END2->>IMUX36 INT_R_X5Y101/INT_R.NL1END2->>NL1BEG1 INT_R_X5Y102/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

v[address]0 - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_SE4C1 BRAM_L_X6Y90/BRAM_SE4C1_1 BRAM_L_X6Y90/BRAM_SW2A1_0 CLBLL_L_X4Y91/CLBLL_FAN6 CLBLL_L_X4Y91/CLBLL_L_CE CLBLL_L_X4Y95/CLBLL_FAN6 CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS19 CLBLL_L_X4Y95/CLBLL_L_CE CLBLL_L_X4Y95/CLBLL_L_D CLBLL_L_X4Y95/CLBLL_L_DMUX CLBLM_R_X5Y90/CLBLM_SW2A1 CLBLM_R_X5Y91/CLBLM_SE4C1 INT_L_X4Y91/FAN_ALT6 INT_L_X4Y91/FAN_L6 INT_L_X4Y91/NW2END2 INT_L_X4Y95/FAN_ALT1 INT_L_X4Y95/FAN_ALT6 INT_L_X4Y95/FAN_BOUNCE1 INT_L_X4Y95/FAN_L6 INT_L_X4Y95/LOGIC_OUTS_L11 INT_L_X4Y95/LOGIC_OUTS_L19 INT_L_X4Y95/SE6BEG1 INT_L_X6Y90/SW2A1 INT_L_X6Y91/SE6END1 INT_L_X6Y91/SW2BEG1 INT_R_X5Y90/NW2BEG2 INT_R_X5Y90/SW2END1 INT_R_X5Y91/NW2A2 INT_R_X5Y91/SE6E1 INT_R_X5Y92/SE6D1 INT_R_X5Y93/SE6C1 INT_R_X5Y94/SE6B1 INT_R_X5Y95/SE6A1 VBRK_X18Y94/VBRK_SW2A1 VBRK_X18Y95/VBRK_SE4C1 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y95/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X4Y91/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y91/INT_L.NW2END2->>FAN_ALT6 INT_L_X4Y95/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y95/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y95/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X4Y95/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 INT_L_X4Y95/INT_L.LOGIC_OUTS_L19->>SE6BEG1 INT_L_X6Y91/INT_L.SE6END1->>SW2BEG1 INT_R_X5Y90/INT_R.SW2END1->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

ri[bdrive][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bdrive][3]_i_5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_SE2A0 BRAM_L_X6Y90/BRAM_SW2A0_2 BRAM_L_X6Y95/BRAM_SE2A0_1 CLBLL_L_X4Y86/CLBLL_IMUX2 CLBLL_L_X4Y86/CLBLL_LL_A2 CLBLL_L_X4Y86/CLBLL_WW2END1 CLBLM_R_X3Y86/CLBLM_IMUX3 CLBLM_R_X3Y86/CLBLM_L_A2 CLBLM_R_X3Y86/CLBLM_WW2END1 CLBLM_R_X5Y86/CLBLM_IMUX11 CLBLM_R_X5Y86/CLBLM_IMUX3 CLBLM_R_X5Y86/CLBLM_L_A2 CLBLM_R_X5Y86/CLBLM_M_A4 CLBLM_R_X5Y92/CLBLM_IMUX9 CLBLM_R_X5Y92/CLBLM_L_A5 CLBLM_R_X5Y92/CLBLM_SW2A0 CLBLM_R_X5Y96/CLBLM_SE2A0 CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y97/CLBLM_M_A INT_L_X4Y86/IMUX_L2 INT_L_X4Y86/WL1END0 INT_L_X4Y86/WW2A1 INT_L_X6Y92/SW2A0 INT_L_X6Y93/SL1END0 INT_L_X6Y93/SW2BEG0 INT_L_X6Y94/SL1BEG0 INT_L_X6Y94/SS2END0 INT_L_X6Y95/SS2A0 INT_L_X6Y96/SE2END0 INT_L_X6Y96/SS2BEG0 INT_R_X3Y86/IMUX3 INT_R_X3Y86/WW2END1 INT_R_X5Y86/IMUX11 INT_R_X5Y86/IMUX3 INT_R_X5Y86/SS2END1 INT_R_X5Y86/WL1BEG0 INT_R_X5Y86/WW2BEG1 INT_R_X5Y87/SS2A1 INT_R_X5Y88/SR1END1 INT_R_X5Y88/SS2BEG1 INT_R_X5Y89/SR1BEG1 INT_R_X5Y89/SS2END0 INT_R_X5Y90/SS2A0 INT_R_X5Y91/SS2BEG0 INT_R_X5Y91/SS6END0 INT_R_X5Y92/IMUX9 INT_R_X5Y92/SS6E0 INT_R_X5Y92/SW2END0 INT_R_X5Y93/SS6D0 INT_R_X5Y94/SS6C0 INT_R_X5Y95/SS6B0 INT_R_X5Y96/SE2A0 INT_R_X5Y96/SS6A0 INT_R_X5Y97/LOGIC_OUTS12 INT_R_X5Y97/SE2BEG0 INT_R_X5Y97/SS6BEG0 VBRK_X18Y100/VBRK_SE2A0 VBRK_X18Y96/VBRK_SW2A0 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y97/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X4Y86/INT_L.WL1END0->>IMUX_L2 INT_L_X6Y93/INT_L.SL1END0->>SW2BEG0 INT_L_X6Y94/INT_L.SS2END0->>SL1BEG0 INT_L_X6Y96/INT_L.SE2END0->>SS2BEG0 INT_R_X3Y86/INT_R.WW2END1->>IMUX3 INT_R_X5Y86/INT_R.SS2END1->>IMUX11 INT_R_X5Y86/INT_R.SS2END1->>IMUX3 INT_R_X5Y86/INT_R.SS2END1->>WL1BEG0 INT_R_X5Y86/INT_R.SS2END1->>WW2BEG1 INT_R_X5Y88/INT_R.SR1END1->>SS2BEG1 INT_R_X5Y89/INT_R.SS2END0->>SR1BEG1 INT_R_X5Y91/INT_R.SS6END0->>SS2BEG0 INT_R_X5Y92/INT_R.SW2END0->>IMUX9 INT_R_X5Y97/INT_R.LOGIC_OUTS12->>SE2BEG0 INT_R_X5Y97/INT_R.LOGIC_OUTS12->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[bdrive][3]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y86/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X6Y87/INT_INTERFACE_SE4C2 BRAM_L_X6Y85/BRAM_SE4C2_2 BRAM_L_X6Y85/BRAM_SW2A2_1 CLBLL_L_X4Y86/CLBLL_IMUX11 CLBLL_L_X4Y86/CLBLL_LL_A4 CLBLL_L_X4Y86/CLBLL_WL1END0 CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS10 CLBLL_L_X4Y91/CLBLL_L_C CLBLM_R_X3Y86/CLBLM_IMUX9 CLBLM_R_X3Y86/CLBLM_L_A5 CLBLM_R_X3Y86/CLBLM_WL1END0 CLBLM_R_X5Y86/CLBLM_IMUX10 CLBLM_R_X5Y86/CLBLM_IMUX2 CLBLM_R_X5Y86/CLBLM_L_A4 CLBLM_R_X5Y86/CLBLM_M_A2 CLBLM_R_X5Y86/CLBLM_SW2A2 CLBLM_R_X5Y87/CLBLM_SE4C2 CLBLM_R_X5Y92/CLBLM_IMUX12 CLBLM_R_X5Y92/CLBLM_M_B6 INT_L_X4Y86/IMUX_L11 INT_L_X4Y86/WL1BEG0 INT_L_X4Y86/WL1END1 INT_L_X4Y91/LOGIC_OUTS_L10 INT_L_X4Y91/NE2BEG2 INT_L_X4Y91/SE6BEG2 INT_L_X4Y92/NE2A2 INT_L_X6Y86/SW2A2 INT_L_X6Y87/SE6END2 INT_L_X6Y87/SW2BEG2 INT_R_X3Y86/IMUX9 INT_R_X3Y86/WL1END0 INT_R_X5Y86/FAN_ALT1 INT_R_X5Y86/FAN_BOUNCE1 INT_R_X5Y86/IMUX10 INT_R_X5Y86/IMUX2 INT_R_X5Y86/SW2END2 INT_R_X5Y86/WL1BEG1 INT_R_X5Y87/SE6E2 INT_R_X5Y88/SE6D2 INT_R_X5Y89/SE6C2 INT_R_X5Y90/SE6B2 INT_R_X5Y91/SE6A2 INT_R_X5Y92/IMUX12 INT_R_X5Y92/NE2END2 VBRK_X18Y90/VBRK_SW2A2 VBRK_X18Y91/VBRK_SE4C2 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X4Y86/INT_L.WL1END1->>IMUX_L11 INT_L_X4Y86/INT_L.WL1END1->>WL1BEG0 INT_L_X4Y91/INT_L.LOGIC_OUTS_L10->>NE2BEG2 INT_L_X4Y91/INT_L.LOGIC_OUTS_L10->>SE6BEG2 INT_L_X6Y87/INT_L.SE6END2->>SW2BEG2 INT_R_X3Y86/INT_R.WL1END0->>IMUX9 INT_R_X5Y86/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y86/INT_R.FAN_BOUNCE1->>IMUX10 INT_R_X5Y86/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X5Y86/INT_R.SW2END2->>FAN_ALT1 INT_R_X5Y86/INT_R.SW2END2->>WL1BEG1 INT_R_X5Y92/INT_R.NE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[bdrive][1]_i_2_n_0 - 
wires: CLBLL_L_X4Y86/CLBLL_EE2BEG0 CLBLM_R_X3Y86/CLBLM_EE2BEG0 CLBLM_R_X3Y86/CLBLM_IMUX10 CLBLM_R_X3Y86/CLBLM_L_A4 CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y90/CLBLM_L_A CLBLM_R_X5Y86/CLBLM_IMUX8 CLBLM_R_X5Y86/CLBLM_M_A5 INT_L_X4Y86/EE2A0 INT_R_X3Y86/EE2BEG0 INT_R_X3Y86/IMUX10 INT_R_X3Y86/SS2END0 INT_R_X3Y87/SS2A0 INT_R_X3Y88/SS2BEG0 INT_R_X3Y88/SS2END0 INT_R_X3Y89/SS2A0 INT_R_X3Y90/LOGIC_OUTS8 INT_R_X3Y90/SS2BEG0 INT_R_X5Y86/EE2END0 INT_R_X5Y86/IMUX8 
pips: CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y90/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X3Y86/INT_R.SS2END0->>EE2BEG0 INT_R_X3Y86/INT_R.SS2END0->>IMUX10 INT_R_X3Y88/INT_R.SS2END0->>SS2BEG0 INT_R_X3Y90/INT_R.LOGIC_OUTS8->>SS2BEG0 INT_R_X5Y86/INT_R.EE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[bdrive][3]_i_2_n_0 - 
wires: CLBLL_L_X4Y86/CLBLL_ER1BEG1 CLBLL_L_X4Y86/CLBLL_IMUX4 CLBLL_L_X4Y86/CLBLL_LL_A6 CLBLL_L_X4Y91/CLBLL_IMUX40 CLBLL_L_X4Y91/CLBLL_LL_D1 CLBLL_L_X4Y91/CLBLL_SE2A0 CLBLL_L_X4Y93/CLBLL_IMUX17 CLBLL_L_X4Y93/CLBLL_LL_B3 CLBLL_L_X4Y93/CLBLL_NE2A0 CLBLM_R_X3Y86/CLBLM_ER1BEG1 CLBLM_R_X3Y86/CLBLM_IMUX5 CLBLM_R_X3Y86/CLBLM_L_A6 CLBLM_R_X3Y91/CLBLM_SE2A0 CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y92/CLBLM_L_A CLBLM_R_X3Y93/CLBLM_NE2A0 CLBLM_R_X5Y86/CLBLM_IMUX6 CLBLM_R_X5Y86/CLBLM_IMUX7 CLBLM_R_X5Y86/CLBLM_L_A1 CLBLM_R_X5Y86/CLBLM_M_A1 INT_L_X2Y85/WL1END3 INT_L_X2Y86/EL1BEG2 INT_L_X2Y86/NL1BEG_N3 INT_L_X2Y86/WL1END_N1_3 INT_L_X4Y86/ER1BEG2 INT_L_X4Y86/ER1END1 INT_L_X4Y86/IMUX_L4 INT_L_X4Y91/IMUX_L40 INT_L_X4Y91/SE2END0 INT_L_X4Y92/NE2END_S3_0 INT_L_X4Y93/IMUX_L17 INT_L_X4Y93/NE2END0 INT_R_X3Y85/WL1BEG3 INT_R_X3Y86/EL1END2 INT_R_X3Y86/ER1BEG1 INT_R_X3Y86/IMUX5 INT_R_X3Y86/SS6END0 INT_R_X3Y86/WL1BEG_N3 INT_R_X3Y87/SS6E0 INT_R_X3Y88/SS6D0 INT_R_X3Y89/SS6C0 INT_R_X3Y90/SS6B0 INT_R_X3Y91/SE2A0 INT_R_X3Y91/SS6A0 INT_R_X3Y92/LOGIC_OUTS8 INT_R_X3Y92/NE2BEG0 INT_R_X3Y92/SE2BEG0 INT_R_X3Y92/SS6BEG0 INT_R_X3Y93/NE2A0 INT_R_X5Y86/BYP_ALT3 INT_R_X5Y86/BYP_BOUNCE3 INT_R_X5Y86/ER1END2 INT_R_X5Y86/IMUX6 INT_R_X5Y86/IMUX7 INT_R_X5Y87/BYP_BOUNCE_N3_3 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X3Y86/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y92/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X2Y86/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X2Y86/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X4Y86/INT_L.ER1END1->>ER1BEG2 INT_L_X4Y86/INT_L.ER1END1->>IMUX_L4 INT_L_X4Y91/INT_L.SE2END0->>IMUX_L40 INT_L_X4Y93/INT_L.NE2END0->>IMUX_L17 INT_R_X3Y86/INT_R.EL1END2->>IMUX5 INT_R_X3Y86/INT_R.SS6END0->>ER1BEG1 INT_R_X3Y86/INT_R.SS6END0->>WL1BEG_N3 INT_R_X3Y92/INT_R.LOGIC_OUTS8->>NE2BEG0 INT_R_X3Y92/INT_R.LOGIC_OUTS8->>SE2BEG0 INT_R_X3Y92/INT_R.LOGIC_OUTS8->>SS6BEG0 INT_R_X5Y86/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y86/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X5Y86/INT_R.ER1END2->>BYP_ALT3 INT_R_X5Y86/INT_R.ER1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

ri[bdrive][1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[size_n_0_][1] - 
wires: CLBLL_L_X4Y90/CLBLL_ER1BEG3 CLBLL_L_X4Y90/CLBLL_IMUX19 CLBLL_L_X4Y90/CLBLL_IMUX30 CLBLL_L_X4Y90/CLBLL_IMUX43 CLBLL_L_X4Y90/CLBLL_LL_D6 CLBLL_L_X4Y90/CLBLL_L_B2 CLBLL_L_X4Y90/CLBLL_L_C5 CLBLL_L_X4Y93/CLBLL_IMUX1 CLBLL_L_X4Y93/CLBLL_LL_A3 CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y93/CLBLL_L_BMUX CLBLL_L_X4Y93/CLBLL_WW2A3 CLBLM_R_X3Y90/CLBLM_ER1BEG3 CLBLM_R_X3Y90/CLBLM_IMUX6 CLBLM_R_X3Y90/CLBLM_L_A1 CLBLM_R_X3Y91/CLBLM_IMUX36 CLBLM_R_X3Y91/CLBLM_L_D2 CLBLM_R_X3Y92/CLBLM_IMUX41 CLBLM_R_X3Y92/CLBLM_L_D1 CLBLM_R_X3Y93/CLBLM_IMUX30 CLBLM_R_X3Y93/CLBLM_L_C5 CLBLM_R_X3Y93/CLBLM_WW2A3 CLBLM_R_X3Y94/CLBLM_IMUX2 CLBLM_R_X3Y94/CLBLM_M_A2 CLBLM_R_X5Y90/CLBLM_IMUX15 CLBLM_R_X5Y90/CLBLM_IMUX7 CLBLM_R_X5Y90/CLBLM_M_A1 CLBLM_R_X5Y90/CLBLM_M_B1 CLBLM_R_X5Y91/CLBLM_IMUX15 CLBLM_R_X5Y91/CLBLM_IMUX23 CLBLM_R_X5Y91/CLBLM_L_C3 CLBLM_R_X5Y91/CLBLM_M_B1 INT_L_X2Y93/ER1BEG_S0 INT_L_X2Y93/WW2END3 INT_L_X2Y94/ER1BEG0 INT_L_X2Y94/WW2END_N0_3 INT_L_X4Y90/ER1END3 INT_L_X4Y90/FAN_ALT3 INT_L_X4Y90/FAN_BOUNCE3 INT_L_X4Y90/IMUX_L19 INT_L_X4Y90/IMUX_L30 INT_L_X4Y90/IMUX_L43 INT_L_X4Y90/NE2BEG3 INT_L_X4Y91/ER1END_N3_3 INT_L_X4Y91/NE2A3 INT_L_X4Y93/IMUX_L1 INT_L_X4Y93/LOGIC_OUTS_L17 INT_L_X4Y93/SR1BEG_S0 INT_L_X4Y93/WW2BEG3 INT_R_X3Y90/ER1BEG3 INT_R_X3Y90/IMUX6 INT_R_X3Y90/SR1END2 INT_R_X3Y91/IMUX36 INT_R_X3Y91/SR1BEG2 INT_R_X3Y91/SR1END1 INT_R_X3Y92/IMUX41 INT_R_X3Y92/SR1BEG1 INT_R_X3Y92/SS2END0 INT_R_X3Y93/FAN_BOUNCE_S3_2 INT_R_X3Y93/IMUX30 INT_R_X3Y93/SS2A0 INT_R_X3Y93/WW2A3 INT_R_X3Y94/ER1END0 INT_R_X3Y94/FAN_ALT2 INT_R_X3Y94/FAN_BOUNCE2 INT_R_X3Y94/IMUX2 INT_R_X3Y94/SS2BEG0 INT_R_X5Y90/IMUX15 INT_R_X5Y90/IMUX7 INT_R_X5Y90/SL1END3 INT_R_X5Y91/IMUX15 INT_R_X5Y91/IMUX23 INT_R_X5Y91/NE2END3 INT_R_X5Y91/SL1BEG3 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X3Y90/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X2Y93/INT_L.WW2END3->>ER1BEG_S0 INT_L_X4Y90/INT_L.ER1END3->>FAN_ALT3 INT_L_X4Y90/INT_L.ER1END3->>IMUX_L30 INT_L_X4Y90/INT_L.ER1END3->>NE2BEG3 INT_L_X4Y90/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y90/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X4Y90/INT_L.FAN_BOUNCE3->>IMUX_L43 INT_L_X4Y93/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X4Y93/INT_L.LOGIC_OUTS_L17->>WW2BEG3 INT_L_X4Y93/INT_L.SR1BEG_S0->>IMUX_L1 INT_R_X3Y90/INT_R.SR1END2->>ER1BEG3 INT_R_X3Y90/INT_R.SR1END2->>IMUX6 INT_R_X3Y91/INT_R.SR1END1->>IMUX36 INT_R_X3Y91/INT_R.SR1END1->>SR1BEG2 INT_R_X3Y92/INT_R.SS2END0->>IMUX41 INT_R_X3Y92/INT_R.SS2END0->>SR1BEG1 INT_R_X3Y93/INT_R.FAN_BOUNCE_S3_2->>IMUX30 INT_R_X3Y94/INT_R.ER1END0->>FAN_ALT2 INT_R_X3Y94/INT_R.ER1END0->>IMUX2 INT_R_X3Y94/INT_R.ER1END0->>SS2BEG0 INT_R_X3Y94/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X5Y90/INT_R.SL1END3->>IMUX15 INT_R_X5Y90/INT_R.SL1END3->>IMUX7 INT_R_X5Y91/INT_R.NE2END3->>IMUX15 INT_R_X5Y91/INT_R.NE2END3->>IMUX23 INT_R_X5Y91/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

ri[bdrive][2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bdrive][3]_i_3_n_0 - 
wires: CLBLL_L_X4Y86/CLBLL_IMUX8 CLBLL_L_X4Y86/CLBLL_LL_A5 CLBLL_L_X4Y86/CLBLL_SE2A0 CLBLL_L_X4Y87/CLBLL_SW4END0 CLBLM_R_X3Y86/CLBLM_SE2A0 CLBLM_R_X3Y87/CLBLM_SW4END0 CLBLM_R_X5Y86/CLBLM_IMUX9 CLBLM_R_X5Y86/CLBLM_L_A5 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y91/CLBLM_M_A INT_L_X4Y86/IMUX_L8 INT_L_X4Y86/SE2END0 INT_L_X4Y87/SW6E0 INT_L_X4Y88/SW6D0 INT_L_X4Y89/SW6C0 INT_L_X4Y90/SW6B0 INT_L_X4Y91/SW6A0 INT_R_X3Y86/SE2A0 INT_R_X3Y87/SE2BEG0 INT_R_X3Y87/SW6END0 INT_R_X5Y85/NR1BEG0 INT_R_X5Y85/SS6END0 INT_R_X5Y86/IMUX9 INT_R_X5Y86/NR1END0 INT_R_X5Y86/SS6E0 INT_R_X5Y87/SS6D0 INT_R_X5Y88/SS6C0 INT_R_X5Y89/SS6B0 INT_R_X5Y90/SS6A0 INT_R_X5Y91/LOGIC_OUTS12 INT_R_X5Y91/SS6BEG0 INT_R_X5Y91/SW6BEG0 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X4Y86/INT_L.SE2END0->>IMUX_L8 INT_R_X3Y87/INT_R.SW6END0->>SE2BEG0 INT_R_X5Y85/INT_R.SS6END0->>NR1BEG0 INT_R_X5Y86/INT_R.NR1END0->>IMUX9 INT_R_X5Y91/INT_R.LOGIC_OUTS12->>SS6BEG0 INT_R_X5Y91/INT_R.LOGIC_OUTS12->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[bdrive][3]_i_6_n_0 - 
wires: CLBLL_L_X4Y86/CLBLL_IMUX7 CLBLL_L_X4Y86/CLBLL_LL_A1 CLBLL_L_X4Y92/CLBLL_IMUX39 CLBLL_L_X4Y92/CLBLL_L_D3 CLBLL_L_X4Y93/CLBLL_LL_AMUX CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS20 CLBLM_R_X5Y86/CLBLM_IMUX5 CLBLM_R_X5Y86/CLBLM_L_A6 INT_L_X4Y86/IMUX_L7 INT_L_X4Y86/SE2A2 INT_L_X4Y86/SR1END3 INT_L_X4Y87/SE2BEG2 INT_L_X4Y87/SR1BEG3 INT_L_X4Y87/SR1END_N3_3 INT_L_X4Y87/SS6END2 INT_L_X4Y88/SS6E2 INT_L_X4Y89/SS6D2 INT_L_X4Y90/SS6C2 INT_L_X4Y91/SS6B2 INT_L_X4Y92/IMUX_L39 INT_L_X4Y92/SR1END3 INT_L_X4Y92/SS6A2 INT_L_X4Y93/LOGIC_OUTS_L20 INT_L_X4Y93/SR1BEG3 INT_L_X4Y93/SR1END_N3_3 INT_L_X4Y93/SS6BEG2 INT_R_X5Y86/IMUX5 INT_R_X5Y86/SE2END2 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X4Y86/INT_L.SR1END3->>IMUX_L7 INT_L_X4Y87/INT_L.SS6END2->>SE2BEG2 INT_L_X4Y87/INT_L.SS6END2->>SR1BEG3 INT_L_X4Y92/INT_L.SR1END3->>IMUX_L39 INT_L_X4Y93/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X4Y93/INT_L.LOGIC_OUTS_L20->>SS6BEG2 INT_R_X5Y86/INT_R.SE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ri[bdrive][3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramsn][4]_i_10_n_0 - 
wires: CLBLL_L_X4Y91/CLBLL_EE2BEG0 CLBLL_L_X4Y91/CLBLL_IMUX44 CLBLL_L_X4Y91/CLBLL_LL_D4 CLBLM_R_X3Y91/CLBLM_EE2BEG0 CLBLM_R_X3Y91/CLBLM_IMUX24 CLBLM_R_X3Y91/CLBLM_M_B5 CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS18 CLBLM_R_X3Y93/CLBLM_L_CMUX CLBLM_R_X5Y91/CLBLM_IMUX8 CLBLM_R_X5Y91/CLBLM_M_A5 INT_L_X4Y91/BYP_ALT4 INT_L_X4Y91/BYP_BOUNCE4 INT_L_X4Y91/EE2A0 INT_L_X4Y91/IMUX_L44 INT_L_X4Y91/WR1END1 INT_R_X3Y91/EE2BEG0 INT_R_X3Y91/IMUX24 INT_R_X3Y91/SS2END0 INT_R_X3Y92/SS2A0 INT_R_X3Y93/LOGIC_OUTS18 INT_R_X3Y93/SS2BEG0 INT_R_X5Y91/EE2END0 INT_R_X5Y91/IMUX8 INT_R_X5Y91/WR1BEG1 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X3Y93/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X4Y91/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y91/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X4Y91/INT_L.WR1END1->>BYP_ALT4 INT_R_X3Y91/INT_R.SS2END0->>EE2BEG0 INT_R_X3Y91/INT_R.SS2END0->>IMUX24 INT_R_X3Y93/INT_R.LOGIC_OUTS18->>SS2BEG0 INT_R_X5Y91/INT_R.EE2END0->>IMUX8 INT_R_X5Y91/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[bstate][1]_i_5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_WW2A3 BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_NE4C3 BRAM_INT_INTERFACE_L_X6Y97/INT_INTERFACE_WR1END0 BRAM_L_X6Y90/BRAM_SW2A3_4 BRAM_L_X6Y95/BRAM_NE4C3_1 BRAM_L_X6Y95/BRAM_WR1END0_2 BRAM_L_X6Y95/BRAM_WW2A3_0 CLBLL_L_X4Y91/CLBLL_IMUX30 CLBLL_L_X4Y91/CLBLL_L_C5 CLBLL_L_X4Y92/CLBLL_IMUX6 CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y92/CLBLL_L_A1 CLBLL_L_X4Y92/CLBLL_L_BMUX CLBLL_L_X4Y95/CLBLL_IMUX23 CLBLL_L_X4Y95/CLBLL_L_C3 CLBLM_R_X5Y94/CLBLM_IMUX47 CLBLM_R_X5Y94/CLBLM_M_D5 CLBLM_R_X5Y94/CLBLM_SW2A3 CLBLM_R_X5Y95/CLBLM_WW2A3 CLBLM_R_X5Y96/CLBLM_IMUX31 CLBLM_R_X5Y96/CLBLM_M_C5 CLBLM_R_X5Y96/CLBLM_NE4C3 CLBLM_R_X5Y97/CLBLM_WR1END0 INT_L_X4Y91/IMUX_L30 INT_L_X4Y91/SL1END3 INT_L_X4Y92/IMUX_L6 INT_L_X4Y92/LOGIC_OUTS_L17 INT_L_X4Y92/NE6BEG3 INT_L_X4Y92/SL1BEG3 INT_L_X4Y95/IMUX_L23 INT_L_X4Y95/WW2END3 INT_L_X4Y96/WW2END_N0_3 INT_L_X6Y94/SW2A3 INT_L_X6Y95/SL1END3 INT_L_X6Y95/SW2BEG3 INT_L_X6Y95/WW2BEG3 INT_L_X6Y96/NE6END3 INT_L_X6Y96/SL1BEG3 INT_L_X6Y96/WR1BEG_S0 INT_L_X6Y97/WR1BEG0 INT_R_X5Y92/NE6A3 INT_R_X5Y93/NE6B3 INT_R_X5Y94/IMUX47 INT_R_X5Y94/NE6C3 INT_R_X5Y94/SW2END3 INT_R_X5Y95/NE6D3 INT_R_X5Y95/SW2END_N0_3 INT_R_X5Y95/WW2A3 INT_R_X5Y96/IMUX31 INT_R_X5Y96/NE6E3 INT_R_X5Y96/WR1END_S1_0 INT_R_X5Y97/WR1END0 VBRK_X18Y100/VBRK_NE4C3 VBRK_X18Y101/VBRK_WR1END0 VBRK_X18Y98/VBRK_SW2A3 VBRK_X18Y99/VBRK_WW2A3 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y92/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X4Y91/INT_L.SL1END3->>IMUX_L30 INT_L_X4Y92/INT_L.LOGIC_OUTS_L17->>IMUX_L6 INT_L_X4Y92/INT_L.LOGIC_OUTS_L17->>NE6BEG3 INT_L_X4Y92/INT_L.LOGIC_OUTS_L17->>SL1BEG3 INT_L_X4Y95/INT_L.WW2END3->>IMUX_L23 INT_L_X6Y95/INT_L.SL1END3->>SW2BEG3 INT_L_X6Y95/INT_L.SL1END3->>WW2BEG3 INT_L_X6Y96/INT_L.NE6END3->>SL1BEG3 INT_L_X6Y96/INT_L.NE6END3->>WR1BEG_S0 INT_R_X5Y94/INT_R.SW2END3->>IMUX47 INT_R_X5Y96/INT_R.WR1END_S1_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[mben][3]_i_9_n_0 - 
wires: CLBLL_L_X4Y89/CLBLL_IMUX12 CLBLL_L_X4Y89/CLBLL_IMUX4 CLBLL_L_X4Y89/CLBLL_LL_A6 CLBLL_L_X4Y89/CLBLL_LL_B6 CLBLL_L_X4Y90/CLBLL_IMUX36 CLBLL_L_X4Y90/CLBLL_L_D2 CLBLL_L_X4Y91/CLBLL_IMUX21 CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y91/CLBLL_L_AMUX CLBLL_L_X4Y91/CLBLL_L_C4 INT_L_X4Y89/IMUX_L12 INT_L_X4Y89/IMUX_L4 INT_L_X4Y89/SL1END2 INT_L_X4Y90/IMUX_L36 INT_L_X4Y90/SL1BEG2 INT_L_X4Y90/SL1END2 INT_L_X4Y91/IMUX_L21 INT_L_X4Y91/LOGIC_OUTS_L16 INT_L_X4Y91/SL1BEG2 
pips: CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y89/INT_L.SL1END2->>IMUX_L12 INT_L_X4Y89/INT_L.SL1END2->>IMUX_L4 INT_L_X4Y90/INT_L.SL1END2->>IMUX_L36 INT_L_X4Y90/INT_L.SL1END2->>SL1BEG2 INT_L_X4Y91/INT_L.LOGIC_OUTS_L16->>IMUX_L21 INT_L_X4Y91/INT_L.LOGIC_OUTS_L16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[ramoen][4]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y86/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X6Y87/INT_INTERFACE_SE4C1 BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WR1END2 BRAM_L_X6Y85/BRAM_SE4C1_2 BRAM_L_X6Y85/BRAM_SW2A1_1 BRAM_L_X6Y90/BRAM_WR1END2_4 BRAM_L_X6Y90/BRAM_WW2A1_2 CLBLL_L_X4Y91/CLBLL_IMUX34 CLBLL_L_X4Y91/CLBLL_LL_B CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS13 CLBLL_L_X4Y91/CLBLL_L_C6 CLBLL_L_X4Y92/CLBLL_IMUX12 CLBLL_L_X4Y92/CLBLL_LL_B6 CLBLL_L_X4Y94/CLBLL_WW2END1 CLBLL_L_X4Y95/CLBLL_EL1BEG2 CLBLL_L_X4Y95/CLBLL_IMUX21 CLBLL_L_X4Y95/CLBLL_L_C4 CLBLL_L_X4Y95/CLBLL_NW2A3 CLBLM_R_X3Y94/CLBLM_IMUX36 CLBLM_R_X3Y94/CLBLM_L_D2 CLBLM_R_X3Y94/CLBLM_WW2END1 CLBLM_R_X3Y95/CLBLM_EL1BEG2 CLBLM_R_X3Y95/CLBLM_IMUX46 CLBLM_R_X3Y95/CLBLM_L_D5 CLBLM_R_X3Y95/CLBLM_NW2A3 CLBLM_R_X5Y86/CLBLM_IMUX27 CLBLM_R_X5Y86/CLBLM_M_B4 CLBLM_R_X5Y86/CLBLM_SW2A1 CLBLM_R_X5Y87/CLBLM_SE4C1 CLBLM_R_X5Y92/CLBLM_WW2A1 CLBLM_R_X5Y94/CLBLM_IMUX44 CLBLM_R_X5Y94/CLBLM_M_D4 CLBLM_R_X5Y94/CLBLM_WR1END2 INT_L_X4Y90/BYP_ALT6 INT_L_X4Y90/BYP_BOUNCE6 INT_L_X4Y90/SR1END2 INT_L_X4Y91/BYP_BOUNCE_N3_6 INT_L_X4Y91/IMUX_L34 INT_L_X4Y91/LOGIC_OUTS_L13 INT_L_X4Y91/SE6BEG1 INT_L_X4Y91/SR1BEG2 INT_L_X4Y92/IMUX_L12 INT_L_X4Y92/WW2END1 INT_L_X4Y94/NW2BEG3 INT_L_X4Y94/WR1END3 INT_L_X4Y94/WW2A1 INT_L_X4Y95/EL1END2 INT_L_X4Y95/IMUX_L21 INT_L_X4Y95/NW2A3 INT_L_X6Y86/SW2A1 INT_L_X6Y87/NN6BEG1 INT_L_X6Y87/SE6END1 INT_L_X6Y87/SW2BEG1 INT_L_X6Y88/NN6A1 INT_L_X6Y89/NN6B1 INT_L_X6Y90/NN6C1 INT_L_X6Y91/NN6D1 INT_L_X6Y92/NN6E1 INT_L_X6Y92/SR1END1 INT_L_X6Y92/WW2BEG1 INT_L_X6Y93/NN6END1 INT_L_X6Y93/NR1BEG1 INT_L_X6Y93/SR1BEG1 INT_L_X6Y94/NR1END1 INT_L_X6Y94/WR1BEG2 INT_R_X3Y94/IMUX36 INT_R_X3Y94/WW2END1 INT_R_X3Y95/EL1BEG2 INT_R_X3Y95/IMUX46 INT_R_X3Y95/NW2END3 INT_R_X5Y86/IMUX27 INT_R_X5Y86/SW2END1 INT_R_X5Y87/SE6E1 INT_R_X5Y88/SE6D1 INT_R_X5Y89/SE6C1 INT_R_X5Y90/SE6B1 INT_R_X5Y91/SE6A1 INT_R_X5Y92/WW2A1 INT_R_X5Y94/IMUX44 INT_R_X5Y94/WR1BEG3 INT_R_X5Y94/WR1END2 INT_R_X5Y94/WW2BEG1 VBRK_X18Y90/VBRK_SW2A1 VBRK_X18Y91/VBRK_SE4C1 VBRK_X18Y96/VBRK_WW2A1 VBRK_X18Y98/VBRK_WR1END2 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y91/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X4Y90/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X4Y90/INT_L.SR1END2->>BYP_ALT6 INT_L_X4Y91/INT_L.BYP_BOUNCE_N3_6->>IMUX_L34 INT_L_X4Y91/INT_L.LOGIC_OUTS_L13->>SE6BEG1 INT_L_X4Y91/INT_L.LOGIC_OUTS_L13->>SR1BEG2 INT_L_X4Y92/INT_L.WW2END1->>IMUX_L12 INT_L_X4Y94/INT_L.WR1END3->>NW2BEG3 INT_L_X4Y95/INT_L.EL1END2->>IMUX_L21 INT_L_X6Y87/INT_L.SE6END1->>NN6BEG1 INT_L_X6Y87/INT_L.SE6END1->>SW2BEG1 INT_L_X6Y92/INT_L.SR1END1->>WW2BEG1 INT_L_X6Y93/INT_L.NN6END1->>NR1BEG1 INT_L_X6Y93/INT_L.NN6END1->>SR1BEG1 INT_L_X6Y94/INT_L.NR1END1->>WR1BEG2 INT_R_X3Y94/INT_R.WW2END1->>IMUX36 INT_R_X3Y95/INT_R.NW2END3->>EL1BEG2 INT_R_X3Y95/INT_R.NW2END3->>IMUX46 INT_R_X5Y86/INT_R.SW2END1->>IMUX27 INT_R_X5Y94/INT_R.WR1END2->>IMUX44 INT_R_X5Y94/INT_R.WR1END2->>WR1BEG3 INT_R_X5Y94/INT_R.WR1END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

r_reg[srhsel]__0 - 
wires: CLBLL_L_X4Y91/CLBLL_ER1BEG1 CLBLL_L_X4Y91/CLBLL_IMUX20 CLBLL_L_X4Y91/CLBLL_L_C2 CLBLL_L_X4Y92/CLBLL_IMUX15 CLBLL_L_X4Y92/CLBLL_IMUX26 CLBLL_L_X4Y92/CLBLL_IMUX7 CLBLL_L_X4Y92/CLBLL_LL_A1 CLBLL_L_X4Y92/CLBLL_LL_B1 CLBLL_L_X4Y92/CLBLL_L_B4 CLBLL_L_X4Y93/CLBLL_IMUX21 CLBLL_L_X4Y93/CLBLL_L_C4 CLBLM_R_X3Y91/CLBLM_ER1BEG1 CLBLM_R_X3Y91/CLBLM_IMUX0 CLBLM_R_X3Y91/CLBLM_IMUX32 CLBLM_R_X3Y91/CLBLM_IMUX40 CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y91/CLBLM_L_A3 CLBLM_R_X3Y91/CLBLM_L_AQ CLBLM_R_X3Y91/CLBLM_M_C1 CLBLM_R_X3Y91/CLBLM_M_D1 CLBLM_R_X5Y93/CLBLM_IMUX11 CLBLM_R_X5Y93/CLBLM_M_A4 CLBLM_R_X5Y94/CLBLM_IMUX40 CLBLM_R_X5Y94/CLBLM_M_D1 CLBLM_R_X5Y96/CLBLM_IMUX32 CLBLM_R_X5Y96/CLBLM_M_C1 CLBLM_R_X5Y97/CLBLM_IMUX8 CLBLM_R_X5Y97/CLBLM_M_A5 INT_L_X4Y91/ER1END1 INT_L_X4Y91/IMUX_L20 INT_L_X4Y91/NR1BEG1 INT_L_X4Y92/GFAN1 INT_L_X4Y92/IMUX_L15 INT_L_X4Y92/IMUX_L26 INT_L_X4Y92/IMUX_L7 INT_L_X4Y92/NE2BEG1 INT_L_X4Y92/NR1BEG1 INT_L_X4Y92/NR1END1 INT_L_X4Y93/GFAN1 INT_L_X4Y93/IMUX_L21 INT_L_X4Y93/NE2A1 INT_L_X4Y93/NR1END1 INT_R_X3Y91/ER1BEG1 INT_R_X3Y91/IMUX0 INT_R_X3Y91/IMUX32 INT_R_X3Y91/IMUX40 INT_R_X3Y91/LOGIC_OUTS0 INT_R_X5Y93/IMUX11 INT_R_X5Y93/NE2END1 INT_R_X5Y93/NL1BEG0 INT_R_X5Y93/NL1END_S3_0 INT_R_X5Y94/IMUX40 INT_R_X5Y94/NL1END0 INT_R_X5Y94/NN2BEG0 INT_R_X5Y95/NN2A0 INT_R_X5Y95/NN2END_S2_0 INT_R_X5Y96/IMUX32 INT_R_X5Y96/NN2END0 INT_R_X5Y96/NR1BEG0 INT_R_X5Y97/IMUX8 INT_R_X5Y97/NR1END0 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X4Y91/INT_L.ER1END1->>IMUX_L20 INT_L_X4Y91/INT_L.ER1END1->>NR1BEG1 INT_L_X4Y92/INT_L.GFAN1->>IMUX_L15 INT_L_X4Y92/INT_L.GFAN1->>IMUX_L7 INT_L_X4Y92/INT_L.NR1END1->>GFAN1 INT_L_X4Y92/INT_L.NR1END1->>IMUX_L26 INT_L_X4Y92/INT_L.NR1END1->>NE2BEG1 INT_L_X4Y92/INT_L.NR1END1->>NR1BEG1 INT_L_X4Y93/INT_L.GFAN1->>IMUX_L21 INT_L_X4Y93/INT_L.NR1END1->>GFAN1 INT_R_X3Y91/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X3Y91/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X3Y91/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X3Y91/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X5Y93/INT_R.NE2END1->>IMUX11 INT_R_X5Y93/INT_R.NE2END1->>NL1BEG0 INT_R_X5Y94/INT_R.NL1END0->>IMUX40 INT_R_X5Y94/INT_R.NL1END0->>NN2BEG0 INT_R_X5Y96/INT_R.NN2END0->>IMUX32 INT_R_X5Y96/INT_R.NN2END0->>NR1BEG0 INT_R_X5Y97/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

brmw - 
wires: CLBLL_L_X4Y91/CLBLL_BYP5 CLBLL_L_X4Y91/CLBLL_L_BX CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y92/CLBLL_L_CMUX INT_L_X4Y91/BYP_ALT5 INT_L_X4Y91/BYP_L5 INT_L_X4Y91/SR1END1 INT_L_X4Y92/LOGIC_OUTS_L18 INT_L_X4Y92/SR1BEG1 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X4Y92/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X4Y91/INT_L.BYP_ALT5->>BYP_L5 INT_L_X4Y91/INT_L.SR1END1->>BYP_ALT5 INT_L_X4Y92/INT_L.LOGIC_OUTS_L18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brmw]_i_2_n_0 - 
wires: CLBLL_L_X4Y92/CLBLL_IMUX20 CLBLL_L_X4Y92/CLBLL_L_C2 CLBLL_L_X4Y92/CLBLL_SW2A0 CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y93/CLBLL_L_A CLBLL_L_X4Y94/CLBLL_IMUX41 CLBLL_L_X4Y94/CLBLL_L_D1 CLBLL_L_X4Y94/CLBLL_WR1END1 CLBLM_R_X3Y92/CLBLM_IMUX25 CLBLM_R_X3Y92/CLBLM_L_B5 CLBLM_R_X3Y92/CLBLM_SW2A0 CLBLM_R_X3Y94/CLBLM_IMUX25 CLBLM_R_X3Y94/CLBLM_L_B5 CLBLM_R_X3Y94/CLBLM_WR1END1 INT_L_X4Y92/IMUX_L20 INT_L_X4Y92/SR1END1 INT_L_X4Y92/SW2A0 INT_L_X4Y93/LOGIC_OUTS_L8 INT_L_X4Y93/NR1BEG0 INT_L_X4Y93/SR1BEG1 INT_L_X4Y93/SW2BEG0 INT_L_X4Y94/IMUX_L41 INT_L_X4Y94/NR1END0 INT_L_X4Y94/WR1BEG1 INT_R_X3Y92/IMUX25 INT_R_X3Y92/SW2END0 INT_R_X3Y94/IMUX25 INT_R_X3Y94/WR1END1 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X4Y92/INT_L.SR1END1->>IMUX_L20 INT_L_X4Y93/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X4Y93/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_L_X4Y93/INT_L.LOGIC_OUTS_L8->>SW2BEG0 INT_L_X4Y94/INT_L.NR1END0->>IMUX_L41 INT_L_X4Y94/INT_L.NR1END0->>WR1BEG1 INT_R_X3Y92/INT_R.SW2END0->>IMUX25 INT_R_X3Y94/INT_R.WR1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[bstate][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bstate][0]_i_2_n_0 - 
wires: CLBLL_L_X4Y93/CLBLL_IMUX24 CLBLL_L_X4Y93/CLBLL_LL_B5 CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y95/CLBLL_L_C CLBLL_L_X4Y95/CLBLL_L_CMUX INT_L_X4Y93/IMUX_L24 INT_L_X4Y93/SS2END0 INT_L_X4Y94/SS2A0 INT_L_X4Y95/LOGIC_OUTS_L18 INT_L_X4Y95/SS2BEG0 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X4Y93/INT_L.SS2END0->>IMUX_L24 INT_L_X4Y95/INT_L.LOGIC_OUTS_L18->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bstate][2]_i_2_n_0 - 
wires: CLBLL_L_X4Y93/CLBLL_IMUX12 CLBLL_L_X4Y93/CLBLL_LL_B6 CLBLL_L_X4Y96/CLBLL_LL_B CLBLL_L_X4Y96/CLBLL_LOGIC_OUTS13 CLBLL_L_X4Y96/CLBLL_SW4A1 CLBLM_R_X3Y93/CLBLM_IMUX4 CLBLM_R_X3Y93/CLBLM_M_A6 CLBLM_R_X3Y96/CLBLM_SW4A1 INT_L_X2Y92/ER1BEG2 INT_L_X2Y92/SW6END1 INT_L_X4Y93/IMUX_L12 INT_L_X4Y93/SS2END1 INT_L_X4Y94/SS2A1 INT_L_X4Y95/SL1END1 INT_L_X4Y95/SS2BEG1 INT_L_X4Y96/LOGIC_OUTS_L13 INT_L_X4Y96/SL1BEG1 INT_L_X4Y96/SW6BEG1 INT_R_X3Y92/ER1END2 INT_R_X3Y92/NR1BEG2 INT_R_X3Y92/SW6E1 INT_R_X3Y93/IMUX4 INT_R_X3Y93/NR1END2 INT_R_X3Y93/SW6D1 INT_R_X3Y94/SW6C1 INT_R_X3Y95/SW6B1 INT_R_X3Y96/SW6A1 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y96/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X2Y92/INT_L.SW6END1->>ER1BEG2 INT_L_X4Y93/INT_L.SS2END1->>IMUX_L12 INT_L_X4Y95/INT_L.SL1END1->>SS2BEG1 INT_L_X4Y96/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_L_X4Y96/INT_L.LOGIC_OUTS_L13->>SW6BEG1 INT_R_X3Y92/INT_R.ER1END2->>NR1BEG2 INT_R_X3Y93/INT_R.NR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[bstate][0]_i_3_n_0 - 
wires: CLBLL_L_X4Y95/CLBLL_IMUX33 CLBLL_L_X4Y95/CLBLL_L_C1 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y95/CLBLM_M_B INT_L_X4Y95/IMUX_L33 INT_L_X4Y95/WL1END0 INT_R_X5Y95/LOGIC_OUTS13 INT_R_X5Y95/WL1BEG0 
pips: CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X4Y95/INT_L.WL1END0->>IMUX_L33 INT_R_X5Y95/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramsn][0]_i_2_n_0 - 
wires: CLBLL_L_X4Y91/CLBLL_IMUX32 CLBLL_L_X4Y91/CLBLL_LL_C1 CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y91/CLBLL_L_B CLBLL_L_X4Y94/CLBLL_IMUX24 CLBLL_L_X4Y94/CLBLL_IMUX46 CLBLL_L_X4Y94/CLBLL_LL_B5 CLBLL_L_X4Y94/CLBLL_L_D5 CLBLL_L_X4Y95/CLBLL_IMUX34 CLBLL_L_X4Y95/CLBLL_L_C6 CLBLM_R_X5Y94/CLBLM_IMUX21 CLBLM_R_X5Y94/CLBLM_L_C4 CLBLM_R_X5Y95/CLBLM_IMUX17 CLBLM_R_X5Y95/CLBLM_M_B3 INT_L_X4Y90/FAN_BOUNCE_S3_2 INT_L_X4Y91/FAN_ALT2 INT_L_X4Y91/FAN_BOUNCE2 INT_L_X4Y91/IMUX_L32 INT_L_X4Y91/LOGIC_OUTS_L9 INT_L_X4Y91/NN2BEG1 INT_L_X4Y92/NN2A1 INT_L_X4Y93/NL1BEG0 INT_L_X4Y93/NL1END_S3_0 INT_L_X4Y93/NN2END1 INT_L_X4Y94/BYP_ALT6 INT_L_X4Y94/BYP_BOUNCE6 INT_L_X4Y94/IMUX_L24 INT_L_X4Y94/IMUX_L46 INT_L_X4Y94/NE2BEG0 INT_L_X4Y94/NL1BEG_N3 INT_L_X4Y94/NL1END0 INT_L_X4Y95/BYP_BOUNCE_N3_6 INT_L_X4Y95/IMUX_L34 INT_L_X4Y95/NE2A0 INT_R_X5Y94/FAN_BOUNCE_S3_4 INT_R_X5Y94/IMUX21 INT_R_X5Y94/NE2END_S3_0 INT_R_X5Y95/FAN_ALT4 INT_R_X5Y95/FAN_BOUNCE4 INT_R_X5Y95/IMUX17 INT_R_X5Y95/NE2END0 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X4Y91/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y91/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X4Y91/INT_L.LOGIC_OUTS_L9->>FAN_ALT2 INT_L_X4Y91/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X4Y93/INT_L.NN2END1->>NL1BEG0 INT_L_X4Y94/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X4Y94/INT_L.NL1BEG_N3->>BYP_ALT6 INT_L_X4Y94/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X4Y94/INT_L.NL1END0->>IMUX_L24 INT_L_X4Y94/INT_L.NL1END0->>NE2BEG0 INT_L_X4Y94/INT_L.NL1END0->>NL1BEG_N3 INT_L_X4Y95/INT_L.BYP_BOUNCE_N3_6->>IMUX_L34 INT_R_X5Y94/INT_R.FAN_BOUNCE_S3_4->>IMUX21 INT_R_X5Y95/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X5Y95/INT_R.NE2END0->>FAN_ALT4 INT_R_X5Y95/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r[bstate][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[bstate][2] - 
wires: CLBLL_L_X4Y92/CLBLL_IMUX5 CLBLL_L_X4Y92/CLBLL_L_A6 CLBLL_L_X4Y93/CLBLL_LL_C CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS14 INT_L_X4Y92/IMUX_L5 INT_L_X4Y92/SL1END2 INT_L_X4Y93/LOGIC_OUTS_L14 INT_L_X4Y93/SL1BEG2 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y92/INT_L.SL1END2->>IMUX_L5 INT_L_X4Y93/INT_L.LOGIC_OUTS_L14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bstate][1]_i_3_n_0 - 
wires: CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y91/CLBLL_L_A CLBLL_L_X4Y92/CLBLL_IMUX9 CLBLL_L_X4Y92/CLBLL_L_A5 INT_L_X4Y91/LOGIC_OUTS_L8 INT_L_X4Y91/NR1BEG0 INT_L_X4Y92/IMUX_L9 INT_L_X4Y92/NR1END0 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X4Y91/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X4Y92/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bstate][1]_i_4_n_0 - 
wires: CLBLL_L_X4Y92/CLBLL_IMUX3 CLBLL_L_X4Y92/CLBLL_IMUX36 CLBLL_L_X4Y92/CLBLL_L_A2 CLBLL_L_X4Y92/CLBLL_L_D2 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y91/CLBLM_M_AMUX INT_L_X4Y92/IMUX_L3 INT_L_X4Y92/IMUX_L36 INT_L_X4Y92/NW2END2 INT_R_X5Y91/LOGIC_OUTS20 INT_R_X5Y91/NW2BEG2 INT_R_X5Y92/NW2A2 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X4Y92/INT_L.NW2END2->>IMUX_L3 INT_L_X4Y92/INT_L.NW2END2->>IMUX_L36 INT_R_X5Y91/INT_R.LOGIC_OUTS20->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ri[writen] - 
wires: BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_SE2A3 BRAM_L_X6Y90/BRAM_SE2A3_4 BRAM_L_X6Y90/BRAM_SW2A3_3 CLBLL_L_X4Y91/CLBLL_SW4END3 CLBLL_L_X4Y92/CLBLL_ER1BEG0 CLBLL_L_X4Y92/CLBLL_IMUX10 CLBLL_L_X4Y92/CLBLL_L_A4 CLBLL_L_X4Y93/CLBLL_WW2END3 CLBLM_R_X3Y91/CLBLM_SW4END3 CLBLM_R_X3Y92/CLBLM_ER1BEG0 CLBLM_R_X3Y93/CLBLM_IMUX7 CLBLM_R_X3Y93/CLBLM_M_A1 CLBLM_R_X3Y93/CLBLM_WW2END3 CLBLM_R_X5Y93/CLBLM_SW2A3 CLBLM_R_X5Y94/CLBLM_SE2A3 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y95/CLBLM_M_BMUX INT_L_X4Y91/SW6E3 INT_L_X4Y92/ER1END0 INT_L_X4Y92/IMUX_L10 INT_L_X4Y92/SW6D3 INT_L_X4Y93/SW6C3 INT_L_X4Y93/WW2A3 INT_L_X4Y94/SW6B3 INT_L_X4Y95/SW6A3 INT_L_X6Y93/SW2A3 INT_L_X6Y94/SE2END3 INT_L_X6Y94/SW2BEG3 INT_R_X3Y91/ER1BEG_S0 INT_R_X3Y91/SW6END3 INT_R_X3Y92/ER1BEG0 INT_R_X3Y92/SW6END_N0_3 INT_R_X3Y93/IMUX7 INT_R_X3Y93/WW2END3 INT_R_X3Y94/WW2END_N0_3 INT_R_X5Y93/SW2END3 INT_R_X5Y93/WW2BEG3 INT_R_X5Y94/SE2A3 INT_R_X5Y94/SW2END_N0_3 INT_R_X5Y95/LOGIC_OUTS21 INT_R_X5Y95/SE2BEG3 INT_R_X5Y95/SW6BEG3 VBRK_X18Y97/VBRK_SW2A3 VBRK_X18Y98/VBRK_SE2A3 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X4Y92/INT_L.ER1END0->>IMUX_L10 INT_L_X6Y94/INT_L.SE2END3->>SW2BEG3 INT_R_X3Y91/INT_R.SW6END3->>ER1BEG_S0 INT_R_X3Y93/INT_R.WW2END3->>IMUX7 INT_R_X5Y93/INT_R.SW2END3->>WW2BEG3 INT_R_X5Y95/INT_R.LOGIC_OUTS21->>SE2BEG3 INT_R_X5Y95/INT_R.LOGIC_OUTS21->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[bstate][2]_i_6_n_0 - 
wires: CLBLL_L_X4Y93/CLBLL_IMUX31 CLBLL_L_X4Y93/CLBLL_LL_C5 CLBLL_L_X4Y96/CLBLL_IMUX12 CLBLL_L_X4Y96/CLBLL_LL_B6 CLBLM_R_X5Y96/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y96/CLBLM_L_A INT_L_X4Y93/IMUX_L31 INT_L_X4Y93/WL1END3 INT_L_X4Y94/NN2BEG0 INT_L_X4Y94/WL1END_N1_3 INT_L_X4Y95/NN2A0 INT_L_X4Y95/NN2END_S2_0 INT_L_X4Y96/BYP_ALT0 INT_L_X4Y96/BYP_BOUNCE0 INT_L_X4Y96/IMUX_L12 INT_L_X4Y96/NN2END0 INT_R_X5Y93/WL1BEG3 INT_R_X5Y94/SS2END0 INT_R_X5Y94/WL1BEG_N3 INT_R_X5Y95/SS2A0 INT_R_X5Y96/LOGIC_OUTS8 INT_R_X5Y96/SS2BEG0 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X5Y96/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X4Y93/INT_L.WL1END3->>IMUX_L31 INT_L_X4Y94/INT_L.WL1END_N1_3->>NN2BEG0 INT_L_X4Y96/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X4Y96/INT_L.BYP_BOUNCE0->>IMUX_L12 INT_L_X4Y96/INT_L.NN2END0->>BYP_ALT0 INT_R_X5Y94/INT_R.SS2END0->>WL1BEG_N3 INT_R_X5Y96/INT_R.LOGIC_OUTS8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[bstate][1]_i_6_n_0 - 
wires: CLBLL_L_X4Y93/CLBLL_IMUX29 CLBLL_L_X4Y93/CLBLL_LL_C2 CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS10 CLBLL_L_X4Y93/CLBLL_L_C INT_L_X4Y93/IMUX_L29 INT_L_X4Y93/LOGIC_OUTS_L10 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X4Y93/INT_L.LOGIC_OUTS_L10->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[echeck]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X6Y97/INT_INTERFACE_NE4C0 BRAM_L_X6Y95/BRAM_NE4C0_2 BRAM_L_X6Y95/BRAM_WW2A0_1 CLBLL_L_X4Y93/CLBLL_IMUX32 CLBLL_L_X4Y93/CLBLL_LL_C1 CLBLL_L_X4Y93/CLBLL_SE2A0 CLBLL_L_X4Y96/CLBLL_IMUX1 CLBLL_L_X4Y96/CLBLL_IMUX17 CLBLL_L_X4Y96/CLBLL_LL_A3 CLBLL_L_X4Y96/CLBLL_LL_B3 CLBLM_R_X3Y93/CLBLM_SE2A0 CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y94/CLBLM_M_A CLBLM_R_X5Y96/CLBLM_WW2A0 CLBLM_R_X5Y97/CLBLM_NE4C0 INT_L_X4Y93/IMUX_L32 INT_L_X4Y93/NE6BEG0 INT_L_X4Y93/SE2END0 INT_L_X4Y96/IMUX_L1 INT_L_X4Y96/IMUX_L17 INT_L_X4Y96/WW2END0 INT_L_X6Y96/SL1END0 INT_L_X6Y96/WW2BEG0 INT_L_X6Y97/NE6END0 INT_L_X6Y97/SL1BEG0 INT_R_X3Y93/SE2A0 INT_R_X3Y94/LOGIC_OUTS12 INT_R_X3Y94/SE2BEG0 INT_R_X5Y93/NE6A0 INT_R_X5Y94/NE6B0 INT_R_X5Y95/NE6C0 INT_R_X5Y96/NE6D0 INT_R_X5Y96/WW2A0 INT_R_X5Y97/NE6E0 VBRK_X18Y100/VBRK_WW2A0 VBRK_X18Y101/VBRK_NE4C0 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X3Y94/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X4Y93/INT_L.SE2END0->>IMUX_L32 INT_L_X4Y93/INT_L.SE2END0->>NE6BEG0 INT_L_X4Y96/INT_L.WW2END0->>IMUX_L1 INT_L_X4Y96/INT_L.WW2END0->>IMUX_L17 INT_L_X6Y96/INT_L.SL1END0->>WW2BEG0 INT_L_X6Y97/INT_L.NE6END0->>SL1BEG0 INT_R_X3Y94/INT_R.LOGIC_OUTS12->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[ramsn][4]_i_5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_SE2A2 BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_WL1END1 BRAM_L_X6Y95/BRAM_SE2A2_1 BRAM_L_X6Y95/BRAM_WL1END1_1 CLBLL_L_X4Y92/CLBLL_IMUX31 CLBLL_L_X4Y92/CLBLL_LL_C5 CLBLL_L_X4Y93/CLBLL_IMUX28 CLBLL_L_X4Y93/CLBLL_LL_C4 CLBLL_L_X4Y95/CLBLL_IMUX27 CLBLL_L_X4Y95/CLBLL_IMUX8 CLBLL_L_X4Y95/CLBLL_LL_A5 CLBLL_L_X4Y95/CLBLL_LL_B4 CLBLL_L_X4Y96/CLBLL_IMUX18 CLBLL_L_X4Y96/CLBLL_IMUX2 CLBLL_L_X4Y96/CLBLL_LL_A2 CLBLL_L_X4Y96/CLBLL_LL_B2 CLBLM_R_X5Y96/CLBLM_SE2A2 CLBLM_R_X5Y96/CLBLM_WL1END1 CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y97/CLBLM_L_C INT_L_X4Y92/IMUX_L31 INT_L_X4Y92/SL1END3 INT_L_X4Y93/IMUX_L28 INT_L_X4Y93/SL1BEG3 INT_L_X4Y93/SL1END2 INT_L_X4Y93/SR1END3 INT_L_X4Y94/SL1BEG2 INT_L_X4Y94/SR1BEG3 INT_L_X4Y94/SR1END2 INT_L_X4Y94/SR1END_N3_3 INT_L_X4Y95/FAN_ALT7 INT_L_X4Y95/FAN_BOUNCE7 INT_L_X4Y95/IMUX_L27 INT_L_X4Y95/IMUX_L8 INT_L_X4Y95/SR1BEG2 INT_L_X4Y95/SR1END1 INT_L_X4Y96/IMUX_L18 INT_L_X4Y96/IMUX_L2 INT_L_X4Y96/SR1BEG1 INT_L_X4Y96/WL1END0 INT_L_X6Y96/SE2END2 INT_L_X6Y96/WL1BEG1 INT_R_X5Y96/SE2A2 INT_R_X5Y96/WL1BEG0 INT_R_X5Y96/WL1END1 INT_R_X5Y97/LOGIC_OUTS10 INT_R_X5Y97/SE2BEG2 VBRK_X18Y100/VBRK_SE2A2 VBRK_X18Y100/VBRK_WL1END1 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X5Y97/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X4Y92/INT_L.SL1END3->>IMUX_L31 INT_L_X4Y93/INT_L.SL1END2->>IMUX_L28 INT_L_X4Y93/INT_L.SR1END3->>SL1BEG3 INT_L_X4Y94/INT_L.SR1END2->>SL1BEG2 INT_L_X4Y94/INT_L.SR1END2->>SR1BEG3 INT_L_X4Y95/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y95/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X4Y95/INT_L.SR1END1->>FAN_ALT7 INT_L_X4Y95/INT_L.SR1END1->>IMUX_L27 INT_L_X4Y95/INT_L.SR1END1->>SR1BEG2 INT_L_X4Y96/INT_L.WL1END0->>IMUX_L18 INT_L_X4Y96/INT_L.WL1END0->>IMUX_L2 INT_L_X4Y96/INT_L.WL1END0->>SR1BEG1 INT_L_X6Y96/INT_L.SE2END2->>WL1BEG1 INT_R_X5Y96/INT_R.WL1END1->>WL1BEG0 INT_R_X5Y97/INT_R.LOGIC_OUTS10->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r[bstate][1]_i_7_n_0 - 
wires: CLBLL_L_X4Y92/CLBLL_EL1BEG3 CLBLL_L_X4Y93/CLBLL_IMUX22 CLBLL_L_X4Y93/CLBLL_LL_C3 CLBLM_R_X3Y92/CLBLM_EL1BEG3 CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y93/CLBLM_L_A INT_L_X4Y92/EL1END3 INT_L_X4Y92/NR1BEG3 INT_L_X4Y93/IMUX_L22 INT_L_X4Y93/NR1END3 INT_R_X3Y92/EL1BEG3 INT_R_X3Y93/EL1BEG_N3 INT_R_X3Y93/LOGIC_OUTS8 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X3Y93/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X4Y92/INT_L.EL1END3->>NR1BEG3 INT_L_X4Y93/INT_L.NR1END3->>IMUX_L22 INT_R_X3Y93/INT_R.LOGIC_OUTS8->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bstate][1]_i_8_n_0 - 
wires: CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y92/CLBLL_L_B CLBLL_L_X4Y93/CLBLL_IMUX30 CLBLL_L_X4Y93/CLBLL_L_C5 INT_L_X4Y92/LOGIC_OUTS_L9 INT_L_X4Y92/NL1BEG0 INT_L_X4Y92/NL1END_S3_0 INT_L_X4Y93/IMUX_L30 INT_L_X4Y93/NL1BEG_N3 INT_L_X4Y93/NL1END0 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X4Y92/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X4Y93/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X4Y93/INT_L.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bstate][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bstate][2]_i_3_n_0 - 
wires: CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y92/CLBLL_L_D CLBLL_L_X4Y93/CLBLL_WR1END0 CLBLM_R_X3Y93/CLBLM_IMUX1 CLBLM_R_X3Y93/CLBLM_M_A3 CLBLM_R_X3Y93/CLBLM_WR1END0 INT_L_X4Y92/LOGIC_OUTS_L11 INT_L_X4Y92/WR1BEG_S0 INT_L_X4Y93/WR1BEG0 INT_R_X3Y92/WR1END_S1_0 INT_R_X3Y93/IMUX1 INT_R_X3Y93/WR1END0 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X4Y92/INT_L.LOGIC_OUTS_L11->>WR1BEG_S0 INT_R_X3Y93/INT_R.WR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bstate][2]_i_5_n_0 - 
wires: CLBLL_L_X4Y96/CLBLL_IMUX27 CLBLL_L_X4Y96/CLBLL_LL_B4 CLBLM_R_X5Y96/CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y96/CLBLM_M_C INT_L_X4Y96/FAN_ALT3 INT_L_X4Y96/FAN_BOUNCE3 INT_L_X4Y96/IMUX_L27 INT_L_X4Y96/WR1END3 INT_R_X5Y96/LOGIC_OUTS14 INT_R_X5Y96/WR1BEG3 
pips: CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X5Y96/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X4Y96/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y96/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X4Y96/INT_L.WR1END3->>FAN_ALT3 INT_R_X5Y96/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramsn][4]_i_6_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_NE2A2 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_NW2A1 BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_WW2A2 BRAM_INT_INTERFACE_L_X6Y97/INT_INTERFACE_WR1END3 BRAM_INT_INTERFACE_L_X6Y97/INT_INTERFACE_WW2A1 BRAM_L_X6Y90/BRAM_NE2A2_4 BRAM_L_X6Y95/BRAM_NW2A1_1 BRAM_L_X6Y95/BRAM_WL1END1_0 BRAM_L_X6Y95/BRAM_WR1END3_2 BRAM_L_X6Y95/BRAM_WW2A1_2 BRAM_L_X6Y95/BRAM_WW2A2_1 CLBLL_L_X4Y86/CLBLL_IMUX21 CLBLL_L_X4Y86/CLBLL_L_C4 CLBLL_L_X4Y92/CLBLL_IMUX29 CLBLL_L_X4Y92/CLBLL_LL_C2 CLBLL_L_X4Y95/CLBLL_IMUX7 CLBLL_L_X4Y95/CLBLL_LL_A1 CLBLL_L_X4Y96/CLBLL_IMUX22 CLBLL_L_X4Y96/CLBLL_LL_C3 CLBLL_L_X4Y97/CLBLL_IMUX12 CLBLL_L_X4Y97/CLBLL_LL_B6 CLBLM_R_X5Y86/CLBLM_IMUX12 CLBLM_R_X5Y86/CLBLM_M_B6 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y93/CLBLM_L_C CLBLM_R_X5Y94/CLBLM_IMUX41 CLBLM_R_X5Y94/CLBLM_L_D1 CLBLM_R_X5Y94/CLBLM_NE2A2 CLBLM_R_X5Y95/CLBLM_WL1END1 CLBLM_R_X5Y96/CLBLM_IMUX9 CLBLM_R_X5Y96/CLBLM_L_A5 CLBLM_R_X5Y96/CLBLM_NW2A1 CLBLM_R_X5Y96/CLBLM_WW2A2 CLBLM_R_X5Y97/CLBLM_IMUX23 CLBLM_R_X5Y97/CLBLM_L_C3 CLBLM_R_X5Y97/CLBLM_WR1END3 CLBLM_R_X5Y97/CLBLM_WW2A1 INT_L_X4Y86/IMUX_L21 INT_L_X4Y86/WL1END2 INT_L_X4Y92/IMUX_L29 INT_L_X4Y92/WL1END2 INT_L_X4Y95/IMUX_L7 INT_L_X4Y95/WR1END3 INT_L_X4Y96/IMUX_L22 INT_L_X4Y96/WW2END2 INT_L_X4Y97/IMUX_L12 INT_L_X4Y97/WW2END1 INT_L_X6Y94/NE2END2 INT_L_X6Y94/NL1BEG1 INT_L_X6Y94/NR1BEG2 INT_L_X6Y95/NL1END1 INT_L_X6Y95/NN2BEG2 INT_L_X6Y95/NR1END2 INT_L_X6Y95/NW2BEG1 INT_L_X6Y95/SL1END2 INT_L_X6Y95/WL1BEG1 INT_L_X6Y96/NN2A2 INT_L_X6Y96/NW2A1 INT_L_X6Y96/SL1BEG2 INT_L_X6Y96/SR1END2 INT_L_X6Y96/WW2BEG2 INT_L_X6Y97/NN2END2 INT_L_X6Y97/SR1BEG2 INT_L_X6Y97/WR1BEG3 INT_L_X6Y97/WW2BEG1 INT_R_X5Y86/IMUX12 INT_R_X5Y86/SL1END2 INT_R_X5Y86/SR1END3 INT_R_X5Y86/WL1BEG2 INT_R_X5Y87/SL1BEG2 INT_R_X5Y87/SR1BEG3 INT_R_X5Y87/SR1END_N3_3 INT_R_X5Y87/SS6END2 INT_R_X5Y88/SS6E2 INT_R_X5Y89/SS6D2 INT_R_X5Y90/SS6C2 INT_R_X5Y91/SS6B2 INT_R_X5Y92/SR1END3 INT_R_X5Y92/SS6A2 INT_R_X5Y92/WL1BEG2 INT_R_X5Y93/BYP_ALT3 INT_R_X5Y93/BYP_BOUNCE3 INT_R_X5Y93/LOGIC_OUTS10 INT_R_X5Y93/NE2BEG2 INT_R_X5Y93/SR1BEG3 INT_R_X5Y93/SR1END_N3_3 INT_R_X5Y93/SS6BEG2 INT_R_X5Y94/BYP_BOUNCE_N3_3 INT_R_X5Y94/IMUX41 INT_R_X5Y94/NE2A2 INT_R_X5Y95/WL1END1 INT_R_X5Y95/WR1BEG3 INT_R_X5Y96/IMUX9 INT_R_X5Y96/NW2END1 INT_R_X5Y96/WW2A2 INT_R_X5Y97/IMUX23 INT_R_X5Y97/WR1END3 INT_R_X5Y97/WW2A1 VBRK_X18Y100/VBRK_NW2A1 VBRK_X18Y100/VBRK_WW2A2 VBRK_X18Y101/VBRK_WR1END3 VBRK_X18Y101/VBRK_WW2A1 VBRK_X18Y98/VBRK_NE2A2 VBRK_X18Y99/VBRK_WL1END1 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X4Y86/INT_L.WL1END2->>IMUX_L21 INT_L_X4Y92/INT_L.WL1END2->>IMUX_L29 INT_L_X4Y95/INT_L.WR1END3->>IMUX_L7 INT_L_X4Y96/INT_L.WW2END2->>IMUX_L22 INT_L_X4Y97/INT_L.WW2END1->>IMUX_L12 INT_L_X6Y94/INT_L.NE2END2->>NL1BEG1 INT_L_X6Y94/INT_L.NE2END2->>NR1BEG2 INT_L_X6Y95/INT_L.NL1END1->>NW2BEG1 INT_L_X6Y95/INT_L.NR1END2->>NN2BEG2 INT_L_X6Y95/INT_L.SL1END2->>WL1BEG1 INT_L_X6Y96/INT_L.SR1END2->>SL1BEG2 INT_L_X6Y96/INT_L.SR1END2->>WW2BEG2 INT_L_X6Y97/INT_L.NN2END2->>SR1BEG2 INT_L_X6Y97/INT_L.NN2END2->>WR1BEG3 INT_L_X6Y97/INT_L.NN2END2->>WW2BEG1 INT_R_X5Y86/INT_R.SL1END2->>IMUX12 INT_R_X5Y86/INT_R.SR1END3->>WL1BEG2 INT_R_X5Y87/INT_R.SS6END2->>SL1BEG2 INT_R_X5Y87/INT_R.SS6END2->>SR1BEG3 INT_R_X5Y92/INT_R.SR1END3->>WL1BEG2 INT_R_X5Y93/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y93/INT_R.LOGIC_OUTS10->>BYP_ALT3 INT_R_X5Y93/INT_R.LOGIC_OUTS10->>NE2BEG2 INT_R_X5Y93/INT_R.LOGIC_OUTS10->>SR1BEG3 INT_R_X5Y93/INT_R.LOGIC_OUTS10->>SS6BEG2 INT_R_X5Y94/INT_R.BYP_BOUNCE_N3_3->>IMUX41 INT_R_X5Y95/INT_R.WL1END1->>WR1BEG3 INT_R_X5Y96/INT_R.NW2END1->>IMUX9 INT_R_X5Y97/INT_R.WR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

r[busw][0]_i_1_n_0 - 
wires: CLBLL_L_X4Y95/CLBLL_BYP2 CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y95/CLBLL_L_A CLBLL_L_X4Y95/CLBLL_L_CX INT_L_X4Y95/BYP_ALT1 INT_L_X4Y95/BYP_ALT2 INT_L_X4Y95/BYP_BOUNCE1 INT_L_X4Y95/BYP_L2 INT_L_X4Y95/LOGIC_OUTS_L8 
pips: CLBLL_L_X4Y95/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X4Y95/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X4Y95/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y95/INT_L.BYP_ALT2->>BYP_L2 INT_L_X4Y95/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X4Y95/INT_L.LOGIC_OUTS_L8->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[busw][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[echeck] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[echeck]_i_2_n_0 - 
wires: CLBLL_L_X4Y96/CLBLL_IMUX4 CLBLL_L_X4Y96/CLBLL_LL_A6 CLBLM_R_X5Y96/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y96/CLBLM_L_B INT_L_X4Y96/IMUX_L4 INT_L_X4Y96/WR1END2 INT_R_X5Y96/LOGIC_OUTS9 INT_R_X5Y96/WR1BEG2 
pips: CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X5Y96/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X4Y96/INT_L.WR1END2->>IMUX_L4 INT_R_X5Y96/INT_R.LOGIC_OUTS9->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_34_in - 
wires: BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_EL1BEG2 BRAM_L_X6Y90/BRAM_WL1END1_3 BRAM_L_X6Y95/BRAM_EL1BEG2_0 CLBLL_L_X4Y93/CLBLL_FAN6 CLBLL_L_X4Y93/CLBLL_L_CE CLBLM_R_X5Y93/CLBLM_FAN6 CLBLM_R_X5Y93/CLBLM_L_CE CLBLM_R_X5Y93/CLBLM_WL1END1 CLBLM_R_X5Y95/CLBLM_EL1BEG2 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS11 CLBLM_R_X5Y95/CLBLM_L_D INT_L_X4Y93/BYP_ALT1 INT_L_X4Y93/BYP_BOUNCE1 INT_L_X4Y93/FAN_ALT6 INT_L_X4Y93/FAN_L6 INT_L_X4Y93/WL1END0 INT_L_X6Y93/SS2END2 INT_L_X6Y93/WL1BEG1 INT_L_X6Y94/SS2A2 INT_L_X6Y95/EL1END2 INT_L_X6Y95/SS2BEG2 INT_R_X5Y93/FAN6 INT_R_X5Y93/FAN_ALT6 INT_R_X5Y93/WL1BEG0 INT_R_X5Y93/WL1END1 INT_R_X5Y95/EL1BEG2 INT_R_X5Y95/LOGIC_OUTS11 VBRK_X18Y97/VBRK_WL1END1 VBRK_X18Y99/VBRK_EL1BEG2 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X5Y93/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X4Y93/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y93/INT_L.BYP_BOUNCE1->>FAN_ALT6 INT_L_X4Y93/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y93/INT_L.WL1END0->>BYP_ALT1 INT_L_X6Y93/INT_L.SS2END2->>WL1BEG1 INT_L_X6Y95/INT_L.EL1END2->>SS2BEG2 INT_R_X5Y93/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y93/INT_R.WL1END1->>FAN_ALT6 INT_R_X5Y93/INT_R.WL1END1->>WL1BEG0 INT_R_X5Y95/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r[hresp][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[iosn][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramsn][4]_i_4_n_0 - 
wires: CLBLL_L_X4Y92/CLBLL_EL1BEG2 CLBLL_L_X4Y92/CLBLL_IMUX35 CLBLL_L_X4Y92/CLBLL_LL_C6 CLBLL_L_X4Y95/CLBLL_IMUX12 CLBLL_L_X4Y95/CLBLL_IMUX4 CLBLL_L_X4Y95/CLBLL_LL_A6 CLBLL_L_X4Y95/CLBLL_LL_B6 CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS21 CLBLM_R_X3Y91/CLBLM_M_B CLBLM_R_X3Y91/CLBLM_M_BMUX CLBLM_R_X3Y92/CLBLM_EL1BEG2 INT_L_X4Y92/EL1END2 INT_L_X4Y92/IMUX_L35 INT_L_X4Y92/NR1BEG2 INT_L_X4Y93/NN2BEG2 INT_L_X4Y93/NR1END2 INT_L_X4Y94/NN2A2 INT_L_X4Y95/IMUX_L12 INT_L_X4Y95/IMUX_L4 INT_L_X4Y95/NN2END2 INT_R_X3Y91/LOGIC_OUTS21 INT_R_X3Y91/NR1BEG3 INT_R_X3Y92/EL1BEG2 INT_R_X3Y92/NR1END3 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X4Y92/INT_L.EL1END2->>IMUX_L35 INT_L_X4Y92/INT_L.EL1END2->>NR1BEG2 INT_L_X4Y93/INT_L.NR1END2->>NN2BEG2 INT_L_X4Y95/INT_L.NN2END2->>IMUX_L12 INT_L_X4Y95/INT_L.NN2END2->>IMUX_L4 INT_R_X3Y91/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X3Y92/INT_R.NR1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[iosn][0]_i_2_n_0 - 
wires: CLBLL_L_X4Y95/CLBLL_IMUX1 CLBLL_L_X4Y95/CLBLL_LL_A3 CLBLL_L_X4Y97/CLBLL_LL_A CLBLL_L_X4Y97/CLBLL_LOGIC_OUTS12 INT_L_X4Y95/IMUX_L1 INT_L_X4Y95/SS2END0 INT_L_X4Y96/SS2A0 INT_L_X4Y97/LOGIC_OUTS_L12 INT_L_X4Y97/SS2BEG0 
pips: CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y97/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X4Y95/INT_L.SS2END0->>IMUX_L1 INT_L_X4Y97/INT_L.LOGIC_OUTS_L12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_1_in[0] - 
wires: CLBLL_L_X4Y95/CLBLL_IMUX18 CLBLL_L_X4Y95/CLBLL_IMUX2 CLBLL_L_X4Y95/CLBLL_LL_A2 CLBLL_L_X4Y95/CLBLL_LL_B2 CLBLL_L_X4Y95/CLBLL_LL_BQ CLBLL_L_X4Y95/CLBLL_LOGIC_OUTS5 INT_L_X4Y95/IMUX_L18 INT_L_X4Y95/IMUX_L2 INT_L_X4Y95/LOGIC_OUTS_L5 
pips: CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y95/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y95/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X4Y95/INT_L.LOGIC_OUTS_L5->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[iosn][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[iosn][1]_i_2_n_0 - 
wires: CLBLL_L_X4Y95/CLBLL_IMUX15 CLBLL_L_X4Y95/CLBLL_LL_B1 CLBLL_L_X4Y97/CLBLL_LL_B CLBLL_L_X4Y97/CLBLL_LL_BMUX CLBLL_L_X4Y97/CLBLL_LOGIC_OUTS21 INT_L_X4Y95/IMUX_L15 INT_L_X4Y95/SS2END3 INT_L_X4Y96/SS2A3 INT_L_X4Y96/SS2END_N0_3 INT_L_X4Y97/LOGIC_OUTS_L21 INT_L_X4Y97/SS2BEG3 
pips: CLBLL_L_X4Y95/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y97/CLBLL_L.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_L_X4Y97/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X4Y95/INT_L.SS2END3->>IMUX_L15 INT_L_X4Y97/INT_L.LOGIC_OUTS_L21->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mben][3]_i_16_n_0 - 
wires: CLBLL_L_X4Y91/CLBLL_LL_A CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS12 CLBLL_L_X4Y96/CLBLL_IMUX31 CLBLL_L_X4Y96/CLBLL_LL_C5 CLBLL_L_X4Y96/CLBLL_NW4END0 CLBLL_L_X4Y97/CLBLL_IMUX24 CLBLL_L_X4Y97/CLBLL_LL_B5 CLBLL_L_X4Y97/CLBLL_NE2A0 CLBLM_R_X3Y96/CLBLM_NW4END0 CLBLM_R_X3Y97/CLBLM_NE2A0 CLBLM_R_X5Y92/CLBLM_IMUX40 CLBLM_R_X5Y92/CLBLM_M_D1 INT_L_X4Y91/LOGIC_OUTS_L12 INT_L_X4Y91/NE2BEG0 INT_L_X4Y92/NE2A0 INT_L_X4Y92/NW6A0 INT_L_X4Y93/NW6B0 INT_L_X4Y94/NW6C0 INT_L_X4Y95/NW6D0 INT_L_X4Y96/IMUX_L31 INT_L_X4Y96/NE2END_S3_0 INT_L_X4Y96/NW6E0 INT_L_X4Y97/IMUX_L24 INT_L_X4Y97/NE2END0 INT_R_X3Y95/NW6END_S0_0 INT_R_X3Y96/NE2BEG0 INT_R_X3Y96/NW6END0 INT_R_X3Y97/NE2A0 INT_R_X5Y91/NE2END_S3_0 INT_R_X5Y92/IMUX40 INT_R_X5Y92/NE2END0 INT_R_X5Y92/NW6BEG0 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y97/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X4Y91/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_L_X4Y96/INT_L.NE2END_S3_0->>IMUX_L31 INT_L_X4Y97/INT_L.NE2END0->>IMUX_L24 INT_R_X3Y96/INT_R.NW6END0->>NE2BEG0 INT_R_X5Y92/INT_R.NE2END0->>IMUX40 INT_R_X5Y92/INT_R.NE2END0->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[mben][0]_i_1_n_0 - 
wires: CLBLL_L_X4Y89/CLBLL_SW2A0 CLBLL_L_X4Y90/CLBLL_LL_A CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y89/CLBLM_BYP0 CLBLM_R_X3Y89/CLBLM_L_AX CLBLM_R_X3Y89/CLBLM_SW2A0 INT_L_X4Y89/SW2A0 INT_L_X4Y90/LOGIC_OUTS_L12 INT_L_X4Y90/SW2BEG0 INT_R_X3Y89/BYP0 INT_R_X3Y89/BYP_ALT0 INT_R_X3Y89/SW2END0 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y89/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X4Y90/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_R_X3Y89/INT_R.BYP_ALT0->>BYP0 INT_R_X3Y89/INT_R.SW2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[mben][0]_i_2_n_0 - 
wires: CLBLL_L_X4Y90/CLBLL_IMUX11 CLBLL_L_X4Y90/CLBLL_LL_A4 CLBLL_L_X4Y90/CLBLL_LL_B CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS13 INT_L_X4Y90/IMUX_L11 INT_L_X4Y90/LOGIC_OUTS_L13 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y90/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y90/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mben][2]_i_2_n_0 - 
wires: CLBLL_L_X4Y89/CLBLL_IMUX7 CLBLL_L_X4Y89/CLBLL_LL_A1 CLBLL_L_X4Y90/CLBLL_IMUX8 CLBLL_L_X4Y90/CLBLL_LL_A5 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y90/CLBLM_M_A INT_L_X4Y89/IMUX_L7 INT_L_X4Y89/WL1END3 INT_L_X4Y90/IMUX_L8 INT_L_X4Y90/WL1END_N1_3 INT_R_X5Y89/WL1BEG3 INT_R_X5Y90/LOGIC_OUTS12 INT_R_X5Y90/WL1BEG_N3 
pips: CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X5Y90/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X4Y89/INT_L.WL1END3->>IMUX_L7 INT_L_X4Y90/INT_L.WL1END_N1_3->>IMUX_L8 INT_R_X5Y90/INT_R.LOGIC_OUTS12->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[mben][3]_i_10_n_0 - 
wires: CLBLL_L_X4Y89/CLBLL_IMUX24 CLBLL_L_X4Y89/CLBLL_IMUX8 CLBLL_L_X4Y89/CLBLL_LL_A5 CLBLL_L_X4Y89/CLBLL_LL_B5 CLBLL_L_X4Y90/CLBLL_IMUX28 CLBLL_L_X4Y90/CLBLL_IMUX4 CLBLL_L_X4Y90/CLBLL_LL_A6 CLBLL_L_X4Y90/CLBLL_LL_C4 CLBLL_L_X4Y91/CLBLL_LL_D CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS15 INT_L_X4Y89/IMUX_L24 INT_L_X4Y89/IMUX_L8 INT_L_X4Y89/SL1END0 INT_L_X4Y90/FAN_ALT1 INT_L_X4Y90/FAN_BOUNCE1 INT_L_X4Y90/IMUX_L28 INT_L_X4Y90/IMUX_L4 INT_L_X4Y90/SL1BEG0 INT_L_X4Y90/SL1END3 INT_L_X4Y90/SR1BEG_S0 INT_L_X4Y91/LOGIC_OUTS_L15 INT_L_X4Y91/SL1BEG3 
pips: CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y91/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X4Y89/INT_L.SL1END0->>IMUX_L24 INT_L_X4Y89/INT_L.SL1END0->>IMUX_L8 INT_L_X4Y90/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y90/INT_L.FAN_BOUNCE1->>IMUX_L28 INT_L_X4Y90/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X4Y90/INT_L.SL1END3->>FAN_ALT1 INT_L_X4Y90/INT_L.SL1END3->>SR1BEG_S0 INT_L_X4Y90/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X4Y91/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[mben][1]_i_3_n_0 - 
wires: CLBLL_L_X4Y90/CLBLL_IMUX2 CLBLL_L_X4Y90/CLBLL_IMUX22 CLBLL_L_X4Y90/CLBLL_LL_A2 CLBLL_L_X4Y90/CLBLL_LL_C3 CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y90/CLBLL_L_BMUX INT_L_X4Y89/NL1BEG1 INT_L_X4Y89/WL1END1 INT_L_X4Y90/EL1BEG2 INT_L_X4Y90/IMUX_L2 INT_L_X4Y90/IMUX_L22 INT_L_X4Y90/LOGIC_OUTS_L17 INT_L_X4Y90/NL1END1 INT_R_X5Y89/SL1END2 INT_R_X5Y89/WL1BEG1 INT_R_X5Y90/EL1END2 INT_R_X5Y90/SL1BEG2 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y90/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y89/INT_L.WL1END1->>NL1BEG1 INT_L_X4Y90/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_L_X4Y90/INT_L.LOGIC_OUTS_L17->>IMUX_L22 INT_L_X4Y90/INT_L.NL1END1->>IMUX_L2 INT_R_X5Y89/INT_R.SL1END2->>WL1BEG1 INT_R_X5Y90/INT_R.EL1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[mben][1]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_WW2A3 BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_WW2A3 BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_EL1BEG3 BRAM_L_X6Y85/BRAM_WW2A3_4 BRAM_L_X6Y90/BRAM_EL1BEG3_1 BRAM_L_X6Y90/BRAM_WW2A3_0 CLBLL_L_X4Y90/CLBLL_IMUX32 CLBLL_L_X4Y90/CLBLL_IMUX7 CLBLL_L_X4Y90/CLBLL_LL_A1 CLBLL_L_X4Y90/CLBLL_LL_C1 CLBLL_L_X4Y94/CLBLL_IMUX47 CLBLL_L_X4Y94/CLBLL_LL_D5 CLBLM_R_X5Y89/CLBLM_WW2A3 CLBLM_R_X5Y90/CLBLM_WW2A3 CLBLM_R_X5Y91/CLBLM_EL1BEG3 CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y92/CLBLM_L_A INT_L_X4Y89/WW2END3 INT_L_X4Y90/IMUX_L32 INT_L_X4Y90/IMUX_L7 INT_L_X4Y90/WW2END3 INT_L_X4Y90/WW2END_N0_3 INT_L_X4Y91/WW2END_N0_3 INT_L_X4Y92/NW2END_S0_0 INT_L_X4Y93/NN2BEG0 INT_L_X4Y93/NW2END0 INT_L_X4Y94/IMUX_L47 INT_L_X4Y94/NN2A0 INT_L_X4Y94/NN2END_S2_0 INT_L_X4Y95/NN2END0 INT_L_X6Y89/SL1END3 INT_L_X6Y89/WW2BEG3 INT_L_X6Y90/SL1BEG3 INT_L_X6Y90/SL1END3 INT_L_X6Y90/WW2BEG3 INT_L_X6Y91/EL1END3 INT_L_X6Y91/SL1BEG3 INT_R_X5Y89/WW2A3 INT_R_X5Y90/WW2A3 INT_R_X5Y91/EL1BEG3 INT_R_X5Y92/EL1BEG_N3 INT_R_X5Y92/LOGIC_OUTS8 INT_R_X5Y92/NW2BEG0 INT_R_X5Y93/NW2A0 VBRK_X18Y93/VBRK_WW2A3 VBRK_X18Y94/VBRK_WW2A3 VBRK_X18Y95/VBRK_EL1BEG3 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X5Y92/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X4Y90/INT_L.WW2END3->>IMUX_L7 INT_L_X4Y90/INT_L.WW2END_N0_3->>IMUX_L32 INT_L_X4Y93/INT_L.NW2END0->>NN2BEG0 INT_L_X4Y94/INT_L.NN2END_S2_0->>IMUX_L47 INT_L_X6Y89/INT_L.SL1END3->>WW2BEG3 INT_L_X6Y90/INT_L.SL1END3->>SL1BEG3 INT_L_X6Y90/INT_L.SL1END3->>WW2BEG3 INT_L_X6Y91/INT_L.EL1END3->>SL1BEG3 INT_R_X5Y92/INT_R.LOGIC_OUTS8->>EL1BEG_N3 INT_R_X5Y92/INT_R.LOGIC_OUTS8->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[mben][0]_i_3_n_0 - 
wires: CLBLL_L_X4Y90/CLBLL_IMUX17 CLBLL_L_X4Y90/CLBLL_LL_B3 CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y90/CLBLL_L_C CLBLL_L_X4Y90/CLBLL_L_CMUX INT_L_X4Y90/IMUX_L17 INT_L_X4Y90/LOGIC_OUTS_L18 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y90/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X4Y90/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X4Y90/INT_L.LOGIC_OUTS_L18->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mben][3]_i_20_n_0 - 
wires: CLBLL_L_X4Y90/CLBLL_IMUX18 CLBLL_L_X4Y90/CLBLL_IMUX25 CLBLL_L_X4Y90/CLBLL_IMUX41 CLBLL_L_X4Y90/CLBLL_LL_B2 CLBLL_L_X4Y90/CLBLL_L_B5 CLBLL_L_X4Y90/CLBLL_L_D1 CLBLL_L_X4Y92/CLBLL_LL_A CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS12 CLBLM_R_X5Y90/CLBLM_IMUX24 CLBLM_R_X5Y90/CLBLM_IMUX8 CLBLM_R_X5Y90/CLBLM_M_A5 CLBLM_R_X5Y90/CLBLM_M_B5 INT_L_X4Y89/SE2A0 INT_L_X4Y90/IMUX_L18 INT_L_X4Y90/IMUX_L25 INT_L_X4Y90/IMUX_L41 INT_L_X4Y90/SE2BEG0 INT_L_X4Y90/SS2END0 INT_L_X4Y91/SS2A0 INT_L_X4Y92/LOGIC_OUTS_L12 INT_L_X4Y92/SS2BEG0 INT_R_X5Y89/NR1BEG0 INT_R_X5Y89/SE2END0 INT_R_X5Y90/IMUX24 INT_R_X5Y90/IMUX8 INT_R_X5Y90/NR1END0 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X4Y92/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X4Y90/INT_L.SS2END0->>IMUX_L18 INT_L_X4Y90/INT_L.SS2END0->>IMUX_L25 INT_L_X4Y90/INT_L.SS2END0->>IMUX_L41 INT_L_X4Y90/INT_L.SS2END0->>SE2BEG0 INT_L_X4Y92/INT_L.LOGIC_OUTS_L12->>SS2BEG0 INT_R_X5Y89/INT_R.SE2END0->>NR1BEG0 INT_R_X5Y90/INT_R.NR1END0->>IMUX24 INT_R_X5Y90/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[size_n_0_][0] - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_SE4C3 BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_WR1END0 BRAM_L_X6Y85/BRAM_SE4C3_4 BRAM_L_X6Y85/BRAM_WL1END2_4 BRAM_L_X6Y90/BRAM_WR1END0_1 CLBLL_L_X4Y90/CLBLL_IMUX21 CLBLL_L_X4Y90/CLBLL_L_C4 CLBLL_L_X4Y92/CLBLL_SW2A3 CLBLL_L_X4Y93/CLBLL_IMUX7 CLBLL_L_X4Y93/CLBLL_LL_A1 CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS3 CLBLL_L_X4Y93/CLBLL_L_DQ CLBLM_R_X3Y92/CLBLM_IMUX39 CLBLM_R_X3Y92/CLBLM_L_D3 CLBLM_R_X3Y92/CLBLM_SW2A3 CLBLM_R_X5Y89/CLBLM_SE4C3 CLBLM_R_X5Y89/CLBLM_WL1END2 CLBLM_R_X5Y90/CLBLM_IMUX11 CLBLM_R_X5Y90/CLBLM_IMUX12 CLBLM_R_X5Y90/CLBLM_M_A4 CLBLM_R_X5Y90/CLBLM_M_B6 CLBLM_R_X5Y91/CLBLM_IMUX24 CLBLM_R_X5Y91/CLBLM_M_B5 CLBLM_R_X5Y91/CLBLM_WR1END0 INT_L_X4Y90/IMUX_L21 INT_L_X4Y90/NW2END3 INT_L_X4Y92/SW2A3 INT_L_X4Y93/IMUX_L7 INT_L_X4Y93/LOGIC_OUTS_L3 INT_L_X4Y93/SE6BEG3 INT_L_X4Y93/SW2BEG3 INT_L_X6Y89/NR1BEG3 INT_L_X6Y89/SE6END3 INT_L_X6Y89/WL1BEG2 INT_L_X6Y90/NR1END3 INT_L_X6Y90/WR1BEG_S0 INT_L_X6Y91/WR1BEG0 INT_R_X3Y92/IMUX39 INT_R_X3Y92/SW2END3 INT_R_X3Y93/SW2END_N0_3 INT_R_X5Y89/NL1BEG2 INT_R_X5Y89/NW2BEG3 INT_R_X5Y89/SE6E3 INT_R_X5Y89/WL1END2 INT_R_X5Y90/IMUX11 INT_R_X5Y90/IMUX12 INT_R_X5Y90/NL1END2 INT_R_X5Y90/NW2A3 INT_R_X5Y90/SE6D3 INT_R_X5Y90/WR1END_S1_0 INT_R_X5Y91/IMUX24 INT_R_X5Y91/SE6C3 INT_R_X5Y91/WR1END0 INT_R_X5Y92/SE6B3 INT_R_X5Y93/SE6A3 VBRK_X18Y93/VBRK_SE4C3 VBRK_X18Y93/VBRK_WL1END2 VBRK_X18Y95/VBRK_WR1END0 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X4Y90/INT_L.NW2END3->>IMUX_L21 INT_L_X4Y93/INT_L.LOGIC_OUTS_L3->>IMUX_L7 INT_L_X4Y93/INT_L.LOGIC_OUTS_L3->>SE6BEG3 INT_L_X4Y93/INT_L.LOGIC_OUTS_L3->>SW2BEG3 INT_L_X6Y89/INT_L.SE6END3->>NR1BEG3 INT_L_X6Y89/INT_L.SE6END3->>WL1BEG2 INT_L_X6Y90/INT_L.NR1END3->>WR1BEG_S0 INT_R_X3Y92/INT_R.SW2END3->>IMUX39 INT_R_X5Y89/INT_R.WL1END2->>NL1BEG2 INT_R_X5Y89/INT_R.WL1END2->>NW2BEG3 INT_R_X5Y90/INT_R.NL1END2->>IMUX11 INT_R_X5Y90/INT_R.NL1END2->>IMUX12 INT_R_X5Y91/INT_R.WR1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

r[mben][1]_i_1_n_0 - 
wires: CLBLL_L_X4Y89/CLBLL_SW2A2 CLBLL_L_X4Y90/CLBLL_BYP4 CLBLL_L_X4Y90/CLBLL_LL_BX CLBLL_L_X4Y90/CLBLL_LL_C CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS14 CLBLM_R_X3Y89/CLBLM_BYP5 CLBLM_R_X3Y89/CLBLM_L_BX CLBLM_R_X3Y89/CLBLM_SW2A2 INT_L_X4Y89/SW2A2 INT_L_X4Y90/BYP_ALT4 INT_L_X4Y90/BYP_L4 INT_L_X4Y90/FAN_ALT7 INT_L_X4Y90/FAN_BOUNCE7 INT_L_X4Y90/LOGIC_OUTS_L14 INT_L_X4Y90/SW2BEG2 INT_R_X3Y89/BYP5 INT_R_X3Y89/BYP_ALT5 INT_R_X3Y89/FAN_ALT5 INT_R_X3Y89/FAN_BOUNCE5 INT_R_X3Y89/SW2END2 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X4Y90/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X3Y89/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X4Y90/INT_L.BYP_ALT4->>BYP_L4 INT_L_X4Y90/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y90/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_L_X4Y90/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 INT_L_X4Y90/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X3Y89/INT_R.BYP_ALT5->>BYP5 INT_R_X3Y89/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y89/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X3Y89/INT_R.SW2END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[mben][3]_i_11_n_0 - 
wires: CLBLL_L_X4Y89/CLBLL_IMUX15 CLBLL_L_X4Y89/CLBLL_LL_B1 CLBLL_L_X4Y90/CLBLL_IMUX35 CLBLL_L_X4Y90/CLBLL_LL_C6 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y90/CLBLM_M_B CLBLM_R_X5Y90/CLBLM_M_BMUX INT_L_X4Y89/IMUX_L15 INT_L_X4Y89/SW2END3 INT_L_X4Y90/IMUX_L35 INT_L_X4Y90/SW2END_N0_3 INT_L_X4Y90/WR1END2 INT_R_X5Y89/SW2A3 INT_R_X5Y90/LOGIC_OUTS13 INT_R_X5Y90/LOGIC_OUTS21 INT_R_X5Y90/SW2BEG3 INT_R_X5Y90/WR1BEG2 
pips: CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X5Y90/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X5Y90/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y90/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X4Y89/INT_L.SW2END3->>IMUX_L15 INT_L_X4Y90/INT_L.WR1END2->>IMUX_L35 INT_R_X5Y90/INT_R.LOGIC_OUTS13->>WR1BEG2 INT_R_X5Y90/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[mben][1]_i_4_n_0 - 
wires: CLBLL_L_X4Y90/CLBLL_IMUX31 CLBLL_L_X4Y90/CLBLL_LL_C5 CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS19 CLBLL_L_X4Y90/CLBLL_L_D CLBLL_L_X4Y90/CLBLL_L_DMUX INT_L_X4Y90/IMUX_L31 INT_L_X4Y90/LOGIC_OUTS_L19 INT_L_X4Y90/NL1BEG0 INT_L_X4Y90/NL1END_S3_0 INT_L_X4Y91/NL1END0 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y90/CLBLL_L.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_L_X4Y90/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X4Y90/INT_L.LOGIC_OUTS_L19->>NL1BEG0 INT_L_X4Y90/INT_L.NL1END_S3_0->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mben][3]_i_21_n_0 - 
wires: CLBLL_L_X4Y90/CLBLL_IMUX16 CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y90/CLBLL_L_A CLBLL_L_X4Y90/CLBLL_L_B3 CLBLM_R_X5Y90/CLBLM_IMUX27 CLBLM_R_X5Y90/CLBLM_IMUX4 CLBLM_R_X5Y90/CLBLM_M_A6 CLBLM_R_X5Y90/CLBLM_M_B4 INT_L_X4Y90/BYP_ALT1 INT_L_X4Y90/BYP_BOUNCE1 INT_L_X4Y90/ER1BEG1 INT_L_X4Y90/GFAN0 INT_L_X4Y90/IMUX_L16 INT_L_X4Y90/LOGIC_OUTS_L8 INT_R_X5Y90/ER1END1 INT_R_X5Y90/IMUX27 INT_R_X5Y90/IMUX4 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y90/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X4Y90/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y90/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X4Y90/INT_L.GFAN0->>IMUX_L16 INT_L_X4Y90/INT_L.LOGIC_OUTS_L8->>BYP_ALT1 INT_L_X4Y90/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X5Y90/INT_R.ER1END1->>IMUX27 INT_R_X5Y90/INT_R.ER1END1->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[mben][1]_i_5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_EL1BEG0 BRAM_L_X6Y90/BRAM_EL1BEG0_1 BRAM_L_X6Y90/BRAM_WW2A0_0 CLBLL_L_X4Y90/CLBLL_IMUX42 CLBLL_L_X4Y90/CLBLL_L_D6 CLBLM_R_X5Y90/CLBLM_WW2A0 CLBLM_R_X5Y91/CLBLM_EL1BEG0 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y91/CLBLM_M_B INT_L_X4Y90/IMUX_L42 INT_L_X4Y90/WW2END0 INT_L_X6Y90/EL1END_S3_0 INT_L_X6Y90/SL1END0 INT_L_X6Y90/WW2BEG0 INT_L_X6Y91/EL1END0 INT_L_X6Y91/SL1BEG0 INT_R_X5Y90/WW2A0 INT_R_X5Y91/EL1BEG0 INT_R_X5Y91/LOGIC_OUTS13 VBRK_X18Y94/VBRK_WW2A0 VBRK_X18Y95/VBRK_EL1BEG0 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X4Y90/INT_L.WW2END0->>IMUX_L42 INT_L_X6Y90/INT_L.SL1END0->>WW2BEG0 INT_L_X6Y91/INT_L.EL1END0->>SL1BEG0 INT_R_X5Y91/INT_R.LOGIC_OUTS13->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mben][1]_i_6_n_0 - 
wires: CLBLL_L_X4Y90/CLBLL_IMUX39 CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y90/CLBLL_L_AMUX CLBLL_L_X4Y90/CLBLL_L_D3 INT_L_X4Y90/BYP_ALT3 INT_L_X4Y90/BYP_BOUNCE3 INT_L_X4Y90/IMUX_L39 INT_L_X4Y90/LOGIC_OUTS_L16 INT_L_X4Y91/BYP_BOUNCE_N3_3 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X4Y90/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y90/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X4Y90/INT_L.BYP_BOUNCE3->>IMUX_L39 INT_L_X4Y90/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mben][2]_i_1_n_0 - 
wires: CLBLL_L_X4Y88/CLBLL_WL1END3 CLBLL_L_X4Y89/CLBLL_LL_A CLBLL_L_X4Y89/CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y88/CLBLM_WL1END3 CLBLM_R_X3Y89/CLBLM_BYP2 CLBLM_R_X3Y89/CLBLM_L_CX INT_L_X4Y88/WL1BEG3 INT_L_X4Y89/LOGIC_OUTS_L12 INT_L_X4Y89/WL1BEG_N3 INT_R_X3Y88/WL1END3 INT_R_X3Y89/BYP2 INT_R_X3Y89/BYP_ALT2 INT_R_X3Y89/FAN_ALT1 INT_R_X3Y89/FAN_BOUNCE1 INT_R_X3Y89/NL1BEG_N3 INT_R_X3Y89/WL1END_N1_3 
pips: CLBLL_L_X4Y89/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y89/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X4Y89/INT_L.LOGIC_OUTS_L12->>WL1BEG_N3 INT_R_X3Y89/INT_R.BYP_ALT2->>BYP2 INT_R_X3Y89/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y89/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X3Y89/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X3Y89/INT_R.WL1END_N1_3->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[mben][3]_i_7_n_0 - 
wires: CLBLL_L_X4Y89/CLBLL_IMUX17 CLBLL_L_X4Y89/CLBLL_IMUX2 CLBLL_L_X4Y89/CLBLL_LL_A2 CLBLL_L_X4Y89/CLBLL_LL_B3 CLBLL_L_X4Y92/CLBLL_LL_B CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS13 INT_L_X4Y89/IMUX_L17 INT_L_X4Y89/IMUX_L2 INT_L_X4Y89/SE2A1 INT_L_X4Y89/WL1END0 INT_L_X4Y90/SE2BEG1 INT_L_X4Y90/SS2END1 INT_L_X4Y91/SS2A1 INT_L_X4Y92/LOGIC_OUTS_L13 INT_L_X4Y92/SS2BEG1 INT_R_X5Y89/SE2END1 INT_R_X5Y89/WL1BEG0 
pips: CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y92/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y89/INT_L.WL1END0->>IMUX_L17 INT_L_X4Y89/INT_L.WL1END0->>IMUX_L2 INT_L_X4Y90/INT_L.SS2END1->>SE2BEG1 INT_L_X4Y92/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_R_X5Y89/INT_R.SE2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[mben][3]_i_8_n_0 - 
wires: CLBLL_L_X4Y89/CLBLL_IMUX11 CLBLL_L_X4Y89/CLBLL_IMUX27 CLBLL_L_X4Y89/CLBLL_LL_A4 CLBLL_L_X4Y89/CLBLL_LL_B4 CLBLL_L_X4Y90/CLBLL_LL_D CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS15 INT_L_X4Y88/NR1BEG3 INT_L_X4Y88/SS2END3 INT_L_X4Y89/FAN_ALT3 INT_L_X4Y89/FAN_BOUNCE3 INT_L_X4Y89/IMUX_L11 INT_L_X4Y89/IMUX_L27 INT_L_X4Y89/NR1END3 INT_L_X4Y89/SS2A3 INT_L_X4Y89/SS2END_N0_3 INT_L_X4Y90/LOGIC_OUTS_L15 INT_L_X4Y90/SS2BEG3 
pips: CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y89/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y90/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X4Y88/INT_L.SS2END3->>NR1BEG3 INT_L_X4Y89/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y89/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X4Y89/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X4Y89/INT_L.NR1END3->>FAN_ALT3 INT_L_X4Y90/INT_L.LOGIC_OUTS_L15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[mben][3]_i_1_n_0 - 
wires: CLBLL_L_X4Y93/CLBLL_LL_D CLBLL_L_X4Y93/CLBLL_LL_DMUX CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS23 CLBLL_L_X4Y93/CLBLL_SW4A1 CLBLL_L_X4Y93/CLBLL_SW4A3 CLBLM_R_X3Y89/CLBLM_CTRL0 CLBLM_R_X3Y89/CLBLM_L_SR CLBLM_R_X3Y91/CLBLM_BYP0 CLBLM_R_X3Y91/CLBLM_L_AX CLBLM_R_X3Y93/CLBLM_SW4A1 CLBLM_R_X3Y93/CLBLM_SW4A3 INT_L_X2Y89/ER1BEG2 INT_L_X2Y89/ER1BEG_S0 INT_L_X2Y89/SW6END1 INT_L_X2Y89/SW6END3 INT_L_X2Y90/ER1BEG0 INT_L_X2Y90/SW6END_N0_3 INT_L_X4Y93/LOGIC_OUTS_L15 INT_L_X4Y93/LOGIC_OUTS_L23 INT_L_X4Y93/SW6BEG1 INT_L_X4Y93/SW6BEG3 INT_R_X3Y89/CTRL0 INT_R_X3Y89/ER1END2 INT_R_X3Y89/SW6E1 INT_R_X3Y89/SW6E3 INT_R_X3Y90/ER1END0 INT_R_X3Y90/NR1BEG0 INT_R_X3Y90/SW6D1 INT_R_X3Y90/SW6D3 INT_R_X3Y91/BYP0 INT_R_X3Y91/BYP_ALT0 INT_R_X3Y91/NR1END0 INT_R_X3Y91/SW6C1 INT_R_X3Y91/SW6C3 INT_R_X3Y92/SW6B1 INT_R_X3Y92/SW6B3 INT_R_X3Y93/SW6A1 INT_R_X3Y93/SW6A3 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X3Y89/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y91/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X2Y89/INT_L.SW6END1->>ER1BEG2 INT_L_X2Y89/INT_L.SW6END3->>ER1BEG_S0 INT_L_X4Y93/INT_L.LOGIC_OUTS_L15->>SW6BEG3 INT_L_X4Y93/INT_L.LOGIC_OUTS_L23->>SW6BEG1 INT_R_X3Y89/INT_R.ER1END2->>CTRL0 INT_R_X3Y90/INT_R.ER1END0->>NR1BEG0 INT_R_X3Y91/INT_R.BYP_ALT0->>BYP0 INT_R_X3Y91/INT_R.NR1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[mben][3]_i_3_n_0 - 
wires: CLBLL_L_X4Y93/CLBLL_IMUX43 CLBLL_L_X4Y93/CLBLL_LL_D6 CLBLL_L_X4Y93/CLBLL_NE2A2 CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y92/CLBLM_L_C CLBLM_R_X3Y93/CLBLM_NE2A2 INT_L_X4Y93/IMUX_L43 INT_L_X4Y93/NE2END2 INT_R_X3Y92/LOGIC_OUTS10 INT_R_X3Y92/NE2BEG2 INT_R_X3Y93/NE2A2 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X3Y92/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X4Y93/INT_L.NE2END2->>IMUX_L43 INT_R_X3Y92/INT_R.LOGIC_OUTS10->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mben][3]_i_4_n_0 - 
wires: CLBLL_L_X4Y93/CLBLL_IMUX45 CLBLL_L_X4Y93/CLBLL_LL_D2 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y93/CLBLM_M_C INT_L_X4Y93/IMUX_L45 INT_L_X4Y93/WR1END3 INT_R_X5Y93/LOGIC_OUTS14 INT_R_X5Y93/WR1BEG3 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X4Y93/INT_L.WR1END3->>IMUX_L45 INT_R_X5Y93/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mben][3]_i_5_n_0 - 
wires: CLBLL_L_X4Y93/CLBLL_IMUX47 CLBLL_L_X4Y93/CLBLL_LL_D5 CLBLL_L_X4Y96/CLBLL_LL_C CLBLL_L_X4Y96/CLBLL_LOGIC_OUTS14 INT_L_X4Y93/IMUX_L47 INT_L_X4Y93/SS2END3 INT_L_X4Y94/SS2A3 INT_L_X4Y94/SS2END_N0_3 INT_L_X4Y95/SR1END3 INT_L_X4Y95/SS2BEG3 INT_L_X4Y96/LOGIC_OUTS_L14 INT_L_X4Y96/SR1BEG3 INT_L_X4Y96/SR1END_N3_3 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X4Y96/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y93/INT_L.SS2END3->>IMUX_L47 INT_L_X4Y95/INT_L.SR1END3->>SS2BEG3 INT_L_X4Y96/INT_L.LOGIC_OUTS_L14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[hwrite]__0 - 
wires: CLBLL_L_X4Y93/CLBLL_IMUX44 CLBLL_L_X4Y93/CLBLL_LL_D4 CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS2 CLBLL_L_X4Y93/CLBLL_L_CQ CLBLM_R_X5Y94/CLBLM_IMUX20 CLBLM_R_X5Y94/CLBLM_L_C2 INT_L_X4Y93/IMUX_L44 INT_L_X4Y93/LOGIC_OUTS_L2 INT_L_X4Y93/NE2BEG2 INT_L_X4Y94/NE2A2 INT_R_X5Y94/IMUX20 INT_R_X5Y94/NE2END2 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X4Y93/INT_L.LOGIC_OUTS_L2->>IMUX_L44 INT_L_X4Y93/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_R_X5Y94/INT_R.NE2END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[mben][3]_i_6_n_0 - 
wires: CLBLL_L_X4Y93/CLBLL_IMUX38 CLBLL_L_X4Y93/CLBLL_LL_D3 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y93/CLBLM_L_B INT_L_X4Y93/FAN_BOUNCE_S3_2 INT_L_X4Y93/IMUX_L38 INT_L_X4Y93/NL1BEG1 INT_L_X4Y93/WR1END2 INT_L_X4Y94/FAN_ALT2 INT_L_X4Y94/FAN_BOUNCE2 INT_L_X4Y94/NL1END1 INT_R_X5Y93/LOGIC_OUTS9 INT_R_X5Y93/WR1BEG2 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X4Y93/INT_L.FAN_BOUNCE_S3_2->>IMUX_L38 INT_L_X4Y93/INT_L.WR1END2->>NL1BEG1 INT_L_X4Y94/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y94/INT_L.NL1END1->>FAN_ALT2 INT_R_X5Y93/INT_R.LOGIC_OUTS9->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mben][3]_i_12_n_0 - 
wires: CLBLM_R_X3Y92/CLBLM_IMUX34 CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y92/CLBLM_L_B CLBLM_R_X3Y92/CLBLM_L_C6 INT_R_X3Y92/IMUX34 INT_R_X3Y92/LOGIC_OUTS9 
pips: CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X3Y92/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X3Y92/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][4]_i_13_n_0 - 
wires: CLBLL_L_X4Y92/CLBLL_WR1END0 CLBLL_L_X4Y94/CLBLL_IMUX36 CLBLL_L_X4Y94/CLBLL_L_D2 CLBLL_L_X4Y94/CLBLL_WR1END0 CLBLM_R_X3Y92/CLBLM_IMUX16 CLBLM_R_X3Y92/CLBLM_L_B3 CLBLM_R_X3Y92/CLBLM_WR1END0 CLBLM_R_X3Y94/CLBLM_IMUX16 CLBLM_R_X3Y94/CLBLM_L_B3 CLBLM_R_X3Y94/CLBLM_WR1END0 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y91/CLBLM_M_C INT_L_X4Y91/NN2BEG3 INT_L_X4Y91/WR1BEG_S0 INT_L_X4Y91/WR1END3 INT_L_X4Y92/NN2A3 INT_L_X4Y92/WR1BEG0 INT_L_X4Y93/NL1BEG2 INT_L_X4Y93/NN2END3 INT_L_X4Y93/WR1BEG_S0 INT_L_X4Y94/IMUX_L36 INT_L_X4Y94/NL1END2 INT_L_X4Y94/WR1BEG0 INT_R_X3Y91/WR1END_S1_0 INT_R_X3Y92/IMUX16 INT_R_X3Y92/WR1END0 INT_R_X3Y93/WR1END_S1_0 INT_R_X3Y94/IMUX16 INT_R_X3Y94/WR1END0 INT_R_X5Y91/LOGIC_OUTS14 INT_R_X5Y91/WR1BEG3 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X4Y91/INT_L.WR1END3->>NN2BEG3 INT_L_X4Y91/INT_L.WR1END3->>WR1BEG_S0 INT_L_X4Y93/INT_L.NN2END3->>NL1BEG2 INT_L_X4Y93/INT_L.NN2END3->>WR1BEG_S0 INT_L_X4Y94/INT_L.NL1END2->>IMUX_L36 INT_R_X3Y92/INT_R.WR1END0->>IMUX16 INT_R_X3Y94/INT_R.WR1END0->>IMUX16 INT_R_X5Y91/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[mben][3]_i_13_n_0 - 
wires: CLBLM_R_X5Y93/CLBLM_IMUX35 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y93/CLBLM_M_B CLBLM_R_X5Y93/CLBLM_M_C6 INT_R_X5Y93/IMUX35 INT_R_X5Y93/LOGIC_OUTS13 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X5Y93/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mben][3]_i_14_n_0 - 
wires: CLBLM_R_X5Y93/CLBLM_IMUX29 CLBLM_R_X5Y93/CLBLM_M_C2 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y94/CLBLM_L_AMUX INT_R_X5Y93/IMUX29 INT_R_X5Y93/SL1END2 INT_R_X5Y94/LOGIC_OUTS16 INT_R_X5Y94/SL1BEG2 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X5Y94/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y93/INT_R.SL1END2->>IMUX29 INT_R_X5Y94/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mben][3]_i_15_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_IMUX22 CLBLL_L_X4Y94/CLBLL_LL_C3 CLBLL_L_X4Y94/CLBLL_WL1END1 CLBLL_L_X4Y96/CLBLL_IMUX29 CLBLL_L_X4Y96/CLBLL_LL_C2 CLBLL_L_X4Y97/CLBLL_LL_AMUX CLBLL_L_X4Y97/CLBLL_LOGIC_OUTS20 CLBLM_R_X3Y94/CLBLM_IMUX20 CLBLM_R_X3Y94/CLBLM_L_C2 CLBLM_R_X3Y94/CLBLM_WL1END1 INT_L_X4Y94/IMUX_L22 INT_L_X4Y94/SS2END2 INT_L_X4Y94/WL1BEG1 INT_L_X4Y95/SS2A2 INT_L_X4Y96/IMUX_L29 INT_L_X4Y96/SL1END2 INT_L_X4Y96/SS2BEG2 INT_L_X4Y97/LOGIC_OUTS_L20 INT_L_X4Y97/SL1BEG2 INT_R_X3Y94/IMUX20 INT_R_X3Y94/WL1END1 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y97/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X4Y94/INT_L.SS2END2->>IMUX_L22 INT_L_X4Y94/INT_L.SS2END2->>WL1BEG1 INT_L_X4Y96/INT_L.SL1END2->>IMUX_L29 INT_L_X4Y96/INT_L.SL1END2->>SS2BEG2 INT_L_X4Y97/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_R_X3Y94/INT_R.WL1END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[mben][3]_i_17_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y100/INT_INTERFACE_SE2A2 BRAM_INT_INTERFACE_L_X6Y101/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WW2A2 BRAM_INT_INTERFACE_L_X6Y97/INT_INTERFACE_WL1END0 BRAM_L_X6Y100/BRAM_EL1BEG1_1 BRAM_L_X6Y100/BRAM_SE2A2_0 BRAM_L_X6Y90/BRAM_SW2A2_3 BRAM_L_X6Y90/BRAM_WW2A2_4 BRAM_L_X6Y95/BRAM_WL1END0_2 BRKH_INT_X6Y99/BRKH_INT_SS2END1 BRKH_INT_X6Y99/BRKH_INT_SS6A2 CLBLL_L_X4Y94/CLBLL_IMUX14 CLBLL_L_X4Y94/CLBLL_L_B1 CLBLM_R_X5Y100/CLBLM_SE2A2 CLBLM_R_X5Y101/CLBLM_EL1BEG1 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y101/CLBLM_L_AMUX CLBLM_R_X5Y92/CLBLM_IMUX13 CLBLM_R_X5Y92/CLBLM_L_B6 CLBLM_R_X5Y93/CLBLM_IMUX25 CLBLM_R_X5Y93/CLBLM_L_B5 CLBLM_R_X5Y93/CLBLM_SW2A2 CLBLM_R_X5Y94/CLBLM_WW2A2 CLBLM_R_X5Y97/CLBLM_IMUX25 CLBLM_R_X5Y97/CLBLM_L_B5 CLBLM_R_X5Y97/CLBLM_WL1END0 INT_L_X4Y94/IMUX_L14 INT_L_X4Y94/WW2END2 INT_L_X6Y100/SE2END2 INT_L_X6Y100/SS2A1 INT_L_X6Y100/SS6BEG2 INT_L_X6Y101/EL1END1 INT_L_X6Y101/SS2BEG1 INT_L_X6Y93/SW2A2 INT_L_X6Y94/SS6END2 INT_L_X6Y94/SW2BEG2 INT_L_X6Y94/WW2BEG2 INT_L_X6Y95/SS6E2 INT_L_X6Y96/SS6D2 INT_L_X6Y97/SS2END1 INT_L_X6Y97/SS6C2 INT_L_X6Y97/WL1BEG0 INT_L_X6Y98/SS2A1 INT_L_X6Y98/SS6B2 INT_L_X6Y99/SS2BEG1 INT_L_X6Y99/SS2END1 INT_L_X6Y99/SS6A2 INT_R_X5Y100/SE2A2 INT_R_X5Y101/EL1BEG1 INT_R_X5Y101/LOGIC_OUTS16 INT_R_X5Y101/SE2BEG2 INT_R_X5Y92/BYP_ALT3 INT_R_X5Y92/BYP_BOUNCE3 INT_R_X5Y92/IMUX13 INT_R_X5Y92/SL1END2 INT_R_X5Y93/BYP_BOUNCE_N3_3 INT_R_X5Y93/IMUX25 INT_R_X5Y93/SL1BEG2 INT_R_X5Y93/SW2END2 INT_R_X5Y94/WW2A2 INT_R_X5Y97/IMUX25 INT_R_X5Y97/WL1END0 VBRK_X18Y101/VBRK_WL1END0 VBRK_X18Y105/VBRK_SE2A2 VBRK_X18Y106/VBRK_EL1BEG1 VBRK_X18Y97/VBRK_SW2A2 VBRK_X18Y98/VBRK_WW2A2 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X5Y101/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X4Y94/INT_L.WW2END2->>IMUX_L14 INT_L_X6Y100/INT_L.SE2END2->>SS6BEG2 INT_L_X6Y101/INT_L.EL1END1->>SS2BEG1 INT_L_X6Y94/INT_L.SS6END2->>SW2BEG2 INT_L_X6Y94/INT_L.SS6END2->>WW2BEG2 INT_L_X6Y97/INT_L.SS2END1->>WL1BEG0 INT_L_X6Y99/INT_L.SS2END1->>SS2BEG1 INT_R_X5Y101/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X5Y101/INT_R.LOGIC_OUTS16->>SE2BEG2 INT_R_X5Y92/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y92/INT_R.SL1END2->>BYP_ALT3 INT_R_X5Y92/INT_R.SL1END2->>IMUX13 INT_R_X5Y93/INT_R.BYP_BOUNCE_N3_3->>IMUX25 INT_R_X5Y93/INT_R.SW2END2->>SL1BEG2 INT_R_X5Y97/INT_R.WL1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[mben][3]_i_18_n_0 - 
wires: CLBLM_R_X5Y93/CLBLM_IMUX14 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS11 CLBLM_R_X5Y93/CLBLM_L_B1 CLBLM_R_X5Y93/CLBLM_L_D INT_R_X5Y93/IMUX14 INT_R_X5Y93/LOGIC_OUTS11 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y93/INT_R.LOGIC_OUTS11->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[hburst_n_0_][2] - 
wires: CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y93/CLBLL_L_BQ CLBLM_R_X5Y93/CLBLM_IMUX21 CLBLM_R_X5Y93/CLBLM_IMUX36 CLBLM_R_X5Y93/CLBLM_IMUX6 CLBLM_R_X5Y93/CLBLM_L_A1 CLBLM_R_X5Y93/CLBLM_L_C4 CLBLM_R_X5Y93/CLBLM_L_D2 INT_L_X4Y93/ER1BEG2 INT_L_X4Y93/LOGIC_OUTS_L1 INT_R_X5Y93/ER1END2 INT_R_X5Y93/IMUX21 INT_R_X5Y93/IMUX36 INT_R_X5Y93/IMUX6 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y93/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X5Y93/INT_R.ER1END2->>IMUX21 INT_R_X5Y93/INT_R.ER1END2->>IMUX36 INT_R_X5Y93/INT_R.ER1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[hburst_n_0_][1] - 
wires: CLBLM_R_X5Y93/CLBLM_IMUX0 CLBLM_R_X5Y93/CLBLM_IMUX30 CLBLM_R_X5Y93/CLBLM_IMUX46 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y93/CLBLM_L_A3 CLBLM_R_X5Y93/CLBLM_L_AQ CLBLM_R_X5Y93/CLBLM_L_C5 CLBLM_R_X5Y93/CLBLM_L_D5 INT_R_X5Y93/IMUX0 INT_R_X5Y93/IMUX30 INT_R_X5Y93/IMUX46 INT_R_X5Y93/LOGIC_OUTS0 INT_R_X5Y93/NL1BEG_N3 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X5Y93/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X5Y93/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X5Y93/INT_R.NL1BEG_N3->>IMUX30 INT_R_X5Y93/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[hburst_n_0_][0] - 
wires: CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y93/CLBLL_L_AQ CLBLM_R_X5Y93/CLBLM_IMUX3 CLBLM_R_X5Y93/CLBLM_IMUX34 CLBLM_R_X5Y93/CLBLM_IMUX42 CLBLM_R_X5Y93/CLBLM_L_A2 CLBLM_R_X5Y93/CLBLM_L_C6 CLBLM_R_X5Y93/CLBLM_L_D6 INT_L_X4Y93/ER1BEG1 INT_L_X4Y93/LOGIC_OUTS_L0 INT_R_X5Y93/ER1END1 INT_R_X5Y93/IMUX3 INT_R_X5Y93/IMUX34 INT_R_X5Y93/IMUX42 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X4Y93/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X5Y93/INT_R.ER1END1->>IMUX3 INT_R_X5Y93/INT_R.ER1END1->>IMUX34 INT_R_X5Y93/INT_R.ER1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[mben][3]_i_19_n_0 - 
wires: CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y92/CLBLM_L_B CLBLM_R_X5Y93/CLBLM_IMUX16 CLBLM_R_X5Y93/CLBLM_L_B3 INT_R_X5Y92/LOGIC_OUTS9 INT_R_X5Y92/NL1BEG0 INT_R_X5Y92/NL1END_S3_0 INT_R_X5Y93/IMUX16 INT_R_X5Y93/NL1END0 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X5Y92/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X5Y93/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mben][3]_i_2_n_0 - 
wires: CLBLL_L_X4Y89/CLBLL_LL_B CLBLL_L_X4Y89/CLBLL_LL_BMUX CLBLL_L_X4Y89/CLBLL_LOGIC_OUTS21 CLBLL_L_X4Y90/CLBLL_WR1END0 CLBLM_R_X3Y89/CLBLM_BYP7 CLBLM_R_X3Y89/CLBLM_L_DX CLBLM_R_X3Y90/CLBLM_WR1END0 INT_L_X4Y89/LOGIC_OUTS_L21 INT_L_X4Y89/WR1BEG_S0 INT_L_X4Y90/WR1BEG0 INT_R_X3Y89/BYP7 INT_R_X3Y89/BYP_ALT7 INT_R_X3Y89/WR1END_S1_0 INT_R_X3Y90/WR1END0 
pips: CLBLL_L_X4Y89/CLBLL_L.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_L_X4Y89/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X3Y89/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_L_X4Y89/INT_L.LOGIC_OUTS_L21->>WR1BEG_S0 INT_R_X3Y89/INT_R.BYP_ALT7->>BYP7 INT_R_X3Y89/INT_R.WR1END_S1_0->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[ramoen][4]_i_7_n_0 - 
wires: CLBLL_L_X4Y96/CLBLL_IMUX35 CLBLL_L_X4Y96/CLBLL_LL_C6 CLBLM_R_X5Y94/CLBLM_IMUX34 CLBLM_R_X5Y94/CLBLM_IMUX36 CLBLM_R_X5Y94/CLBLM_L_C6 CLBLM_R_X5Y94/CLBLM_L_D2 CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y97/CLBLM_L_B INT_L_X4Y96/IMUX_L35 INT_L_X4Y96/WL1END1 INT_R_X5Y94/BYP_ALT4 INT_R_X5Y94/BYP_BOUNCE4 INT_R_X5Y94/IMUX34 INT_R_X5Y94/IMUX36 INT_R_X5Y94/SL1END1 INT_R_X5Y95/SL1BEG1 INT_R_X5Y95/SS2END1 INT_R_X5Y96/SR1END2 INT_R_X5Y96/SS2A1 INT_R_X5Y96/WL1BEG1 INT_R_X5Y97/LOGIC_OUTS9 INT_R_X5Y97/SR1BEG2 INT_R_X5Y97/SS2BEG1 
pips: CLBLL_L_X4Y96/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y97/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X4Y96/INT_L.WL1END1->>IMUX_L35 INT_R_X5Y94/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y94/INT_R.BYP_BOUNCE4->>IMUX36 INT_R_X5Y94/INT_R.SL1END1->>BYP_ALT4 INT_R_X5Y94/INT_R.SL1END1->>IMUX34 INT_R_X5Y95/INT_R.SS2END1->>SL1BEG1 INT_R_X5Y96/INT_R.SR1END2->>WL1BEG1 INT_R_X5Y97/INT_R.LOGIC_OUTS9->>SR1BEG2 INT_R_X5Y97/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[ramoen][4]_i_6_n_0 - 
wires: CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS10 CLBLL_L_X4Y92/CLBLL_L_C CLBLM_R_X5Y92/CLBLM_IMUX35 CLBLM_R_X5Y92/CLBLM_M_C6 CLBLM_R_X5Y93/CLBLM_IMUX26 CLBLM_R_X5Y93/CLBLM_L_B4 INT_L_X4Y92/ER1BEG3 INT_L_X4Y92/LOGIC_OUTS_L10 INT_R_X5Y92/BYP_ALT6 INT_R_X5Y92/BYP_BOUNCE6 INT_R_X5Y92/ER1END3 INT_R_X5Y92/FAN_ALT3 INT_R_X5Y92/FAN_BOUNCE3 INT_R_X5Y92/IMUX35 INT_R_X5Y93/BYP_BOUNCE_N3_6 INT_R_X5Y93/ER1END_N3_3 INT_R_X5Y93/IMUX26 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X4Y92/INT_L.LOGIC_OUTS_L10->>ER1BEG3 INT_R_X5Y92/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X5Y92/INT_R.ER1END3->>BYP_ALT6 INT_R_X5Y92/INT_R.ER1END3->>FAN_ALT3 INT_R_X5Y92/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y92/INT_R.FAN_BOUNCE3->>IMUX35 INT_R_X5Y93/INT_R.BYP_BOUNCE_N3_6->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[mcfg1][iowidth][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[mcfg1][romwrite] - 
wires: BRAM_INT_INTERFACE_L_X6Y101/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X6Y102/INT_INTERFACE_SE2A1 BRAM_L_X6Y100/BRAM_SE2A1_2 BRAM_L_X6Y100/BRAM_WW2A1_1 BRKH_INT_X4Y99/BRKH_INT_SS2END1 BRKH_INT_X5Y99/BRKH_INT_SS2END1 CLBLL_L_X4Y101/CLBLL_FAN6 CLBLL_L_X4Y101/CLBLL_FAN7 CLBLL_L_X4Y101/CLBLL_LL_CE CLBLL_L_X4Y101/CLBLL_L_CE CLBLL_L_X4Y102/CLBLL_FAN6 CLBLL_L_X4Y102/CLBLL_FAN7 CLBLL_L_X4Y102/CLBLL_LL_CE CLBLL_L_X4Y102/CLBLL_L_CE CLBLL_L_X4Y94/CLBLL_IMUX2 CLBLL_L_X4Y94/CLBLL_LL_A2 CLBLL_L_X4Y94/CLBLL_SE2A1 CLBLL_L_X4Y95/CLBLL_SW4END1 CLBLL_L_X4Y98/CLBLL_FAN6 CLBLL_L_X4Y98/CLBLL_L_CE CLBLL_L_X4Y99/CLBLL_FAN6 CLBLL_L_X4Y99/CLBLL_L_CE CLBLM_R_X3Y94/CLBLM_SE2A1 CLBLM_R_X3Y95/CLBLM_SW4END1 CLBLM_R_X5Y101/CLBLM_FAN7 CLBLM_R_X5Y101/CLBLM_M_CE CLBLM_R_X5Y101/CLBLM_WW2A1 CLBLM_R_X5Y102/CLBLM_SE2A1 CLBLM_R_X5Y104/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y104/CLBLM_M_A CLBLM_R_X5Y94/CLBLM_IMUX25 CLBLM_R_X5Y94/CLBLM_L_B5 CLBLM_R_X5Y96/CLBLM_IMUX11 CLBLM_R_X5Y96/CLBLM_M_A4 CLBLM_R_X5Y97/CLBLM_FAN6 CLBLM_R_X5Y97/CLBLM_L_CE INT_L_X4Y100/SS2A1 INT_L_X4Y101/FAN_ALT6 INT_L_X4Y101/FAN_ALT7 INT_L_X4Y101/FAN_L6 INT_L_X4Y101/FAN_L7 INT_L_X4Y101/SS2BEG1 INT_L_X4Y101/WW2END1 INT_L_X4Y102/FAN_ALT6 INT_L_X4Y102/FAN_ALT7 INT_L_X4Y102/FAN_L6 INT_L_X4Y102/FAN_L7 INT_L_X4Y102/WL1END1 INT_L_X4Y94/ER1BEG2 INT_L_X4Y94/IMUX_L2 INT_L_X4Y94/SE2END1 INT_L_X4Y95/SW6E1 INT_L_X4Y96/SW6D1 INT_L_X4Y97/SW6C1 INT_L_X4Y98/FAN_ALT6 INT_L_X4Y98/FAN_L6 INT_L_X4Y98/SL1END1 INT_L_X4Y98/SW6B1 INT_L_X4Y99/FAN_ALT6 INT_L_X4Y99/FAN_L6 INT_L_X4Y99/SL1BEG1 INT_L_X4Y99/SS2END1 INT_L_X4Y99/SW6A1 INT_L_X6Y101/SL1END1 INT_L_X6Y101/WW2BEG1 INT_L_X6Y102/SE2END1 INT_L_X6Y102/SL1BEG1 INT_R_X3Y94/SE2A1 INT_R_X3Y95/SE2BEG1 INT_R_X3Y95/SW6END1 INT_R_X5Y100/SS2A1 INT_R_X5Y101/FAN7 INT_R_X5Y101/FAN_ALT7 INT_R_X5Y101/SS2BEG1 INT_R_X5Y101/SS2END1 INT_R_X5Y101/WW2A1 INT_R_X5Y102/SE2A1 INT_R_X5Y102/SR1END2 INT_R_X5Y102/SS2A1 INT_R_X5Y102/WL1BEG1 INT_R_X5Y103/SE2BEG1 INT_R_X5Y103/SR1BEG2 INT_R_X5Y103/SR1END1 INT_R_X5Y103/SS2BEG1 INT_R_X5Y104/LOGIC_OUTS12 INT_R_X5Y104/SR1BEG1 INT_R_X5Y94/ER1END2 INT_R_X5Y94/FAN_ALT5 INT_R_X5Y94/FAN_BOUNCE5 INT_R_X5Y94/IMUX25 INT_R_X5Y96/IMUX11 INT_R_X5Y96/SL1END1 INT_R_X5Y97/FAN6 INT_R_X5Y97/FAN_ALT6 INT_R_X5Y97/SL1BEG1 INT_R_X5Y97/SS2END1 INT_R_X5Y98/SS2A1 INT_R_X5Y99/SS2BEG1 INT_R_X5Y99/SS2END1 INT_R_X5Y99/SW6BEG1 VBRK_X18Y106/VBRK_WW2A1 VBRK_X18Y107/VBRK_SE2A1 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y101/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y102/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y102/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y98/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y99/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X5Y101/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y104/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y97/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X4Y101/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y101/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y101/INT_L.WW2END1->>FAN_ALT6 INT_L_X4Y101/INT_L.WW2END1->>FAN_ALT7 INT_L_X4Y101/INT_L.WW2END1->>SS2BEG1 INT_L_X4Y102/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y102/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y102/INT_L.WL1END1->>FAN_ALT6 INT_L_X4Y102/INT_L.WL1END1->>FAN_ALT7 INT_L_X4Y94/INT_L.SE2END1->>ER1BEG2 INT_L_X4Y94/INT_L.SE2END1->>IMUX_L2 INT_L_X4Y98/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y98/INT_L.SL1END1->>FAN_ALT6 INT_L_X4Y99/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y99/INT_L.SS2END1->>FAN_ALT6 INT_L_X4Y99/INT_L.SS2END1->>SL1BEG1 INT_L_X6Y101/INT_L.SL1END1->>WW2BEG1 INT_L_X6Y102/INT_L.SE2END1->>SL1BEG1 INT_R_X3Y95/INT_R.SW6END1->>SE2BEG1 INT_R_X5Y101/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y101/INT_R.SS2END1->>FAN_ALT7 INT_R_X5Y101/INT_R.SS2END1->>SS2BEG1 INT_R_X5Y102/INT_R.SR1END2->>WL1BEG1 INT_R_X5Y103/INT_R.SR1END1->>SE2BEG1 INT_R_X5Y103/INT_R.SR1END1->>SR1BEG2 INT_R_X5Y103/INT_R.SR1END1->>SS2BEG1 INT_R_X5Y104/INT_R.LOGIC_OUTS12->>SR1BEG1 INT_R_X5Y94/INT_R.ER1END2->>FAN_ALT5 INT_R_X5Y94/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y94/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X5Y96/INT_R.SL1END1->>IMUX11 INT_R_X5Y97/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y97/INT_R.SS2END1->>FAN_ALT6 INT_R_X5Y97/INT_R.SS2END1->>SL1BEG1 INT_R_X5Y99/INT_R.SS2END1->>SS2BEG1 INT_R_X5Y99/INT_R.SS2END1->>SW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 21, 

r[mcfg1][iowidth][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mcfg1][romrws][3]_i_2_n_0 - 
wires: CLBLM_R_X5Y102/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y102/CLBLM_M_A CLBLM_R_X5Y104/CLBLM_IMUX8 CLBLM_R_X5Y104/CLBLM_M_A5 INT_R_X5Y102/LOGIC_OUTS12 INT_R_X5Y102/NN2BEG0 INT_R_X5Y103/NN2A0 INT_R_X5Y103/NN2END_S2_0 INT_R_X5Y104/IMUX8 INT_R_X5Y104/NN2END0 
pips: CLBLM_R_X5Y102/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y104/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X5Y102/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X5Y104/INT_R.NN2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mcfg1][romwidth][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[mcfg1][romwidth][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[mcfg2][ramrws] - 
wires: BRAM_INT_INTERFACE_L_X6Y100/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X6Y101/INT_INTERFACE_SE2A1 BRAM_L_X6Y100/BRAM_SE2A1_1 BRAM_L_X6Y100/BRAM_WW2A1_0 BRKH_INT_X4Y99/BRKH_INT_SW2A1 BRKH_INT_X5Y99/BRKH_INT_SS2A1 CLBLL_L_X4Y100/CLBLL_FAN6 CLBLL_L_X4Y100/CLBLL_L_CE CLBLL_L_X4Y97/CLBLL_FAN6 CLBLL_L_X4Y97/CLBLL_L_CE CLBLL_L_X4Y98/CLBLL_SE2A1 CLBLL_L_X4Y99/CLBLL_SW2A1 CLBLM_R_X3Y98/CLBLM_SE2A1 CLBLM_R_X3Y99/CLBLM_SW2A1 CLBLM_R_X5Y100/CLBLM_FAN6 CLBLM_R_X5Y100/CLBLM_L_CE CLBLM_R_X5Y100/CLBLM_WW2A1 CLBLM_R_X5Y101/CLBLM_FAN6 CLBLM_R_X5Y101/CLBLM_L_CE CLBLM_R_X5Y101/CLBLM_SE2A1 CLBLM_R_X5Y104/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y104/CLBLM_M_B CLBLM_R_X5Y98/CLBLM_FAN7 CLBLM_R_X5Y98/CLBLM_M_CE INT_L_X4Y100/FAN_ALT6 INT_L_X4Y100/FAN_L6 INT_L_X4Y100/SW2BEG1 INT_L_X4Y100/WW2END1 INT_L_X4Y97/FAN_ALT6 INT_L_X4Y97/FAN_L6 INT_L_X4Y97/SL1END1 INT_L_X4Y98/SE2END1 INT_L_X4Y98/SL1BEG1 INT_L_X4Y99/SW2A1 INT_L_X6Y100/SL1END1 INT_L_X6Y100/WW2BEG1 INT_L_X6Y101/SE2END1 INT_L_X6Y101/SL1BEG1 INT_R_X3Y98/SE2A1 INT_R_X3Y99/SE2BEG1 INT_R_X3Y99/SW2END1 INT_R_X5Y100/FAN6 INT_R_X5Y100/FAN_ALT6 INT_R_X5Y100/NR1BEG1 INT_R_X5Y100/SS2BEG1 INT_R_X5Y100/SS2END1 INT_R_X5Y100/WW2A1 INT_R_X5Y101/FAN6 INT_R_X5Y101/FAN_ALT6 INT_R_X5Y101/NR1END1 INT_R_X5Y101/SE2A1 INT_R_X5Y101/SS2A1 INT_R_X5Y102/SE2BEG1 INT_R_X5Y102/SS2BEG1 INT_R_X5Y102/SS2END1 INT_R_X5Y103/SS2A1 INT_R_X5Y104/LOGIC_OUTS13 INT_R_X5Y104/SS2BEG1 INT_R_X5Y98/FAN7 INT_R_X5Y98/FAN_ALT7 INT_R_X5Y98/SS2END1 INT_R_X5Y99/SS2A1 VBRK_X18Y105/VBRK_WW2A1 VBRK_X18Y106/VBRK_SE2A1 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y97/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X5Y100/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y101/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y104/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y98/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X4Y100/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y100/INT_L.WW2END1->>FAN_ALT6 INT_L_X4Y100/INT_L.WW2END1->>SW2BEG1 INT_L_X4Y97/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y97/INT_L.SL1END1->>FAN_ALT6 INT_L_X4Y98/INT_L.SE2END1->>SL1BEG1 INT_L_X6Y100/INT_L.SL1END1->>WW2BEG1 INT_L_X6Y101/INT_L.SE2END1->>SL1BEG1 INT_R_X3Y99/INT_R.SW2END1->>SE2BEG1 INT_R_X5Y100/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y100/INT_R.SS2END1->>FAN_ALT6 INT_R_X5Y100/INT_R.SS2END1->>NR1BEG1 INT_R_X5Y100/INT_R.SS2END1->>SS2BEG1 INT_R_X5Y101/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y101/INT_R.NR1END1->>FAN_ALT6 INT_R_X5Y102/INT_R.SS2END1->>SE2BEG1 INT_R_X5Y102/INT_R.SS2END1->>SS2BEG1 INT_R_X5Y104/INT_R.LOGIC_OUTS13->>SS2BEG1 INT_R_X5Y98/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y98/INT_R.SS2END1->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

r[mcfg2][ramrws][1]_i_2_n_0 - 
wires: CLBLM_R_X5Y102/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y102/CLBLM_M_AMUX CLBLM_R_X5Y104/CLBLM_IMUX27 CLBLM_R_X5Y104/CLBLM_M_B4 INT_R_X5Y102/LOGIC_OUTS20 INT_R_X5Y102/NN2BEG2 INT_R_X5Y103/NN2A2 INT_R_X5Y104/IMUX27 INT_R_X5Y104/NN2END2 
pips: CLBLM_R_X5Y102/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y104/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X5Y102/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X5Y104/INT_R.NN2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[oen]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[oen]_i_2_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y94/CLBLL_L_B CLBLM_R_X5Y94/CLBLM_IMUX8 CLBLM_R_X5Y94/CLBLM_M_A5 INT_L_X4Y94/EL1BEG0 INT_L_X4Y94/LOGIC_OUTS_L9 INT_R_X5Y93/EL1END_S3_0 INT_R_X5Y94/EL1END0 INT_R_X5Y94/IMUX8 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X4Y94/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_R_X5Y94/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[oen]_i_3_n_0 - 
wires: CLBLM_R_X5Y94/CLBLM_IMUX11 CLBLM_R_X5Y94/CLBLM_M_A4 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y95/CLBLM_L_A INT_R_X5Y94/IMUX11 INT_R_X5Y94/SR1END1 INT_R_X5Y95/LOGIC_OUTS8 INT_R_X5Y95/SR1BEG1 
pips: CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X5Y94/INT_R.SR1END1->>IMUX11 INT_R_X5Y95/INT_R.LOGIC_OUTS8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[oen]_i_4_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS10 CLBLL_L_X4Y94/CLBLL_L_C CLBLM_R_X5Y94/CLBLM_IMUX2 CLBLM_R_X5Y94/CLBLM_M_A2 INT_L_X4Y94/EL1BEG1 INT_L_X4Y94/LOGIC_OUTS_L10 INT_R_X5Y94/EL1END1 INT_R_X5Y94/IMUX2 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X4Y94/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_R_X5Y94/INT_R.EL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][0]_i_2_n_0 - 
wires: CLBLM_R_X5Y94/CLBLM_IMUX1 CLBLM_R_X5Y94/CLBLM_IMUX17 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y94/CLBLM_L_C CLBLM_R_X5Y94/CLBLM_L_CMUX CLBLM_R_X5Y94/CLBLM_M_A3 CLBLM_R_X5Y94/CLBLM_M_B3 INT_R_X5Y94/IMUX1 INT_R_X5Y94/IMUX17 INT_R_X5Y94/LOGIC_OUTS18 
pips: CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X5Y94/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y94/INT_R.LOGIC_OUTS18->>IMUX1 INT_R_X5Y94/INT_R.LOGIC_OUTS18->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[ramoen][4]_i_4_n_0 - 
wires: CLBLM_R_X5Y86/CLBLM_IMUX17 CLBLM_R_X5Y86/CLBLM_M_B3 CLBLM_R_X5Y94/CLBLM_IMUX12 CLBLM_R_X5Y94/CLBLM_IMUX4 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS11 CLBLM_R_X5Y94/CLBLM_L_D CLBLM_R_X5Y94/CLBLM_M_A6 CLBLM_R_X5Y94/CLBLM_M_B6 INT_R_X5Y86/IMUX17 INT_R_X5Y86/SS2END0 INT_R_X5Y87/SS2A0 INT_R_X5Y88/SR1BEG_S0 INT_R_X5Y88/SS2BEG0 INT_R_X5Y88/SS6END3 INT_R_X5Y89/SS6E3 INT_R_X5Y89/SS6END_N0_3 INT_R_X5Y90/SS6D3 INT_R_X5Y91/SS6C3 INT_R_X5Y92/SS6B3 INT_R_X5Y93/SS6A3 INT_R_X5Y94/FAN_ALT1 INT_R_X5Y94/FAN_BOUNCE1 INT_R_X5Y94/IMUX12 INT_R_X5Y94/IMUX4 INT_R_X5Y94/LOGIC_OUTS11 INT_R_X5Y94/SS6BEG3 
pips: CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y94/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y86/INT_R.SS2END0->>IMUX17 INT_R_X5Y88/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X5Y88/INT_R.SS6END3->>SR1BEG_S0 INT_R_X5Y94/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y94/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X5Y94/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X5Y94/INT_R.LOGIC_OUTS11->>FAN_ALT1 INT_R_X5Y94/INT_R.LOGIC_OUTS11->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[oen]_i_5_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_IMUX25 CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y94/CLBLL_L_A CLBLL_L_X4Y94/CLBLL_L_B5 INT_L_X4Y94/IMUX_L25 INT_L_X4Y94/LOGIC_OUTS_L8 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X4Y94/INT_L.LOGIC_OUTS_L8->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramsn][0]_i_4_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_IMUX19 CLBLL_L_X4Y94/CLBLL_IMUX3 CLBLL_L_X4Y94/CLBLL_IMUX35 CLBLL_L_X4Y94/CLBLL_LL_C6 CLBLL_L_X4Y94/CLBLL_L_A2 CLBLL_L_X4Y94/CLBLL_L_B2 CLBLL_L_X4Y94/CLBLL_WR1END3 CLBLM_R_X3Y94/CLBLM_IMUX23 CLBLM_R_X3Y94/CLBLM_IMUX37 CLBLM_R_X3Y94/CLBLM_L_C3 CLBLM_R_X3Y94/CLBLM_L_D4 CLBLM_R_X3Y94/CLBLM_WR1END3 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y93/CLBLM_L_AMUX CLBLM_R_X5Y94/CLBLM_IMUX33 CLBLM_R_X5Y94/CLBLM_L_C1 INT_L_X4Y94/IMUX_L19 INT_L_X4Y94/IMUX_L3 INT_L_X4Y94/IMUX_L35 INT_L_X4Y94/NW2END2 INT_L_X4Y94/WR1BEG3 INT_R_X3Y94/IMUX23 INT_R_X3Y94/IMUX37 INT_R_X3Y94/WR1END3 INT_R_X5Y93/LOGIC_OUTS16 INT_R_X5Y93/NL1BEG1 INT_R_X5Y93/NW2BEG2 INT_R_X5Y94/IMUX33 INT_R_X5Y94/NL1END1 INT_R_X5Y94/NW2A2 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X4Y94/INT_L.NW2END2->>IMUX_L19 INT_L_X4Y94/INT_L.NW2END2->>IMUX_L3 INT_L_X4Y94/INT_L.NW2END2->>IMUX_L35 INT_L_X4Y94/INT_L.NW2END2->>WR1BEG3 INT_R_X3Y94/INT_R.WR1END3->>IMUX23 INT_R_X3Y94/INT_R.WR1END3->>IMUX37 INT_R_X5Y93/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X5Y93/INT_R.LOGIC_OUTS16->>NW2BEG2 INT_R_X5Y94/INT_R.NL1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

r[oen]_i_6_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_ER1BEG2 CLBLL_L_X4Y94/CLBLL_IMUX13 CLBLL_L_X4Y94/CLBLL_L_B6 CLBLM_R_X3Y94/CLBLM_ER1BEG2 CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y94/CLBLM_L_B INT_L_X4Y94/ER1END2 INT_L_X4Y94/IMUX_L13 INT_R_X3Y94/ER1BEG2 INT_R_X3Y94/LOGIC_OUTS9 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_R_X3Y94/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X4Y94/INT_L.ER1END2->>IMUX_L13 INT_R_X3Y94/INT_R.LOGIC_OUTS9->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[oen]_i_7_n_0 - 
wires: CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y93/CLBLL_L_AMUX CLBLL_L_X4Y94/CLBLL_IMUX21 CLBLL_L_X4Y94/CLBLL_L_C4 INT_L_X4Y93/LOGIC_OUTS_L16 INT_L_X4Y93/NR1BEG2 INT_L_X4Y94/IMUX_L21 INT_L_X4Y94/NR1END2 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X4Y93/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X4Y94/INT_L.NR1END2->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][0]_i_7_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_IMUX30 CLBLL_L_X4Y94/CLBLL_L_C5 CLBLM_R_X5Y94/CLBLM_IMUX22 CLBLM_R_X5Y94/CLBLM_M_C3 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y95/CLBLM_L_B CLBLM_R_X5Y95/CLBLM_L_BMUX INT_L_X4Y94/IMUX_L30 INT_L_X4Y94/SW2END3 INT_L_X4Y95/SW2END_N0_3 INT_R_X5Y94/FAN_BOUNCE_S3_2 INT_R_X5Y94/IMUX22 INT_R_X5Y94/SW2A3 INT_R_X5Y95/FAN_ALT2 INT_R_X5Y95/FAN_BOUNCE2 INT_R_X5Y95/LOGIC_OUTS17 INT_R_X5Y95/LOGIC_OUTS9 INT_R_X5Y95/SW2BEG3 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X4Y94/INT_L.SW2END3->>IMUX_L30 INT_R_X5Y94/INT_R.FAN_BOUNCE_S3_2->>IMUX22 INT_R_X5Y95/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X5Y95/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X5Y95/INT_R.LOGIC_OUTS9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[oen]_i_8_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_EL1BEG1 CLBLL_L_X4Y94/CLBLL_IMUX34 CLBLL_L_X4Y94/CLBLL_L_C6 CLBLM_R_X3Y94/CLBLM_EL1BEG1 CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y94/CLBLM_L_C INT_L_X4Y94/EL1END1 INT_L_X4Y94/IMUX_L34 INT_R_X3Y94/EL1BEG1 INT_R_X3Y94/LOGIC_OUTS10 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X3Y94/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X4Y94/INT_L.EL1END1->>IMUX_L34 INT_R_X3Y94/INT_R.LOGIC_OUTS10->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][0]_i_3_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_EE2BEG3 CLBLM_R_X3Y94/CLBLM_EE2BEG3 CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS11 CLBLM_R_X3Y94/CLBLM_L_D CLBLM_R_X5Y94/CLBLM_IMUX15 CLBLM_R_X5Y94/CLBLM_M_B1 INT_L_X4Y94/EE2A3 INT_R_X3Y94/EE2BEG3 INT_R_X3Y94/LOGIC_OUTS11 INT_R_X5Y94/EE2END3 INT_R_X5Y94/IMUX15 
pips: CLBLM_R_X3Y94/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y94/INT_R.LOGIC_OUTS11->>EE2BEG3 INT_R_X5Y94/INT_R.EE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][0]_i_4_n_0 - 
wires: CLBLM_R_X5Y94/CLBLM_IMUX24 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y94/CLBLM_M_B5 CLBLM_R_X5Y94/CLBLM_M_C CLBLM_R_X5Y94/CLBLM_M_CMUX INT_R_X5Y94/IMUX24 INT_R_X5Y94/LOGIC_OUTS22 
pips: CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y94/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][0]_i_10_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_NE2A3 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WR1END0 BRAM_L_X6Y90/BRAM_NE2A3_3 BRAM_L_X6Y90/BRAM_WR1END0_4 CLBLL_L_X4Y91/CLBLL_LL_BMUX CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS21 CLBLM_R_X5Y93/CLBLM_NE2A3 CLBLM_R_X5Y94/CLBLM_IMUX32 CLBLM_R_X5Y94/CLBLM_M_C1 CLBLM_R_X5Y94/CLBLM_WR1END0 INT_L_X4Y91/LOGIC_OUTS_L21 INT_L_X4Y91/NE2BEG3 INT_L_X4Y92/NE2A3 INT_L_X6Y93/NE2END3 INT_L_X6Y93/WR1BEG_S0 INT_L_X6Y94/WR1BEG0 INT_R_X5Y92/NE2BEG3 INT_R_X5Y92/NE2END3 INT_R_X5Y93/NE2A3 INT_R_X5Y93/WR1END_S1_0 INT_R_X5Y94/IMUX32 INT_R_X5Y94/WR1END0 VBRK_X18Y97/VBRK_NE2A3 VBRK_X18Y98/VBRK_WR1END0 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X4Y91/INT_L.LOGIC_OUTS_L21->>NE2BEG3 INT_L_X6Y93/INT_L.NE2END3->>WR1BEG_S0 INT_R_X5Y92/INT_R.NE2END3->>NE2BEG3 INT_R_X5Y94/INT_R.WR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][0]_i_11_n_0 - 
wires: CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y93/CLBLM_L_A CLBLM_R_X5Y95/CLBLM_IMUX16 CLBLM_R_X5Y95/CLBLM_L_B3 INT_R_X5Y93/LOGIC_OUTS8 INT_R_X5Y93/NN2BEG0 INT_R_X5Y94/NN2A0 INT_R_X5Y94/NN2END_S2_0 INT_R_X5Y95/IMUX16 INT_R_X5Y95/NN2END0 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X5Y93/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X5Y95/INT_R.NN2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][0]_i_12_n_0 - 
wires: CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y94/CLBLM_L_A CLBLM_R_X5Y95/CLBLM_IMUX25 CLBLM_R_X5Y95/CLBLM_L_B5 INT_R_X5Y94/LOGIC_OUTS8 INT_R_X5Y94/NR1BEG0 INT_R_X5Y95/IMUX25 INT_R_X5Y95/NR1END0 
pips: CLBLM_R_X5Y94/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X5Y94/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X5Y95/INT_R.NR1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][4]_i_8_n_0 - 
wires: CLBLM_R_X5Y94/CLBLM_IMUX23 CLBLM_R_X5Y94/CLBLM_IMUX39 CLBLM_R_X5Y94/CLBLM_L_C3 CLBLM_R_X5Y94/CLBLM_L_D3 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y95/CLBLM_L_C INT_R_X5Y94/IMUX23 INT_R_X5Y94/IMUX39 INT_R_X5Y94/SR1END3 INT_R_X5Y95/LOGIC_OUTS10 INT_R_X5Y95/SR1BEG3 INT_R_X5Y95/SR1END_N3_3 
pips: CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X5Y94/INT_R.SR1END3->>IMUX23 INT_R_X5Y94/INT_R.SR1END3->>IMUX39 INT_R_X5Y95/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[ramoen][0]_i_5_n_0 - 
wires: CLBLM_R_X3Y94/CLBLM_IMUX41 CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y94/CLBLM_L_A CLBLM_R_X3Y94/CLBLM_L_D1 INT_R_X3Y94/IMUX41 INT_R_X3Y94/LOGIC_OUTS8 
pips: CLBLM_R_X3Y94/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X3Y94/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X3Y94/INT_R.LOGIC_OUTS8->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][0]_i_6_n_0 - 
wires: CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y93/CLBLM_M_D CLBLM_R_X5Y94/CLBLM_IMUX31 CLBLM_R_X5Y94/CLBLM_M_C5 INT_R_X5Y93/LOGIC_OUTS15 INT_R_X5Y93/NR1BEG3 INT_R_X5Y94/IMUX31 INT_R_X5Y94/NR1END3 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X5Y93/INT_R.LOGIC_OUTS15->>NR1BEG3 INT_R_X5Y94/INT_R.NR1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][0]_i_8_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_LL_C CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS14 CLBLM_R_X5Y94/CLBLM_IMUX28 CLBLM_R_X5Y94/CLBLM_M_C4 INT_L_X4Y94/LOGIC_OUTS_L14 INT_L_X4Y94/NE2BEG2 INT_L_X4Y95/NE2A2 INT_R_X5Y94/IMUX28 INT_R_X5Y94/SL1END2 INT_R_X5Y95/NE2END2 INT_R_X5Y95/SL1BEG2 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X4Y94/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_R_X5Y94/INT_R.SL1END2->>IMUX28 INT_R_X5Y95/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][4]_i_5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_SE2A2 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WL1END1 BRAM_L_X6Y90/BRAM_SE2A2_4 BRAM_L_X6Y90/BRAM_SW2A2_2 BRAM_L_X6Y90/BRAM_WL1END1_4 CLBLM_R_X5Y92/CLBLM_IMUX28 CLBLM_R_X5Y92/CLBLM_M_C4 CLBLM_R_X5Y92/CLBLM_SW2A2 CLBLM_R_X5Y94/CLBLM_IMUX35 CLBLM_R_X5Y94/CLBLM_M_C6 CLBLM_R_X5Y94/CLBLM_SE2A2 CLBLM_R_X5Y94/CLBLM_WL1END1 CLBLM_R_X5Y95/CLBLM_IMUX14 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y95/CLBLM_L_B1 CLBLM_R_X5Y95/CLBLM_M_AMUX INT_L_X6Y92/SW2A2 INT_L_X6Y93/SL1END2 INT_L_X6Y93/SW2BEG2 INT_L_X6Y94/SE2END2 INT_L_X6Y94/SL1BEG2 INT_L_X6Y94/WL1BEG1 INT_R_X5Y92/IMUX28 INT_R_X5Y92/SW2END2 INT_R_X5Y94/IMUX35 INT_R_X5Y94/SE2A2 INT_R_X5Y94/WL1END1 INT_R_X5Y95/BYP_ALT2 INT_R_X5Y95/BYP_BOUNCE2 INT_R_X5Y95/IMUX14 INT_R_X5Y95/LOGIC_OUTS20 INT_R_X5Y95/SE2BEG2 INT_R_X5Y96/BYP_BOUNCE_N3_2 VBRK_X18Y96/VBRK_SW2A2 VBRK_X18Y98/VBRK_SE2A2 VBRK_X18Y98/VBRK_WL1END1 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X6Y93/INT_L.SL1END2->>SW2BEG2 INT_L_X6Y94/INT_L.SE2END2->>SL1BEG2 INT_L_X6Y94/INT_L.SE2END2->>WL1BEG1 INT_R_X5Y92/INT_R.SW2END2->>IMUX28 INT_R_X5Y94/INT_R.WL1END1->>IMUX35 INT_R_X5Y95/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X5Y95/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X5Y95/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X5Y95/INT_R.LOGIC_OUTS20->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[ramoen][0]_i_9_n_0 - 
wires: CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y93/CLBLM_M_AMUX CLBLM_R_X5Y94/CLBLM_IMUX29 CLBLM_R_X5Y94/CLBLM_M_C2 INT_R_X5Y93/LOGIC_OUTS20 INT_R_X5Y93/NR1BEG2 INT_R_X5Y94/IMUX29 INT_R_X5Y94/NR1END2 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X5Y93/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X5Y94/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][3]_i_7_n_0 - 
wires: CLBLM_R_X5Y95/CLBLM_IMUX19 CLBLM_R_X5Y95/CLBLM_IMUX33 CLBLM_R_X5Y95/CLBLM_L_B2 CLBLM_R_X5Y95/CLBLM_L_C1 CLBLM_R_X5Y97/CLBLM_IMUX17 CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y97/CLBLM_L_A CLBLM_R_X5Y97/CLBLM_M_B3 INT_R_X5Y95/BYP_ALT1 INT_R_X5Y95/BYP_BOUNCE1 INT_R_X5Y95/IMUX19 INT_R_X5Y95/IMUX33 INT_R_X5Y95/SS2END0 INT_R_X5Y96/SS2A0 INT_R_X5Y97/IMUX17 INT_R_X5Y97/LOGIC_OUTS8 INT_R_X5Y97/SS2BEG0 
pips: CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y97/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X5Y95/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X5Y95/INT_R.BYP_BOUNCE1->>IMUX19 INT_R_X5Y95/INT_R.SS2END0->>BYP_ALT1 INT_R_X5Y95/INT_R.SS2END0->>IMUX33 INT_R_X5Y97/INT_R.LOGIC_OUTS8->>IMUX17 INT_R_X5Y97/INT_R.LOGIC_OUTS8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[ramoen][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][4]_i_3_n_0 - 
wires: CLBLM_R_X5Y86/CLBLM_IMUX24 CLBLM_R_X5Y86/CLBLM_M_B5 CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y92/CLBLM_M_C INT_R_X5Y85/SR1END3 INT_R_X5Y86/IMUX24 INT_R_X5Y86/SR1BEG3 INT_R_X5Y86/SR1END_N3_3 INT_R_X5Y86/SS6END2 INT_R_X5Y87/SS6E2 INT_R_X5Y88/SS6D2 INT_R_X5Y89/SS6C2 INT_R_X5Y90/SS6B2 INT_R_X5Y91/SS6A2 INT_R_X5Y92/LOGIC_OUTS14 INT_R_X5Y92/SS6BEG2 
pips: CLBLM_R_X5Y86/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X5Y86/INT_R.SR1END_N3_3->>IMUX24 INT_R_X5Y86/INT_R.SS6END2->>SR1BEG3 INT_R_X5Y92/INT_R.LOGIC_OUTS14->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][4]_i_10_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y94/CLBLL_L_D CLBLM_R_X5Y94/CLBLM_IMUX42 CLBLM_R_X5Y94/CLBLM_L_D6 INT_L_X4Y94/ER1BEG1 INT_L_X4Y94/LOGIC_OUTS_L11 INT_L_X4Y94/SR1BEG_S0 INT_R_X5Y94/ER1END1 INT_R_X5Y94/IMUX42 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X4Y94/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X4Y94/INT_L.SR1BEG_S0->>ER1BEG1 INT_R_X5Y94/INT_R.ER1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][4]_i_11_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_NE2A0 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_WR1END1 BRAM_L_X6Y95/BRAM_NE2A0_0 BRAM_L_X6Y95/BRAM_WR1END1_0 CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y92/CLBLM_M_A CLBLM_R_X5Y95/CLBLM_IMUX34 CLBLM_R_X5Y95/CLBLM_L_C6 CLBLM_R_X5Y95/CLBLM_NE2A0 CLBLM_R_X5Y95/CLBLM_WR1END1 INT_L_X6Y94/NE2END_S3_0 INT_L_X6Y95/NE2END0 INT_L_X6Y95/WR1BEG1 INT_R_X5Y92/LOGIC_OUTS12 INT_R_X5Y92/NN2BEG0 INT_R_X5Y93/NN2A0 INT_R_X5Y93/NN2END_S2_0 INT_R_X5Y94/NE2BEG0 INT_R_X5Y94/NN2END0 INT_R_X5Y95/IMUX34 INT_R_X5Y95/NE2A0 INT_R_X5Y95/WR1END1 VBRK_X18Y99/VBRK_NE2A0 VBRK_X18Y99/VBRK_WR1END1 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X6Y95/INT_L.NE2END0->>WR1BEG1 INT_R_X5Y92/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X5Y94/INT_R.NN2END0->>NE2BEG0 INT_R_X5Y95/INT_R.WR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][4]_i_12_n_0 - 
wires: CLBLM_R_X5Y95/CLBLM_IMUX21 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y95/CLBLM_L_AMUX CLBLM_R_X5Y95/CLBLM_L_C4 INT_R_X5Y95/IMUX21 INT_R_X5Y95/LOGIC_OUTS16 
pips: CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y95/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramoen][4]_i_9_n_0 - 
wires: CLBLM_R_X5Y94/CLBLM_IMUX37 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y94/CLBLM_L_D4 CLBLM_R_X5Y94/CLBLM_M_D INT_R_X5Y94/FAN_ALT3 INT_R_X5Y94/FAN_BOUNCE3 INT_R_X5Y94/IMUX37 INT_R_X5Y94/LOGIC_OUTS15 
pips: CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X5Y94/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y94/INT_R.FAN_BOUNCE3->>IMUX37 INT_R_X5Y94/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[ramsn][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramsn][4]_i_8_n_0 - 
wires: CLBLL_L_X4Y86/CLBLL_IMUX19 CLBLL_L_X4Y86/CLBLL_IMUX20 CLBLL_L_X4Y86/CLBLL_IMUX3 CLBLL_L_X4Y86/CLBLL_L_A2 CLBLL_L_X4Y86/CLBLL_L_B2 CLBLL_L_X4Y86/CLBLL_L_C2 CLBLL_L_X4Y91/CLBLL_IMUX22 CLBLL_L_X4Y91/CLBLL_LL_C3 CLBLL_L_X4Y95/CLBLL_SE4BEG3 CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS11 CLBLM_R_X3Y95/CLBLM_L_D CLBLM_R_X3Y95/CLBLM_SE4BEG3 INT_L_X4Y85/NL1BEG2 INT_L_X4Y85/WL1END2 INT_L_X4Y86/IMUX_L19 INT_L_X4Y86/IMUX_L20 INT_L_X4Y86/IMUX_L3 INT_L_X4Y86/NL1END2 INT_L_X4Y90/SW2END3 INT_L_X4Y91/IMUX_L22 INT_L_X4Y91/NL1BEG_N3 INT_L_X4Y91/SE6E3 INT_L_X4Y91/SW2END_N0_3 INT_L_X4Y92/SE6D3 INT_L_X4Y93/SE6C3 INT_L_X4Y94/SE6B3 INT_L_X4Y95/SE6A3 INT_R_X3Y95/LOGIC_OUTS11 INT_R_X3Y95/SE6BEG3 INT_R_X5Y85/SS6END3 INT_R_X5Y85/WL1BEG2 INT_R_X5Y86/SS6E3 INT_R_X5Y86/SS6END_N0_3 INT_R_X5Y87/SS6D3 INT_R_X5Y88/SS6C3 INT_R_X5Y89/SS6B3 INT_R_X5Y90/SS6A3 INT_R_X5Y90/SW2A3 INT_R_X5Y91/SE6END3 INT_R_X5Y91/SS6BEG3 INT_R_X5Y91/SW2BEG3 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X3Y95/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X4Y85/INT_L.WL1END2->>NL1BEG2 INT_L_X4Y86/INT_L.NL1END2->>IMUX_L19 INT_L_X4Y86/INT_L.NL1END2->>IMUX_L20 INT_L_X4Y86/INT_L.NL1END2->>IMUX_L3 INT_L_X4Y91/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X4Y91/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_R_X3Y95/INT_R.LOGIC_OUTS11->>SE6BEG3 INT_R_X5Y85/INT_R.SS6END3->>WL1BEG2 INT_R_X5Y91/INT_R.SE6END3->>SS6BEG3 INT_R_X5Y91/INT_R.SE6END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[ramsn][4]_i_9_n_0 - 
wires: CLBLL_L_X4Y86/CLBLL_ER1BEG0 CLBLL_L_X4Y86/CLBLL_ER1BEG3 CLBLL_L_X4Y86/CLBLL_IMUX25 CLBLL_L_X4Y86/CLBLL_IMUX30 CLBLL_L_X4Y86/CLBLL_IMUX9 CLBLL_L_X4Y86/CLBLL_L_A5 CLBLL_L_X4Y86/CLBLL_L_B5 CLBLL_L_X4Y86/CLBLL_L_C5 CLBLL_L_X4Y91/CLBLL_IMUX28 CLBLL_L_X4Y91/CLBLL_LL_C4 CLBLL_L_X4Y91/CLBLL_SE2A2 CLBLL_L_X4Y92/CLBLL_SW4END2 CLBLL_L_X4Y97/CLBLL_LOGIC_OUTS10 CLBLL_L_X4Y97/CLBLL_L_C CLBLM_R_X3Y86/CLBLM_ER1BEG0 CLBLM_R_X3Y86/CLBLM_ER1BEG3 CLBLM_R_X3Y91/CLBLM_SE2A2 CLBLM_R_X3Y92/CLBLM_SW4END2 INT_L_X4Y86/ER1END0 INT_L_X4Y86/ER1END3 INT_L_X4Y86/IMUX_L25 INT_L_X4Y86/IMUX_L30 INT_L_X4Y86/IMUX_L9 INT_L_X4Y87/ER1END_N3_3 INT_L_X4Y91/IMUX_L28 INT_L_X4Y91/SE2END2 INT_L_X4Y92/SW6E2 INT_L_X4Y93/SW6D2 INT_L_X4Y94/SW6C2 INT_L_X4Y95/SW6B2 INT_L_X4Y96/SE2A2 INT_L_X4Y96/SW6A2 INT_L_X4Y97/LOGIC_OUTS_L10 INT_L_X4Y97/SE2BEG2 INT_R_X3Y85/ER1BEG_S0 INT_R_X3Y85/SR1END3 INT_R_X3Y86/ER1BEG0 INT_R_X3Y86/ER1BEG3 INT_R_X3Y86/SR1BEG3 INT_R_X3Y86/SR1END_N3_3 INT_R_X3Y86/SS6END2 INT_R_X3Y87/SS6E2 INT_R_X3Y88/SS6D2 INT_R_X3Y89/SS6C2 INT_R_X3Y90/SS6B2 INT_R_X3Y91/SE2A2 INT_R_X3Y91/SS6A2 INT_R_X3Y92/SE2BEG2 INT_R_X3Y92/SS6BEG2 INT_R_X3Y92/SW6END2 INT_R_X5Y96/SE2END2 INT_R_X5Y96/SW6BEG2 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y97/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X4Y86/INT_L.ER1END0->>IMUX_L25 INT_L_X4Y86/INT_L.ER1END0->>IMUX_L9 INT_L_X4Y86/INT_L.ER1END3->>IMUX_L30 INT_L_X4Y91/INT_L.SE2END2->>IMUX_L28 INT_L_X4Y97/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_R_X3Y85/INT_R.SR1END3->>ER1BEG_S0 INT_R_X3Y86/INT_R.SS6END2->>ER1BEG3 INT_R_X3Y86/INT_R.SS6END2->>SR1BEG3 INT_R_X3Y92/INT_R.SW6END2->>SE2BEG2 INT_R_X3Y92/INT_R.SW6END2->>SS6BEG2 INT_R_X5Y96/INT_R.SE2END2->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[ramsn][0]_i_3_n_0 - 
wires: CLBLL_L_X4Y86/CLBLL_IMUX13 CLBLL_L_X4Y86/CLBLL_IMUX5 CLBLL_L_X4Y86/CLBLL_L_A6 CLBLL_L_X4Y86/CLBLL_L_B6 CLBLL_L_X4Y91/CLBLL_ER1BEG3 CLBLL_L_X4Y91/CLBLL_IMUX31 CLBLL_L_X4Y91/CLBLL_LL_C5 CLBLL_L_X4Y91/CLBLL_SW2A2 CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y94/CLBLL_L_AMUX CLBLM_R_X3Y91/CLBLM_ER1BEG3 CLBLM_R_X3Y91/CLBLM_SW2A2 INT_L_X4Y86/IMUX_L13 INT_L_X4Y86/IMUX_L5 INT_L_X4Y86/SS2END2 INT_L_X4Y87/SS2A2 INT_L_X4Y88/SS2BEG2 INT_L_X4Y88/SS6END2 INT_L_X4Y89/SS6E2 INT_L_X4Y90/SS6D2 INT_L_X4Y91/ER1END3 INT_L_X4Y91/IMUX_L31 INT_L_X4Y91/SS6C2 INT_L_X4Y91/SW2A2 INT_L_X4Y92/ER1END_N3_3 INT_L_X4Y92/SS2END2 INT_L_X4Y92/SS6B2 INT_L_X4Y92/SW2BEG2 INT_L_X4Y93/SS2A2 INT_L_X4Y93/SS6A2 INT_L_X4Y94/LOGIC_OUTS_L16 INT_L_X4Y94/SS2BEG2 INT_L_X4Y94/SS6BEG2 INT_R_X3Y91/ER1BEG3 INT_R_X3Y91/SW2END2 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y94/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y86/INT_L.SS2END2->>IMUX_L13 INT_L_X4Y86/INT_L.SS2END2->>IMUX_L5 INT_L_X4Y88/INT_L.SS6END2->>SS2BEG2 INT_L_X4Y91/INT_L.ER1END3->>IMUX_L31 INT_L_X4Y92/INT_L.SS2END2->>SW2BEG2 INT_L_X4Y94/INT_L.LOGIC_OUTS_L16->>SS2BEG2 INT_L_X4Y94/INT_L.LOGIC_OUTS_L16->>SS6BEG2 INT_R_X3Y91/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[ramsn][4]_i_1_n_0 - 
wires: CLBLL_L_X4Y84/CLBLL_SE4C2 CLBLL_L_X4Y86/CLBLL_FAN6 CLBLL_L_X4Y86/CLBLL_L_CE CLBLL_L_X4Y91/CLBLL_FAN7 CLBLL_L_X4Y91/CLBLL_LL_CE CLBLL_L_X4Y92/CLBLL_LL_C CLBLL_L_X4Y92/CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y92/CLBLL_SW4A2 CLBLM_R_X3Y84/CLBLM_SE4C2 CLBLM_R_X3Y92/CLBLM_SW4A2 INT_L_X2Y88/SE6BEG2 INT_L_X2Y88/SW6END2 INT_L_X4Y84/NE2BEG2 INT_L_X4Y84/SE6END2 INT_L_X4Y85/NE2A2 INT_L_X4Y86/FAN_ALT6 INT_L_X4Y86/FAN_L6 INT_L_X4Y86/NW2END2 INT_L_X4Y91/FAN_ALT7 INT_L_X4Y91/FAN_L7 INT_L_X4Y91/SL1END2 INT_L_X4Y92/LOGIC_OUTS_L14 INT_L_X4Y92/SL1BEG2 INT_L_X4Y92/SW6BEG2 INT_R_X3Y84/SE6E2 INT_R_X3Y85/SE6D2 INT_R_X3Y86/SE6C2 INT_R_X3Y87/SE6B2 INT_R_X3Y88/SE6A2 INT_R_X3Y88/SW6E2 INT_R_X3Y89/SW6D2 INT_R_X3Y90/SW6C2 INT_R_X3Y91/SW6B2 INT_R_X3Y92/SW6A2 INT_R_X5Y85/NE2END2 INT_R_X5Y85/NW2BEG2 INT_R_X5Y86/NW2A2 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y91/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y92/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X2Y88/INT_L.SW6END2->>SE6BEG2 INT_L_X4Y84/INT_L.SE6END2->>NE2BEG2 INT_L_X4Y86/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y86/INT_L.NW2END2->>FAN_ALT6 INT_L_X4Y91/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y91/INT_L.SL1END2->>FAN_ALT7 INT_L_X4Y92/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X4Y92/INT_L.LOGIC_OUTS_L14->>SW6BEG2 INT_R_X5Y85/INT_R.NE2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[ramsn][4]_i_7_n_0 - 
wires: CLBLL_L_X4Y92/CLBLL_IMUX22 CLBLL_L_X4Y92/CLBLL_LL_C3 CLBLM_R_X5Y92/CLBLM_IMUX44 CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y92/CLBLM_M_AMUX CLBLM_R_X5Y92/CLBLM_M_D4 INT_L_X4Y92/IMUX_L22 INT_L_X4Y92/WR1END3 INT_R_X5Y92/IMUX44 INT_R_X5Y92/LOGIC_OUTS20 INT_R_X5Y92/WR1BEG3 
pips: CLBLL_L_X4Y92/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X4Y92/INT_L.WR1END3->>IMUX_L22 INT_R_X5Y92/INT_R.LOGIC_OUTS20->>IMUX44 INT_R_X5Y92/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[ramsn][4]_i_11_n_0 - 
wires: BRKH_INT_X5Y99/BRKH_INT_SS2A0 CLBLM_R_X5Y100/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y100/CLBLM_L_A CLBLM_R_X5Y97/CLBLM_IMUX33 CLBLM_R_X5Y97/CLBLM_L_C1 INT_R_X5Y100/LOGIC_OUTS8 INT_R_X5Y100/SS2BEG0 INT_R_X5Y97/IMUX33 INT_R_X5Y97/SL1END0 INT_R_X5Y98/SL1BEG0 INT_R_X5Y98/SS2END0 INT_R_X5Y99/SS2A0 
pips: CLBLM_R_X5Y100/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X5Y100/INT_R.LOGIC_OUTS8->>SS2BEG0 INT_R_X5Y97/INT_R.SL1END0->>IMUX33 INT_R_X5Y98/INT_R.SS2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramsn][4]_i_12_n_0 - 
wires: CLBLM_R_X5Y97/CLBLM_IMUX21 CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y97/CLBLM_L_AMUX CLBLM_R_X5Y97/CLBLM_L_C4 INT_R_X5Y97/IMUX21 INT_R_X5Y97/LOGIC_OUTS16 
pips: CLBLM_R_X5Y97/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y97/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y97/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramsn][4]_i_13_n_0 - 
wires: CLBLM_R_X3Y95/CLBLM_IMUX36 CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS20 CLBLM_R_X3Y95/CLBLM_L_D2 CLBLM_R_X3Y95/CLBLM_M_AMUX INT_R_X3Y95/IMUX36 INT_R_X3Y95/LOGIC_OUTS20 
pips: CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X3Y95/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y95/INT_R.LOGIC_OUTS20->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramsn][4]_i_14_n_0 - 
wires: CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS20 CLBLM_R_X3Y94/CLBLM_M_AMUX CLBLM_R_X3Y95/CLBLM_IMUX41 CLBLM_R_X3Y95/CLBLM_L_D1 INT_R_X3Y94/LOGIC_OUTS20 INT_R_X3Y94/NR1BEG2 INT_R_X3Y95/FAN_ALT5 INT_R_X3Y95/FAN_BOUNCE5 INT_R_X3Y95/IMUX41 INT_R_X3Y95/NR1END2 
pips: CLBLM_R_X3Y94/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X3Y94/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X3Y95/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y95/INT_R.FAN_BOUNCE5->>IMUX41 INT_R_X3Y95/INT_R.NR1END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[ramsn][4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ramsn][4]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_NW4A2 BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_EL1BEG1 BRAM_L_X6Y85/BRAM_NW4A2_4 BRAM_L_X6Y90/BRAM_EL1BEG1_1 BRKH_INT_X4Y99/BRKH_INT_BYP_BOUNCE2 BRKH_INT_X4Y99/BRKH_INT_NE2BEG2 BRKH_INT_X4Y99/BRKH_INT_NN2BEG2 CLBLL_L_X4Y101/CLBLL_CTRL0 CLBLL_L_X4Y101/CLBLL_CTRL1 CLBLL_L_X4Y101/CLBLL_LL_SR CLBLL_L_X4Y101/CLBLL_L_SR CLBLL_L_X4Y101/CLBLL_WW2A1 CLBLL_L_X4Y102/CLBLL_CTRL0 CLBLL_L_X4Y102/CLBLL_CTRL1 CLBLL_L_X4Y102/CLBLL_LL_SR CLBLL_L_X4Y102/CLBLL_L_SR CLBLL_L_X4Y86/CLBLL_CTRL0 CLBLL_L_X4Y86/CLBLL_CTRL1 CLBLL_L_X4Y86/CLBLL_LL_SR CLBLL_L_X4Y86/CLBLL_L_SR CLBLL_L_X4Y87/CLBLL_NW2A2 CLBLL_L_X4Y89/CLBLL_CTRL1 CLBLL_L_X4Y89/CLBLL_LL_SR CLBLL_L_X4Y90/CLBLL_CTRL1 CLBLL_L_X4Y90/CLBLL_LL_SR CLBLL_L_X4Y91/CLBLL_CTRL1 CLBLL_L_X4Y91/CLBLL_ER1BEG2 CLBLL_L_X4Y91/CLBLL_LL_SR CLBLL_L_X4Y91/CLBLL_SW4END1 CLBLL_L_X4Y93/CLBLL_CTRL1 CLBLL_L_X4Y93/CLBLL_LL_SR CLBLL_L_X4Y95/CLBLL_CTRL1 CLBLL_L_X4Y95/CLBLL_LL_SR CLBLL_L_X4Y98/CLBLL_CTRL0 CLBLL_L_X4Y98/CLBLL_L_SR CLBLL_L_X4Y99/CLBLL_CTRL0 CLBLL_L_X4Y99/CLBLL_L_SR CLBLM_R_X3Y101/CLBLM_CTRL0 CLBLM_R_X3Y101/CLBLM_L_SR CLBLM_R_X3Y101/CLBLM_WW2A1 CLBLM_R_X3Y86/CLBLM_CTRL0 CLBLM_R_X3Y86/CLBLM_L_SR CLBLM_R_X3Y87/CLBLM_NW2A2 CLBLM_R_X3Y91/CLBLM_CTRL0 CLBLM_R_X3Y91/CLBLM_ER1BEG2 CLBLM_R_X3Y91/CLBLM_L_SR CLBLM_R_X3Y91/CLBLM_SW4END1 CLBLM_R_X5Y100/CLBLM_CTRL1 CLBLM_R_X5Y100/CLBLM_M_SR CLBLM_R_X5Y101/CLBLM_CTRL0 CLBLM_R_X5Y101/CLBLM_CTRL1 CLBLM_R_X5Y101/CLBLM_L_SR CLBLM_R_X5Y101/CLBLM_M_SR CLBLM_R_X5Y86/CLBLM_CTRL0 CLBLM_R_X5Y86/CLBLM_CTRL1 CLBLM_R_X5Y86/CLBLM_L_SR CLBLM_R_X5Y86/CLBLM_M_SR CLBLM_R_X5Y89/CLBLM_NW4A2 CLBLM_R_X5Y91/CLBLM_CTRL0 CLBLM_R_X5Y91/CLBLM_EL1BEG1 CLBLM_R_X5Y91/CLBLM_L_SR CLBLM_R_X5Y94/CLBLM_CTRL1 CLBLM_R_X5Y94/CLBLM_M_SR CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y95/CLBLM_M_D CLBLM_R_X5Y95/CLBLM_M_DMUX CLBLM_R_X5Y97/CLBLM_CTRL0 CLBLM_R_X5Y97/CLBLM_L_SR INT_L_X2Y101/ER1BEG2 INT_L_X2Y101/WW2END1 INT_L_X4Y100/BYP_BOUNCE_N3_2 INT_L_X4Y100/NE2A2 INT_L_X4Y100/NN2A2 INT_L_X4Y101/BYP_ALT2 INT_L_X4Y101/BYP_BOUNCE2 INT_L_X4Y101/CTRL_L0 INT_L_X4Y101/CTRL_L1 INT_L_X4Y101/FAN_ALT1 INT_L_X4Y101/FAN_BOUNCE1 INT_L_X4Y101/NN2END2 INT_L_X4Y101/NR1BEG2 INT_L_X4Y101/WW2BEG1 INT_L_X4Y102/BYP_BOUNCE_N3_2 INT_L_X4Y102/CTRL_L0 INT_L_X4Y102/CTRL_L1 INT_L_X4Y102/NR1END2 INT_L_X4Y83/NR1BEG2 INT_L_X4Y83/SS6END2 INT_L_X4Y84/NR1BEG2 INT_L_X4Y84/NR1END2 INT_L_X4Y84/SS6E2 INT_L_X4Y85/EL1BEG1 INT_L_X4Y85/NR1BEG2 INT_L_X4Y85/NR1END2 INT_L_X4Y85/SS6D2 INT_L_X4Y86/CTRL_L0 INT_L_X4Y86/CTRL_L1 INT_L_X4Y86/NR1END2 INT_L_X4Y86/NW2BEG2 INT_L_X4Y86/SS6C2 INT_L_X4Y87/NW2A2 INT_L_X4Y87/SS6B2 INT_L_X4Y88/SS6A2 INT_L_X4Y89/CTRL_L1 INT_L_X4Y89/FAN_ALT1 INT_L_X4Y89/FAN_BOUNCE1 INT_L_X4Y89/NR1BEG2 INT_L_X4Y89/SS2END2 INT_L_X4Y89/SS6BEG2 INT_L_X4Y90/CTRL_L1 INT_L_X4Y90/NE2BEG2 INT_L_X4Y90/NR1END2 INT_L_X4Y90/SS2A2 INT_L_X4Y91/CTRL_L1 INT_L_X4Y91/ER1END2 INT_L_X4Y91/NE2A2 INT_L_X4Y91/SS2BEG2 INT_L_X4Y91/SW6E1 INT_L_X4Y92/SW6D1 INT_L_X4Y93/CTRL_L1 INT_L_X4Y93/NW6END2 INT_L_X4Y93/SW6C1 INT_L_X4Y94/SW6B1 INT_L_X4Y95/CTRL_L1 INT_L_X4Y95/SW6A1 INT_L_X4Y95/WR1END2 INT_L_X4Y98/CTRL_L0 INT_L_X4Y98/SR1END2 INT_L_X4Y99/BYP_ALT2 INT_L_X4Y99/BYP_BOUNCE2 INT_L_X4Y99/CTRL_L0 INT_L_X4Y99/FAN_ALT1 INT_L_X4Y99/FAN_BOUNCE1 INT_L_X4Y99/NE2BEG2 INT_L_X4Y99/NN2BEG2 INT_L_X4Y99/NW2END2 INT_L_X4Y99/SR1BEG2 INT_L_X6Y89/NW6BEG2 INT_L_X6Y89/SS2END1 INT_L_X6Y90/SS2A1 INT_L_X6Y91/EL1END1 INT_L_X6Y91/SS2BEG1 INT_R_X3Y101/CTRL0 INT_R_X3Y101/ER1END2 INT_R_X3Y101/WW2A1 INT_R_X3Y86/CTRL0 INT_R_X3Y86/SR1END2 INT_R_X3Y87/NW2END2 INT_R_X3Y87/SR1BEG2 INT_R_X3Y91/CTRL0 INT_R_X3Y91/ER1BEG2 INT_R_X3Y91/SW6END1 INT_R_X5Y100/BYP_ALT2 INT_R_X5Y100/BYP_BOUNCE2 INT_R_X5Y100/CTRL1 INT_R_X5Y100/FAN_ALT1 INT_R_X5Y100/FAN_BOUNCE1 INT_R_X5Y100/NE2END2 INT_R_X5Y100/NR1BEG2 INT_R_X5Y101/BYP_BOUNCE_N3_2 INT_R_X5Y101/CTRL0 INT_R_X5Y101/CTRL1 INT_R_X5Y101/NR1END2 INT_R_X5Y85/EL1END1 INT_R_X5Y85/NR1BEG1 INT_R_X5Y86/CTRL0 INT_R_X5Y86/CTRL1 INT_R_X5Y86/GFAN0 INT_R_X5Y86/NR1END1 INT_R_X5Y89/NW6A2 INT_R_X5Y90/NW6B2 INT_R_X5Y91/BYP_ALT4 INT_R_X5Y91/BYP_BOUNCE4 INT_R_X5Y91/CTRL0 INT_R_X5Y91/EL1BEG1 INT_R_X5Y91/FAN_ALT7 INT_R_X5Y91/FAN_BOUNCE7 INT_R_X5Y91/NE2END2 INT_R_X5Y91/NW6C2 INT_R_X5Y92/NW6D2 INT_R_X5Y93/NW6E2 INT_R_X5Y94/CTRL1 INT_R_X5Y94/SR1END2 INT_R_X5Y95/LOGIC_OUTS15 INT_R_X5Y95/LOGIC_OUTS23 INT_R_X5Y95/NL1BEG2 INT_R_X5Y95/SR1BEG2 INT_R_X5Y95/SW6BEG1 INT_R_X5Y95/WR1BEG2 INT_R_X5Y96/NL1END2 INT_R_X5Y96/NN2BEG2 INT_R_X5Y96/NR1BEG2 INT_R_X5Y97/CTRL0 INT_R_X5Y97/NN2A2 INT_R_X5Y97/NR1END2 INT_R_X5Y98/NN2END2 INT_R_X5Y98/NW2BEG2 INT_R_X5Y99/NW2A2 VBRK_X18Y93/VBRK_NW4A2 VBRK_X18Y95/VBRK_EL1BEG1 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y101/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y102/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y102/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y86/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y86/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y89/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y90/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y91/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y93/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y95/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y98/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y99/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLM_R_X3Y101/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y86/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y91/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y100/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y101/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y101/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y86/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y86/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y91/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y94/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y95/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X5Y95/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y95/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y97/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X2Y101/INT_L.WW2END1->>ER1BEG2 INT_L_X4Y101/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X4Y101/INT_L.BYP_BOUNCE2->>FAN_ALT1 INT_L_X4Y101/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y101/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X4Y101/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X4Y101/INT_L.NN2END2->>BYP_ALT2 INT_L_X4Y101/INT_L.NN2END2->>NR1BEG2 INT_L_X4Y101/INT_L.NN2END2->>WW2BEG1 INT_L_X4Y102/INT_L.NR1END2->>CTRL_L0 INT_L_X4Y102/INT_L.NR1END2->>CTRL_L1 INT_L_X4Y83/INT_L.SS6END2->>NR1BEG2 INT_L_X4Y84/INT_L.NR1END2->>NR1BEG2 INT_L_X4Y85/INT_L.NR1END2->>EL1BEG1 INT_L_X4Y85/INT_L.NR1END2->>NR1BEG2 INT_L_X4Y86/INT_L.NR1END2->>CTRL_L0 INT_L_X4Y86/INT_L.NR1END2->>CTRL_L1 INT_L_X4Y86/INT_L.NR1END2->>NW2BEG2 INT_L_X4Y89/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y89/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X4Y89/INT_L.SS2END2->>FAN_ALT1 INT_L_X4Y89/INT_L.SS2END2->>NR1BEG2 INT_L_X4Y89/INT_L.SS2END2->>SS6BEG2 INT_L_X4Y90/INT_L.NR1END2->>CTRL_L1 INT_L_X4Y90/INT_L.NR1END2->>NE2BEG2 INT_L_X4Y91/INT_L.ER1END2->>CTRL_L1 INT_L_X4Y91/INT_L.ER1END2->>SS2BEG2 INT_L_X4Y93/INT_L.NW6END2->>CTRL_L1 INT_L_X4Y95/INT_L.WR1END2->>CTRL_L1 INT_L_X4Y98/INT_L.SR1END2->>CTRL_L0 INT_L_X4Y99/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X4Y99/INT_L.BYP_BOUNCE2->>FAN_ALT1 INT_L_X4Y99/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y99/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X4Y99/INT_L.NW2END2->>BYP_ALT2 INT_L_X4Y99/INT_L.NW2END2->>NE2BEG2 INT_L_X4Y99/INT_L.NW2END2->>NN2BEG2 INT_L_X4Y99/INT_L.NW2END2->>SR1BEG2 INT_L_X6Y89/INT_L.SS2END1->>NW6BEG2 INT_L_X6Y91/INT_L.EL1END1->>SS2BEG1 INT_R_X3Y101/INT_R.ER1END2->>CTRL0 INT_R_X3Y86/INT_R.SR1END2->>CTRL0 INT_R_X3Y87/INT_R.NW2END2->>SR1BEG2 INT_R_X3Y91/INT_R.SW6END1->>CTRL0 INT_R_X3Y91/INT_R.SW6END1->>ER1BEG2 INT_R_X5Y100/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X5Y100/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X5Y100/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y100/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X5Y100/INT_R.NE2END2->>BYP_ALT2 INT_R_X5Y100/INT_R.NE2END2->>NR1BEG2 INT_R_X5Y101/INT_R.NR1END2->>CTRL0 INT_R_X5Y101/INT_R.NR1END2->>CTRL1 INT_R_X5Y85/INT_R.EL1END1->>NR1BEG1 INT_R_X5Y86/INT_R.GFAN0->>CTRL0 INT_R_X5Y86/INT_R.GFAN0->>CTRL1 INT_R_X5Y86/INT_R.NR1END1->>GFAN0 INT_R_X5Y91/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y91/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X5Y91/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X5Y91/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X5Y91/INT_R.NE2END2->>EL1BEG1 INT_R_X5Y91/INT_R.NE2END2->>FAN_ALT7 INT_R_X5Y94/INT_R.SR1END2->>CTRL1 INT_R_X5Y95/INT_R.LOGIC_OUTS15->>NL1BEG2 INT_R_X5Y95/INT_R.LOGIC_OUTS23->>SR1BEG2 INT_R_X5Y95/INT_R.LOGIC_OUTS23->>SW6BEG1 INT_R_X5Y95/INT_R.LOGIC_OUTS23->>WR1BEG2 INT_R_X5Y96/INT_R.NL1END2->>NN2BEG2 INT_R_X5Y96/INT_R.NL1END2->>NR1BEG2 INT_R_X5Y97/INT_R.NR1END2->>CTRL0 INT_R_X5Y98/INT_R.NN2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 46, 

r_reg[readdata]0 - 
wires: CLBLL_L_X2Y87/CLBLL_FAN6 CLBLL_L_X2Y87/CLBLL_L_CE CLBLL_L_X2Y96/CLBLL_FAN7 CLBLL_L_X2Y96/CLBLL_LL_CE CLBLL_L_X2Y97/CLBLL_FAN6 CLBLL_L_X2Y97/CLBLL_FAN7 CLBLL_L_X2Y97/CLBLL_LL_CE CLBLL_L_X2Y97/CLBLL_L_CE CLBLL_L_X2Y98/CLBLL_FAN7 CLBLL_L_X2Y98/CLBLL_LL_CE CLBLL_L_X4Y88/CLBLL_SE2A2 CLBLL_L_X4Y88/CLBLL_WL1END1 CLBLM_R_X3Y87/CLBLM_FAN6 CLBLM_R_X3Y87/CLBLM_L_CE CLBLM_R_X3Y88/CLBLM_FAN6 CLBLM_R_X3Y88/CLBLM_L_CE CLBLM_R_X3Y88/CLBLM_SE2A2 CLBLM_R_X3Y88/CLBLM_WL1END1 CLBLM_R_X3Y91/CLBLM_FAN7 CLBLM_R_X3Y91/CLBLM_M_CE CLBLM_R_X3Y96/CLBLM_LOGIC_OUTS11 CLBLM_R_X3Y96/CLBLM_L_D CLBLM_R_X3Y98/CLBLM_FAN7 CLBLM_R_X3Y98/CLBLM_M_CE INT_L_X2Y87/FAN_ALT6 INT_L_X2Y87/FAN_L6 INT_L_X2Y87/NN2BEG2 INT_L_X2Y87/WL1END1 INT_L_X2Y88/NN2A2 INT_L_X2Y89/EL1BEG1 INT_L_X2Y89/NN2END2 INT_L_X2Y90/SE2A2 INT_L_X2Y91/SE2BEG2 INT_L_X2Y91/SS6END2 INT_L_X2Y92/SS6E2 INT_L_X2Y93/SS6D2 INT_L_X2Y94/SS6C2 INT_L_X2Y95/SS6B2 INT_L_X2Y96/FAN_ALT5 INT_L_X2Y96/FAN_ALT7 INT_L_X2Y96/FAN_BOUNCE5 INT_L_X2Y96/FAN_L7 INT_L_X2Y96/SS6A2 INT_L_X2Y96/WL1END2 INT_L_X2Y97/FAN_ALT6 INT_L_X2Y97/FAN_ALT7 INT_L_X2Y97/FAN_L6 INT_L_X2Y97/FAN_L7 INT_L_X2Y97/NE2BEG2 INT_L_X2Y97/NW2END2 INT_L_X2Y97/NW2END3 INT_L_X2Y97/SS6BEG2 INT_L_X2Y98/FAN_ALT5 INT_L_X2Y98/FAN_ALT7 INT_L_X2Y98/FAN_BOUNCE5 INT_L_X2Y98/FAN_L7 INT_L_X2Y98/NE2A2 INT_L_X2Y98/SR1END2 INT_L_X2Y99/NW2END2 INT_L_X2Y99/SR1BEG2 INT_L_X4Y88/SE2END2 INT_L_X4Y88/WL1BEG1 INT_R_X3Y87/FAN6 INT_R_X3Y87/FAN_ALT6 INT_R_X3Y87/SR1END2 INT_R_X3Y87/SS2END1 INT_R_X3Y87/WL1BEG1 INT_R_X3Y88/FAN6 INT_R_X3Y88/FAN_ALT6 INT_R_X3Y88/SE2A2 INT_R_X3Y88/SR1BEG2 INT_R_X3Y88/SS2A1 INT_R_X3Y88/WL1END1 INT_R_X3Y89/EL1END1 INT_R_X3Y89/SE2BEG2 INT_R_X3Y89/SL1END2 INT_R_X3Y89/SS2BEG1 INT_R_X3Y90/NN6BEG2 INT_R_X3Y90/NR1BEG2 INT_R_X3Y90/SE2END2 INT_R_X3Y90/SL1BEG2 INT_R_X3Y91/FAN7 INT_R_X3Y91/FAN_ALT7 INT_R_X3Y91/NN6A2 INT_R_X3Y91/NR1END2 INT_R_X3Y92/NN6B2 INT_R_X3Y93/NN6C2 INT_R_X3Y94/NN6D2 INT_R_X3Y95/NN6E2 INT_R_X3Y96/LOGIC_OUTS11 INT_R_X3Y96/NN6END2 INT_R_X3Y96/NW2BEG2 INT_R_X3Y96/NW2BEG3 INT_R_X3Y96/WL1BEG2 INT_R_X3Y97/NW2A2 INT_R_X3Y97/NW2A3 INT_R_X3Y98/FAN7 INT_R_X3Y98/FAN_ALT7 INT_R_X3Y98/NE2END2 INT_R_X3Y98/NW2BEG2 INT_R_X3Y99/NW2A2 
pips: CLBLL_L_X2Y87/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X2Y96/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X2Y97/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X2Y97/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X2Y98/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X3Y87/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y88/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y91/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y96/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X3Y98/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X2Y87/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y87/INT_L.WL1END1->>FAN_ALT6 INT_L_X2Y87/INT_L.WL1END1->>NN2BEG2 INT_L_X2Y89/INT_L.NN2END2->>EL1BEG1 INT_L_X2Y91/INT_L.SS6END2->>SE2BEG2 INT_L_X2Y96/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y96/INT_L.FAN_ALT7->>FAN_L7 INT_L_X2Y96/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X2Y96/INT_L.WL1END2->>FAN_ALT5 INT_L_X2Y97/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y97/INT_L.FAN_ALT7->>FAN_L7 INT_L_X2Y97/INT_L.NW2END2->>FAN_ALT6 INT_L_X2Y97/INT_L.NW2END2->>FAN_ALT7 INT_L_X2Y97/INT_L.NW2END2->>NE2BEG2 INT_L_X2Y97/INT_L.NW2END3->>SS6BEG2 INT_L_X2Y98/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y98/INT_L.FAN_ALT7->>FAN_L7 INT_L_X2Y98/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X2Y98/INT_L.SR1END2->>FAN_ALT5 INT_L_X2Y99/INT_L.NW2END2->>SR1BEG2 INT_L_X4Y88/INT_L.SE2END2->>WL1BEG1 INT_R_X3Y87/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y87/INT_R.SR1END2->>WL1BEG1 INT_R_X3Y87/INT_R.SS2END1->>FAN_ALT6 INT_R_X3Y88/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y88/INT_R.WL1END1->>FAN_ALT6 INT_R_X3Y88/INT_R.WL1END1->>SR1BEG2 INT_R_X3Y89/INT_R.EL1END1->>SS2BEG1 INT_R_X3Y89/INT_R.SL1END2->>SE2BEG2 INT_R_X3Y90/INT_R.SE2END2->>NN6BEG2 INT_R_X3Y90/INT_R.SE2END2->>NR1BEG2 INT_R_X3Y90/INT_R.SE2END2->>SL1BEG2 INT_R_X3Y91/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y91/INT_R.NR1END2->>FAN_ALT7 INT_R_X3Y96/INT_R.LOGIC_OUTS11->>NW2BEG3 INT_R_X3Y96/INT_R.LOGIC_OUTS11->>WL1BEG2 INT_R_X3Y96/INT_R.NN6END2->>NW2BEG2 INT_R_X3Y98/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y98/INT_R.NE2END2->>FAN_ALT7 INT_R_X3Y98/INT_R.NE2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

r[ready]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ready]_i_2_n_0 - 
wires: CLBLM_R_X5Y91/CLBLM_IMUX10 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y91/CLBLM_L_A4 CLBLM_R_X5Y91/CLBLM_L_B INT_R_X5Y91/IMUX10 INT_R_X5Y91/LOGIC_OUTS9 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y91/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X5Y91/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ready]_i_3_n_0 - 
wires: CLBLM_R_X5Y91/CLBLM_IMUX0 CLBLM_R_X5Y91/CLBLM_L_A3 CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y92/CLBLM_M_D INT_R_X5Y91/IMUX0 INT_R_X5Y91/SL1END0 INT_R_X5Y92/LOGIC_OUTS15 INT_R_X5Y92/SL1BEG0 INT_R_X5Y92/SR1BEG_S0 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X5Y91/INT_R.SL1END0->>IMUX0 INT_R_X5Y92/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X5Y92/INT_R.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ready]_i_4_n_0 - 
wires: CLBLM_R_X5Y91/CLBLM_IMUX5 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y91/CLBLM_L_A6 CLBLM_R_X5Y91/CLBLM_L_C INT_R_X5Y91/IMUX5 INT_R_X5Y91/LOGIC_OUTS10 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y91/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X5Y91/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[romsn][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[romsn][0]_i_2_n_0 - 
wires: CLBLL_L_X4Y86/CLBLL_IMUX14 CLBLL_L_X4Y86/CLBLL_IMUX6 CLBLL_L_X4Y86/CLBLL_L_A1 CLBLL_L_X4Y86/CLBLL_L_B1 CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y91/CLBLL_L_BMUX INT_L_X4Y86/IMUX_L14 INT_L_X4Y86/IMUX_L6 INT_L_X4Y86/SL1END3 INT_L_X4Y87/SL1BEG3 INT_L_X4Y87/SS2END3 INT_L_X4Y88/SS2A3 INT_L_X4Y88/SS2END_N0_3 INT_L_X4Y89/SS2BEG3 INT_L_X4Y89/SS2END3 INT_L_X4Y90/SS2A3 INT_L_X4Y90/SS2END_N0_3 INT_L_X4Y91/LOGIC_OUTS_L17 INT_L_X4Y91/SS2BEG3 
pips: CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y86/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y86/INT_L.SL1END3->>IMUX_L14 INT_L_X4Y86/INT_L.SL1END3->>IMUX_L6 INT_L_X4Y87/INT_L.SS2END3->>SL1BEG3 INT_L_X4Y89/INT_L.SS2END3->>SS2BEG3 INT_L_X4Y91/INT_L.LOGIC_OUTS_L17->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ri[romsn][1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[srhsel]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[srhsel]_i_2_n_0 - 
wires: CLBLM_R_X3Y91/CLBLM_IMUX5 CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y91/CLBLM_L_A6 CLBLM_R_X3Y91/CLBLM_L_C INT_R_X3Y91/IMUX5 INT_R_X3Y91/LOGIC_OUTS10 
pips: CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y91/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X3Y91/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[srhsel]_i_3_n_0 - 
wires: CLBLM_R_X3Y91/CLBLM_IMUX6 CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS11 CLBLM_R_X3Y91/CLBLM_L_A1 CLBLM_R_X3Y91/CLBLM_L_D INT_R_X3Y91/IMUX6 INT_R_X3Y91/LOGIC_OUTS11 
pips: CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X3Y91/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[srhsel]_i_4_n_0 - 
wires: CLBLM_R_X3Y91/CLBLM_IMUX10 CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y91/CLBLM_L_A4 CLBLM_R_X3Y91/CLBLM_M_C INT_L_X2Y90/ER1BEG_S0 INT_L_X2Y90/SR1END3 INT_L_X2Y91/ER1BEG0 INT_L_X2Y91/SR1BEG3 INT_L_X2Y91/SR1END_N3_3 INT_L_X2Y91/WR1END3 INT_R_X3Y91/ER1END0 INT_R_X3Y91/IMUX10 INT_R_X3Y91/LOGIC_OUTS14 INT_R_X3Y91/WR1BEG3 
pips: CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X2Y90/INT_L.SR1END3->>ER1BEG_S0 INT_L_X2Y91/INT_L.WR1END3->>SR1BEG3 INT_R_X3Y91/INT_R.ER1END0->>IMUX10 INT_R_X3Y91/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[srhsel]_i_5_n_0 - 
wires: CLBLL_L_X4Y91/CLBLL_SW2A3 CLBLM_R_X3Y91/CLBLM_IMUX23 CLBLM_R_X3Y91/CLBLM_IMUX39 CLBLM_R_X3Y91/CLBLM_L_C3 CLBLM_R_X3Y91/CLBLM_L_D3 CLBLM_R_X3Y91/CLBLM_SW2A3 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y93/CLBLM_M_A INT_L_X4Y91/SW2A3 INT_L_X4Y92/SW2BEG3 INT_L_X4Y92/WL1END3 INT_L_X4Y93/WL1END_N1_3 INT_R_X3Y91/IMUX23 INT_R_X3Y91/IMUX39 INT_R_X3Y91/SW2END3 INT_R_X3Y92/SW2END_N0_3 INT_R_X5Y92/WL1BEG3 INT_R_X5Y93/LOGIC_OUTS12 INT_R_X5Y93/WL1BEG_N3 
pips: CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X4Y92/INT_L.WL1END3->>SW2BEG3 INT_R_X3Y91/INT_R.SW2END3->>IMUX23 INT_R_X3Y91/INT_R.SW2END3->>IMUX39 INT_R_X5Y93/INT_R.LOGIC_OUTS12->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[srhsel]_i_6_n_0 - 
wires: CLBLM_R_X3Y91/CLBLM_IMUX35 CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS23 CLBLM_R_X3Y91/CLBLM_M_C6 CLBLM_R_X3Y91/CLBLM_M_D CLBLM_R_X3Y91/CLBLM_M_DMUX INT_R_X3Y91/IMUX35 INT_R_X3Y91/LOGIC_OUTS23 
pips: CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X3Y91/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X3Y91/INT_R.LOGIC_OUTS23->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[srhsel]_i_7_n_0 - 
wires: CLBLL_L_X4Y91/CLBLL_LL_AMUX CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS20 CLBLL_L_X4Y91/CLBLL_WW2A2 CLBLM_R_X3Y91/CLBLM_IMUX38 CLBLM_R_X3Y91/CLBLM_M_D3 CLBLM_R_X3Y91/CLBLM_WW2A2 INT_L_X2Y91/ER1BEG3 INT_L_X2Y91/WW2END2 INT_L_X4Y91/LOGIC_OUTS_L20 INT_L_X4Y91/WW2BEG2 INT_R_X3Y91/ER1END3 INT_R_X3Y91/IMUX38 INT_R_X3Y91/WW2A2 INT_R_X3Y92/ER1END_N3_3 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X3Y91/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X2Y91/INT_L.WW2END2->>ER1BEG3 INT_L_X4Y91/INT_L.LOGIC_OUTS_L20->>WW2BEG2 INT_R_X3Y91/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata8][15]_i_1_n_0 - 
wires: CLBLM_R_X3Y88/CLBLM_LOGIC_OUTS13 CLBLM_R_X3Y88/CLBLM_M_B CLBLM_R_X3Y90/CLBLM_FAN7 CLBLM_R_X3Y90/CLBLM_M_CE CLBLM_R_X3Y94/CLBLM_FAN6 CLBLM_R_X3Y94/CLBLM_FAN7 CLBLM_R_X3Y94/CLBLM_L_CE CLBLM_R_X3Y94/CLBLM_M_CE CLBLM_R_X3Y95/CLBLM_FAN6 CLBLM_R_X3Y95/CLBLM_L_CE INT_R_X3Y88/LOGIC_OUTS13 INT_R_X3Y88/NN6BEG1 INT_R_X3Y88/NR1BEG1 INT_R_X3Y89/NN6A1 INT_R_X3Y89/NR1BEG1 INT_R_X3Y89/NR1END1 INT_R_X3Y90/FAN7 INT_R_X3Y90/FAN_ALT7 INT_R_X3Y90/GFAN1 INT_R_X3Y90/NN6B1 INT_R_X3Y90/NR1END1 INT_R_X3Y91/NN6C1 INT_R_X3Y92/NN6D1 INT_R_X3Y93/NN6E1 INT_R_X3Y94/FAN6 INT_R_X3Y94/FAN7 INT_R_X3Y94/FAN_ALT3 INT_R_X3Y94/FAN_ALT6 INT_R_X3Y94/FAN_ALT7 INT_R_X3Y94/FAN_BOUNCE3 INT_R_X3Y94/FAN_BOUNCE7 INT_R_X3Y94/FAN_BOUNCE_S3_2 INT_R_X3Y94/NN6END1 INT_R_X3Y94/NR1BEG1 INT_R_X3Y95/FAN6 INT_R_X3Y95/FAN_ALT2 INT_R_X3Y95/FAN_ALT6 INT_R_X3Y95/FAN_BOUNCE2 INT_R_X3Y95/NR1END1 
pips: CLBLM_R_X3Y88/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X3Y90/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y94/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y94/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y95/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_R_X3Y88/INT_R.LOGIC_OUTS13->>NN6BEG1 INT_R_X3Y88/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X3Y89/INT_R.NR1END1->>NR1BEG1 INT_R_X3Y90/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y90/INT_R.GFAN1->>FAN_ALT7 INT_R_X3Y90/INT_R.NR1END1->>GFAN1 INT_R_X3Y94/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X3Y94/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y94/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y94/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y94/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X3Y94/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X3Y94/INT_R.FAN_BOUNCE_S3_2->>FAN_ALT3 INT_R_X3Y94/INT_R.NN6END1->>NR1BEG1 INT_R_X3Y95/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y95/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y95/INT_R.NR1END1->>FAN_ALT2 INT_R_X3Y95/INT_R.NR1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

r[writedata][0]_i_1_n_0 - 
wires: CLBLL_L_X2Y94/CLBLL_LL_AMUX CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS20 CLBLL_L_X2Y96/CLBLL_IMUX5 CLBLL_L_X2Y96/CLBLL_L_A6 CLBLM_R_X3Y95/CLBLM_IMUX0 CLBLM_R_X3Y95/CLBLM_L_A3 INT_L_X2Y94/ER1BEG3 INT_L_X2Y94/LOGIC_OUTS_L20 INT_L_X2Y94/NN2BEG2 INT_L_X2Y95/NN2A2 INT_L_X2Y96/IMUX_L5 INT_L_X2Y96/NN2END2 INT_R_X3Y94/ER1END3 INT_R_X3Y95/ER1END_N3_3 INT_R_X3Y95/IMUX0 
pips: CLBLL_L_X2Y94/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X2Y96/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X2Y94/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_L_X2Y94/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X2Y96/INT_L.NN2END2->>IMUX_L5 INT_R_X3Y95/INT_R.ER1END_N3_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writedata][7]_i_2_n_0 - 
wires: CLBLL_L_X2Y93/CLBLL_IMUX14 CLBLL_L_X2Y93/CLBLL_L_B1 CLBLL_L_X2Y94/CLBLL_IMUX11 CLBLL_L_X2Y94/CLBLL_LL_A4 CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS11 CLBLM_R_X3Y92/CLBLM_L_D CLBLM_R_X3Y93/CLBLM_IMUX15 CLBLM_R_X3Y93/CLBLM_M_B1 CLBLM_R_X3Y96/CLBLM_IMUX2 CLBLM_R_X3Y96/CLBLM_M_A2 INT_L_X2Y93/IMUX_L14 INT_L_X2Y93/NL1BEG2 INT_L_X2Y93/NW2END3 INT_L_X2Y94/IMUX_L11 INT_L_X2Y94/NL1END2 INT_R_X3Y92/LOGIC_OUTS11 INT_R_X3Y92/NN6BEG3 INT_R_X3Y92/NR1BEG3 INT_R_X3Y92/NW2BEG3 INT_R_X3Y93/IMUX15 INT_R_X3Y93/NN6A3 INT_R_X3Y93/NR1END3 INT_R_X3Y93/NW2A3 INT_R_X3Y94/NN6B3 INT_R_X3Y95/NN6C3 INT_R_X3Y96/FAN_ALT1 INT_R_X3Y96/FAN_BOUNCE1 INT_R_X3Y96/IMUX2 INT_R_X3Y96/NN6D3 INT_R_X3Y96/SL1END3 INT_R_X3Y97/NN6E3 INT_R_X3Y97/SL1BEG3 INT_R_X3Y97/SR1END3 INT_R_X3Y98/NN6END3 INT_R_X3Y98/SR1BEG3 INT_R_X3Y98/SR1END_N3_3 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X3Y92/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X2Y93/INT_L.NW2END3->>IMUX_L14 INT_L_X2Y93/INT_L.NW2END3->>NL1BEG2 INT_L_X2Y94/INT_L.NL1END2->>IMUX_L11 INT_R_X3Y92/INT_R.LOGIC_OUTS11->>NN6BEG3 INT_R_X3Y92/INT_R.LOGIC_OUTS11->>NR1BEG3 INT_R_X3Y92/INT_R.LOGIC_OUTS11->>NW2BEG3 INT_R_X3Y93/INT_R.NR1END3->>IMUX15 INT_R_X3Y96/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y96/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X3Y96/INT_R.SL1END3->>FAN_ALT1 INT_R_X3Y97/INT_R.SR1END3->>SL1BEG3 INT_R_X3Y98/INT_R.NN6END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[writedata][10]_i_1_n_0 - 
wires: CLBLL_L_X2Y87/CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y87/CLBLL_L_B CLBLL_L_X2Y96/CLBLL_IMUX13 CLBLL_L_X2Y96/CLBLL_L_B6 CLBLM_R_X3Y94/CLBLM_BYP1 CLBLM_R_X3Y94/CLBLM_M_AX INT_L_X2Y87/LOGIC_OUTS_L9 INT_L_X2Y87/NN6BEG1 INT_L_X2Y88/NN6A1 INT_L_X2Y89/NN6B1 INT_L_X2Y90/NN6C1 INT_L_X2Y91/NN6D1 INT_L_X2Y92/NN6E1 INT_L_X2Y93/NE2BEG1 INT_L_X2Y93/NN6END1 INT_L_X2Y94/NE2A1 INT_L_X2Y96/IMUX_L13 INT_L_X2Y96/WR1END2 INT_R_X3Y94/BYP1 INT_R_X3Y94/BYP_ALT1 INT_R_X3Y94/NE2END1 INT_R_X3Y94/NN2BEG1 INT_R_X3Y95/NN2A1 INT_R_X3Y96/NN2END1 INT_R_X3Y96/WR1BEG2 
pips: CLBLL_L_X2Y87/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y96/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_R_X3Y94/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X2Y87/INT_L.LOGIC_OUTS_L9->>NN6BEG1 INT_L_X2Y93/INT_L.NN6END1->>NE2BEG1 INT_L_X2Y96/INT_L.WR1END2->>IMUX_L13 INT_R_X3Y94/INT_R.BYP_ALT1->>BYP1 INT_R_X3Y94/INT_R.NE2END1->>BYP_ALT1 INT_R_X3Y94/INT_R.NE2END1->>NN2BEG1 INT_R_X3Y96/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writedata][11]_i_1_n_0 - 
wires: CLBLL_L_X2Y92/CLBLL_IMUX0 CLBLL_L_X2Y92/CLBLL_L_A3 CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y89/CLBLM_M_A CLBLM_R_X3Y90/CLBLM_BYP1 CLBLM_R_X3Y90/CLBLM_M_AX INT_L_X2Y91/NW2END_S0_0 INT_L_X2Y92/IMUX_L0 INT_L_X2Y92/NW2END0 INT_R_X3Y89/LOGIC_OUTS12 INT_R_X3Y89/NN2BEG0 INT_R_X3Y89/NR1BEG0 INT_R_X3Y90/BYP1 INT_R_X3Y90/BYP_ALT1 INT_R_X3Y90/NN2A0 INT_R_X3Y90/NN2END_S2_0 INT_R_X3Y90/NR1END0 INT_R_X3Y91/NN2END0 INT_R_X3Y91/NW2BEG0 INT_R_X3Y92/NW2A0 
pips: CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X3Y89/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y90/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X2Y92/INT_L.NW2END0->>IMUX_L0 INT_R_X3Y89/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X3Y89/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X3Y90/INT_R.BYP_ALT1->>BYP1 INT_R_X3Y90/INT_R.NR1END0->>BYP_ALT1 INT_R_X3Y91/INT_R.NN2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writedata][12]_i_1_n_0 - 
wires: CLBLL_L_X2Y92/CLBLL_IMUX16 CLBLL_L_X2Y92/CLBLL_L_B3 CLBLM_R_X3Y88/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y88/CLBLM_M_A CLBLM_R_X3Y94/CLBLM_BYP0 CLBLM_R_X3Y94/CLBLM_L_AX INT_L_X2Y88/NW2END_S0_0 INT_L_X2Y89/NN2BEG0 INT_L_X2Y89/NW2END0 INT_L_X2Y90/NN2A0 INT_L_X2Y90/NN2END_S2_0 INT_L_X2Y91/NN2END0 INT_L_X2Y91/NR1BEG0 INT_L_X2Y92/IMUX_L16 INT_L_X2Y92/NR1BEG0 INT_L_X2Y92/NR1END0 INT_L_X2Y93/NE2BEG0 INT_L_X2Y93/NR1END0 INT_L_X2Y94/NE2A0 INT_R_X3Y88/LOGIC_OUTS12 INT_R_X3Y88/NW2BEG0 INT_R_X3Y89/NW2A0 INT_R_X3Y93/NE2END_S3_0 INT_R_X3Y94/BYP0 INT_R_X3Y94/BYP_ALT0 INT_R_X3Y94/NE2END0 
pips: CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_R_X3Y88/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y94/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X2Y89/INT_L.NW2END0->>NN2BEG0 INT_L_X2Y91/INT_L.NN2END0->>NR1BEG0 INT_L_X2Y92/INT_L.NR1END0->>IMUX_L16 INT_L_X2Y92/INT_L.NR1END0->>NR1BEG0 INT_L_X2Y93/INT_L.NR1END0->>NE2BEG0 INT_R_X3Y88/INT_R.LOGIC_OUTS12->>NW2BEG0 INT_R_X3Y94/INT_R.BYP_ALT0->>BYP0 INT_R_X3Y94/INT_R.NE2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writedata][13]_i_1_n_0 - 
wires: CLBLL_L_X2Y92/CLBLL_IMUX34 CLBLL_L_X2Y92/CLBLL_L_C6 CLBLL_L_X4Y88/CLBLL_LL_A CLBLL_L_X4Y88/CLBLL_LL_AMUX CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS20 CLBLL_L_X4Y89/CLBLL_NW2A2 CLBLM_R_X3Y89/CLBLM_NW2A2 CLBLM_R_X3Y90/CLBLM_BYP4 CLBLM_R_X3Y90/CLBLM_M_BX INT_L_X2Y90/NN2BEG2 INT_L_X2Y90/WR1END2 INT_L_X2Y91/NN2A2 INT_L_X2Y92/FAN_ALT7 INT_L_X2Y92/FAN_BOUNCE7 INT_L_X2Y92/IMUX_L34 INT_L_X2Y92/NN2END2 INT_L_X4Y88/LOGIC_OUTS_L20 INT_L_X4Y88/NW2BEG2 INT_L_X4Y89/NW2A2 INT_R_X3Y89/NL1BEG1 INT_R_X3Y89/NW2END2 INT_R_X3Y90/BYP4 INT_R_X3Y90/BYP_ALT4 INT_R_X3Y90/NL1END1 INT_R_X3Y90/WR1BEG2 
pips: CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X3Y90/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X2Y90/INT_L.WR1END2->>NN2BEG2 INT_L_X2Y92/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X2Y92/INT_L.FAN_BOUNCE7->>IMUX_L34 INT_L_X2Y92/INT_L.NN2END2->>FAN_ALT7 INT_L_X4Y88/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_R_X3Y89/INT_R.NW2END2->>NL1BEG1 INT_R_X3Y90/INT_R.BYP_ALT4->>BYP4 INT_R_X3Y90/INT_R.NL1END1->>BYP_ALT4 INT_R_X3Y90/INT_R.NL1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writedata][14]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_NE4C0 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WR1END1 BRAM_L_X6Y90/BRAM_NE4C0_4 BRAM_L_X6Y90/BRAM_WR1END1_4 CLBLL_L_X2Y88/CLBLL_LOGIC_OUTS8 CLBLL_L_X2Y88/CLBLL_L_A CLBLL_L_X2Y92/CLBLL_IMUX42 CLBLL_L_X2Y92/CLBLL_L_D6 CLBLL_L_X4Y90/CLBLL_SE2A0 CLBLL_L_X4Y94/CLBLL_WW2END0 CLBLM_R_X3Y90/CLBLM_SE2A0 CLBLM_R_X3Y94/CLBLM_BYP4 CLBLM_R_X3Y94/CLBLM_M_BX CLBLM_R_X3Y94/CLBLM_WW2END0 CLBLM_R_X5Y94/CLBLM_NE4C0 CLBLM_R_X5Y94/CLBLM_WR1END1 INT_L_X2Y88/LOGIC_OUTS_L8 INT_L_X2Y88/NN2BEG0 INT_L_X2Y89/NN2A0 INT_L_X2Y89/NN2END_S2_0 INT_L_X2Y90/NE2BEG0 INT_L_X2Y90/NN2END0 INT_L_X2Y91/NE2A0 INT_L_X2Y92/IMUX_L42 INT_L_X2Y92/WR1END1 INT_L_X4Y90/NE6BEG0 INT_L_X4Y90/SE2END0 INT_L_X4Y94/WW2A0 INT_L_X6Y94/NE6END0 INT_L_X6Y94/WR1BEG1 INT_R_X3Y90/NE2END_S3_0 INT_R_X3Y90/SE2A0 INT_R_X3Y91/NE2END0 INT_R_X3Y91/NR1BEG0 INT_R_X3Y91/SE2BEG0 INT_R_X3Y92/NR1END0 INT_R_X3Y92/WR1BEG1 INT_R_X3Y94/BYP4 INT_R_X3Y94/BYP_ALT4 INT_R_X3Y94/WW2END0 INT_R_X5Y90/NE6A0 INT_R_X5Y91/NE6B0 INT_R_X5Y92/NE6C0 INT_R_X5Y93/NE6D0 INT_R_X5Y94/NE6E0 INT_R_X5Y94/WR1END1 INT_R_X5Y94/WW2BEG0 VBRK_X18Y98/VBRK_NE4C0 VBRK_X18Y98/VBRK_WR1END1 
pips: CLBLL_L_X2Y88/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X2Y92/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X3Y94/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X2Y88/INT_L.LOGIC_OUTS_L8->>NN2BEG0 INT_L_X2Y90/INT_L.NN2END0->>NE2BEG0 INT_L_X2Y92/INT_L.WR1END1->>IMUX_L42 INT_L_X4Y90/INT_L.SE2END0->>NE6BEG0 INT_L_X6Y94/INT_L.NE6END0->>WR1BEG1 INT_R_X3Y91/INT_R.NE2END0->>NR1BEG0 INT_R_X3Y91/INT_R.NE2END0->>SE2BEG0 INT_R_X3Y92/INT_R.NR1END0->>WR1BEG1 INT_R_X3Y94/INT_R.BYP_ALT4->>BYP4 INT_R_X3Y94/INT_R.WW2END0->>BYP_ALT4 INT_R_X5Y94/INT_R.WR1END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writedata][15]_i_1_n_0 - 
wires: CLBLL_L_X2Y89/CLBLL_LOGIC_OUTS10 CLBLL_L_X2Y89/CLBLL_L_C CLBLL_L_X2Y92/CLBLL_FAN6 CLBLL_L_X2Y92/CLBLL_L_CE CLBLL_L_X2Y96/CLBLL_FAN6 CLBLL_L_X2Y96/CLBLL_L_CE CLBLL_L_X4Y96/CLBLL_WW2A1 CLBLL_L_X4Y97/CLBLL_EL1BEG1 CLBLM_R_X3Y96/CLBLM_WW2A1 CLBLM_R_X3Y97/CLBLM_EL1BEG1 INT_L_X2Y89/LOGIC_OUTS_L10 INT_L_X2Y89/NR1BEG2 INT_L_X2Y90/NE2BEG2 INT_L_X2Y90/NR1END2 INT_L_X2Y91/NE2A2 INT_L_X2Y92/FAN_ALT6 INT_L_X2Y92/FAN_L6 INT_L_X2Y92/NW2END2 INT_L_X2Y96/FAN_ALT6 INT_L_X2Y96/FAN_L6 INT_L_X2Y96/WW2END1 INT_L_X4Y96/SL1END1 INT_L_X4Y96/WW2BEG1 INT_L_X4Y97/EL1END1 INT_L_X4Y97/SL1BEG1 INT_R_X3Y91/NE2END2 INT_R_X3Y91/NN6BEG2 INT_R_X3Y91/NW2BEG2 INT_R_X3Y92/NN6A2 INT_R_X3Y92/NW2A2 INT_R_X3Y93/NN6B2 INT_R_X3Y94/NN6C2 INT_R_X3Y95/NN6D2 INT_R_X3Y96/NN6E2 INT_R_X3Y96/WW2A1 INT_R_X3Y97/EL1BEG1 INT_R_X3Y97/NN6END2 
pips: CLBLL_L_X2Y89/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X2Y92/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X2Y96/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE INT_L_X2Y89/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X2Y90/INT_L.NR1END2->>NE2BEG2 INT_L_X2Y92/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y92/INT_L.NW2END2->>FAN_ALT6 INT_L_X2Y96/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y96/INT_L.WW2END1->>FAN_ALT6 INT_L_X4Y96/INT_L.SL1END1->>WW2BEG1 INT_L_X4Y97/INT_L.EL1END1->>SL1BEG1 INT_R_X3Y91/INT_R.NE2END2->>NN6BEG2 INT_R_X3Y91/INT_R.NE2END2->>NW2BEG2 INT_R_X3Y97/INT_R.NN6END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

r[writedata][15]_i_2_n_0 - 
wires: CLBLL_L_X2Y92/CLBLL_BYP0 CLBLL_L_X2Y92/CLBLL_L_AX CLBLL_L_X4Y88/CLBLL_LL_B CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS13 CLBLL_L_X4Y90/CLBLL_NW2A0 CLBLM_R_X3Y90/CLBLM_BYP3 CLBLM_R_X3Y90/CLBLM_M_CX CLBLM_R_X3Y90/CLBLM_NW2A0 INT_L_X2Y91/WR1END_S1_0 INT_L_X2Y92/BYP_ALT0 INT_L_X2Y92/BYP_L0 INT_L_X2Y92/WR1END0 INT_L_X4Y88/LOGIC_OUTS_L13 INT_L_X4Y88/NL1BEG0 INT_L_X4Y88/NL1END_S3_0 INT_L_X4Y89/NL1END0 INT_L_X4Y89/NW2BEG0 INT_L_X4Y90/NW2A0 INT_R_X3Y89/NW2END_S0_0 INT_R_X3Y90/BYP3 INT_R_X3Y90/BYP_ALT3 INT_R_X3Y90/NL1BEG_N3 INT_R_X3Y90/NR1BEG3 INT_R_X3Y90/NW2END0 INT_R_X3Y91/NR1END3 INT_R_X3Y91/WR1BEG_S0 INT_R_X3Y92/WR1BEG0 
pips: CLBLL_L_X2Y92/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X3Y90/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X2Y92/INT_L.BYP_ALT0->>BYP_L0 INT_L_X2Y92/INT_L.WR1END0->>BYP_ALT0 INT_L_X4Y88/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X4Y89/INT_L.NL1END0->>NW2BEG0 INT_R_X3Y90/INT_R.BYP_ALT3->>BYP3 INT_R_X3Y90/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X3Y90/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X3Y90/INT_R.NW2END0->>NL1BEG_N3 INT_R_X3Y91/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ri[writedata][16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[0] - 
wires: CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y95/CLBLM_L_AQ CLBLM_R_X3Y96/CLBLM_IMUX0 CLBLM_R_X3Y96/CLBLM_L_A3 INT_R_X3Y95/LOGIC_OUTS0 INT_R_X3Y95/NR1BEG0 INT_R_X3Y96/IMUX0 INT_R_X3Y96/NR1END0 
pips: CLBLM_R_X3Y95/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X3Y95/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X3Y96/INT_R.NR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][16]_i_2_n_0 - 
wires: CLBLL_L_X2Y95/CLBLL_LOGIC_OUTS8 CLBLL_L_X2Y95/CLBLL_L_A CLBLM_R_X3Y96/CLBLM_IMUX9 CLBLM_R_X3Y96/CLBLM_L_A5 INT_L_X2Y95/LOGIC_OUTS_L8 INT_L_X2Y95/NE2BEG0 INT_L_X2Y96/NE2A0 INT_R_X3Y95/NE2END_S3_0 INT_R_X3Y96/IMUX9 INT_R_X3Y96/NE2END0 
pips: CLBLL_L_X2Y95/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X2Y95/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_R_X3Y96/INT_R.NE2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][23]_i_5_n_0 - 
wires: CLBLL_L_X2Y93/CLBLL_IMUX30 CLBLL_L_X2Y93/CLBLL_IMUX4 CLBLL_L_X2Y93/CLBLL_LL_A6 CLBLL_L_X2Y93/CLBLL_L_C5 CLBLL_L_X2Y94/CLBLL_IMUX28 CLBLL_L_X2Y94/CLBLL_LL_C4 CLBLL_L_X2Y95/CLBLL_IMUX14 CLBLL_L_X2Y95/CLBLL_IMUX6 CLBLL_L_X2Y95/CLBLL_L_A1 CLBLL_L_X2Y95/CLBLL_L_B1 CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y93/CLBLM_M_C CLBLM_R_X3Y95/CLBLM_IMUX12 CLBLM_R_X3Y95/CLBLM_M_B6 CLBLM_R_X3Y96/CLBLM_IMUX12 CLBLM_R_X3Y96/CLBLM_IMUX28 CLBLM_R_X3Y96/CLBLM_M_B6 CLBLM_R_X3Y96/CLBLM_M_C4 INT_L_X2Y93/IMUX_L30 INT_L_X2Y93/IMUX_L4 INT_L_X2Y93/WL1END1 INT_L_X2Y93/WR1END3 INT_L_X2Y94/IMUX_L28 INT_L_X2Y94/NW2END2 INT_L_X2Y95/IMUX_L14 INT_L_X2Y95/IMUX_L6 INT_L_X2Y95/WR1END3 INT_R_X3Y93/LOGIC_OUTS14 INT_R_X3Y93/NN2BEG2 INT_R_X3Y93/NW2BEG2 INT_R_X3Y93/WL1BEG1 INT_R_X3Y93/WR1BEG3 INT_R_X3Y94/NN2A2 INT_R_X3Y94/NW2A2 INT_R_X3Y95/IMUX12 INT_R_X3Y95/NN2END2 INT_R_X3Y95/NR1BEG2 INT_R_X3Y95/WR1BEG3 INT_R_X3Y96/IMUX12 INT_R_X3Y96/IMUX28 INT_R_X3Y96/NR1END2 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X3Y93/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X2Y93/INT_L.WL1END1->>IMUX_L4 INT_L_X2Y93/INT_L.WR1END3->>IMUX_L30 INT_L_X2Y94/INT_L.NW2END2->>IMUX_L28 INT_L_X2Y95/INT_L.WR1END3->>IMUX_L14 INT_L_X2Y95/INT_L.WR1END3->>IMUX_L6 INT_R_X3Y93/INT_R.LOGIC_OUTS14->>NN2BEG2 INT_R_X3Y93/INT_R.LOGIC_OUTS14->>NW2BEG2 INT_R_X3Y93/INT_R.LOGIC_OUTS14->>WL1BEG1 INT_R_X3Y93/INT_R.LOGIC_OUTS14->>WR1BEG3 INT_R_X3Y95/INT_R.NN2END2->>IMUX12 INT_R_X3Y95/INT_R.NN2END2->>NR1BEG2 INT_R_X3Y95/INT_R.NN2END2->>WR1BEG3 INT_R_X3Y96/INT_R.NR1END2->>IMUX12 INT_R_X3Y96/INT_R.NR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[writedata][23]_i_6_n_0 - 
wires: CLBLL_L_X2Y93/CLBLL_IMUX34 CLBLL_L_X2Y93/CLBLL_IMUX8 CLBLL_L_X2Y93/CLBLL_LL_A5 CLBLL_L_X2Y93/CLBLL_L_C6 CLBLL_L_X2Y94/CLBLL_IMUX22 CLBLL_L_X2Y94/CLBLL_LL_C3 CLBLL_L_X2Y95/CLBLL_IMUX19 CLBLL_L_X2Y95/CLBLL_IMUX3 CLBLL_L_X2Y95/CLBLL_L_A2 CLBLL_L_X2Y95/CLBLL_L_B2 CLBLL_L_X4Y91/CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y91/CLBLL_L_D CLBLL_L_X4Y92/CLBLL_NW2A3 CLBLM_R_X3Y92/CLBLM_NW2A3 CLBLM_R_X3Y95/CLBLM_IMUX17 CLBLM_R_X3Y95/CLBLM_M_B3 CLBLM_R_X3Y96/CLBLM_IMUX27 CLBLM_R_X3Y96/CLBLM_IMUX35 CLBLM_R_X3Y96/CLBLM_M_B4 CLBLM_R_X3Y96/CLBLM_M_C6 INT_L_X2Y92/WR1END_S1_0 INT_L_X2Y93/BYP_ALT0 INT_L_X2Y93/BYP_BOUNCE0 INT_L_X2Y93/IMUX_L34 INT_L_X2Y93/IMUX_L8 INT_L_X2Y93/WR1END0 INT_L_X2Y94/IMUX_L22 INT_L_X2Y94/WR1END3 INT_L_X2Y95/IMUX_L19 INT_L_X2Y95/IMUX_L3 INT_L_X2Y95/NE2BEG2 INT_L_X2Y95/NW2END2 INT_L_X2Y96/NE2A2 INT_L_X4Y91/LOGIC_OUTS_L11 INT_L_X4Y91/NW2BEG3 INT_L_X4Y92/NW2A3 INT_R_X3Y92/NL1BEG2 INT_R_X3Y92/NW2END3 INT_R_X3Y92/WR1BEG_S0 INT_R_X3Y93/NL1END2 INT_R_X3Y93/NR1BEG2 INT_R_X3Y93/WR1BEG0 INT_R_X3Y94/NL1BEG1 INT_R_X3Y94/NR1END2 INT_R_X3Y94/NW2BEG2 INT_R_X3Y94/WR1BEG3 INT_R_X3Y95/IMUX17 INT_R_X3Y95/NL1END1 INT_R_X3Y95/NW2A2 INT_R_X3Y96/IMUX27 INT_R_X3Y96/IMUX35 INT_R_X3Y96/NE2END2 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y91/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X2Y93/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X2Y93/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X2Y93/INT_L.WR1END0->>BYP_ALT0 INT_L_X2Y93/INT_L.WR1END0->>IMUX_L8 INT_L_X2Y94/INT_L.WR1END3->>IMUX_L22 INT_L_X2Y95/INT_L.NW2END2->>IMUX_L19 INT_L_X2Y95/INT_L.NW2END2->>IMUX_L3 INT_L_X2Y95/INT_L.NW2END2->>NE2BEG2 INT_L_X4Y91/INT_L.LOGIC_OUTS_L11->>NW2BEG3 INT_R_X3Y92/INT_R.NW2END3->>NL1BEG2 INT_R_X3Y92/INT_R.NW2END3->>WR1BEG_S0 INT_R_X3Y93/INT_R.NL1END2->>NR1BEG2 INT_R_X3Y94/INT_R.NR1END2->>NL1BEG1 INT_R_X3Y94/INT_R.NR1END2->>NW2BEG2 INT_R_X3Y94/INT_R.NR1END2->>WR1BEG3 INT_R_X3Y95/INT_R.NL1END1->>IMUX17 INT_R_X3Y96/INT_R.NE2END2->>IMUX27 INT_R_X3Y96/INT_R.NE2END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[writedata][23]_i_7_n_0 - 
wires: CLBLL_L_X2Y93/CLBLL_IMUX2 CLBLL_L_X2Y93/CLBLL_IMUX21 CLBLL_L_X2Y93/CLBLL_LL_A2 CLBLL_L_X2Y93/CLBLL_L_C4 CLBLL_L_X2Y94/CLBLL_IMUX31 CLBLL_L_X2Y94/CLBLL_LL_C5 CLBLL_L_X2Y95/CLBLL_IMUX10 CLBLL_L_X2Y95/CLBLL_IMUX26 CLBLL_L_X2Y95/CLBLL_L_A4 CLBLL_L_X2Y95/CLBLL_L_B4 CLBLL_L_X2Y97/CLBLL_LL_B CLBLL_L_X2Y97/CLBLL_LOGIC_OUTS13 CLBLL_L_X4Y96/CLBLL_SE4BEG1 CLBLL_L_X4Y98/CLBLL_WW2END0 CLBLM_R_X3Y95/CLBLM_IMUX27 CLBLM_R_X3Y95/CLBLM_M_B4 CLBLM_R_X3Y96/CLBLM_IMUX18 CLBLM_R_X3Y96/CLBLM_IMUX32 CLBLM_R_X3Y96/CLBLM_M_B2 CLBLM_R_X3Y96/CLBLM_M_C1 CLBLM_R_X3Y96/CLBLM_SE4BEG1 CLBLM_R_X3Y98/CLBLM_WW2END0 INT_L_X2Y93/FAN_ALT1 INT_L_X2Y93/FAN_BOUNCE1 INT_L_X2Y93/IMUX_L2 INT_L_X2Y93/IMUX_L21 INT_L_X2Y93/SR1END2 INT_L_X2Y94/BYP_ALT5 INT_L_X2Y94/BYP_BOUNCE5 INT_L_X2Y94/IMUX_L31 INT_L_X2Y94/SL1END1 INT_L_X2Y94/SR1BEG2 INT_L_X2Y95/IMUX_L10 INT_L_X2Y95/IMUX_L26 INT_L_X2Y95/SL1BEG1 INT_L_X2Y95/SL1END1 INT_L_X2Y96/SE2A1 INT_L_X2Y96/SL1BEG1 INT_L_X2Y96/SL1END1 INT_L_X2Y97/LOGIC_OUTS_L13 INT_L_X2Y97/SE2BEG1 INT_L_X2Y97/SL1BEG1 INT_L_X4Y92/SE6E1 INT_L_X4Y93/SE6D1 INT_L_X4Y94/SE6C1 INT_L_X4Y95/SE6B1 INT_L_X4Y96/SE6A1 INT_L_X4Y98/WW2A0 INT_R_X3Y95/IMUX27 INT_R_X3Y95/SL1END1 INT_R_X3Y96/IMUX18 INT_R_X3Y96/IMUX32 INT_R_X3Y96/SE2END1 INT_R_X3Y96/SE6BEG1 INT_R_X3Y96/SL1BEG1 INT_R_X3Y96/SS2END0 INT_R_X3Y97/SS2A0 INT_R_X3Y98/SS2BEG0 INT_R_X3Y98/WW2END0 INT_R_X5Y92/NN6BEG1 INT_R_X5Y92/SE6END1 INT_R_X5Y93/NN6A1 INT_R_X5Y94/NN6B1 INT_R_X5Y95/NN6C1 INT_R_X5Y96/NN6D1 INT_R_X5Y97/NN6E1 INT_R_X5Y98/NN6END1 INT_R_X5Y98/WW2BEG0 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X2Y95/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X2Y97/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X2Y93/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X2Y93/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X2Y93/INT_L.SR1END2->>FAN_ALT1 INT_L_X2Y93/INT_L.SR1END2->>IMUX_L21 INT_L_X2Y94/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X2Y94/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X2Y94/INT_L.SL1END1->>BYP_ALT5 INT_L_X2Y94/INT_L.SL1END1->>SR1BEG2 INT_L_X2Y95/INT_L.SL1END1->>IMUX_L10 INT_L_X2Y95/INT_L.SL1END1->>IMUX_L26 INT_L_X2Y95/INT_L.SL1END1->>SL1BEG1 INT_L_X2Y96/INT_L.SL1END1->>SL1BEG1 INT_L_X2Y97/INT_L.LOGIC_OUTS_L13->>SE2BEG1 INT_L_X2Y97/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_R_X3Y95/INT_R.SL1END1->>IMUX27 INT_R_X3Y96/INT_R.SE2END1->>IMUX18 INT_R_X3Y96/INT_R.SE2END1->>SE6BEG1 INT_R_X3Y96/INT_R.SE2END1->>SL1BEG1 INT_R_X3Y96/INT_R.SS2END0->>IMUX32 INT_R_X3Y98/INT_R.WW2END0->>SS2BEG0 INT_R_X5Y92/INT_R.SE6END1->>NN6BEG1 INT_R_X5Y98/INT_R.NN6END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

ri[writedata][17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[1] - 
wires: CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y95/CLBLM_L_BQ CLBLM_R_X3Y96/CLBLM_IMUX16 CLBLM_R_X3Y96/CLBLM_L_B3 INT_R_X3Y95/LOGIC_OUTS1 INT_R_X3Y95/NL1BEG0 INT_R_X3Y95/NL1END_S3_0 INT_R_X3Y96/IMUX16 INT_R_X3Y96/NL1END0 
pips: CLBLM_R_X3Y95/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X3Y95/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X3Y96/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][17]_i_2_n_0 - 
wires: CLBLL_L_X2Y94/CLBLL_LL_C CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS14 CLBLM_R_X3Y96/CLBLM_IMUX25 CLBLM_R_X3Y96/CLBLM_L_B5 INT_L_X2Y94/LOGIC_OUTS_L14 INT_L_X2Y94/NR1BEG2 INT_L_X2Y95/NR1BEG2 INT_L_X2Y95/NR1END2 INT_L_X2Y96/EL1BEG1 INT_L_X2Y96/NR1END2 INT_R_X3Y96/EL1END1 INT_R_X3Y96/IMUX25 
pips: CLBLL_L_X2Y94/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X2Y94/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X2Y95/INT_L.NR1END2->>NR1BEG2 INT_L_X2Y96/INT_L.NR1END2->>EL1BEG1 INT_R_X3Y96/INT_R.EL1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[writedata][18] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[2] - 
wires: CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS2 CLBLM_R_X3Y95/CLBLM_L_CQ CLBLM_R_X3Y96/CLBLM_IMUX10 CLBLM_R_X3Y96/CLBLM_L_A4 INT_R_X3Y95/LOGIC_OUTS2 INT_R_X3Y95/NL1BEG1 INT_R_X3Y96/IMUX10 INT_R_X3Y96/NL1END1 
pips: CLBLM_R_X3Y95/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y95/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X3Y96/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][18]_i_2_n_0 - 
wires: CLBLL_L_X2Y95/CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y95/CLBLL_L_B CLBLM_R_X3Y96/CLBLM_IMUX3 CLBLM_R_X3Y96/CLBLM_L_A2 INT_L_X2Y95/LOGIC_OUTS_L9 INT_L_X2Y95/NE2BEG1 INT_L_X2Y96/NE2A1 INT_R_X3Y96/IMUX3 INT_R_X3Y96/NE2END1 
pips: CLBLL_L_X2Y95/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X2Y95/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_R_X3Y96/INT_R.NE2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[writedata][19] - 
wires: CLBLM_R_X3Y96/CLBLM_IMUX39 CLBLM_R_X3Y96/CLBLM_L_D3 CLBLM_R_X3Y97/CLBLM_LOGIC_OUTS20 CLBLM_R_X3Y97/CLBLM_M_AMUX INT_R_X3Y96/IMUX39 INT_R_X3Y96/SR1END3 INT_R_X3Y97/LOGIC_OUTS20 INT_R_X3Y97/SR1BEG3 INT_R_X3Y97/SR1END_N3_3 
pips: CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X3Y97/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y96/INT_R.SR1END3->>IMUX39 INT_R_X3Y97/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[3] - 
wires: CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS6 CLBLM_R_X3Y94/CLBLM_M_CQ CLBLM_R_X3Y97/CLBLM_IMUX1 CLBLM_R_X3Y97/CLBLM_M_A3 INT_R_X3Y94/LOGIC_OUTS6 INT_R_X3Y94/NN2BEG2 INT_R_X3Y95/NN2A2 INT_R_X3Y96/NL1BEG1 INT_R_X3Y96/NN2END2 INT_R_X3Y97/IMUX1 INT_R_X3Y97/NL1END1 
pips: CLBLM_R_X3Y94/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X3Y94/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X3Y96/INT_R.NN2END2->>NL1BEG1 INT_R_X3Y97/INT_R.NL1END1->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][19]_i_2_n_0 - 
wires: CLBLL_L_X2Y93/CLBLL_LL_A CLBLL_L_X2Y93/CLBLL_LOGIC_OUTS12 CLBLL_L_X4Y97/CLBLL_NE4C0 CLBLL_L_X4Y97/CLBLL_WR1END1 CLBLM_R_X3Y97/CLBLM_IMUX2 CLBLM_R_X3Y97/CLBLM_M_A2 CLBLM_R_X3Y97/CLBLM_NE4C0 CLBLM_R_X3Y97/CLBLM_WR1END1 INT_L_X2Y93/LOGIC_OUTS_L12 INT_L_X2Y93/NE6BEG0 INT_L_X4Y97/NE6END0 INT_L_X4Y97/WR1BEG1 INT_R_X3Y93/NE6A0 INT_R_X3Y94/NE6B0 INT_R_X3Y95/NE6C0 INT_R_X3Y96/NE6D0 INT_R_X3Y97/IMUX2 INT_R_X3Y97/NE6E0 INT_R_X3Y97/WR1END1 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y97/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X2Y93/INT_L.LOGIC_OUTS_L12->>NE6BEG0 INT_L_X4Y97/INT_L.NE6END0->>WR1BEG1 INT_R_X3Y97/INT_R.WR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][1]_i_1_n_0 - 
wires: BRKH_INT_X2Y99/BRKH_INT_NN6E0 BRKH_INT_X2Y99/BRKH_INT_NN6END_S1_0 BRKH_INT_X3Y99/BRKH_INT_SE6B0 CLBLL_L_X2Y94/CLBLL_LL_A CLBLL_L_X2Y94/CLBLL_LOGIC_OUTS12 CLBLL_L_X2Y96/CLBLL_IMUX34 CLBLL_L_X2Y96/CLBLL_L_C6 CLBLL_L_X4Y95/CLBLL_SW2A0 CLBLL_L_X4Y96/CLBLL_SE4C0 CLBLM_R_X3Y95/CLBLM_IMUX13 CLBLM_R_X3Y95/CLBLM_L_B6 CLBLM_R_X3Y95/CLBLM_SW2A0 CLBLM_R_X3Y96/CLBLM_SE4C0 INT_L_X2Y100/NN6END0 INT_L_X2Y100/SE6BEG0 INT_L_X2Y94/LOGIC_OUTS_L12 INT_L_X2Y94/NE2BEG0 INT_L_X2Y94/NN6BEG0 INT_L_X2Y95/NE2A0 INT_L_X2Y95/NN6A0 INT_L_X2Y96/IMUX_L34 INT_L_X2Y96/NN6B0 INT_L_X2Y96/NW2END1 INT_L_X2Y97/NN6C0 INT_L_X2Y98/NN6D0 INT_L_X2Y99/NN6E0 INT_L_X2Y99/NN6END_S1_0 INT_L_X4Y95/SW2A0 INT_L_X4Y96/SE6END0 INT_L_X4Y96/SW2BEG0 INT_R_X3Y100/SE6A0 INT_R_X3Y94/NE2END_S3_0 INT_R_X3Y95/IMUX13 INT_R_X3Y95/NE2END0 INT_R_X3Y95/NL1BEG_N3 INT_R_X3Y95/NW2BEG1 INT_R_X3Y95/SW2END0 INT_R_X3Y96/NW2A1 INT_R_X3Y96/SE6E0 INT_R_X3Y97/SE6D0 INT_R_X3Y98/SE6C0 INT_R_X3Y99/SE6B0 
pips: CLBLL_L_X2Y94/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_L_X2Y96/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X2Y100/INT_L.NN6END0->>SE6BEG0 INT_L_X2Y94/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_L_X2Y94/INT_L.LOGIC_OUTS_L12->>NN6BEG0 INT_L_X2Y96/INT_L.NW2END1->>IMUX_L34 INT_L_X4Y96/INT_L.SE6END0->>SW2BEG0 INT_R_X3Y95/INT_R.NE2END0->>NL1BEG_N3 INT_R_X3Y95/INT_R.NL1BEG_N3->>IMUX13 INT_R_X3Y95/INT_R.SW2END0->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ri[writedata][20] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[4] - 
wires: CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS3 CLBLM_R_X3Y95/CLBLM_L_DQ CLBLM_R_X3Y96/CLBLM_IMUX19 CLBLM_R_X3Y96/CLBLM_L_B2 INT_R_X3Y95/LOGIC_OUTS3 INT_R_X3Y95/NL1BEG2 INT_R_X3Y96/IMUX19 INT_R_X3Y96/NL1END2 
pips: CLBLM_R_X3Y95/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X3Y95/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X3Y96/INT_R.NL1END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][20]_i_2_n_0 - 
wires: CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS13 CLBLM_R_X3Y95/CLBLM_M_B CLBLM_R_X3Y96/CLBLM_IMUX26 CLBLM_R_X3Y96/CLBLM_L_B4 INT_R_X3Y95/LOGIC_OUTS13 INT_R_X3Y95/NR1BEG1 INT_R_X3Y96/IMUX26 INT_R_X3Y96/NR1END1 
pips: CLBLM_R_X3Y95/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X3Y95/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X3Y96/INT_R.NR1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[writedata][21] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[5] - 
wires: CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y95/CLBLM_L_AMUX CLBLM_R_X3Y96/CLBLM_IMUX33 CLBLM_R_X3Y96/CLBLM_L_C1 INT_R_X3Y95/BYP_ALT3 INT_R_X3Y95/BYP_BOUNCE3 INT_R_X3Y95/LOGIC_OUTS16 INT_R_X3Y96/BYP_BOUNCE_N3_3 INT_R_X3Y96/IMUX33 
pips: CLBLM_R_X3Y95/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X3Y95/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X3Y95/INT_R.LOGIC_OUTS16->>BYP_ALT3 INT_R_X3Y96/INT_R.BYP_BOUNCE_N3_3->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][21]_i_2_n_0 - 
wires: CLBLM_R_X3Y96/CLBLM_IMUX23 CLBLM_R_X3Y96/CLBLM_LOGIC_OUTS21 CLBLM_R_X3Y96/CLBLM_L_C3 CLBLM_R_X3Y96/CLBLM_M_B CLBLM_R_X3Y96/CLBLM_M_BMUX INT_R_X3Y96/IMUX23 INT_R_X3Y96/LOGIC_OUTS21 
pips: CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X3Y96/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X3Y96/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X3Y96/INT_R.LOGIC_OUTS21->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[writedata][22] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[6] - 
wires: CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS17 CLBLM_R_X3Y95/CLBLM_L_BMUX CLBLM_R_X3Y96/CLBLM_IMUX30 CLBLM_R_X3Y96/CLBLM_L_C5 INT_R_X3Y95/LOGIC_OUTS17 INT_R_X3Y95/NR1BEG3 INT_R_X3Y96/IMUX30 INT_R_X3Y96/NR1END3 
pips: CLBLM_R_X3Y95/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X3Y95/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X3Y96/INT_R.NR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][22]_i_2_n_0 - 
wires: CLBLM_R_X3Y96/CLBLM_IMUX20 CLBLM_R_X3Y96/CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y96/CLBLM_L_C2 CLBLM_R_X3Y96/CLBLM_M_C INT_R_X3Y96/IMUX20 INT_R_X3Y96/LOGIC_OUTS14 
pips: CLBLM_R_X3Y96/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X3Y96/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X3Y96/INT_R.LOGIC_OUTS14->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][23]_i_1_n_0 - 
wires: CLBLL_L_X4Y96/CLBLL_NE2A0 CLBLL_L_X4Y96/CLBLL_WR1END1 CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y89/CLBLM_L_A CLBLM_R_X3Y96/CLBLM_FAN6 CLBLM_R_X3Y96/CLBLM_L_CE CLBLM_R_X3Y96/CLBLM_NE2A0 CLBLM_R_X3Y96/CLBLM_WR1END1 INT_L_X4Y95/NE2END_S3_0 INT_L_X4Y96/NE2END0 INT_L_X4Y96/WR1BEG1 INT_R_X3Y89/LOGIC_OUTS8 INT_R_X3Y89/NN6BEG0 INT_R_X3Y90/NN6A0 INT_R_X3Y91/NN6B0 INT_R_X3Y92/NN6C0 INT_R_X3Y93/NN6D0 INT_R_X3Y94/NN6E0 INT_R_X3Y94/NN6END_S1_0 INT_R_X3Y95/NE2BEG0 INT_R_X3Y95/NN6END0 INT_R_X3Y96/FAN6 INT_R_X3Y96/FAN_ALT6 INT_R_X3Y96/NE2A0 INT_R_X3Y96/WR1END1 
pips: CLBLM_R_X3Y89/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y96/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X4Y96/INT_L.NE2END0->>WR1BEG1 INT_R_X3Y89/INT_R.LOGIC_OUTS8->>NN6BEG0 INT_R_X3Y95/INT_R.NN6END0->>NE2BEG0 INT_R_X3Y96/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y96/INT_R.WR1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[writedata][23]_i_3_n_0 - 
wires: CLBLM_R_X3Y89/CLBLM_IMUX10 CLBLM_R_X3Y89/CLBLM_L_A4 CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS17 CLBLM_R_X3Y91/CLBLM_L_BMUX INT_L_X2Y88/ER1BEG_S0 INT_L_X2Y88/SS2END3 INT_L_X2Y89/ER1BEG0 INT_L_X2Y89/SS2A3 INT_L_X2Y89/SS2END_N0_3 INT_L_X2Y90/SS2BEG3 INT_L_X2Y90/SW2END3 INT_L_X2Y91/SW2END_N0_3 INT_R_X3Y89/ER1END0 INT_R_X3Y89/IMUX10 INT_R_X3Y90/SW2A3 INT_R_X3Y91/LOGIC_OUTS17 INT_R_X3Y91/SW2BEG3 
pips: CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y91/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X2Y88/INT_L.SS2END3->>ER1BEG_S0 INT_L_X2Y90/INT_L.SW2END3->>SS2BEG3 INT_R_X3Y89/INT_R.ER1END0->>IMUX10 INT_R_X3Y91/INT_R.LOGIC_OUTS17->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][23]_i_10_n_0 - 
wires: CLBLL_L_X4Y91/CLBLL_IMUX37 CLBLL_L_X4Y91/CLBLL_L_D4 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y91/CLBLM_M_D INT_L_X4Y91/IMUX_L37 INT_L_X4Y91/WL1END2 INT_R_X5Y91/LOGIC_OUTS15 INT_R_X5Y91/WL1BEG2 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X4Y91/INT_L.WL1END2->>IMUX_L37 INT_R_X5Y91/INT_R.LOGIC_OUTS15->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][23]_i_11_n_0 - 
wires: CLBLL_L_X4Y90/CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y90/CLBLL_L_B CLBLL_L_X4Y91/CLBLL_IMUX42 CLBLL_L_X4Y91/CLBLL_L_D6 INT_L_X4Y90/LOGIC_OUTS_L9 INT_L_X4Y90/NR1BEG1 INT_L_X4Y91/IMUX_L42 INT_L_X4Y91/NR1END1 
pips: CLBLL_L_X4Y90/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X4Y90/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X4Y91/INT_L.NR1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[writedata][23] - 
wires: CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y95/CLBLM_M_A CLBLM_R_X3Y96/CLBLM_BYP7 CLBLM_R_X3Y96/CLBLM_L_DX INT_R_X3Y95/LOGIC_OUTS12 INT_R_X3Y95/NN2BEG0 INT_R_X3Y96/BYP7 INT_R_X3Y96/BYP_ALT7 INT_R_X3Y96/NN2A0 INT_R_X3Y96/NN2END_S2_0 INT_R_X3Y97/NN2END0 
pips: CLBLM_R_X3Y95/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y96/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_R_X3Y95/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X3Y96/INT_R.BYP_ALT7->>BYP7 INT_R_X3Y96/INT_R.NN2END_S2_0->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[7] - 
wires: CLBLM_R_X3Y95/CLBLM_IMUX1 CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS18 CLBLM_R_X3Y95/CLBLM_L_CMUX CLBLM_R_X3Y95/CLBLM_M_A3 INT_R_X3Y95/IMUX1 INT_R_X3Y95/LOGIC_OUTS18 
pips: CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y95/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X3Y95/INT_R.LOGIC_OUTS18->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][23]_i_4_n_0 - 
wires: CLBLL_L_X2Y93/CLBLL_LOGIC_OUTS10 CLBLL_L_X2Y93/CLBLL_L_C CLBLM_R_X3Y95/CLBLM_IMUX11 CLBLM_R_X3Y95/CLBLM_M_A4 INT_L_X2Y93/LOGIC_OUTS_L10 INT_L_X2Y93/NL1BEG1 INT_L_X2Y94/NE2BEG1 INT_L_X2Y94/NL1END1 INT_L_X2Y95/NE2A1 INT_R_X3Y95/IMUX11 INT_R_X3Y95/NE2END1 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X2Y93/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X2Y94/INT_L.NL1END1->>NE2BEG1 INT_R_X3Y95/INT_R.NE2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][23]_i_8_n_0 - 
wires: CLBLL_L_X4Y93/CLBLL_LL_A CLBLL_L_X4Y93/CLBLL_LOGIC_OUTS12 CLBLL_L_X4Y94/CLBLL_NW2A0 CLBLM_R_X3Y93/CLBLM_IMUX31 CLBLM_R_X3Y93/CLBLM_M_C5 CLBLM_R_X3Y94/CLBLM_NW2A0 INT_L_X4Y93/LOGIC_OUTS_L12 INT_L_X4Y93/NW2BEG0 INT_L_X4Y94/NW2A0 INT_R_X3Y93/IMUX31 INT_R_X3Y93/NW2END_S0_0 INT_R_X3Y94/NW2END0 
pips: CLBLL_L_X4Y93/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X4Y93/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_R_X3Y93/INT_R.NW2END_S0_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][23]_i_9_n_0 - 
wires: CLBLL_L_X4Y91/CLBLL_IMUX39 CLBLL_L_X4Y91/CLBLL_L_D3 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y91/CLBLM_M_BMUX INT_L_X4Y91/IMUX_L39 INT_L_X4Y91/WR1END_S1_0 INT_L_X4Y92/WR1END0 INT_R_X5Y91/LOGIC_OUTS21 INT_R_X5Y91/WR1BEG_S0 INT_R_X5Y92/WR1BEG0 
pips: CLBLL_L_X4Y91/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X4Y91/INT_L.WR1END_S1_0->>IMUX_L39 INT_R_X5Y91/INT_R.LOGIC_OUTS21->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[writedata][24] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[8] - 
wires: CLBLM_R_X3Y93/CLBLM_IMUX46 CLBLM_R_X3Y93/CLBLM_L_D5 CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y94/CLBLM_L_BQ INT_R_X3Y93/IMUX46 INT_R_X3Y93/SR1END2 INT_R_X3Y94/LOGIC_OUTS1 INT_R_X3Y94/SR1BEG2 
pips: CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X3Y94/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y93/INT_R.SR1END2->>IMUX46 INT_R_X3Y94/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][31]_i_3_n_0 - 
wires: CLBLL_L_X2Y93/CLBLL_IMUX10 CLBLL_L_X2Y93/CLBLL_L_A4 CLBLL_L_X2Y94/CLBLL_IMUX10 CLBLL_L_X2Y94/CLBLL_IMUX12 CLBLL_L_X2Y94/CLBLL_IMUX14 CLBLL_L_X2Y94/CLBLL_LL_B6 CLBLL_L_X2Y94/CLBLL_L_A4 CLBLL_L_X2Y94/CLBLL_L_B1 CLBLM_R_X3Y91/CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y91/CLBLM_L_B CLBLM_R_X3Y92/CLBLM_IMUX18 CLBLM_R_X3Y92/CLBLM_IMUX4 CLBLM_R_X3Y92/CLBLM_M_A6 CLBLM_R_X3Y92/CLBLM_M_B2 CLBLM_R_X3Y93/CLBLM_IMUX19 CLBLM_R_X3Y93/CLBLM_IMUX39 CLBLM_R_X3Y93/CLBLM_L_B2 CLBLM_R_X3Y93/CLBLM_L_D3 INT_L_X2Y93/IMUX_L10 INT_L_X2Y93/NW2END1 INT_L_X2Y94/BYP_ALT4 INT_L_X2Y94/BYP_BOUNCE4 INT_L_X2Y94/IMUX_L10 INT_L_X2Y94/IMUX_L12 INT_L_X2Y94/IMUX_L14 INT_L_X2Y94/NW2END1 INT_R_X3Y91/LOGIC_OUTS9 INT_R_X3Y91/NR1BEG1 INT_R_X3Y92/GFAN1 INT_R_X3Y92/IMUX18 INT_R_X3Y92/IMUX4 INT_R_X3Y92/NR1BEG1 INT_R_X3Y92/NR1END1 INT_R_X3Y92/NW2BEG1 INT_R_X3Y93/GFAN1 INT_R_X3Y93/IMUX19 INT_R_X3Y93/IMUX39 INT_R_X3Y93/NR1END1 INT_R_X3Y93/NW2A1 INT_R_X3Y93/NW2BEG1 INT_R_X3Y94/NW2A1 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X3Y91/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X2Y93/INT_L.NW2END1->>IMUX_L10 INT_L_X2Y94/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X2Y94/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X2Y94/INT_L.BYP_BOUNCE4->>IMUX_L14 INT_L_X2Y94/INT_L.NW2END1->>BYP_ALT4 INT_L_X2Y94/INT_L.NW2END1->>IMUX_L10 INT_R_X3Y91/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X3Y92/INT_R.GFAN1->>IMUX4 INT_R_X3Y92/INT_R.NR1END1->>GFAN1 INT_R_X3Y92/INT_R.NR1END1->>IMUX18 INT_R_X3Y92/INT_R.NR1END1->>NR1BEG1 INT_R_X3Y92/INT_R.NR1END1->>NW2BEG1 INT_R_X3Y93/INT_R.GFAN1->>IMUX39 INT_R_X3Y93/INT_R.NR1END1->>GFAN1 INT_R_X3Y93/INT_R.NR1END1->>IMUX19 INT_R_X3Y93/INT_R.NR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[writedata][24]_i_2_n_0 - 
wires: CLBLL_L_X2Y95/CLBLL_LOGIC_OUTS10 CLBLL_L_X2Y95/CLBLL_L_C CLBLM_R_X3Y93/CLBLM_IMUX37 CLBLM_R_X3Y93/CLBLM_L_D4 INT_L_X2Y93/SE2A2 INT_L_X2Y94/SE2BEG2 INT_L_X2Y94/SL1END2 INT_L_X2Y95/LOGIC_OUTS_L10 INT_L_X2Y95/SL1BEG2 INT_R_X3Y93/IMUX37 INT_R_X3Y93/SE2END2 
pips: CLBLL_L_X2Y95/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X2Y94/INT_L.SL1END2->>SE2BEG2 INT_L_X2Y95/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_R_X3Y93/INT_R.SE2END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][24]_i_3_n_0 - 
wires: CLBLL_L_X4Y87/CLBLL_LL_B CLBLL_L_X4Y87/CLBLL_LOGIC_OUTS13 CLBLL_L_X4Y93/CLBLL_WR1END2 CLBLM_R_X3Y93/CLBLM_IMUX36 CLBLM_R_X3Y93/CLBLM_L_D2 CLBLM_R_X3Y93/CLBLM_WR1END2 INT_L_X4Y87/LOGIC_OUTS_L13 INT_L_X4Y87/NN6BEG1 INT_L_X4Y88/NN6A1 INT_L_X4Y89/NN6B1 INT_L_X4Y90/NN6C1 INT_L_X4Y91/NN6D1 INT_L_X4Y92/NN6E1 INT_L_X4Y93/NN6END1 INT_L_X4Y93/WR1BEG2 INT_R_X3Y93/IMUX36 INT_R_X3Y93/WR1END2 
pips: CLBLL_L_X4Y87/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X4Y87/INT_L.LOGIC_OUTS_L13->>NN6BEG1 INT_L_X4Y93/INT_L.NN6END1->>WR1BEG2 INT_R_X3Y93/INT_R.WR1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][31]_i_6_n_0 - 
wires: CLBLL_L_X2Y88/CLBLL_IMUX26 CLBLL_L_X2Y88/CLBLL_L_B4 CLBLL_L_X2Y89/CLBLL_IMUX10 CLBLL_L_X2Y89/CLBLL_L_A4 CLBLL_L_X4Y87/CLBLL_IMUX24 CLBLL_L_X4Y87/CLBLL_LL_B5 CLBLL_L_X4Y88/CLBLL_IMUX35 CLBLL_L_X4Y88/CLBLL_IMUX43 CLBLL_L_X4Y88/CLBLL_LL_C6 CLBLL_L_X4Y88/CLBLL_LL_D6 CLBLL_L_X4Y88/CLBLL_WL1END0 CLBLL_L_X4Y89/CLBLL_LL_C CLBLL_L_X4Y89/CLBLL_LL_CMUX CLBLL_L_X4Y89/CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y89/CLBLL_LOGIC_OUTS22 CLBLL_L_X4Y89/CLBLL_WL1END1 CLBLM_R_X3Y87/CLBLM_IMUX2 CLBLM_R_X3Y87/CLBLM_M_A2 CLBLM_R_X3Y88/CLBLM_IMUX9 CLBLM_R_X3Y88/CLBLM_L_A5 CLBLM_R_X3Y88/CLBLM_WL1END0 CLBLM_R_X3Y89/CLBLM_IMUX17 CLBLM_R_X3Y89/CLBLM_M_B3 CLBLM_R_X3Y89/CLBLM_WL1END1 INT_L_X2Y88/IMUX_L26 INT_L_X2Y88/NL1BEG1 INT_L_X2Y88/WL1END1 INT_L_X2Y89/EL1BEG0 INT_L_X2Y89/IMUX_L10 INT_L_X2Y89/NL1END1 INT_L_X4Y86/NR1BEG1 INT_L_X4Y86/SS2END1 INT_L_X4Y87/GFAN0 INT_L_X4Y87/IMUX_L24 INT_L_X4Y87/NR1END1 INT_L_X4Y87/SS2A1 INT_L_X4Y88/IMUX_L35 INT_L_X4Y88/IMUX_L43 INT_L_X4Y88/SR1END1 INT_L_X4Y88/SS2BEG1 INT_L_X4Y88/WL1BEG0 INT_L_X4Y89/LOGIC_OUTS_L14 INT_L_X4Y89/LOGIC_OUTS_L22 INT_L_X4Y89/SR1BEG1 INT_L_X4Y89/WL1BEG1 INT_R_X3Y87/FAN_ALT7 INT_R_X3Y87/FAN_BOUNCE7 INT_R_X3Y87/IMUX2 INT_R_X3Y87/SL1END2 INT_R_X3Y88/EL1END_S3_0 INT_R_X3Y88/IMUX9 INT_R_X3Y88/SL1BEG2 INT_R_X3Y88/SR1END2 INT_R_X3Y88/WL1BEG1 INT_R_X3Y88/WL1END0 INT_R_X3Y89/EL1END0 INT_R_X3Y89/IMUX17 INT_R_X3Y89/SR1BEG2 INT_R_X3Y89/WL1END1 
pips: CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X4Y89/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X4Y89/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y89/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X2Y88/INT_L.WL1END1->>IMUX_L26 INT_L_X2Y88/INT_L.WL1END1->>NL1BEG1 INT_L_X2Y89/INT_L.NL1END1->>EL1BEG0 INT_L_X2Y89/INT_L.NL1END1->>IMUX_L10 INT_L_X4Y86/INT_L.SS2END1->>NR1BEG1 INT_L_X4Y87/INT_L.GFAN0->>IMUX_L24 INT_L_X4Y87/INT_L.NR1END1->>GFAN0 INT_L_X4Y88/INT_L.SR1END1->>IMUX_L35 INT_L_X4Y88/INT_L.SR1END1->>IMUX_L43 INT_L_X4Y88/INT_L.SR1END1->>SS2BEG1 INT_L_X4Y88/INT_L.SR1END1->>WL1BEG0 INT_L_X4Y89/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_L_X4Y89/INT_L.LOGIC_OUTS_L22->>SR1BEG1 INT_R_X3Y87/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y87/INT_R.FAN_BOUNCE7->>IMUX2 INT_R_X3Y87/INT_R.SL1END2->>FAN_ALT7 INT_R_X3Y88/INT_R.SR1END2->>SL1BEG2 INT_R_X3Y88/INT_R.SR1END2->>WL1BEG1 INT_R_X3Y88/INT_R.WL1END0->>IMUX9 INT_R_X3Y89/INT_R.EL1END0->>IMUX17 INT_R_X3Y89/INT_R.WL1END1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[writedata][31]_i_7_n_0 - 
wires: CLBLL_L_X2Y88/CLBLL_IMUX25 CLBLL_L_X2Y88/CLBLL_L_B5 CLBLL_L_X2Y89/CLBLL_IMUX0 CLBLL_L_X2Y89/CLBLL_L_A3 CLBLL_L_X4Y87/CLBLL_IMUX27 CLBLL_L_X4Y87/CLBLL_LL_B4 CLBLL_L_X4Y87/CLBLL_WL1END0 CLBLL_L_X4Y88/CLBLL_ER1BEG2 CLBLL_L_X4Y88/CLBLL_IMUX22 CLBLL_L_X4Y88/CLBLL_IMUX44 CLBLL_L_X4Y88/CLBLL_LL_C3 CLBLL_L_X4Y88/CLBLL_LL_D4 CLBLL_L_X4Y88/CLBLL_SW2A1 CLBLL_L_X4Y89/CLBLL_LL_D CLBLL_L_X4Y89/CLBLL_LL_DMUX CLBLL_L_X4Y89/CLBLL_LOGIC_OUTS23 CLBLL_L_X4Y89/CLBLL_WL1END0 CLBLM_R_X3Y87/CLBLM_IMUX1 CLBLM_R_X3Y87/CLBLM_M_A3 CLBLM_R_X3Y87/CLBLM_WL1END0 CLBLM_R_X3Y88/CLBLM_ER1BEG2 CLBLM_R_X3Y88/CLBLM_IMUX3 CLBLM_R_X3Y88/CLBLM_L_A2 CLBLM_R_X3Y88/CLBLM_SW2A1 CLBLM_R_X3Y89/CLBLM_IMUX24 CLBLM_R_X3Y89/CLBLM_M_B5 CLBLM_R_X3Y89/CLBLM_WL1END0 INT_L_X2Y88/IMUX_L25 INT_L_X2Y88/NL1BEG0 INT_L_X2Y88/NL1END_S3_0 INT_L_X2Y88/WL1END0 INT_L_X2Y89/IMUX_L0 INT_L_X2Y89/NL1END0 INT_L_X4Y87/IMUX_L27 INT_L_X4Y87/SS2END1 INT_L_X4Y87/WL1BEG0 INT_L_X4Y88/ER1END2 INT_L_X4Y88/IMUX_L22 INT_L_X4Y88/IMUX_L44 INT_L_X4Y88/SR1END2 INT_L_X4Y88/SS2A1 INT_L_X4Y88/SW2A1 INT_L_X4Y89/LOGIC_OUTS_L23 INT_L_X4Y89/SR1BEG2 INT_L_X4Y89/SS2BEG1 INT_L_X4Y89/SW2BEG1 INT_L_X4Y89/WL1BEG0 INT_R_X3Y87/IMUX1 INT_R_X3Y87/WL1END0 INT_R_X3Y88/ER1BEG2 INT_R_X3Y88/IMUX3 INT_R_X3Y88/SW2END1 INT_R_X3Y88/WL1BEG0 INT_R_X3Y89/IMUX24 INT_R_X3Y89/WL1END0 
pips: CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X4Y89/CLBLL_L.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_L_X4Y89/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X2Y88/INT_L.WL1END0->>IMUX_L25 INT_L_X2Y88/INT_L.WL1END0->>NL1BEG0 INT_L_X2Y89/INT_L.NL1END0->>IMUX_L0 INT_L_X4Y87/INT_L.SS2END1->>IMUX_L27 INT_L_X4Y87/INT_L.SS2END1->>WL1BEG0 INT_L_X4Y88/INT_L.ER1END2->>IMUX_L44 INT_L_X4Y88/INT_L.SR1END2->>IMUX_L22 INT_L_X4Y89/INT_L.LOGIC_OUTS_L23->>SR1BEG2 INT_L_X4Y89/INT_L.LOGIC_OUTS_L23->>SS2BEG1 INT_L_X4Y89/INT_L.LOGIC_OUTS_L23->>SW2BEG1 INT_L_X4Y89/INT_L.LOGIC_OUTS_L23->>WL1BEG0 INT_R_X3Y87/INT_R.WL1END0->>IMUX1 INT_R_X3Y88/INT_R.SW2END1->>ER1BEG2 INT_R_X3Y88/INT_R.SW2END1->>IMUX3 INT_R_X3Y88/INT_R.SW2END1->>WL1BEG0 INT_R_X3Y89/INT_R.WL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[writedata][31]_i_8_n_0 - 
wires: CLBLL_L_X2Y88/CLBLL_IMUX14 CLBLL_L_X2Y88/CLBLL_L_B1 CLBLL_L_X2Y89/CLBLL_IMUX6 CLBLL_L_X2Y89/CLBLL_L_A1 CLBLL_L_X4Y87/CLBLL_ER1BEG3 CLBLL_L_X4Y87/CLBLL_IMUX15 CLBLL_L_X4Y87/CLBLL_LL_B1 CLBLL_L_X4Y88/CLBLL_ER1BEG3 CLBLL_L_X4Y88/CLBLL_IMUX31 CLBLL_L_X4Y88/CLBLL_IMUX47 CLBLL_L_X4Y88/CLBLL_LL_C5 CLBLL_L_X4Y88/CLBLL_LL_D5 CLBLM_R_X3Y87/CLBLM_ER1BEG3 CLBLM_R_X3Y87/CLBLM_IMUX4 CLBLM_R_X3Y87/CLBLM_M_A6 CLBLM_R_X3Y88/CLBLM_ER1BEG3 CLBLM_R_X3Y88/CLBLM_IMUX5 CLBLM_R_X3Y88/CLBLM_L_A6 CLBLM_R_X3Y89/CLBLM_IMUX12 CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y89/CLBLM_M_B6 CLBLM_R_X3Y89/CLBLM_M_C INT_L_X2Y87/SE2A2 INT_L_X2Y88/IMUX_L14 INT_L_X2Y88/SE2BEG2 INT_L_X2Y88/SR1END2 INT_L_X2Y89/IMUX_L6 INT_L_X2Y89/SR1BEG2 INT_L_X2Y89/WL1END1 INT_L_X2Y89/WR1END3 INT_L_X4Y87/ER1END3 INT_L_X4Y87/IMUX_L15 INT_L_X4Y88/ER1END3 INT_L_X4Y88/ER1END_N3_3 INT_L_X4Y88/IMUX_L31 INT_L_X4Y88/IMUX_L47 INT_L_X4Y89/ER1END_N3_3 INT_R_X3Y87/ER1BEG3 INT_R_X3Y87/IMUX4 INT_R_X3Y87/SE2END2 INT_R_X3Y88/ER1BEG3 INT_R_X3Y88/IMUX5 INT_R_X3Y88/SL1END2 INT_R_X3Y89/IMUX12 INT_R_X3Y89/LOGIC_OUTS14 INT_R_X3Y89/SL1BEG2 INT_R_X3Y89/WL1BEG1 INT_R_X3Y89/WR1BEG3 
pips: CLBLL_L_X2Y88/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X2Y89/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y87/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y88/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X3Y87/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X3Y88/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y89/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X3Y89/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X2Y88/INT_L.SR1END2->>IMUX_L14 INT_L_X2Y88/INT_L.SR1END2->>SE2BEG2 INT_L_X2Y89/INT_L.WL1END1->>SR1BEG2 INT_L_X2Y89/INT_L.WR1END3->>IMUX_L6 INT_L_X4Y87/INT_L.ER1END3->>IMUX_L15 INT_L_X4Y88/INT_L.ER1END3->>IMUX_L31 INT_L_X4Y88/INT_L.ER1END3->>IMUX_L47 INT_R_X3Y87/INT_R.SE2END2->>ER1BEG3 INT_R_X3Y87/INT_R.SE2END2->>IMUX4 INT_R_X3Y88/INT_R.SL1END2->>ER1BEG3 INT_R_X3Y88/INT_R.SL1END2->>IMUX5 INT_R_X3Y89/INT_R.LOGIC_OUTS14->>IMUX12 INT_R_X3Y89/INT_R.LOGIC_OUTS14->>SL1BEG2 INT_R_X3Y89/INT_R.LOGIC_OUTS14->>WL1BEG1 INT_R_X3Y89/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

ri[writedata][25] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[9] - 
wires: CLBLL_L_X2Y94/CLBLL_IMUX15 CLBLL_L_X2Y94/CLBLL_LL_B1 CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS7 CLBLM_R_X3Y94/CLBLM_M_DQ INT_L_X2Y94/BYP_ALT1 INT_L_X2Y94/BYP_BOUNCE1 INT_L_X2Y94/FAN_ALT5 INT_L_X2Y94/FAN_BOUNCE5 INT_L_X2Y94/GFAN1 INT_L_X2Y94/IMUX_L15 INT_L_X2Y94/WL1END2 INT_R_X3Y94/LOGIC_OUTS7 INT_R_X3Y94/WL1BEG2 
pips: CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X3Y94/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X2Y94/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X2Y94/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X2Y94/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y94/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X2Y94/INT_L.GFAN1->>IMUX_L15 INT_L_X2Y94/INT_L.WL1END2->>FAN_ALT5 INT_R_X3Y94/INT_R.LOGIC_OUTS7->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][25]_i_2_n_0 - 
wires: CLBLL_L_X2Y94/CLBLL_IMUX27 CLBLL_L_X2Y94/CLBLL_LL_B4 CLBLL_L_X2Y95/CLBLL_LL_A CLBLL_L_X2Y95/CLBLL_LOGIC_OUTS12 INT_L_X2Y94/IMUX_L27 INT_L_X2Y94/SR1END1 INT_L_X2Y95/LOGIC_OUTS_L12 INT_L_X2Y95/SR1BEG1 
pips: CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X2Y95/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X2Y94/INT_L.SR1END1->>IMUX_L27 INT_L_X2Y95/INT_L.LOGIC_OUTS_L12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][25]_i_3_n_0 - 
wires: CLBLL_L_X2Y89/CLBLL_LOGIC_OUTS8 CLBLL_L_X2Y89/CLBLL_L_A CLBLL_L_X2Y94/CLBLL_IMUX18 CLBLL_L_X2Y94/CLBLL_LL_B2 INT_L_X2Y89/LOGIC_OUTS_L8 INT_L_X2Y89/NN6BEG0 INT_L_X2Y90/NN6A0 INT_L_X2Y91/NN6B0 INT_L_X2Y92/NN6C0 INT_L_X2Y93/NN6D0 INT_L_X2Y94/IMUX_L18 INT_L_X2Y94/NN6E0 INT_L_X2Y94/NN6END_S1_0 INT_L_X2Y94/SR1BEG_S0 INT_L_X2Y95/NN6END0 
pips: CLBLL_L_X2Y89/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X2Y89/INT_L.LOGIC_OUTS_L8->>NN6BEG0 INT_L_X2Y94/INT_L.NN6END_S1_0->>SR1BEG_S0 INT_L_X2Y94/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[writedata][26] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[10] - 
wires: CLBLL_L_X2Y94/CLBLL_IMUX3 CLBLL_L_X2Y94/CLBLL_L_A2 CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y94/CLBLM_M_AQ INT_L_X2Y94/IMUX_L3 INT_L_X2Y94/WR1END1 INT_R_X3Y94/LOGIC_OUTS4 INT_R_X3Y94/WR1BEG1 
pips: CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y94/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X2Y94/INT_L.WR1END1->>IMUX_L3 INT_R_X3Y94/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][26]_i_2_n_0 - 
wires: CLBLL_L_X2Y94/CLBLL_IMUX6 CLBLL_L_X2Y94/CLBLL_L_A1 CLBLL_L_X2Y95/CLBLL_LOGIC_OUTS11 CLBLL_L_X2Y95/CLBLL_L_D INT_L_X2Y94/IMUX_L6 INT_L_X2Y94/SL1END3 INT_L_X2Y95/LOGIC_OUTS_L11 INT_L_X2Y95/SL1BEG3 
pips: CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X2Y95/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X2Y94/INT_L.SL1END3->>IMUX_L6 INT_L_X2Y95/INT_L.LOGIC_OUTS_L11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][26]_i_3_n_0 - 
wires: CLBLL_L_X2Y94/CLBLL_IMUX9 CLBLL_L_X2Y94/CLBLL_L_A5 CLBLL_L_X4Y88/CLBLL_NE2A0 CLBLL_L_X4Y88/CLBLL_NW4A0 CLBLM_R_X3Y87/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y87/CLBLM_M_A CLBLM_R_X3Y88/CLBLM_NE2A0 CLBLM_R_X3Y88/CLBLM_NW4A0 INT_L_X2Y91/NW6END_S0_0 INT_L_X2Y92/NN2BEG0 INT_L_X2Y92/NW6END0 INT_L_X2Y93/NN2A0 INT_L_X2Y93/NN2END_S2_0 INT_L_X2Y94/IMUX_L9 INT_L_X2Y94/NN2END0 INT_L_X4Y87/NE2END_S3_0 INT_L_X4Y88/NE2END0 INT_L_X4Y88/NW6BEG0 INT_R_X3Y87/LOGIC_OUTS12 INT_R_X3Y87/NE2BEG0 INT_R_X3Y88/NE2A0 INT_R_X3Y88/NW6A0 INT_R_X3Y89/NW6B0 INT_R_X3Y90/NW6C0 INT_R_X3Y91/NW6D0 INT_R_X3Y92/NW6E0 
pips: CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X3Y87/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X2Y92/INT_L.NW6END0->>NN2BEG0 INT_L_X2Y94/INT_L.NN2END0->>IMUX_L9 INT_L_X4Y88/INT_L.NE2END0->>NW6BEG0 INT_R_X3Y87/INT_R.LOGIC_OUTS12->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[writedata][27] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[11] - 
wires: CLBLL_L_X2Y93/CLBLL_IMUX9 CLBLL_L_X2Y93/CLBLL_L_A5 CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y90/CLBLM_M_AQ INT_L_X2Y90/NW2END_S0_0 INT_L_X2Y91/NN2BEG0 INT_L_X2Y91/NW2END0 INT_L_X2Y92/NN2A0 INT_L_X2Y92/NN2END_S2_0 INT_L_X2Y93/IMUX_L9 INT_L_X2Y93/NN2END0 INT_R_X3Y90/LOGIC_OUTS4 INT_R_X3Y90/NW2BEG0 INT_R_X3Y91/NW2A0 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X3Y90/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X2Y91/INT_L.NW2END0->>NN2BEG0 INT_L_X2Y93/INT_L.NN2END0->>IMUX_L9 INT_R_X3Y90/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][27]_i_2_n_0 - 
wires: CLBLL_L_X2Y93/CLBLL_IMUX3 CLBLL_L_X2Y93/CLBLL_LL_B CLBLL_L_X2Y93/CLBLL_LOGIC_OUTS13 CLBLL_L_X2Y93/CLBLL_L_A2 INT_L_X2Y93/IMUX_L3 INT_L_X2Y93/LOGIC_OUTS_L13 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X2Y93/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X2Y93/INT_L.LOGIC_OUTS_L13->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][27]_i_3_n_0 - 
wires: CLBLL_L_X2Y93/CLBLL_IMUX5 CLBLL_L_X2Y93/CLBLL_L_A6 CLBLL_L_X4Y90/CLBLL_NE2A1 CLBLL_L_X4Y90/CLBLL_NW4A1 CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS13 CLBLM_R_X3Y89/CLBLM_M_B CLBLM_R_X3Y90/CLBLM_NE2A1 CLBLM_R_X3Y90/CLBLM_NW4A1 INT_L_X2Y93/BYP_ALT5 INT_L_X2Y93/BYP_BOUNCE5 INT_L_X2Y93/IMUX_L5 INT_L_X2Y93/SR1END1 INT_L_X2Y94/NW6END1 INT_L_X2Y94/SR1BEG1 INT_L_X4Y90/NE2END1 INT_L_X4Y90/NW6BEG1 INT_R_X3Y89/LOGIC_OUTS13 INT_R_X3Y89/NE2BEG1 INT_R_X3Y90/NE2A1 INT_R_X3Y90/NW6A1 INT_R_X3Y91/NW6B1 INT_R_X3Y92/NW6C1 INT_R_X3Y93/NW6D1 INT_R_X3Y94/NW6E1 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X3Y89/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X2Y93/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X2Y93/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X2Y93/INT_L.SR1END1->>BYP_ALT5 INT_L_X2Y94/INT_L.NW6END1->>SR1BEG1 INT_L_X4Y90/INT_L.NE2END1->>NW6BEG1 INT_R_X3Y89/INT_R.LOGIC_OUTS13->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[writedata][28] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[12] - 
wires: CLBLM_R_X3Y93/CLBLM_IMUX16 CLBLM_R_X3Y93/CLBLM_L_B3 CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y94/CLBLM_L_AQ INT_R_X3Y93/IMUX16 INT_R_X3Y93/SL1END0 INT_R_X3Y94/LOGIC_OUTS0 INT_R_X3Y94/SL1BEG0 
pips: CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y94/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y93/INT_R.SL1END0->>IMUX16 INT_R_X3Y94/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][28]_i_2_n_0 - 
wires: CLBLM_R_X3Y93/CLBLM_IMUX13 CLBLM_R_X3Y93/CLBLM_L_B6 CLBLM_R_X3Y95/CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y95/CLBLM_M_C INT_R_X3Y93/IMUX13 INT_R_X3Y93/SL1END2 INT_R_X3Y94/SL1BEG2 INT_R_X3Y94/SL1END2 INT_R_X3Y95/LOGIC_OUTS14 INT_R_X3Y95/SL1BEG2 
pips: CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y95/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X3Y93/INT_R.SL1END2->>IMUX13 INT_R_X3Y94/INT_R.SL1END2->>SL1BEG2 INT_R_X3Y95/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][28]_i_3_n_0 - 
wires: CLBLM_R_X3Y88/CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y88/CLBLM_L_A CLBLM_R_X3Y93/CLBLM_IMUX26 CLBLM_R_X3Y93/CLBLM_L_B4 INT_R_X3Y88/LOGIC_OUTS8 INT_R_X3Y88/NN6BEG0 INT_R_X3Y89/NN6A0 INT_R_X3Y90/NN6B0 INT_R_X3Y91/NN6C0 INT_R_X3Y92/NN6D0 INT_R_X3Y93/IMUX26 INT_R_X3Y93/NN6E0 INT_R_X3Y93/NN6END_S1_0 INT_R_X3Y93/SR1BEG_S0 INT_R_X3Y94/NN6END0 
pips: CLBLM_R_X3Y88/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y93/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X3Y88/INT_R.LOGIC_OUTS8->>NN6BEG0 INT_R_X3Y93/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X3Y93/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ri[writedata][29] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[13] - 
wires: CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS5 CLBLM_R_X3Y90/CLBLM_M_BQ CLBLM_R_X3Y92/CLBLM_IMUX2 CLBLM_R_X3Y92/CLBLM_M_A2 INT_R_X3Y90/LOGIC_OUTS5 INT_R_X3Y90/NN2BEG1 INT_R_X3Y91/NN2A1 INT_R_X3Y92/IMUX2 INT_R_X3Y92/NN2END1 
pips: CLBLM_R_X3Y90/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X3Y90/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X3Y92/INT_R.NN2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][29]_i_2_n_0 - 
wires: CLBLL_L_X2Y97/CLBLL_LOGIC_OUTS11 CLBLL_L_X2Y97/CLBLL_L_D CLBLM_R_X3Y92/CLBLM_IMUX1 CLBLM_R_X3Y92/CLBLM_M_A3 INT_L_X2Y91/ER1BEG_S0 INT_L_X2Y91/SS6END3 INT_L_X2Y92/ER1BEG0 INT_L_X2Y92/SS6E3 INT_L_X2Y92/SS6END_N0_3 INT_L_X2Y93/SS6D3 INT_L_X2Y94/SS6C3 INT_L_X2Y95/SS6B3 INT_L_X2Y96/SS6A3 INT_L_X2Y97/LOGIC_OUTS_L11 INT_L_X2Y97/SS6BEG3 INT_R_X3Y92/ER1END0 INT_R_X3Y92/IMUX1 
pips: CLBLL_L_X2Y97/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X2Y91/INT_L.SS6END3->>ER1BEG_S0 INT_L_X2Y97/INT_L.LOGIC_OUTS_L11->>SS6BEG3 INT_R_X3Y92/INT_R.ER1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][29]_i_3_n_0 - 
wires: CLBLL_L_X4Y88/CLBLL_LL_C CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y88/CLBLL_NW4A2 CLBLM_R_X3Y88/CLBLM_NW4A2 CLBLM_R_X3Y92/CLBLM_IMUX11 CLBLM_R_X3Y92/CLBLM_M_A4 INT_L_X2Y92/EL1BEG1 INT_L_X2Y92/NW6END2 INT_L_X4Y88/LOGIC_OUTS_L14 INT_L_X4Y88/NW6BEG2 INT_R_X3Y88/NW6A2 INT_R_X3Y89/NW6B2 INT_R_X3Y90/NW6C2 INT_R_X3Y91/NW6D2 INT_R_X3Y92/EL1END1 INT_R_X3Y92/IMUX11 INT_R_X3Y92/NW6E2 
pips: CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X2Y92/INT_L.NW6END2->>EL1BEG1 INT_L_X4Y88/INT_L.LOGIC_OUTS_L14->>NW6BEG2 INT_R_X3Y92/INT_R.EL1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][2]_i_1_n_0 - 
wires: CLBLL_L_X2Y96/CLBLL_IMUX42 CLBLL_L_X2Y96/CLBLL_L_D6 CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS21 CLBLM_R_X3Y93/CLBLM_M_BMUX CLBLM_R_X3Y95/CLBLM_IMUX34 CLBLM_R_X3Y95/CLBLM_L_C6 INT_L_X2Y96/FAN_ALT1 INT_L_X2Y96/FAN_BOUNCE1 INT_L_X2Y96/IMUX_L42 INT_L_X2Y96/NW2END3 INT_R_X3Y93/LOGIC_OUTS21 INT_R_X3Y93/NN2BEG3 INT_R_X3Y94/NN2A3 INT_R_X3Y95/FAN_ALT1 INT_R_X3Y95/FAN_BOUNCE1 INT_R_X3Y95/IMUX34 INT_R_X3Y95/NN2END3 INT_R_X3Y95/NW2BEG3 INT_R_X3Y96/NW2A3 
pips: CLBLL_L_X2Y96/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X3Y93/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X3Y95/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X2Y96/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X2Y96/INT_L.FAN_BOUNCE1->>IMUX_L42 INT_L_X2Y96/INT_L.NW2END3->>FAN_ALT1 INT_R_X3Y93/INT_R.LOGIC_OUTS21->>NN2BEG3 INT_R_X3Y95/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y95/INT_R.FAN_BOUNCE1->>IMUX34 INT_R_X3Y95/INT_R.NN2END3->>FAN_ALT1 INT_R_X3Y95/INT_R.NN2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ri[writedata][30] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[14] - 
wires: CLBLL_L_X2Y94/CLBLL_IMUX13 CLBLL_L_X2Y94/CLBLL_L_B6 CLBLM_R_X3Y94/CLBLM_LOGIC_OUTS5 CLBLM_R_X3Y94/CLBLM_M_BQ INT_L_X2Y94/IMUX_L13 INT_L_X2Y94/WR1END2 INT_R_X3Y94/LOGIC_OUTS5 INT_R_X3Y94/WR1BEG2 
pips: CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_R_X3Y94/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X2Y94/INT_L.WR1END2->>IMUX_L13 INT_R_X3Y94/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][30]_i_2_n_0 - 
wires: CLBLL_L_X2Y94/CLBLL_IMUX19 CLBLL_L_X2Y94/CLBLL_L_B2 CLBLM_R_X3Y97/CLBLM_LOGIC_OUTS13 CLBLM_R_X3Y97/CLBLM_M_B INT_L_X2Y94/IMUX_L19 INT_L_X2Y94/WL1END1 INT_R_X3Y94/SR1END2 INT_R_X3Y94/WL1BEG1 INT_R_X3Y95/SR1BEG2 INT_R_X3Y95/SS2END1 INT_R_X3Y96/SS2A1 INT_R_X3Y97/LOGIC_OUTS13 INT_R_X3Y97/SS2BEG1 
pips: CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X3Y97/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X2Y94/INT_L.WL1END1->>IMUX_L19 INT_R_X3Y94/INT_R.SR1END2->>WL1BEG1 INT_R_X3Y95/INT_R.SS2END1->>SR1BEG2 INT_R_X3Y97/INT_R.LOGIC_OUTS13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][30]_i_3_n_0 - 
wires: CLBLL_L_X2Y88/CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y88/CLBLL_L_B CLBLL_L_X2Y94/CLBLL_IMUX25 CLBLL_L_X2Y94/CLBLL_L_B5 INT_L_X2Y88/LOGIC_OUTS_L9 INT_L_X2Y88/NN2BEG1 INT_L_X2Y89/NN2A1 INT_L_X2Y90/NN2BEG1 INT_L_X2Y90/NN2END1 INT_L_X2Y91/NN2A1 INT_L_X2Y92/NN2BEG1 INT_L_X2Y92/NN2END1 INT_L_X2Y93/NN2A1 INT_L_X2Y94/IMUX_L25 INT_L_X2Y94/NN2END1 
pips: CLBLL_L_X2Y88/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y94/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X2Y88/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X2Y90/INT_L.NN2END1->>NN2BEG1 INT_L_X2Y92/INT_L.NN2END1->>NN2BEG1 INT_L_X2Y94/INT_L.NN2END1->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][31]_i_1_n_0 - 
wires: CLBLL_L_X2Y93/CLBLL_FAN6 CLBLL_L_X2Y93/CLBLL_L_CE CLBLL_L_X2Y94/CLBLL_FAN6 CLBLL_L_X2Y94/CLBLL_FAN7 CLBLL_L_X2Y94/CLBLL_LL_CE CLBLL_L_X2Y94/CLBLL_L_CE CLBLL_L_X4Y92/CLBLL_NE2A1 CLBLL_L_X4Y92/CLBLL_WR1END2 CLBLM_R_X3Y89/CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y89/CLBLM_L_B CLBLM_R_X3Y92/CLBLM_FAN7 CLBLM_R_X3Y92/CLBLM_M_CE CLBLM_R_X3Y92/CLBLM_NE2A1 CLBLM_R_X3Y92/CLBLM_WR1END2 CLBLM_R_X3Y93/CLBLM_FAN6 CLBLM_R_X3Y93/CLBLM_L_CE INT_L_X2Y92/NL1BEG2 INT_L_X2Y92/WR1END3 INT_L_X2Y93/FAN_ALT6 INT_L_X2Y93/FAN_L6 INT_L_X2Y93/NL1END2 INT_L_X2Y93/NR1BEG2 INT_L_X2Y94/FAN_ALT6 INT_L_X2Y94/FAN_ALT7 INT_L_X2Y94/FAN_BOUNCE7 INT_L_X2Y94/FAN_L6 INT_L_X2Y94/FAN_L7 INT_L_X2Y94/NR1END2 INT_L_X4Y92/NE2END1 INT_L_X4Y92/WR1BEG2 INT_R_X3Y89/LOGIC_OUTS9 INT_R_X3Y89/NN2BEG1 INT_R_X3Y90/NN2A1 INT_R_X3Y91/NE2BEG1 INT_R_X3Y91/NN2BEG1 INT_R_X3Y91/NN2END1 INT_R_X3Y92/FAN7 INT_R_X3Y92/FAN_ALT7 INT_R_X3Y92/NE2A1 INT_R_X3Y92/NN2A1 INT_R_X3Y92/WR1BEG3 INT_R_X3Y92/WR1END2 INT_R_X3Y93/FAN6 INT_R_X3Y93/FAN_ALT6 INT_R_X3Y93/NN2END1 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X2Y94/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X2Y94/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X3Y89/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y92/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y93/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X2Y92/INT_L.WR1END3->>NL1BEG2 INT_L_X2Y93/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y93/INT_L.NL1END2->>FAN_ALT6 INT_L_X2Y93/INT_L.NL1END2->>NR1BEG2 INT_L_X2Y94/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y94/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X2Y94/INT_L.FAN_ALT7->>FAN_L7 INT_L_X2Y94/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X2Y94/INT_L.NR1END2->>FAN_ALT7 INT_L_X4Y92/INT_L.NE2END1->>WR1BEG2 INT_R_X3Y89/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X3Y91/INT_R.NN2END1->>NE2BEG1 INT_R_X3Y91/INT_R.NN2END1->>NN2BEG1 INT_R_X3Y92/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y92/INT_R.WR1END2->>FAN_ALT7 INT_R_X3Y92/INT_R.WR1END2->>WR1BEG3 INT_R_X3Y93/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y93/INT_R.NN2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

ri[writedata][31] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[writedata8]__0[15] - 
wires: CLBLM_R_X3Y90/CLBLM_LOGIC_OUTS6 CLBLM_R_X3Y90/CLBLM_M_CQ CLBLM_R_X3Y92/CLBLM_IMUX15 CLBLM_R_X3Y92/CLBLM_M_B1 INT_R_X3Y90/LOGIC_OUTS6 INT_R_X3Y90/NN2BEG2 INT_R_X3Y91/NN2A2 INT_R_X3Y92/BYP_ALT5 INT_R_X3Y92/BYP_BOUNCE5 INT_R_X3Y92/IMUX15 INT_R_X3Y92/NN2END2 
pips: CLBLM_R_X3Y90/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X3Y90/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X3Y92/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y92/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X3Y92/INT_R.NN2END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][31]_i_4_n_0 - 
wires: CLBLM_R_X3Y92/CLBLM_IMUX12 CLBLM_R_X3Y92/CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y92/CLBLM_M_B6 CLBLM_R_X3Y92/CLBLM_M_C INT_R_X3Y92/IMUX12 INT_R_X3Y92/LOGIC_OUTS14 
pips: CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X3Y92/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X3Y92/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][31]_i_5_n_0 - 
wires: CLBLL_L_X4Y88/CLBLL_LL_D CLBLL_L_X4Y88/CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y88/CLBLL_NW4A3 CLBLM_R_X3Y88/CLBLM_NW4A3 CLBLM_R_X3Y92/CLBLM_IMUX27 CLBLM_R_X3Y92/CLBLM_M_B4 INT_L_X2Y92/EL1BEG2 INT_L_X2Y92/NW6END3 INT_L_X4Y88/LOGIC_OUTS_L15 INT_L_X4Y88/NW6BEG3 INT_R_X3Y88/NW6A3 INT_R_X3Y89/NW6B3 INT_R_X3Y90/NW6C3 INT_R_X3Y91/NW6D3 INT_R_X3Y92/EL1END2 INT_R_X3Y92/IMUX27 INT_R_X3Y92/NW6E3 
pips: CLBLL_L_X4Y88/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X3Y92/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X2Y92/INT_L.NW6END3->>EL1BEG2 INT_L_X4Y88/INT_L.LOGIC_OUTS_L15->>NW6BEG3 INT_R_X3Y92/INT_R.EL1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writedata][3]_i_1_n_0 - 
wires: CLBLL_L_X2Y96/CLBLL_BYP0 CLBLL_L_X2Y96/CLBLL_L_AX CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS13 CLBLM_R_X3Y93/CLBLM_M_B CLBLM_R_X3Y94/CLBLM_BYP3 CLBLM_R_X3Y94/CLBLM_M_CX INT_L_X2Y95/NW2END_S0_0 INT_L_X2Y96/BYP_ALT0 INT_L_X2Y96/BYP_L0 INT_L_X2Y96/NW2END0 INT_R_X3Y93/LOGIC_OUTS13 INT_R_X3Y93/NR1BEG1 INT_R_X3Y94/BYP3 INT_R_X3Y94/BYP_ALT3 INT_R_X3Y94/GFAN1 INT_R_X3Y94/NL1BEG0 INT_R_X3Y94/NL1END_S3_0 INT_R_X3Y94/NR1END1 INT_R_X3Y95/NL1END0 INT_R_X3Y95/NW2BEG0 INT_R_X3Y96/NW2A0 
pips: CLBLL_L_X2Y96/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLM_R_X3Y93/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X3Y94/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X2Y96/INT_L.BYP_ALT0->>BYP_L0 INT_L_X2Y96/INT_L.NW2END0->>BYP_ALT0 INT_R_X3Y93/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X3Y94/INT_R.BYP_ALT3->>BYP3 INT_R_X3Y94/INT_R.GFAN1->>BYP_ALT3 INT_R_X3Y94/INT_R.NR1END1->>GFAN1 INT_R_X3Y94/INT_R.NR1END1->>NL1BEG0 INT_R_X3Y95/INT_R.NL1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writedata][4]_i_1_n_0 - 
wires: CLBLL_L_X2Y92/CLBLL_BYP5 CLBLL_L_X2Y92/CLBLL_L_BX CLBLL_L_X2Y93/CLBLL_LOGIC_OUTS17 CLBLL_L_X2Y93/CLBLL_L_BMUX CLBLM_R_X3Y95/CLBLM_BYP7 CLBLM_R_X3Y95/CLBLM_L_DX INT_L_X2Y92/BYP_ALT5 INT_L_X2Y92/BYP_L5 INT_L_X2Y92/FAN_ALT3 INT_L_X2Y92/FAN_BOUNCE3 INT_L_X2Y92/SL1END3 INT_L_X2Y93/LOGIC_OUTS_L17 INT_L_X2Y93/NE2BEG3 INT_L_X2Y93/SL1BEG3 INT_L_X2Y94/NE2A3 INT_R_X3Y94/NE2END3 INT_R_X3Y94/NR1BEG3 INT_R_X3Y95/BYP7 INT_R_X3Y95/BYP_ALT7 INT_R_X3Y95/NR1END3 
pips: CLBLL_L_X2Y92/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X2Y93/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X3Y95/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_L_X2Y92/INT_L.BYP_ALT5->>BYP_L5 INT_L_X2Y92/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X2Y92/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X2Y92/INT_L.SL1END3->>FAN_ALT3 INT_L_X2Y93/INT_L.LOGIC_OUTS_L17->>NE2BEG3 INT_L_X2Y93/INT_L.LOGIC_OUTS_L17->>SL1BEG3 INT_R_X3Y94/INT_R.NE2END3->>NR1BEG3 INT_R_X3Y95/INT_R.BYP_ALT7->>BYP7 INT_R_X3Y95/INT_R.NR1END3->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writedata][5]_i_1_n_0 - 
wires: CLBLL_L_X2Y96/CLBLL_BYP5 CLBLL_L_X2Y96/CLBLL_L_BX CLBLM_R_X3Y95/CLBLM_BYP0 CLBLM_R_X3Y95/CLBLM_L_AX CLBLM_R_X3Y96/CLBLM_LOGIC_OUTS20 CLBLM_R_X3Y96/CLBLM_M_AMUX INT_L_X2Y94/ER1BEG_S0 INT_L_X2Y94/SW2END3 INT_L_X2Y95/ER1BEG0 INT_L_X2Y95/SW2END_N0_3 INT_L_X2Y96/BYP_ALT5 INT_L_X2Y96/BYP_L5 INT_L_X2Y96/WL1END1 INT_R_X3Y94/SW2A3 INT_R_X3Y95/BYP0 INT_R_X3Y95/BYP_ALT0 INT_R_X3Y95/ER1END0 INT_R_X3Y95/SR1END3 INT_R_X3Y95/SW2BEG3 INT_R_X3Y96/LOGIC_OUTS20 INT_R_X3Y96/SR1BEG3 INT_R_X3Y96/SR1END_N3_3 INT_R_X3Y96/WL1BEG1 
pips: CLBLL_L_X2Y96/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLM_R_X3Y95/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X3Y96/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X2Y94/INT_L.SW2END3->>ER1BEG_S0 INT_L_X2Y96/INT_L.BYP_ALT5->>BYP_L5 INT_L_X2Y96/INT_L.WL1END1->>BYP_ALT5 INT_R_X3Y95/INT_R.BYP_ALT0->>BYP0 INT_R_X3Y95/INT_R.ER1END0->>BYP_ALT0 INT_R_X3Y95/INT_R.SR1END3->>SW2BEG3 INT_R_X3Y96/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X3Y96/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writedata][6]_i_1_n_0 - 
wires: CLBLL_L_X2Y96/CLBLL_BYP2 CLBLL_L_X2Y96/CLBLL_L_CX CLBLM_R_X3Y95/CLBLM_BYP5 CLBLM_R_X3Y95/CLBLM_L_BX CLBLM_R_X3Y96/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y96/CLBLM_M_A INT_L_X2Y96/BYP_ALT2 INT_L_X2Y96/BYP_L2 INT_L_X2Y96/FAN_BOUNCE_S3_0 INT_L_X2Y96/WR1END_S1_0 INT_L_X2Y97/FAN_ALT0 INT_L_X2Y97/FAN_BOUNCE0 INT_L_X2Y97/WR1END0 INT_R_X3Y95/BYP5 INT_R_X3Y95/BYP_ALT5 INT_R_X3Y95/FAN_ALT3 INT_R_X3Y95/FAN_BOUNCE3 INT_R_X3Y95/FAN_BOUNCE_S3_0 INT_R_X3Y96/FAN_ALT0 INT_R_X3Y96/FAN_BOUNCE0 INT_R_X3Y96/LOGIC_OUTS12 INT_R_X3Y96/NL1BEG_N3 INT_R_X3Y96/WR1BEG_S0 INT_R_X3Y97/WR1BEG0 
pips: CLBLL_L_X2Y96/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLM_R_X3Y95/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X3Y96/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X2Y96/INT_L.BYP_ALT2->>BYP_L2 INT_L_X2Y96/INT_L.FAN_BOUNCE_S3_0->>BYP_ALT2 INT_L_X2Y97/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X2Y97/INT_L.WR1END0->>FAN_ALT0 INT_R_X3Y95/INT_R.BYP_ALT5->>BYP5 INT_R_X3Y95/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X3Y95/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X3Y95/INT_R.FAN_BOUNCE_S3_0->>FAN_ALT3 INT_R_X3Y96/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X3Y96/INT_R.LOGIC_OUTS12->>FAN_ALT0 INT_R_X3Y96/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X3Y96/INT_R.NL1BEG_N3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writedata][7]_i_1_n_0 - 
wires: CLBLL_L_X2Y93/CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y93/CLBLL_L_B CLBLL_L_X2Y96/CLBLL_BYP7 CLBLL_L_X2Y96/CLBLL_L_DX CLBLL_L_X4Y93/CLBLL_NE2A1 CLBLL_L_X4Y95/CLBLL_WR1END2 CLBLM_R_X3Y93/CLBLM_NE2A1 CLBLM_R_X3Y95/CLBLM_BYP2 CLBLM_R_X3Y95/CLBLM_L_CX CLBLM_R_X3Y95/CLBLM_WR1END2 INT_L_X2Y92/SE2A1 INT_L_X2Y93/LOGIC_OUTS_L9 INT_L_X2Y93/NN6BEG1 INT_L_X2Y93/SE2BEG1 INT_L_X2Y94/NN6A1 INT_L_X2Y95/NN6B1 INT_L_X2Y96/BYP_ALT7 INT_L_X2Y96/BYP_L7 INT_L_X2Y96/NN6C1 INT_L_X2Y96/WL1END3 INT_L_X2Y97/NN6D1 INT_L_X2Y97/WL1END_N1_3 INT_L_X2Y98/NN6E1 INT_L_X2Y99/EL1BEG0 INT_L_X2Y99/NN6END1 INT_L_X4Y93/NE2END1 INT_L_X4Y93/NN2BEG1 INT_L_X4Y94/NN2A1 INT_L_X4Y95/NN2END1 INT_L_X4Y95/WR1BEG2 INT_R_X3Y92/NE2BEG1 INT_R_X3Y92/SE2END1 INT_R_X3Y93/NE2A1 INT_R_X3Y95/BYP2 INT_R_X3Y95/BYP_ALT2 INT_R_X3Y95/WR1END2 INT_R_X3Y96/WL1BEG3 INT_R_X3Y97/SS2END0 INT_R_X3Y97/WL1BEG_N3 INT_R_X3Y98/EL1END_S3_0 INT_R_X3Y98/SS2A0 INT_R_X3Y99/EL1END0 INT_R_X3Y99/SS2BEG0 
pips: CLBLL_L_X2Y93/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y96/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLM_R_X3Y95/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X2Y93/INT_L.LOGIC_OUTS_L9->>NN6BEG1 INT_L_X2Y93/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_L_X2Y96/INT_L.BYP_ALT7->>BYP_L7 INT_L_X2Y96/INT_L.WL1END3->>BYP_ALT7 INT_L_X2Y99/INT_L.NN6END1->>EL1BEG0 INT_L_X4Y93/INT_L.NE2END1->>NN2BEG1 INT_L_X4Y95/INT_L.NN2END1->>WR1BEG2 INT_R_X3Y92/INT_R.SE2END1->>NE2BEG1 INT_R_X3Y95/INT_R.BYP_ALT2->>BYP2 INT_R_X3Y95/INT_R.WR1END2->>BYP_ALT2 INT_R_X3Y97/INT_R.SS2END0->>WL1BEG_N3 INT_R_X3Y99/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writedata][8]_i_1_n_0 - 
wires: BRKH_INT_X2Y99/BRKH_INT_SS6A2 BRKH_INT_X3Y99/BRKH_INT_NW2BEG3 CLBLL_L_X2Y92/CLBLL_BYP2 CLBLL_L_X2Y92/CLBLL_L_CX CLBLL_L_X4Y87/CLBLL_LL_C CLBLL_L_X4Y87/CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y94/CLBLL_NW2A2 CLBLL_L_X4Y99/CLBLL_WR1END3 CLBLM_R_X3Y94/CLBLM_BYP5 CLBLM_R_X3Y94/CLBLM_L_BX CLBLM_R_X3Y94/CLBLM_NW2A2 CLBLM_R_X3Y99/CLBLM_WR1END3 INT_L_X2Y100/NW2END3 INT_L_X2Y100/SS6BEG2 INT_L_X2Y92/BYP_ALT2 INT_L_X2Y92/BYP_L2 INT_L_X2Y92/SS2END2 INT_L_X2Y93/SS2A2 INT_L_X2Y94/SS2BEG2 INT_L_X2Y94/SS6END2 INT_L_X2Y95/SS6E2 INT_L_X2Y96/SS6D2 INT_L_X2Y97/SS6C2 INT_L_X2Y98/SS6B2 INT_L_X2Y99/SS6A2 INT_L_X4Y87/LOGIC_OUTS_L14 INT_L_X4Y87/NN6BEG2 INT_L_X4Y88/NN6A2 INT_L_X4Y89/NN6B2 INT_L_X4Y90/NN6C2 INT_L_X4Y91/NN6D2 INT_L_X4Y92/NN6E2 INT_L_X4Y93/NN6BEG2 INT_L_X4Y93/NN6END2 INT_L_X4Y93/NW2BEG2 INT_L_X4Y94/NN6A2 INT_L_X4Y94/NW2A2 INT_L_X4Y95/NN6B2 INT_L_X4Y96/NN6C2 INT_L_X4Y97/NN6D2 INT_L_X4Y98/NN6E2 INT_L_X4Y99/NN6END2 INT_L_X4Y99/WR1BEG3 INT_R_X3Y100/NW2A3 INT_R_X3Y94/BYP5 INT_R_X3Y94/BYP_ALT5 INT_R_X3Y94/NW2END2 INT_R_X3Y99/NW2BEG3 INT_R_X3Y99/WR1END3 
pips: CLBLL_L_X2Y92/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X4Y87/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X3Y94/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X2Y100/INT_L.NW2END3->>SS6BEG2 INT_L_X2Y92/INT_L.BYP_ALT2->>BYP_L2 INT_L_X2Y92/INT_L.SS2END2->>BYP_ALT2 INT_L_X2Y94/INT_L.SS6END2->>SS2BEG2 INT_L_X4Y87/INT_L.LOGIC_OUTS_L14->>NN6BEG2 INT_L_X4Y93/INT_L.NN6END2->>NN6BEG2 INT_L_X4Y93/INT_L.NN6END2->>NW2BEG2 INT_L_X4Y99/INT_L.NN6END2->>WR1BEG3 INT_R_X3Y94/INT_R.BYP_ALT5->>BYP5 INT_R_X3Y94/INT_R.NW2END2->>BYP_ALT5 INT_R_X3Y99/INT_R.WR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writedata][9]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_EE4C1 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_WW2A0 BRAM_L_X6Y85/BRAM_EE4C1_4 BRAM_L_X6Y95/BRAM_WW2A0_0 CLBLL_L_X2Y89/CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y89/CLBLL_L_B CLBLL_L_X2Y92/CLBLL_BYP7 CLBLL_L_X2Y92/CLBLL_L_DX CLBLL_L_X4Y89/CLBLL_EE4A1 CLBLL_L_X4Y94/CLBLL_WL1END3 CLBLM_R_X3Y89/CLBLM_EE4A1 CLBLM_R_X3Y94/CLBLM_BYP6 CLBLM_R_X3Y94/CLBLM_M_DX CLBLM_R_X3Y94/CLBLM_WL1END3 CLBLM_R_X5Y89/CLBLM_EE4C1 CLBLM_R_X5Y95/CLBLM_WW2A0 INT_L_X2Y89/EE4BEG1 INT_L_X2Y89/LOGIC_OUTS_L9 INT_L_X2Y89/NN2BEG1 INT_L_X2Y90/NN2A1 INT_L_X2Y91/NN2END1 INT_L_X2Y91/NR1BEG1 INT_L_X2Y92/BYP_ALT7 INT_L_X2Y92/BYP_L7 INT_L_X2Y92/GFAN1 INT_L_X2Y92/NR1END1 INT_L_X4Y89/EE4B1 INT_L_X4Y94/WL1BEG3 INT_L_X4Y95/WL1BEG_N3 INT_L_X4Y95/WW2END0 INT_L_X6Y89/EE4END1 INT_L_X6Y89/NN6BEG1 INT_L_X6Y90/NN6A1 INT_L_X6Y91/NN6B1 INT_L_X6Y92/NN6C1 INT_L_X6Y93/NN6D1 INT_L_X6Y94/NN6E1 INT_L_X6Y95/NN6END1 INT_L_X6Y95/WW2BEG0 INT_R_X3Y89/EE4A1 INT_R_X3Y94/BYP6 INT_R_X3Y94/BYP_ALT6 INT_R_X3Y94/WL1END3 INT_R_X3Y95/WL1END_N1_3 INT_R_X5Y89/EE4C1 INT_R_X5Y95/WW2A0 VBRK_X18Y93/VBRK_EE4C1 VBRK_X18Y99/VBRK_WW2A0 
pips: CLBLL_L_X2Y89/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y92/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLM_R_X3Y94/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_L_X2Y89/INT_L.LOGIC_OUTS_L9->>EE4BEG1 INT_L_X2Y89/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X2Y91/INT_L.NN2END1->>NR1BEG1 INT_L_X2Y92/INT_L.BYP_ALT7->>BYP_L7 INT_L_X2Y92/INT_L.GFAN1->>BYP_ALT7 INT_L_X2Y92/INT_L.NR1END1->>GFAN1 INT_L_X4Y95/INT_L.WW2END0->>WL1BEG_N3 INT_L_X6Y89/INT_L.EE4END1->>NN6BEG1 INT_L_X6Y95/INT_L.NN6END1->>WW2BEG0 INT_R_X3Y94/INT_R.BYP_ALT6->>BYP6 INT_R_X3Y94/INT_R.WL1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[writen]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writen]_i_2_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_IMUX15 CLBLL_L_X4Y94/CLBLL_LL_B1 CLBLL_L_X4Y94/CLBLL_LL_D CLBLL_L_X4Y94/CLBLL_LOGIC_OUTS15 INT_L_X4Y94/IMUX_L15 INT_L_X4Y94/LOGIC_OUTS_L15 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y94/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X4Y94/INT_L.LOGIC_OUTS_L15->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[writen]_i_3_n_0 - 
wires: CLBLL_L_X4Y94/CLBLL_IMUX44 CLBLL_L_X4Y94/CLBLL_LL_D4 CLBLL_L_X4Y94/CLBLL_NE2A2 CLBLM_R_X3Y93/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y93/CLBLM_L_C CLBLM_R_X3Y94/CLBLM_NE2A2 INT_L_X4Y94/IMUX_L44 INT_L_X4Y94/NE2END2 INT_R_X3Y93/LOGIC_OUTS10 INT_R_X3Y93/NE2BEG2 INT_R_X3Y94/NE2A2 
pips: CLBLL_L_X4Y94/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X3Y93/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X4Y94/INT_L.NE2END2->>IMUX_L44 INT_R_X3Y93/INT_R.LOGIC_OUTS10->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][0]_i_2_n_0 - 
wires: CLBLL_L_X4Y100/CLBLL_IMUX30 CLBLL_L_X4Y100/CLBLL_LL_A CLBLL_L_X4Y100/CLBLL_LOGIC_OUTS12 CLBLL_L_X4Y100/CLBLL_L_C5 CLBLM_R_X5Y100/CLBLM_IMUX11 CLBLM_R_X5Y100/CLBLM_M_A4 INT_L_X4Y100/ER1BEG1 INT_L_X4Y100/IMUX_L30 INT_L_X4Y100/LOGIC_OUTS_L12 INT_L_X4Y100/NL1BEG_N3 INT_R_X5Y100/ER1END1 INT_R_X5Y100/IMUX11 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y100/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X4Y100/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_L_X4Y100/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X4Y100/INT_L.NL1BEG_N3->>IMUX_L30 INT_R_X5Y100/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[ws][0]_i_3_n_0 - 
wires: BRKH_INT_X5Y99/BRKH_INT_EL1END_S3_0 CLBLL_L_X4Y100/CLBLL_LL_B CLBLL_L_X4Y100/CLBLL_LOGIC_OUTS13 CLBLM_R_X5Y100/CLBLM_IMUX1 CLBLM_R_X5Y100/CLBLM_M_A3 INT_L_X4Y100/EL1BEG0 INT_L_X4Y100/LOGIC_OUTS_L13 INT_R_X5Y100/EL1END0 INT_R_X5Y100/IMUX1 INT_R_X5Y99/EL1END_S3_0 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X4Y100/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_R_X5Y100/INT_R.EL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][0]_i_4_n_0 - 
wires: BRKH_INT_X3Y99/BRKH_INT_WL1END3 BRKH_INT_X4Y99/BRKH_INT_WL1BEG3 CLBLL_L_X4Y100/CLBLL_EE2BEG3 CLBLL_L_X4Y100/CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y100/CLBLL_L_A CLBLL_L_X4Y99/CLBLL_WL1END3 CLBLM_R_X3Y100/CLBLM_EE2BEG3 CLBLM_R_X3Y99/CLBLM_WL1END3 CLBLM_R_X5Y100/CLBLM_IMUX7 CLBLM_R_X5Y100/CLBLM_M_A1 INT_L_X4Y100/EE2A3 INT_L_X4Y100/LOGIC_OUTS_L8 INT_L_X4Y100/WL1BEG_N3 INT_L_X4Y99/WL1BEG3 INT_R_X3Y100/EE2BEG3 INT_R_X3Y100/NL1BEG_N3 INT_R_X3Y100/WL1END_N1_3 INT_R_X3Y99/WL1END3 INT_R_X5Y100/EE2END3 INT_R_X5Y100/IMUX7 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X4Y100/INT_L.LOGIC_OUTS_L8->>WL1BEG_N3 INT_R_X3Y100/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X3Y100/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X5Y100/INT_R.EE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][0]_i_5_n_0 - 
wires: CLBLM_R_X5Y100/CLBLM_IMUX8 CLBLM_R_X5Y100/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y100/CLBLM_M_A5 CLBLM_R_X5Y100/CLBLM_M_C CLBLM_R_X5Y100/CLBLM_M_CMUX INT_R_X5Y100/IMUX8 INT_R_X5Y100/LOGIC_OUTS22 
pips: CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y100/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X5Y100/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y100/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][0]_i_6_n_0 - 
wires: CLBLM_R_X5Y100/CLBLM_IMUX4 CLBLM_R_X5Y100/CLBLM_M_A6 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y101/CLBLM_L_C INT_R_X5Y100/IMUX4 INT_R_X5Y100/SL1END2 INT_R_X5Y101/LOGIC_OUTS10 INT_R_X5Y101/SL1BEG2 
pips: CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y101/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X5Y100/INT_R.SL1END2->>IMUX4 INT_R_X5Y101/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][0]_i_10_n_0 - 
wires: CLBLM_R_X5Y101/CLBLM_IMUX33 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y101/CLBLM_L_A CLBLM_R_X5Y101/CLBLM_L_C1 INT_R_X5Y101/IMUX33 INT_R_X5Y101/LOGIC_OUTS8 
pips: CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y101/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X5Y101/INT_R.LOGIC_OUTS8->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][0]_i_11_n_0 - 
wires: CLBLM_R_X5Y101/CLBLM_IMUX34 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y101/CLBLM_L_B CLBLM_R_X5Y101/CLBLM_L_C6 CLBLM_R_X5Y102/CLBLM_IMUX6 CLBLM_R_X5Y102/CLBLM_L_A1 INT_R_X5Y101/IMUX34 INT_R_X5Y101/LOGIC_OUTS9 INT_R_X5Y101/NL1BEG0 INT_R_X5Y101/NL1END_S3_0 INT_R_X5Y102/IMUX6 INT_R_X5Y102/NL1BEG_N3 INT_R_X5Y102/NL1END0 
pips: CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y101/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y102/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X5Y101/INT_R.LOGIC_OUTS9->>IMUX34 INT_R_X5Y101/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X5Y102/INT_R.NL1BEG_N3->>IMUX6 INT_R_X5Y102/INT_R.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[ws][0]_i_7_n_0 - 
wires: BRKH_INT_X3Y99/BRKH_INT_NE2BEG0 BRKH_INT_X4Y99/BRKH_INT_NE2END_S3_0 CLBLL_L_X4Y100/CLBLL_IMUX0 CLBLL_L_X4Y100/CLBLL_L_A3 CLBLL_L_X4Y100/CLBLL_NE2A0 CLBLM_R_X3Y100/CLBLM_NE2A0 CLBLM_R_X3Y97/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y97/CLBLM_M_A INT_L_X4Y100/IMUX_L0 INT_L_X4Y100/NE2END0 INT_L_X4Y99/NE2END_S3_0 INT_R_X3Y100/NE2A0 INT_R_X3Y97/LOGIC_OUTS12 INT_R_X3Y97/NN2BEG0 INT_R_X3Y98/NN2A0 INT_R_X3Y98/NN2END_S2_0 INT_R_X3Y99/NE2BEG0 INT_R_X3Y99/NN2END0 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X3Y97/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X4Y100/INT_L.NE2END0->>IMUX_L0 INT_R_X3Y97/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X3Y99/INT_R.NN2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][0]_i_8_n_0 - 
wires: CLBLM_R_X5Y101/CLBLM_IMUX30 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS11 CLBLM_R_X5Y101/CLBLM_L_C5 CLBLM_R_X5Y101/CLBLM_L_D INT_R_X5Y101/IMUX30 INT_R_X5Y101/LOGIC_OUTS11 
pips: CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y101/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y101/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][0]_i_9_n_0 - 
wires: CLBLM_R_X5Y101/CLBLM_IMUX23 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y101/CLBLM_L_C3 CLBLM_R_X5Y101/CLBLM_M_B CLBLM_R_X5Y101/CLBLM_M_BMUX INT_R_X5Y101/IMUX23 INT_R_X5Y101/LOGIC_OUTS21 
pips: CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y101/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X5Y101/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y101/INT_R.LOGIC_OUTS21->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][3]_i_5_n_0 - 
wires: BRKH_INT_X3Y99/BRKH_INT_NN2BEG1 BRKH_INT_X4Y99/BRKH_INT_NE2BEG0 BRKH_INT_X5Y99/BRKH_INT_NE2END_S3_0 CLBLL_L_X4Y99/CLBLL_LL_A CLBLL_L_X4Y99/CLBLL_LOGIC_OUTS12 CLBLL_L_X4Y99/CLBLL_WR1END1 CLBLM_R_X3Y101/CLBLM_IMUX10 CLBLM_R_X3Y101/CLBLM_IMUX19 CLBLM_R_X3Y101/CLBLM_L_A4 CLBLM_R_X3Y101/CLBLM_L_B2 CLBLM_R_X3Y99/CLBLM_WR1END1 CLBLM_R_X5Y100/CLBLM_IMUX17 CLBLM_R_X5Y100/CLBLM_M_B3 INT_L_X4Y100/NE2A0 INT_L_X4Y99/LOGIC_OUTS_L12 INT_L_X4Y99/NE2BEG0 INT_L_X4Y99/WR1BEG1 INT_R_X3Y100/NN2A1 INT_R_X3Y101/IMUX10 INT_R_X3Y101/IMUX19 INT_R_X3Y101/NN2END1 INT_R_X3Y99/NN2BEG1 INT_R_X3Y99/WR1END1 INT_R_X5Y100/IMUX17 INT_R_X5Y100/NE2END0 INT_R_X5Y99/NE2END_S3_0 
pips: CLBLL_L_X4Y99/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X4Y99/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_L_X4Y99/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X3Y101/INT_R.NN2END1->>IMUX10 INT_R_X3Y101/INT_R.NN2END1->>IMUX19 INT_R_X3Y99/INT_R.WR1END1->>NN2BEG1 INT_R_X5Y100/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[ws][1]_i_2_n_0 - 
wires: CLBLL_L_X4Y100/CLBLL_LOGIC_OUTS10 CLBLL_L_X4Y100/CLBLL_L_C CLBLM_R_X5Y100/CLBLM_IMUX18 CLBLM_R_X5Y100/CLBLM_M_B2 INT_L_X4Y100/EL1BEG1 INT_L_X4Y100/LOGIC_OUTS_L10 INT_R_X5Y100/EL1END1 INT_R_X5Y100/IMUX18 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X4Y100/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_R_X5Y100/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][1]_i_3_n_0 - 
wires: CLBLM_R_X5Y100/CLBLM_IMUX15 CLBLM_R_X5Y100/CLBLM_M_B1 CLBLM_R_X5Y101/CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y101/CLBLM_M_C INT_R_X5Y100/IMUX15 INT_R_X5Y100/SR1END3 INT_R_X5Y101/LOGIC_OUTS14 INT_R_X5Y101/SR1BEG3 INT_R_X5Y101/SR1END_N3_3 
pips: CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y101/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X5Y100/INT_R.SR1END3->>IMUX15 INT_R_X5Y101/INT_R.LOGIC_OUTS14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][3]_i_11_n_0 - 
wires: CLBLL_L_X4Y100/CLBLL_IMUX34 CLBLL_L_X4Y100/CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y100/CLBLL_L_B CLBLL_L_X4Y100/CLBLL_L_C6 CLBLL_L_X4Y101/CLBLL_IMUX10 CLBLL_L_X4Y101/CLBLL_L_A4 INT_L_X4Y100/IMUX_L34 INT_L_X4Y100/LOGIC_OUTS_L9 INT_L_X4Y100/NR1BEG1 INT_L_X4Y101/IMUX_L10 INT_L_X4Y101/NR1END1 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y100/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X4Y100/INT_L.LOGIC_OUTS_L9->>IMUX_L34 INT_L_X4Y100/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X4Y101/INT_L.NR1END1->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[ws][1]_i_4_n_0 - 
wires: BRKH_INT_X5Y99/BRKH_INT_NN2BEG2 CLBLM_R_X5Y101/CLBLM_IMUX28 CLBLM_R_X5Y101/CLBLM_M_C4 CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y97/CLBLM_M_AMUX INT_R_X5Y100/NN2A2 INT_R_X5Y101/IMUX28 INT_R_X5Y101/NN2END2 INT_R_X5Y97/LOGIC_OUTS20 INT_R_X5Y97/NN2BEG2 INT_R_X5Y98/NN2A2 INT_R_X5Y99/NN2BEG2 INT_R_X5Y99/NN2END2 
pips: CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y97/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y101/INT_R.NN2END2->>IMUX28 INT_R_X5Y97/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X5Y99/INT_R.NN2END2->>NN2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][3]_i_9_n_0 - 
wires: CLBLL_L_X4Y101/CLBLL_IMUX27 CLBLL_L_X4Y101/CLBLL_IMUX4 CLBLL_L_X4Y101/CLBLL_LL_A6 CLBLL_L_X4Y101/CLBLL_LL_B4 CLBLM_R_X5Y101/CLBLM_IMUX31 CLBLM_R_X5Y101/CLBLM_M_C5 CLBLM_R_X5Y102/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y102/CLBLM_L_A INT_L_X4Y101/IMUX_L27 INT_L_X4Y101/IMUX_L4 INT_L_X4Y101/SR1END1 INT_L_X4Y102/SR1BEG1 INT_L_X4Y102/WR1END1 INT_R_X5Y101/FAN_BOUNCE_S3_4 INT_R_X5Y101/IMUX31 INT_R_X5Y102/FAN_ALT4 INT_R_X5Y102/FAN_BOUNCE4 INT_R_X5Y102/LOGIC_OUTS8 INT_R_X5Y102/WR1BEG1 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X5Y101/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y102/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X4Y101/INT_L.SR1END1->>IMUX_L27 INT_L_X4Y101/INT_L.SR1END1->>IMUX_L4 INT_L_X4Y102/INT_L.WR1END1->>SR1BEG1 INT_R_X5Y101/INT_R.FAN_BOUNCE_S3_4->>IMUX31 INT_R_X5Y102/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X5Y102/INT_R.LOGIC_OUTS8->>FAN_ALT4 INT_R_X5Y102/INT_R.LOGIC_OUTS8->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[ws][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][2]_i_2_n_0 - 
wires: CLBLL_L_X4Y101/CLBLL_LL_A CLBLL_L_X4Y101/CLBLL_LOGIC_OUTS12 CLBLL_L_X4Y101/CLBLL_WW2A0 CLBLM_R_X3Y101/CLBLM_IMUX3 CLBLM_R_X3Y101/CLBLM_L_A2 CLBLM_R_X3Y101/CLBLM_WW2A0 INT_L_X2Y101/ER1BEG1 INT_L_X2Y101/WW2END0 INT_L_X4Y101/LOGIC_OUTS_L12 INT_L_X4Y101/WW2BEG0 INT_R_X3Y101/ER1END1 INT_R_X3Y101/IMUX3 INT_R_X3Y101/WW2A0 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X2Y101/INT_L.WW2END0->>ER1BEG1 INT_L_X4Y101/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_R_X3Y101/INT_R.ER1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][2]_i_3_n_0 - 
wires: CLBLL_L_X4Y101/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y101/CLBLL_L_AMUX CLBLL_L_X4Y101/CLBLL_WR1END3 CLBLM_R_X3Y101/CLBLM_IMUX6 CLBLM_R_X3Y101/CLBLM_L_A1 CLBLM_R_X3Y101/CLBLM_WR1END3 INT_L_X4Y101/LOGIC_OUTS_L16 INT_L_X4Y101/WR1BEG3 INT_R_X3Y101/IMUX6 INT_R_X3Y101/WR1END3 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y101/INT_L.LOGIC_OUTS_L16->>WR1BEG3 INT_R_X3Y101/INT_R.WR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][3]_i_8_n_0 - 
wires: CLBLL_L_X4Y100/CLBLL_LL_AMUX CLBLL_L_X4Y100/CLBLL_LOGIC_OUTS20 CLBLL_L_X4Y101/CLBLL_IMUX1 CLBLL_L_X4Y101/CLBLL_IMUX17 CLBLL_L_X4Y101/CLBLL_LL_A3 CLBLL_L_X4Y101/CLBLL_LL_B3 INT_L_X4Y100/LOGIC_OUTS_L20 INT_L_X4Y100/NL1BEG1 INT_L_X4Y101/IMUX_L1 INT_L_X4Y101/IMUX_L17 INT_L_X4Y101/NL1END1 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y101/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X4Y100/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X4Y101/INT_L.NL1END1->>IMUX_L1 INT_L_X4Y101/INT_L.NL1END1->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v[ws] - 
wires: CLBLL_L_X4Y101/CLBLL_WL1END1 CLBLM_R_X3Y101/CLBLM_FAN6 CLBLM_R_X3Y101/CLBLM_L_CE CLBLM_R_X3Y101/CLBLM_WL1END1 CLBLM_R_X5Y100/CLBLM_FAN7 CLBLM_R_X5Y100/CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y100/CLBLM_M_CE CLBLM_R_X5Y100/CLBLM_M_D INT_L_X4Y101/NW2END3 INT_L_X4Y101/WL1BEG1 INT_R_X3Y101/FAN6 INT_R_X3Y101/FAN_ALT6 INT_R_X3Y101/WL1END1 INT_R_X5Y100/FAN7 INT_R_X5Y100/FAN_ALT3 INT_R_X5Y100/FAN_ALT7 INT_R_X5Y100/FAN_BOUNCE3 INT_R_X5Y100/LOGIC_OUTS15 INT_R_X5Y100/NW2BEG3 INT_R_X5Y101/NW2A3 
pips: CLBLM_R_X3Y101/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y100/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y100/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X4Y101/INT_L.NW2END3->>WL1BEG1 INT_R_X3Y101/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y101/INT_R.WL1END1->>FAN_ALT6 INT_R_X5Y100/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y100/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y100/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X5Y100/INT_R.LOGIC_OUTS15->>FAN_ALT3 INT_R_X5Y100/INT_R.LOGIC_OUTS15->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[ws][3]_i_3_n_0 - 
wires: BRKH_INT_X5Y99/BRKH_INT_NN2A0 BRKH_INT_X5Y99/BRKH_INT_NN2END_S2_0 CLBLM_R_X5Y100/CLBLM_IMUX40 CLBLM_R_X5Y100/CLBLM_M_D1 CLBLM_R_X5Y97/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y97/CLBLM_M_B INT_R_X5Y100/IMUX40 INT_R_X5Y100/NN2END0 INT_R_X5Y97/LOGIC_OUTS13 INT_R_X5Y97/NL1BEG0 INT_R_X5Y97/NL1END_S3_0 INT_R_X5Y98/NL1END0 INT_R_X5Y98/NN2BEG0 INT_R_X5Y99/NN2A0 INT_R_X5Y99/NN2END_S2_0 
pips: CLBLM_R_X5Y100/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X5Y97/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X5Y100/INT_R.NN2END0->>IMUX40 INT_R_X5Y97/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X5Y98/INT_R.NL1END0->>NN2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][3]_i_10_n_0 - 
wires: BRKH_INT_X3Y99/BRKH_INT_SE2A0 CLBLL_L_X4Y100/CLBLL_LL_BMUX CLBLL_L_X4Y100/CLBLL_LOGIC_OUTS21 CLBLL_L_X4Y101/CLBLL_WR1END0 CLBLL_L_X4Y99/CLBLL_IMUX8 CLBLL_L_X4Y99/CLBLL_LL_A5 CLBLL_L_X4Y99/CLBLL_SE2A0 CLBLM_R_X3Y101/CLBLM_WR1END0 CLBLM_R_X3Y99/CLBLM_SE2A0 INT_L_X4Y100/LOGIC_OUTS_L21 INT_L_X4Y100/WR1BEG_S0 INT_L_X4Y101/WR1BEG0 INT_L_X4Y99/IMUX_L8 INT_L_X4Y99/SE2END0 INT_R_X3Y100/SE2BEG0 INT_R_X3Y100/SR1BEG_S0 INT_R_X3Y100/WR1END_S1_0 INT_R_X3Y101/WR1END0 INT_R_X3Y99/SE2A0 
pips: CLBLL_L_X4Y100/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X4Y99/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X4Y100/INT_L.LOGIC_OUTS_L21->>WR1BEG_S0 INT_L_X4Y99/INT_L.SE2END0->>IMUX_L8 INT_R_X3Y100/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X3Y100/INT_R.WR1END_S1_0->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][3]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][3]_i_4_n_0 - 
wires: CLBLL_L_X4Y101/CLBLL_LL_B CLBLL_L_X4Y101/CLBLL_LOGIC_OUTS13 CLBLL_L_X4Y101/CLBLL_WR1END2 CLBLM_R_X3Y101/CLBLM_IMUX13 CLBLM_R_X3Y101/CLBLM_L_B6 CLBLM_R_X3Y101/CLBLM_WR1END2 INT_L_X4Y101/LOGIC_OUTS_L13 INT_L_X4Y101/WR1BEG2 INT_R_X3Y101/IMUX13 INT_R_X3Y101/WR1END2 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X4Y101/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X3Y101/INT_R.WR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ws][3]_i_6_n_0 - 
wires: CLBLL_L_X4Y100/CLBLL_SW2A0 CLBLL_L_X4Y101/CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y101/CLBLL_L_A CLBLM_R_X3Y100/CLBLM_SW2A0 CLBLM_R_X3Y101/CLBLM_IMUX16 CLBLM_R_X3Y101/CLBLM_L_B3 INT_L_X4Y100/SW2A0 INT_L_X4Y101/LOGIC_OUTS_L8 INT_L_X4Y101/SW2BEG0 INT_R_X3Y100/NL1BEG0 INT_R_X3Y100/NL1END_S3_0 INT_R_X3Y100/SW2END0 INT_R_X3Y101/IMUX16 INT_R_X3Y101/NL1END0 
pips: CLBLL_L_X4Y101/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X3Y101/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X4Y101/INT_L.LOGIC_OUTS_L8->>SW2BEG0 INT_R_X3Y100/INT_R.SW2END0->>NL1BEG0 INT_R_X3Y101/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X1Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A5*A4)+(A1*(~A2)*(~A5))+((~A1)*(~A2)*A5*A4)) , 
NAME: SLICE_X1Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y87/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A6*A4)+(A1*(~A3)*(~A6))+((~A1)*(~A3)*A6*A4) , 
NAME: SLICE_X1Y87/C6LUT, 
TYPE: LUT6, 

SLICE_X2Y87/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A6*A2)+(A3*(~A5)*(~A6))+((~A3)*(~A5)*A6*A2) , 
NAME: SLICE_X2Y87/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y86/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3*A1)+(A4*(~A5)*(~A3))+((~A4)*(~A5)*A3*A1) , 
NAME: SLICE_X2Y86/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y86/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A5*A4)+(A2*(~A1)*(~A5))+((~A2)*(~A1)*A5*A4) , 
NAME: SLICE_X4Y86/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A6*A4)+(A2*(~A1)*(~A6))+((~A2)*(~A1)*A6*A4) , 
NAME: SLICE_X2Y88/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A1*A5)+(A3*(~A6)*(~A1))+((~A3)*(~A6)*A1*A5) , 
NAME: SLICE_X5Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4)+(A2*A5*(~A4)*A1*A3)+(A2*A5*(~A4)*(~A1)*A6*A3)+(A2*A5*(~A4)*(~A1)*(~A6))+(A2*(~A5))+((~A2)*A5*(~A4)*A1*A3)+((~A2)*A5*(~A4)*(~A1)*A6*A3) , 
NAME: SLICE_X2Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X0Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4)+(A2*A6*(~A4)*A1*A3)+(A2*A6*(~A4)*(~A1)*A5*A3)+(A2*A6*(~A4)*(~A1)*(~A5))+(A2*(~A6))+((~A2)*A6*(~A4)*A1*A3)+((~A2)*A6*(~A4)*(~A1)*A5*A3) , 
NAME: SLICE_X0Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X0Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*A4*(~A2)*A1*A3)+(A5*A4*(~A2)*(~A1)*A6*A3)+(A5*A4*(~A2)*(~A1)*(~A6))+(A5*(~A4))+((~A5)*A4*(~A2)*A1*A3)+((~A5)*A4*(~A2)*(~A1)*A6*A3) , 
NAME: SLICE_X0Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X0Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2)+(A4*A6*(~A2)*A5*A3)+(A4*A6*(~A2)*(~A5)*A1*A3)+(A4*A6*(~A2)*(~A5)*(~A1))+(A4*(~A6))+((~A4)*A6*(~A2)*A5*A3)+((~A4)*A6*(~A2)*(~A5)*A1*A3) , 
NAME: SLICE_X0Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X0Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5*A6)+(A3*(~A1)*(~A5))+((~A3)*(~A1)*A5*A6) , 
NAME: SLICE_X0Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5)+(A4*A2*(~A5)*A1*A3)+(A4*A2*(~A5)*(~A1)*A6*A3)+(A4*A2*(~A5)*(~A1)*(~A6))+(A4*(~A2))+((~A4)*A2*(~A5)*A1*A3)+((~A4)*A2*(~A5)*(~A1)*A6*A3) , 
NAME: SLICE_X1Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5)+(A6*A4*(~A5)*A3*A2)+(A6*A4*(~A5)*(~A3)*A1*A2)+(A6*A4*(~A5)*(~A3)*(~A1))+(A6*(~A4))+((~A6)*A4*(~A5)*A3*A2)+((~A6)*A4*(~A5)*(~A3)*A1*A2) , 
NAME: SLICE_X1Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4)+(A2*A6*(~A4)*A5*A3)+(A2*A6*(~A4)*(~A5)*A1*A3)+(A2*A6*(~A4)*(~A5)*(~A1))+(A2*(~A6))+((~A2)*A6*(~A4)*A5*A3)+((~A2)*A6*(~A4)*(~A5)*A1*A3) , 
NAME: SLICE_X2Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X1Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6)+(A5*A1*(~A6)*A3*A2)+(A5*A1*(~A6)*(~A3)*A4*A2)+(A5*A1*(~A6)*(~A3)*(~A4))+(A5*(~A1))+((~A5)*A1*(~A6)*A3*A2)+((~A5)*A1*(~A6)*(~A3)*A4*A2) , 
NAME: SLICE_X1Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y87/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A2*A6)+(A3*A1*(~A4)*(~A2)*A5*A6)+(A3*A1*(~A4)*(~A2)*(~A5))+(A3*(~A1))+((~A3)*A1*(~A4)*A2*A6)+((~A3)*A1*(~A4)*(~A2)*A5*A6) , 
NAME: SLICE_X4Y87/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y86/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3)+(A1*A5*(~A3)*A4*A6)+(A1*A5*(~A3)*(~A4)*A2*A6)+(A1*A5*(~A3)*(~A4)*(~A2))+(A1*(~A5))+((~A1)*A5*(~A3)*A4*A6)+((~A1)*A5*(~A3)*(~A4)*A2*A6) , 
NAME: SLICE_X3Y86/B6LUT, 
TYPE: LUT6, 

SLICE_X1Y87/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4)+(A1*A5*(~A4)*A2*A3)+(A1*A5*(~A4)*(~A2)*A6*A3)+(A1*A5*(~A4)*(~A2)*(~A6))+(A1*(~A5))+((~A1)*A5*(~A4)*A2*A3)+((~A1)*A5*(~A4)*(~A2)*A6*A3) , 
NAME: SLICE_X1Y87/A6LUT, 
TYPE: LUT6, 

SLICE_X0Y87/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1)+(A2*A3*(~A1)*A4*A5)+(A2*A3*(~A1)*(~A4)*A6*A5)+(A2*A3*(~A1)*(~A4)*(~A6))+(A2*(~A3))+((~A2)*A3*(~A1)*A4*A5)+((~A2)*A3*(~A1)*(~A4)*A6*A5) , 
NAME: SLICE_X0Y87/A6LUT, 
TYPE: LUT6, 

SLICE_X2Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5)+(A1*A3*(~A5)*A4*A2)+(A1*A3*(~A5)*(~A4)*A6*A2)+(A1*A3*(~A5)*(~A4)*(~A6))+(A1*(~A3))+((~A1)*A3*(~A5)*A4*A2)+((~A1)*A3*(~A5)*(~A4)*A6*A2) , 
NAME: SLICE_X2Y86/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6)+(A5*A1*(~A6)*A4*A2)+(A5*A1*(~A6)*(~A4)*A3*A2)+(A5*A1*(~A6)*(~A4)*(~A3))+(A5*(~A1))+((~A5)*A1*(~A6)*A4*A2)+((~A5)*A1*(~A6)*(~A4)*A3*A2) , 
NAME: SLICE_X5Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A3*A6)+(A2*(~A4)*(~A3))+((~A2)*(~A4)*A3*A6) , 
NAME: SLICE_X1Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y87/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5)+(A2*A6*(~A5)*A1*A4)+(A2*A6*(~A5)*(~A1)*A3*A4)+(A2*A6*(~A5)*(~A1)*(~A3))+(A2*(~A6))+((~A2)*A6*(~A5)*A1*A4)+((~A2)*A6*(~A5)*(~A1)*A3*A4) , 
NAME: SLICE_X3Y87/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y87/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*A5*(~A6)*A2*A4)+(A3*A5*(~A6)*(~A2)*A1*A4)+(A3*A5*(~A6)*(~A2)*(~A1))+(A3*(~A5))+((~A3)*A5*(~A6)*A2*A4)+((~A3)*A5*(~A6)*(~A2)*A1*A4) , 
NAME: SLICE_X5Y87/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A4*A1)+(A5*(~A2)*(~A4))+((~A5)*(~A2)*A4*A1)) , 
NAME: SLICE_X1Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X1Y85/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A6*A2)+(A4*(~A1)*(~A6))+((~A4)*(~A1)*A6*A2) , 
NAME: SLICE_X1Y85/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A6*A1)+(A2*(~A5)*(~A6))+((~A2)*(~A5)*A6*A1) , 
NAME: SLICE_X3Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A5*A2)+(A1*(~A4)*(~A5))+((~A1)*(~A4)*A5*A2)) , 
NAME: SLICE_X3Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X2Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A4*A5)+(A3*(~A1)*(~A4))+((~A3)*(~A1)*A4*A5) , 
NAME: SLICE_X2Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X0Y87/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5*A2)+(A3*(~A1)*(~A5))+((~A3)*(~A1)*A5*A2) , 
NAME: SLICE_X0Y87/B6LUT, 
TYPE: LUT6, 

SLICE_X1Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A6*A4)+(A2*(~A1)*(~A6))+((~A2)*(~A1)*A6*A4) , 
NAME: SLICE_X1Y86/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+((~A3)*A4*(~A6)*A2)+((~A3)*(~A4)*A2) , 
NAME: SLICE_X4Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X5Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A2))+(A5*(~A1)*A6*(~A2))+((~A5)*A1*(~A6)*(~A2)) , 
NAME: SLICE_X5Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A5*A3) , 
NAME: SLICE_X7Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A5))+(A6*(~A3)*A2*(~A5))+((~A6)*A3*(~A2)*(~A5)) , 
NAME: SLICE_X6Y97/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A3*A1) , 
NAME: SLICE_X5Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A5)*A1) , 
NAME: SLICE_X4Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A1))+(A2*(~A4)*A6*(~A1))+((~A2)*A4*(~A6)*(~A1)) , 
NAME: SLICE_X6Y102/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*A3) , 
NAME: SLICE_X7Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*(~A3)*A2)) , 
NAME: SLICE_X6Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A5)*A2) , 
NAME: SLICE_X4Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A1)*A3) , 
NAME: SLICE_X4Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A3)*A1) , 
NAME: SLICE_X4Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A2)*A3) , 
NAME: SLICE_X7Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*A2) , 
NAME: SLICE_X6Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A1)*A3) , 
NAME: SLICE_X4Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A3))+(A2*(~A4)*A1*(~A3))+((~A2)*A4*(~A1)*(~A3)) , 
NAME: SLICE_X6Y102/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*(~A2))+(A3*(~A6)*A5*(~A2))+((~A3)*A6*(~A5)*(~A2)) , 
NAME: SLICE_X5Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A5))+(A4*(~A6)*A2*(~A5))+((~A4)*A6*(~A2)*(~A5)) , 
NAME: SLICE_X6Y97/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A1))+(A6*(~A4)*A2*(~A1))+((~A6)*A4*(~A2)*(~A1)) , 
NAME: SLICE_X5Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A2))+(A6*(~A3)*A4*(~A2))+((~A6)*A3*(~A4)*(~A2)) , 
NAME: SLICE_X4Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A5)*A3) , 
NAME: SLICE_X4Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A2)*A5) , 
NAME: SLICE_X7Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A1))+(A3*(~A5)*A4*(~A1))+((~A3)*A5*(~A4)*(~A1)) , 
NAME: SLICE_X6Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+((~A3)*A2*A5*A6*(~A4))+((~A3)*A2*A5*(~A6)*(~A4)*A1)+((~A3)*A2*(~A5)*(~A4)*A1) , 
NAME: SLICE_X6Y95/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2*A6)+((~A1)*A2*(~A6)*A5)+((~A1)*A2*(~A6)*(~A5)*A3)+((~A1)*(~A2)*A6*A3)+((~A1)*(~A2)*(~A6)*A5)+((~A1)*(~A2)*(~A6)*(~A5)*A3) , 
NAME: SLICE_X2Y95/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y96/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*A3) , 
NAME: SLICE_X5Y96/A5LUT, 
TYPE: LUT5, 

SLICE_X5Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A6)+(A5*(~A4)*(~A6)*A2)+((~A5)*A3*A1*A4)+((~A5)*A3*A1*(~A4)*A6)+((~A5)*A3*A1*(~A4)*(~A6)*A2)+((~A5)*A3*(~A1)*A4*A6*(~A2))+((~A5)*A3*(~A1)*(~A4)*A6*(~A2))+((~A5)*A3*(~A1)*(~A4)*(~A6)*A2)+((~A5)*(~A3)*A4*A6*(~A2))+((~A5)*(~A3)*(~A4)*A6*(~A2))+((~A5)*(~A3)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X5Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*(~A3)*A5*A4)) , 
NAME: SLICE_X5Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+((~A1)*A6*A2*A4*A5)+((~A1)*A6*A2*(~A4)*A3*A5)+((~A1)*A6*(~A2)*A5)+((~A1)*(~A6)*A2*A4*A5)+((~A1)*(~A6)*A2*(~A4)*A3*A5)+((~A1)*(~A6)*(~A2)*A3*A5) , 
NAME: SLICE_X5Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6*A4*(~A2))+(A1*A5*A6*(~A4))+(A1*A5*(~A6))+(A1*(~A5))+((~A1)*A3*A5*A6*A4*(~A2))+((~A1)*A3*A5*A6*(~A4))+((~A1)*A3*A5*(~A6))+((~A1)*A3*(~A5))+((~A1)*(~A3)*A5*A6*A4*(~A2))+((~A1)*(~A3)*A5*A6*(~A4)*A2)+((~A1)*(~A3)*A5*(~A6))+((~A1)*(~A3)*(~A5)) , 
NAME: SLICE_X5Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*A2)+((~A1)*A5*A4*A3*A2)+((~A1)*(~A5)*A6)+((~A1)*(~A5)*(~A6)*A4*A3*A2) , 
NAME: SLICE_X4Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*A4*A6)+((~A3)*A5*A2*A1*A4*A6)+((~A3)*(~A5)*A2*A1*A4*A6)+((~A3)*(~A5)*A2*(~A1)*(~A4)*A6)+((~A3)*(~A5)*(~A2)*(~A1)*(~A4)*A6) , 
NAME: SLICE_X5Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A4*A1*(~A2))+((~A3)*(~A4)*A1*(~A2))+((~A3)*(~A4)*(~A1)) , 
NAME: SLICE_X5Y95/A5LUT, 
TYPE: LUT5, 

SLICE_X5Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A1*A3*A4) , 
NAME: SLICE_X5Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X6Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*(~A2))+(A5*(~A4)*A1*(~A2))+(A5*(~A4)*(~A1))+((~A5)*A4*(~A2))+((~A5)*(~A4)*A1*(~A2))+((~A5)*(~A4)*(~A1)*A6*A3)+((~A5)*(~A4)*(~A1)*A6*(~A3)*(~A2))+((~A5)*(~A4)*(~A1)*(~A6)*(~A2)) , 
NAME: SLICE_X6Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*A3*(~A2)*(~A1)*(~A5))) , 
NAME: SLICE_X6Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*(~A3))+(A1*(~A4))+((~A1)) , 
NAME: SLICE_X3Y94/A5LUT, 
TYPE: LUT5, 

SLICE_X5Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A5)+((~A4)*(~A5)*A1)+((~A4)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X5Y100/A5LUT, 
TYPE: LUT5, 

SLICE_X5Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4) , 
NAME: SLICE_X5Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X3Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A5)+(A3*(~A2)*(~A5)*A1*A4)+(A3*(~A2)*(~A5)*A1*(~A4)*A6)+(A3*(~A2)*(~A5)*(~A1)*A6)+((~A3)*A5)+((~A3)*(~A5)*A1*A4)+((~A3)*(~A5)*A1*(~A4)*A6)+((~A3)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X3Y86/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A2)+(A3*(~A4)*(~A2)*A6*A5)+(A3*(~A4)*(~A2)*A6*(~A5)*A1)+(A3*(~A4)*(~A2)*(~A6)*A1)+((~A3)*A2)+((~A3)*(~A2)*A6*A5)+((~A3)*(~A2)*A6*(~A5)*A1)+((~A3)*(~A2)*(~A6)*A1) , 
NAME: SLICE_X6Y86/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*A1*(~A3)*(~A6))+(A5*A4*A2*(~A1)*(~A6))+(A5*A4*(~A2)*(~A6))+(A5*(~A4)*A1*(~A3)*(~A6))+(A5*(~A4)*(~A1)*(~A6))+((~A5)*(~A3)*(~A6)) , 
NAME: SLICE_X3Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A5)+(A3*(~A6)*(~A5)*A4)+(A3*(~A6)*(~A5)*(~A4)*A2)+(A3*(~A6)*(~A5)*(~A4)*(~A2)*(~A1))+((~A3)*A6)+((~A3)*(~A6)*A5)+((~A3)*(~A6)*(~A5)*A4)+((~A3)*(~A6)*(~A5)*(~A4)*(~A2)*(~A1)) , 
NAME: SLICE_X4Y86/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5)+(A3*(~A1)*(~A5)*A4)+(A3*(~A1)*(~A5)*(~A4)*A2)+(A3*(~A1)*(~A5)*(~A4)*(~A2)*(~A6))+((~A3)*A1)+((~A3)*(~A1)*A5)+((~A3)*(~A1)*(~A5)*A4)+((~A3)*(~A1)*(~A5)*(~A4)*(~A2)*(~A6)) , 
NAME: SLICE_X7Y86/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*A3*A5*(~A1))+(A4*A2*A6*A3*(~A5))+(A4*A2*(~A6))+(A4*(~A2)*A3*A5*(~A1))+(A4*(~A2)*A3*(~A5))+((~A4)*A3*A5*(~A1))+((~A4)*A3*(~A5)) , 
NAME: SLICE_X3Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A2*A5*A4*A3)+((~A1)*(~A2)*A3)) , 
NAME: SLICE_X6Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A6))+(A5*(~A3)*(~A4)*(~A1)*(~A6)*A2)+((~A5)*A3*(~A6))+((~A5)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X5Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A3)+((~A4)*(~A3)*A1)+((~A4)*(~A3)*(~A1)*(~A5))) , 
NAME: SLICE_X6Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*(~A5)) , 
NAME: SLICE_X4Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X5Y92/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A5*A1*A3*A2) , 
NAME: SLICE_X5Y92/C5LUT, 
TYPE: LUT5, 

SLICE_X5Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A4*(~A3))) , 
NAME: SLICE_X5Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A3)+(A5*(~A2)*(~A3)*A6)+((~A5)*A2*A1*(~A4)*(~A3)*(~A6))+((~A5)*A2*(~A1)*(~A3)*(~A6)) , 
NAME: SLICE_X4Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6*(~A2)*(~A4)*(~A5))+(A1*(~A3)*A6*(~A4)*(~A5))+((~A1)) , 
NAME: SLICE_X5Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A1)+(A5*(~A2))+((~A5))) , 
NAME: SLICE_X6Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5*A2*A1*(~A4))+(A3*(~A6)*(~A4))+((~A3)*A6*A5*A2*A1*(~A4)) , 
NAME: SLICE_X5Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2)+(A5*A6*(~A2)*A4)+(A5*A6*(~A2)*(~A4)*A3)+(A5*(~A6))+((~A5)*A6*A2)+((~A5)*A6*(~A2)*A4)+((~A5)*A6*(~A2)*(~A4)*A3)+((~A5)*(~A6)*A2)+((~A5)*(~A6)*(~A2)*A1)+((~A5)*(~A6)*(~A2)*(~A1)*A4)+((~A5)*(~A6)*(~A2)*(~A1)*(~A4)*A3) , 
NAME: SLICE_X4Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2)+((~A3))) , 
NAME: SLICE_X5Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*(~A4)*(~A3)) , 
NAME: SLICE_X6Y91/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X5Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*(~A5)) , 
NAME: SLICE_X5Y92/B5LUT, 
TYPE: LUT5, 

SLICE_X5Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1))+((~A5)*A4*A3*A6*A2*(~A1))+((~A5)*A4*A3*(~A6)*(~A1))+((~A5)*A4*(~A3)*(~A1))+((~A5)*(~A4)*A2*(~A1)) , 
NAME: SLICE_X5Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A5)) , 
NAME: SLICE_X3Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+((~A3)*A5*A4)+((~A3)*A5*(~A4)*A1)+((~A3)*(~A5)*A1)) , 
NAME: SLICE_X5Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4*A3*(~A1))+(A2*A5*(~A4)*A6*A3*(~A1))+(A2*(~A5)*A4*A6*A3*(~A1))+(A2*(~A5)*A4*(~A6)*(~A1))+(A2*(~A5)*(~A4)*A6*A3*(~A1))+((~A2)*A4*A6*A3*(~A1))+((~A2)*A4*(~A6)*(~A1))+((~A2)*(~A4)*A6*A3*(~A1)) , 
NAME: SLICE_X2Y93/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A4)+((~A2)*A3*(~A5)*(~A4)*(~A1))+((~A2)*(~A3)*A5*(~A1)*A6)+((~A2)*(~A3)*(~A5)*A4)+((~A2)*(~A3)*(~A5)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X4Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)*(~A1)*A4)+(A2*(~A3)*(~A1)*(~A4)*A6)+(A2*(~A3)*(~A1)*(~A4)*(~A6)*(~A5)) , 
NAME: SLICE_X5Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y95/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*(~A4))+(A3*(~A1)*A2*A5)+(A3*(~A1)*A2*(~A5)*(~A4))+(A3*(~A1)*(~A2)*(~A4))+((~A3)) , 
NAME: SLICE_X6Y95/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X6Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6*A2*A3)+((~A4)*A6*A2*(~A3)*A1*(~A5))+((~A4)*A6*(~A2)*A3)+((~A4)*A6*(~A2)*(~A3)*A1)+((~A4)*(~A6)*A3)+((~A4)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X6Y96/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)*A5*(~A1)*A3)+(A4*(~A6)*A5*(~A1)*(~A3)*A2) , 
NAME: SLICE_X7Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A1)+(A5*A2*(~A1)*A4)+(A5*A2*(~A1)*(~A4)*A3)+(A5*(~A2)*A1*A3)+(A5*(~A2)*(~A1)*A4)+(A5*(~A2)*(~A1)*(~A4)*A3)+((~A5)*A2*A1*(~A3))+((~A5)*A2*(~A1)*A4*(~A3))+((~A5)*(~A2)*(~A1)*A4*(~A3))) , 
NAME: SLICE_X5Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A6*A2)+(A4*(~A3)*A6*(~A2)*A5)+(A4*(~A3)*(~A6)*(~A2)*A5)+((~A4)*(~A3)*A6*A2)+((~A4)*(~A3)*A6*(~A2)*A5)+((~A4)*(~A3)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X5Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5*A4*A2)+((~A6)*A5*(~A4)*A1)+((~A6)*A5*(~A4)*(~A1)*A2)+((~A6)*(~A5)*A3)+((~A6)*(~A5)*(~A3)*A4*A2)+((~A6)*(~A5)*(~A3)*(~A4)*A1)+((~A6)*(~A5)*(~A3)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X4Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A2*(~A6)*(~A1)*(~A4)*A3) , 
NAME: SLICE_X7Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A1)+(A4*A3*(~A1)*A5)+(A4*A3*(~A1)*(~A5)*(~A2))+(A4*(~A3)*A5)+(A4*(~A3)*(~A5)*(~A2))+((~A4)*A5)+((~A4)*(~A5)*(~A2))) , 
NAME: SLICE_X5Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X2Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A2*A5*(~A3))+(A4*A1*(~A2)*A5)+(A4*(~A1)*A5)+((~A4)*A2*A5*(~A3))+((~A4)*(~A2)*A5)) , 
NAME: SLICE_X2Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4) , 
NAME: SLICE_X7Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*(~A3)*A4*A1) , 
NAME: SLICE_X6Y92/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4*A3*A1)+((~A6)*A4*A3*(~A1)*A5)+((~A6)*A4*A3*(~A1)*(~A5)*A2)+((~A6)*A4*(~A3)*A5)+((~A6)*A4*(~A3)*(~A5)*A2)+((~A6)*(~A4)*A5)+((~A6)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X4Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A1))+((~A5)*A3*(~A1))) , 
NAME: SLICE_X4Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A1)+(A3*(~A4)*(~A1)*A6)+(A3*(~A4)*(~A1)*(~A6)*A2)+((~A3)*A5*(~A4)*(~A1)*(~A6)*A2)+((~A3)*(~A5)*A4)+((~A3)*(~A5)*(~A4)*A1)+((~A3)*(~A5)*(~A4)*(~A1)*A6)+((~A3)*(~A5)*(~A4)*(~A1)*(~A6)*A2) , 
NAME: SLICE_X4Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A1)*(~A3)*A5)+(A6*(~A4)*A2*(~A1)*(~A3)*A5) , 
NAME: SLICE_X4Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A5)+((~A4)*(~A5)*A6)+((~A4)*(~A5)*(~A6)*A2)+((~A4)*(~A5)*(~A6)*(~A2)*A1*A3) , 
NAME: SLICE_X4Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A4)*(~A6)*A3*(~A2)) , 
NAME: SLICE_X4Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A5)*A6*A3*(~A1))+((~A4)*(~A5)*A6*(~A3))+((~A4)*(~A5)*(~A6)*(~A2)*A3*(~A1))+((~A4)*(~A5)*(~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X5Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3)+(A2*(~A1)*(~A3)*A6)+(A2*(~A1)*(~A3)*(~A6)*A4)+(A2*(~A1)*(~A3)*(~A6)*(~A4)*A5)+((~A2)*A3)+((~A2)*(~A3)*A6)+((~A2)*(~A3)*(~A6)*A4)+((~A2)*(~A3)*(~A6)*(~A4)*A5) , 
NAME: SLICE_X4Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5)+((~A3)*(~A5)*A2*A4*A1*(~A6))+((~A3)*(~A5)*A2*(~A4))+((~A3)*(~A5)*(~A2)*A1*(~A6)) , 
NAME: SLICE_X7Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A4)*A1*(~A2)*(~A5)) , 
NAME: SLICE_X5Y90/B5LUT, 
TYPE: LUT5, 

SLICE_X5Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A2*A3*(~A4)*A5*(~A1)) , 
NAME: SLICE_X5Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A5)+((~A1)*(~A5)*A3)) , 
NAME: SLICE_X6Y91/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A1))+((~A5)) , 
NAME: SLICE_X5Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X4Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A3)+(A2*(~A5)*(~A3)*A1)+((~A2)*A4*A6)+((~A2)*A4*(~A6)*A5)+((~A2)*A4*(~A6)*(~A5)*A3)+((~A2)*A4*(~A6)*(~A5)*(~A3)*A1)+((~A2)*(~A4)*A6*A5)+((~A2)*(~A4)*A6*(~A5)*A1)+((~A2)*(~A4)*(~A6)*A5)+((~A2)*(~A4)*(~A6)*(~A5)*A3)+((~A2)*(~A4)*(~A6)*(~A5)*(~A3)*A1) , 
NAME: SLICE_X4Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A1)*A2*(~A5)*(~A3)*A6) , 
NAME: SLICE_X6Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2)+((~A6)*(~A2)*A5*A1*A3)+((~A6)*(~A2)*A5*(~A1)*A4*A3)+((~A6)*(~A2)*A5*(~A1)*(~A4))+((~A6)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X4Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*A4*A3)+((~A6)*A4*(~A3)*A1)+((~A6)*(~A4)*A2*A5*A1)+((~A6)*(~A4)*A2*(~A5)*A3)+((~A6)*(~A4)*A2*(~A5)*(~A3)*A1)+((~A6)*(~A4)*(~A2)*A3)+((~A6)*(~A4)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X4Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A3)*A4*(~A2)*(~A6)*(~A1)) , 
NAME: SLICE_X6Y90/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A5*A4*A3*(~A2))+(A6*(~A1)*A5*A4*(~A3))+(A6*(~A1)*A5*(~A4)*(~A2))+(A6*(~A1)*(~A5)*(~A2))+((~A6)*(~A1)*A5*A4*A3*(~A2))+((~A6)*(~A1)*A5*A4*(~A3))+((~A6)*(~A1)*A5*(~A4)*(~A2))+((~A6)*(~A1)*(~A5)*(~A2)) , 
NAME: SLICE_X3Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A3*A2*A6*A5)+((~A4)*A3*A2*(~A6)*A1)+((~A4)*A3*A2*(~A6)*(~A1)*A5) , 
NAME: SLICE_X6Y93/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A5)) , 
NAME: SLICE_X7Y94/A5LUT, 
TYPE: LUT5, 

SLICE_X4Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A5) , 
NAME: SLICE_X4Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X4Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1))) , 
NAME: SLICE_X4Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y101/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*(~A1)) , 
NAME: SLICE_X7Y101/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A5)*(~A6)) , 
NAME: SLICE_X7Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*A3*A5*(~A1)) , 
NAME: SLICE_X7Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A2)+(A3*(~A5)*(~A2)*A1)+((~A3)*A4*A6)+((~A3)*A4*(~A6)*A5)+((~A3)*A4*(~A6)*(~A5)*A2)+((~A3)*A4*(~A6)*(~A5)*(~A2)*A1)+((~A3)*(~A4)*A6*A5)+((~A3)*(~A4)*A6*(~A5)*A1)+((~A3)*(~A4)*(~A6)*A5)+((~A3)*(~A4)*(~A6)*(~A5)*A2)+((~A3)*(~A4)*(~A6)*(~A5)*(~A2)*A1) , 
NAME: SLICE_X4Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A5)+(A1*(~A4)*(~A5)*A6)+(A1*(~A4)*(~A5)*(~A6)*A2*(~A3))+((~A1)) , 
NAME: SLICE_X4Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A1)*A2*A4)+(A3*A5*(~A1)*(~A2))+(A3*(~A5)*A2*A4)+(A3*(~A5)*(~A2))) , 
NAME: SLICE_X5Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4*A6)+(A5*A3*(~A4)*A2*A6)+(A5*(~A3)*A2*A6)+((~A5)*A1*A3*A4*A6)+((~A5)*A1*A3*(~A4)*A2*A6)+((~A5)*A1*(~A3)*A2*A6)+((~A5)*(~A1)*A4*A6)+((~A5)*(~A1)*(~A4)*A2*A6) , 
NAME: SLICE_X3Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5)+(A1*A4*(~A5)*A6)+(A1*A4*(~A5)*(~A6)*(~A3))+(A1*(~A4)*(~A5)*A6)+(A1*(~A4)*(~A5)*(~A6)*(~A3))+((~A1)*A4*A5*A2)+((~A1)*A4*(~A5)*A6*A2)+((~A1)*A4*(~A5)*(~A6)*(~A3)*A2)+((~A1)*(~A4)*(~A5)*A6*A2)+((~A1)*(~A4)*(~A5)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X6Y93/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A6)+(A3*(~A1)*A2*A5)+(A3*(~A1)*A2*(~A5)*A4)+(A3*(~A1)*A2*(~A5)*(~A4)*A6)+(A3*(~A1)*(~A2)*A4)+(A3*(~A1)*(~A2)*(~A4)*A6)+((~A3)*A6) , 
NAME: SLICE_X4Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A1)*A3)+(A4*(~A2)*A5*A6*(~A1))+(A4*(~A2)*A5*(~A6)*(~A1)*A3)+(A4*(~A2)*(~A5)*(~A1)*A3)+((~A4)*(~A1)*A3) , 
NAME: SLICE_X7Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A6)+(A3*(~A2)*(~A6)*A1*A4)+(A3*(~A2)*(~A6)*(~A1))+((~A3)*A5)+((~A3)*(~A5)*A2)+((~A3)*(~A5)*(~A2)*A6)+((~A3)*(~A5)*(~A2)*(~A6)*A1*A4)+((~A3)*(~A5)*(~A2)*(~A6)*(~A1)) , 
NAME: SLICE_X4Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*(~A1))+(A5*(~A2)*A6*A3*(~A1))+(A5*(~A2)*(~A6)*A4*A3*(~A1))+(A5*(~A2)*(~A6)*(~A4)*A3)+(A5*(~A2)*(~A6)*(~A4)*(~A3)*A1)+((~A5)*A6*A3*(~A1))+((~A5)*(~A6)*A4*A3*(~A1))+((~A5)*(~A6)*(~A4)*A3)+((~A5)*(~A6)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X4Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X5Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*(~A3)) , 
NAME: SLICE_X5Y91/A5LUT, 
TYPE: LUT5, 

SLICE_X4Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A3)+((~A1)*(~A2)*A3)) , 
NAME: SLICE_X4Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A5)+((~A4)*(~A2)*A5) , 
NAME: SLICE_X4Y94/A5LUT, 
TYPE: LUT5, 

SLICE_X6Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A2)*A4*A6*A1*A5) , 
NAME: SLICE_X6Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*(~A1))) , 
NAME: SLICE_X6Y102/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*A6*(~A5)*A1*A2)+(A4*A6*(~A5)*(~A1))+(A4*(~A6)*A5*A1)+(A4*(~A6)*(~A5)*A1*A2)+((~A4)*A6*A5*(~A1))+((~A4)*A6*(~A5)*A1*A2)+((~A4)*A6*(~A5)*(~A1))+((~A4)*(~A6)*(~A5)*A1*A2) , 
NAME: SLICE_X7Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4)+(A5*A1*(~A4)*A6*A3)+(A5*A1*(~A4)*(~A6))+(A5*(~A1)*A4*A6)+(A5*(~A1)*(~A4)*A6*A3)+((~A5)*A1*A4*(~A6))+((~A5)*A1*(~A4)*A6*A3)+((~A5)*A1*(~A4)*(~A6))+((~A5)*(~A1)*(~A4)*A6*A3) , 
NAME: SLICE_X6Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A2)*A6*A5*A1*A4) , 
NAME: SLICE_X6Y104/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y102/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1)) , 
NAME: SLICE_X6Y102/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X6Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A1)+((~A5)*A4*A6)+((~A5)*A4*(~A6)*A1)+((~A5)*(~A4)*A2*A6)+((~A5)*(~A4)*A2*(~A6)*A1)+((~A5)*(~A4)*(~A2)*A3*A6)+((~A5)*(~A4)*(~A2)*A3*(~A6)*A1)+((~A5)*(~A4)*(~A2)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X6Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3)+(A1*A5*(~A3)*A6)+(A1*(~A5)*A3*A2*A4)+(A1*(~A5)*A3*A2*(~A4)*A6)+(A1*(~A5)*A3*(~A2)*A6)+(A1*(~A5)*(~A3)*A6)+((~A1)*A5*A3)+((~A1)*A5*(~A3)*A6)+((~A1)*(~A5)*A3*A4)+((~A1)*(~A5)*A3*(~A4)*A6)+((~A1)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X5Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4))+((~A1)*A3*A2*(~A5)*(~A4))) , 
NAME: SLICE_X7Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A6)+(A3*A4*(~A5)*(~A6)*A1)+(A3*(~A4)*(~A2)*A5)+(A3*(~A4)*(~A2)*(~A5)*A6)+(A3*(~A4)*(~A2)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X5Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*(~A5))+(A1*(~A4))+((~A1)*A2)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4))) , 
NAME: SLICE_X5Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*(~A3)*A1*A5)+(A2*A6*(~A4)) , 
NAME: SLICE_X3Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A3*(~A1))+(A2*(~A5)*(~A3)*(~A4)*(~A1))+((~A2)) , 
NAME: SLICE_X5Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X3Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*A3)+(A1*A6*(~A4)*(~A2)*A3)+((~A1)*A6*A5*A3) , 
NAME: SLICE_X3Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A2)+((~A3)*A1*A6)+((~A3)*A1*(~A6)*A2)+((~A3)*(~A1)*A5*A6)+((~A3)*(~A1)*A5*(~A6)*A2)+((~A3)*(~A1)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X6Y94/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y91/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+((~A5)*A2*A1)+((~A5)*(~A2)*A3)+((~A5)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X4Y91/B5LUT, 
TYPE: LUT5, 

SLICE_X7Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1)*(~A3)*(~A2)*A5)+((~A4)*A5)) , 
NAME: SLICE_X7Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A5))) , 
NAME: SLICE_X7Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A5*(~A4))+(A1*A3*A2*(~A5))+(A1*A3*(~A2)*(~A4))+(A1*(~A3)*A6*A2*A5*(~A4))+(A1*(~A3)*A6*A2*(~A5))+(A1*(~A3)*A6*(~A2)*(~A4))+(A1*(~A3)*(~A6)*(~A4))+((~A1)*A6*A2*A5*(~A4))+((~A1)*A6*A2*(~A5))+((~A1)*A6*(~A2)*(~A4))+((~A1)*(~A6)*(~A4)) , 
NAME: SLICE_X7Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A3*A1)+(A6*A5*A2*(~A3)*A4)+(A6*A5*A2*(~A3)*(~A4)*A1)+(A6*(~A5)*A2*A4)+(A6*(~A5)*A2*(~A4)*A1)+((~A6)*A5*A2*A3*A1)+((~A6)*A5*A2*(~A3)*A4)+((~A6)*A5*A2*(~A3)*(~A4)*A1)+((~A6)*(~A5)*A2*A3)+((~A6)*(~A5)*A2*(~A3)*A4)+((~A6)*(~A5)*A2*(~A3)*(~A4)*A1)+((~A6)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X3Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A4)+(A5*(~A3)*(~A4)*A6*A2)+(A5*(~A3)*(~A4)*A6*(~A2)*A1)+(A5*(~A3)*(~A4)*(~A6)*A1)+((~A5)*A6*A2)+((~A5)*(~A6)*A2*A1) , 
NAME: SLICE_X6Y94/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1))+((~A4))) , 
NAME: SLICE_X3Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1)+(A3*(~A4)*(~A2)*A1)+((~A3)*A5*A6*A1)+((~A3)*A5*(~A6)*A4*A1)+((~A3)*A5*(~A6)*(~A4)*(~A2)*A1)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X6Y93/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*A6)+(A3*A2*A1*(~A6)*A4)+(A3*A2*(~A1)*A4)+(A3*(~A2))+((~A3)*A5*A2*A1*A6)+((~A3)*A5*A2*A1*(~A6)*A4)+((~A3)*A5*(~A2))+((~A3)*(~A5)*A1*A6)+((~A3)*(~A5)*A1*(~A6)*A4) , 
NAME: SLICE_X7Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*A6)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*A6)+(A1*(~A2)*A5*A4*A6)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*A4*A6) , 
NAME: SLICE_X4Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1))+((~A2)) , 
NAME: SLICE_X6Y93/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X6Y86/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*A2)+(A4*(~A6)*A5*A3)+(A4*(~A6)*A5*(~A3)*A2)+(A4*(~A6)*(~A5)*(~A3)*A2)+((~A4)*A1*A3)+((~A4)*A1*(~A3)*A2)+((~A4)*(~A1)*A5*A3)+((~A4)*(~A1)*A5*(~A3)*A2)+((~A4)*(~A1)*(~A5)*(~A3)*A2) , 
NAME: SLICE_X6Y86/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*A2*A6*(~A5))+(A4*A1*A3*A2*(~A6))+(A4*A1*A3*(~A2))+(A4*A1*(~A3)*A6*(~A5))+(A4*A1*(~A3)*(~A6))+(A4*(~A1)*A6*(~A5))+(A4*(~A1)*(~A6))+((~A4)*(~A5)) , 
NAME: SLICE_X5Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A3)*A4)+((~A2)*A1*(~A3)*A4)) , 
NAME: SLICE_X6Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A3*(~A2)) , 
NAME: SLICE_X7Y95/A5LUT, 
TYPE: LUT5, 

SLICE_X6Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*(~A5)) , 
NAME: SLICE_X6Y91/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A2)) , 
NAME: SLICE_X4Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4)+((~A5)*(~A4)*A2*A1*A3*A6)+((~A5)*(~A4)*A2*(~A1)*A3)+((~A5)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X6Y92/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4)+(A2*A5*(~A4)*A6)+(A2*(~A5))+((~A2)*A3*A1*A5*A4)+((~A2)*A3*A1*A5*(~A4)*A6)+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A4)+((~A2)*A3*(~A1)*(~A4)*A6)+((~A2)*(~A3)*A4)+((~A2)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X7Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*(~A2)) , 
NAME: SLICE_X6Y95/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X5Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A5*A4*(~A1))+(A2*A3*A5*(~A4))+(A2*A3*(~A5)*(~A1))+(A2*(~A3)*(~A1))+((~A2)*(~A1))) , 
NAME: SLICE_X5Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3)*A1*(~A5)*(~A2)*(~A6))+((~A4)*A1*(~A5)*(~A2)*(~A6)) , 
NAME: SLICE_X7Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6*(~A3))+(A1*A5*(~A6)*(~A3)*(~A2)*A4)+(A1*(~A5)*(~A3)*(~A2)*A4)+((~A1)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X7Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A1*A5*A6*A2*(~A4)) , 
NAME: SLICE_X6Y94/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A6*A5)+(A1*A2*A3*(~A6))+(A1*A2*(~A3)*A4*A6*A5)+(A1*A2*(~A3)*A4*(~A6))+(A1*A2*(~A3)*(~A4)*A5)+(A1*(~A2)*A3)+(A1*(~A2)*(~A3)*A4)+(A1*(~A2)*(~A3)*(~A4)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A6)*A5)+((~A1)) , 
NAME: SLICE_X4Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*(~A5))+((~A1)*(~A5))) , 
NAME: SLICE_X5Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*A2*(~A1)*(~A3))+(A5*(~A4)*(~A3))+((~A5)*(~A3)) , 
NAME: SLICE_X5Y94/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4))+((~A2)*A3*(~A4))+((~A2)*(~A3)*A1*(~A4))+((~A2)*(~A3)*(~A1)) , 
NAME: SLICE_X7Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X4Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5*A1*A4*A2*A3)+((~A6)*A5*(~A1))+((~A6)*(~A5)*A4*A2*A3) , 
NAME: SLICE_X4Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y93/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3*(~A5))+(A2*(~A3))+((~A2)*(~A5)) , 
NAME: SLICE_X3Y93/C5LUT, 
TYPE: LUT5, 

SLICE_X7Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A2)+((~A5)*(~A2)*A4)+((~A5)*(~A2)*(~A4)*A1)+((~A5)*(~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X7Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A3))+((~A4)) , 
NAME: SLICE_X7Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X2Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*(~A1)) , 
NAME: SLICE_X2Y95/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X2Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1)*A4*A5)+((~A2)*A5) , 
NAME: SLICE_X2Y94/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X5Y86/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4*A3*A2)+((~A6)*A4*A3*(~A2)*A5)+((~A6)*A4*(~A3))+((~A6)*(~A4)*A2)+((~A6)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X5Y86/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X6Y95/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A2)+(A4*A6*(~A3)*A1*A2)+(A4*A6*(~A3)*(~A1))+(A4*(~A6)*A5*A3*A1)+(A4*(~A6)*A5*A3*(~A1)*A2)+(A4*(~A6)*A5*(~A3))+(A4*(~A6)*(~A5)*A3*A2)+(A4*(~A6)*(~A5)*(~A3))+((~A4)*A2) , 
NAME: SLICE_X2Y91/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*(~A6)*A2*A5*A4)+(A3*(~A1)*(~A6)*(~A2)*A5)+((~A3)*(~A1)*(~A6)*A2*A5*A4) , 
NAME: SLICE_X7Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*(~A4)*(~A5)*(~A6))+(A3*A2*(~A1))+(A3*(~A2))+((~A3)) , 
NAME: SLICE_X7Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A2)*(~A5)) , 
NAME: SLICE_X6Y92/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X3Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*(~A3))+(A4*(~A5))+((~A4)*A2*A5*A1*(~A3))+((~A4)*A2*(~A5))+((~A4)*(~A2)*A6*A5*A1*(~A3))+((~A4)*(~A2)*A6*(~A5))+((~A4)*(~A2)*(~A6)) , 
NAME: SLICE_X3Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X5Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*(~A4)*(~A6)*A5*(~A2))+(A3*(~A1)*(~A6)*A5*(~A2))+((~A3)*A5*(~A2)) , 
NAME: SLICE_X5Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*(~A1))) , 
NAME: SLICE_X3Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X3Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A5*(~A2)) , 
NAME: SLICE_X3Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3)+((~A4)*(~A3)*A6*A1*A5*A2)+((~A4)*(~A3)*A6*(~A1)*A2) , 
NAME: SLICE_X7Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)*(~A5)*(~A4)*(~A6))+((~A2)*(~A1)*(~A3)*(~A5)*(~A4)*(~A6)) , 
NAME: SLICE_X7Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A3)*A5*A2)+(A1*(~A6)*A4*A5*A2)+(A1*(~A6)*A4*(~A5))+(A1*(~A6)*(~A4)*(~A3)*A5*A2)+((~A1)*(~A3)*A5*A2) , 
NAME: SLICE_X6Y92/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4)*(~A2))+((~A5)*A3*A1*(~A4))+((~A5)*A3*(~A1)*A6*A4*A2)+((~A5)*A3*(~A1)*A6*(~A4))+((~A5)*A3*(~A1)*(~A6)*(~A4))+((~A5)*(~A3)*A4*A2)+((~A5)*(~A3)*(~A4)) , 
NAME: SLICE_X7Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y86/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5*A1)+((~A6)*A5*(~A1)*A3*A4)+((~A6)*A5*(~A1)*(~A3))+((~A6)*(~A5)*A2*A1)+((~A6)*(~A5)*A2*(~A1)*A3*A4)+((~A6)*(~A5)*A2*(~A1)*(~A3))+((~A6)*(~A5)*(~A2)*A1)+((~A6)*(~A5)*(~A2)*(~A1)*A3*A4) , 
NAME: SLICE_X5Y86/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y91/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A4*(~A1))+(A3*A5*(~A4))+((~A3)*A5) , 
NAME: SLICE_X5Y91/B5LUT, 
TYPE: LUT5, 

SLICE_X5Y86/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5*A1)+((~A6)*A5*(~A1)*A4*(~A3))+((~A6)*A5*(~A1)*(~A4))+((~A6)*(~A5)*A2*A1)+((~A6)*(~A5)*A2*(~A1)*A4*(~A3))+((~A6)*(~A5)*A2*(~A1)*(~A4))+((~A6)*(~A5)*(~A2)*A1)+((~A6)*(~A5)*(~A2)*(~A1)*(~A4)*A3) , 
NAME: SLICE_X5Y86/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1)+((~A6)*(~A1)*A4)+((~A6)*(~A1)*(~A4)*(~A2)*A5*A3) , 
NAME: SLICE_X3Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3)+(A4*(~A5)*A3*A6*(~A2)*(~A1))+((~A4)*A3*A6*(~A2)*(~A1)) , 
NAME: SLICE_X3Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*A6*A4*A2)+(A1*A3*A5*(~A6)*A2)+(A1*A3*(~A5)*(~A6)) , 
NAME: SLICE_X3Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X2Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*(~A3)*A4*A2*(~A5))+((~A6)*A1*(~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X2Y91/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1))) , 
NAME: SLICE_X6Y93/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A2))+(A6*(~A5)*A1*A4*(~A2))+(A6*(~A5)*A1*(~A4))+(A6*(~A5)*(~A1)*(~A2))+((~A6)*A3*(~A2))+((~A6)*(~A3)*A5*(~A2))+((~A6)*(~A3)*(~A5)*A1*A4*(~A2))+((~A6)*(~A3)*(~A5)*A1*(~A4))+((~A6)*(~A3)*(~A5)*(~A1)*(~A2)) , 
NAME: SLICE_X2Y91/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1))+((~A3)) , 
NAME: SLICE_X4Y91/A5LUT, 
TYPE: LUT5, 

SLICE_X2Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6)*(~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X2Y88/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X0Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A1)+((~A2)*(~A4)*A1) , 
NAME: SLICE_X0Y94/A5LUT, 
TYPE: LUT5, 

SLICE_X1Y87/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A2*A6*A5)+(A3*A1*A4*A2*(~A6))+(A3*A1*A4*(~A2)*A5)+(A3*A1*(~A4))+(A3*(~A1))+((~A3)*A1*A4*A2*A6*A5)+((~A3)*A1*A4*(~A2)*A5) , 
NAME: SLICE_X1Y87/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A2*A5*A3)+(A1*A4*A6*A2*(~A5))+(A1*A4*A6*(~A2)*A3)+(A1*A4*(~A6))+(A1*(~A4))+((~A1)*A4*A6*A2*A5*A3)+((~A1)*A4*A6*(~A2)*A3) , 
NAME: SLICE_X2Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A6*A1*A4)+(A2*A5*A3*A6*(~A1))+(A2*A5*A3*(~A6)*A4)+(A2*A5*(~A3))+(A2*(~A5))+((~A2)*A5*A3*A6*A1*A4)+((~A2)*A5*A3*(~A6)*A4) , 
NAME: SLICE_X2Y88/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6*A4*A1*A3)+(A5*A2*A6*A4*(~A1))+(A5*A2*A6*(~A4)*A3)+(A5*A2*(~A6))+(A5*(~A2))+((~A5)*A2*A6*A4*A1*A3)+((~A5)*A2*A6*(~A4)*A3) , 
NAME: SLICE_X4Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3*A4*A1*A2)+(A5*A6*A3*A4*(~A1))+(A5*A6*A3*(~A4)*A2)+(A5*A6*(~A3))+(A5*(~A6))+((~A5)*A6*A3*A4*A1*A2)+((~A5)*A6*A3*(~A4)*A2) , 
NAME: SLICE_X1Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X1Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*A4*A1*A5)+(A3*A2*A6*A4*(~A1))+(A3*A2*A6*(~A4)*A5)+(A3*A2*(~A6))+(A3*(~A2))+((~A3)*A2*A6*A4*A1*A5)+((~A3)*A2*A6*(~A4)*A5) , 
NAME: SLICE_X4Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A5)+((~A1)*A5)) , 
NAME: SLICE_X3Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A2*A3)+(A1*(~A5)*A2*(~A3)*A6*A4)+(A1*(~A5)*(~A2)*A6*A4)+((~A1)*A2*A3)+((~A1)*A2*(~A3)*A6*A4)+((~A1)*(~A2)*A6*A4) , 
NAME: SLICE_X1Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A5)+((~A1)*A5)) , 
NAME: SLICE_X3Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X0Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A3*A2)+(A4*(~A6)*A3*(~A2)*A1*A5)+(A4*(~A6)*(~A3)*A1*A5)+((~A4)*A3*A2)+((~A4)*A3*(~A2)*A1*A5)+((~A4)*(~A3)*A1*A5) , 
NAME: SLICE_X0Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y96/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+(A1*(~A4)*A2)+((~A1)*A2) , 
NAME: SLICE_X3Y96/A5LUT, 
TYPE: LUT5, 

SLICE_X1Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2*A5)+(A1*(~A6)*A2*(~A5)*A3*A4)+(A1*(~A6)*(~A2)*A3*A4)+((~A1)*A2*A5)+((~A1)*A2*(~A5)*A3*A4)+((~A1)*(~A2)*A3*A4) , 
NAME: SLICE_X1Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*A2) , 
NAME: SLICE_X2Y97/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X0Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A5*A3)+(A6*(~A4)*A5*(~A3)*A1*A2)+(A6*(~A4)*(~A5)*A1*A2)+((~A6)*A5*A3)+((~A6)*A5*(~A3)*A1*A2)+((~A6)*(~A5)*A1*A2) , 
NAME: SLICE_X0Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X0Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A5)+((~A3)*(~A4)*A5)) , 
NAME: SLICE_X0Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y96/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*A4) , 
NAME: SLICE_X3Y96/B5LUT, 
TYPE: LUT5, 

SLICE_X2Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A3*A5)+(A6*(~A1)*A3*(~A5)*A2*A4)+(A6*(~A1)*(~A3)*A2*A4)+((~A6)*A3*A5)+((~A6)*A3*(~A5)*A2*A4)+((~A6)*(~A3)*A2*A4) , 
NAME: SLICE_X2Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A3)+((~A4)*A3)) , 
NAME: SLICE_X3Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X2Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A4*A1)+(A6*(~A5)*A4*(~A1)*A3*A2)+(A6*(~A5)*(~A4)*A3*A2)+((~A6)*A4*A1)+((~A6)*A4*(~A1)*A3*A2)+((~A6)*(~A4)*A3*A2) , 
NAME: SLICE_X2Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y96/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A2)+((~A4)*A2) , 
NAME: SLICE_X3Y96/C5LUT, 
TYPE: LUT5, 

SLICE_X2Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A6*A3)+(A4*(~A5)*A6*(~A3)*A2*A1)+(A4*(~A5)*(~A6)*A2*A1)+((~A4)*A6*A3)+((~A4)*A6*(~A3)*A2*A1)+((~A4)*(~A6)*A2*A1) , 
NAME: SLICE_X2Y96/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A6*A2*A1)+(A4*A5*(~A3)*(~A6)*(~A1))+(A4*(~A5)*A3*A6*A2*A1)+((~A4)*A3*A6*A2*A1) , 
NAME: SLICE_X3Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A1)) , 
NAME: SLICE_X6Y91/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4))) , 
NAME: SLICE_X5Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A4)+((~A1)*A4)) , 
NAME: SLICE_X2Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y91/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A3)+((~A5)*(~A3)*(~A1)) , 
NAME: SLICE_X3Y91/B5LUT, 
TYPE: LUT5, 

SLICE_X1Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A6*A3)+(A5*(~A1)*A6*(~A3)*A2*A4)+(A5*(~A1)*(~A6)*A2*A4)+((~A5)*A6*A3)+((~A5)*A6*(~A3)*A2*A4)+((~A5)*(~A6)*A2*A4) , 
NAME: SLICE_X1Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X2Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*(~A4)*A6)+((~A3)*A5)+((~A3)*(~A5)*A2*(~A1))+((~A3)*(~A5)*(~A2)*(~A1)*(~A4)) , 
NAME: SLICE_X2Y93/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A2*A5*A6)+(A3*A1*A4*(~A2)*A5)+(A3*A1*(~A4)*A2*A5*A6)+(A3*(~A1)*A2*A5*A6)+((~A3)*A1*A4*A5)+((~A3)*A1*(~A4)*A2*A5*A6)+((~A3)*(~A1)*A4*A2*A5)+((~A3)*(~A1)*(~A4)*A2*A5*A6) , 
NAME: SLICE_X5Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X0Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A2*A6*A1*A4*(~A3))+((~A5)*A2*A6*(~A1)*(~A3))+((~A5)*A2*(~A6)*(~A3)) , 
NAME: SLICE_X0Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A3*(~A2))+(A5*A4*(~A3)*A1*(~A2))+((~A5)*A4*A3*(~A2))+((~A5)*A4*(~A3)*A1*(~A2))+((~A5)*(~A4)*(~A2))) , 
NAME: SLICE_X4Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y91/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A1) , 
NAME: SLICE_X6Y91/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X3Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A6*A3)+(A5*(~A1)*A6*(~A3)*A4)+(A5*(~A1)*A6*(~A3)*(~A4)*A2)+(A5*(~A1)*(~A6)*A4)+(A5*(~A1)*(~A6)*(~A4)*A2)+((~A5)*A6*A3)+((~A5)*A6*(~A3)*A4)+((~A5)*A6*(~A3)*(~A4)*A2)+((~A5)*(~A6)*A4)+((~A5)*(~A6)*(~A4)*A2) , 
NAME: SLICE_X3Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X1Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A3)*A4*(~A5)*(~A1)*A6) , 
NAME: SLICE_X1Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y87/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A4*A3)+(A5*(~A6)*A4*(~A3)*A2*A1)+(A5*(~A6)*(~A4)*A2*A1)+((~A5)*A4*A3)+((~A5)*A4*(~A3)*A2*A1)+((~A5)*(~A4)*A2*A1) , 
NAME: SLICE_X4Y87/B6LUT, 
TYPE: LUT6, 

SLICE_X0Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A3*A6)+(A1*(~A5)*A3*(~A6)*A4)+(A1*(~A5)*A3*(~A6)*(~A4)*A2)+(A1*(~A5)*(~A3)*A4)+(A1*(~A5)*(~A3)*(~A4)*A2)+((~A1)*A3*A6)+((~A1)*A3*(~A6)*A4)+((~A1)*A3*(~A6)*(~A4)*A2)+((~A1)*(~A3)*A4)+((~A1)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X0Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X0Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A1)*A4*(~A3)*(~A2)*A5) , 
NAME: SLICE_X0Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A3*A2)+(A4*(~A6)*A3*(~A2)*A5*A1)+(A4*(~A6)*(~A3)*A5*A1)+((~A4)*A3*A2)+((~A4)*A3*(~A2)*A5*A1)+((~A4)*(~A3)*A5*A1) , 
NAME: SLICE_X1Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A6*A4)+(A2*(~A3)*A6*(~A4)*A1)+(A2*(~A3)*A6*(~A4)*(~A1)*A5)+(A2*(~A3)*(~A6)*A1)+(A2*(~A3)*(~A6)*(~A1)*A5)+((~A2)*A6*A4)+((~A2)*A6*(~A4)*A1)+((~A2)*A6*(~A4)*(~A1)*A5)+((~A2)*(~A6)*A1)+((~A2)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X1Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A4)*A6*(~A5)*(~A1)*A3) , 
NAME: SLICE_X1Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X2Y87/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3*A4)+(A2*(~A1)*A3*(~A4)*A5*A6)+(A2*(~A1)*(~A3)*A5*A6)+((~A2)*A3*A4)+((~A2)*A3*(~A4)*A5*A6)+((~A2)*(~A3)*A5*A6) , 
NAME: SLICE_X2Y87/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X1Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A3*A4)+(A5*(~A1)*A3*(~A4)*A2)+(A5*(~A1)*A3*(~A4)*(~A2)*A6)+(A5*(~A1)*(~A3)*A2)+(A5*(~A1)*(~A3)*(~A2)*A6)+((~A5)*A3*A4)+((~A5)*A3*(~A4)*A2)+((~A5)*A3*(~A4)*(~A2)*A6)+((~A5)*(~A3)*A2)+((~A5)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X1Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X0Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A5)*A1*(~A4)*(~A3)*A6) , 
NAME: SLICE_X0Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5*A2)+(A3*(~A1)*A5*(~A2)*A4*A6)+(A3*(~A1)*(~A5)*A4*A6)+((~A3)*A5*A2)+((~A3)*A5*(~A2)*A4*A6)+((~A3)*(~A5)*A4*A6) , 
NAME: SLICE_X2Y89/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A1*A2)+(A3*(~A5)*A1*(~A2)*A6)+(A3*(~A5)*A1*(~A2)*(~A6)*A4)+(A3*(~A5)*(~A1)*A6)+(A3*(~A5)*(~A1)*(~A6)*A4)+((~A3)*A1*A2)+((~A3)*A1*(~A2)*A6)+((~A3)*A1*(~A2)*(~A6)*A4)+((~A3)*(~A1)*A6)+((~A3)*(~A1)*(~A6)*A4) , 
NAME: SLICE_X3Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*A2*(~A5)*(~A4)*A3) , 
NAME: SLICE_X2Y95/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A2*A3)+(A5*(~A1)*A2*(~A3)*A4*A6)+(A5*(~A1)*(~A2)*A4*A6)+((~A5)*A2*A3)+((~A5)*A2*(~A3)*A4*A6)+((~A5)*(~A2)*A4*A6) , 
NAME: SLICE_X3Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X2Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A1*A6)+(A2*(~A5)*A1*(~A6)*A3)+(A2*(~A5)*A1*(~A6)*(~A3)*A4)+(A2*(~A5)*(~A1)*A3)+(A2*(~A5)*(~A1)*(~A3)*A4)+((~A2)*A1*A6)+((~A2)*A1*(~A6)*A3)+((~A2)*A1*(~A6)*(~A3)*A4)+((~A2)*(~A1)*A3)+((~A2)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X2Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X1Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A5)*A2*(~A1)*(~A6)*A3) , 
NAME: SLICE_X1Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A3*A2)+(A6*(~A1)*A3*(~A2)*A4*A5)+(A6*(~A1)*(~A3)*A4*A5)+((~A6)*A3*A2)+((~A6)*A3*(~A2)*A4*A5)+((~A6)*(~A3)*A4*A5) , 
NAME: SLICE_X4Y88/C6LUT, 
TYPE: LUT6, 

SLICE_X2Y93/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A3)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X2Y93/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X1Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A4*A1)+(A6*(~A3)*A4*(~A1)*A2)+(A6*(~A3)*A4*(~A1)*(~A2)*A5)+(A6*(~A3)*(~A4)*A2)+(A6*(~A3)*(~A4)*(~A2)*A5)+((~A6)*A4*A1)+((~A6)*A4*(~A1)*A2)+((~A6)*A4*(~A1)*(~A2)*A5)+((~A6)*(~A4)*A2)+((~A6)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X1Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A6)*A1*(~A4)*(~A2)*A5) , 
NAME: SLICE_X2Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X1Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A5*A2)+(A4*(~A3)*A5*(~A2)*A6*A1)+(A4*(~A3)*(~A5)*A6*A1)+((~A4)*A5*A2)+((~A4)*A5*(~A2)*A6*A1)+((~A4)*(~A5)*A6*A1) , 
NAME: SLICE_X1Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*A3*A6)+(A2*A1*(~A5)*(~A3)*(~A6))+(A2*(~A1)*A5*A3*A6)+((~A2)*A1*(~A5)*(~A3)*(~A6)) , 
NAME: SLICE_X3Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A3*A2)+(A1*(~A5)*A3*(~A2)*A6)+(A1*(~A5)*A3*(~A2)*(~A6)*A4)+(A1*(~A5)*(~A3)*A6)+(A1*(~A5)*(~A3)*(~A6)*A4)+((~A1)*A3*A2)+((~A1)*A3*(~A2)*A6)+((~A1)*A3*(~A2)*(~A6)*A4)+((~A1)*(~A3)*A6)+((~A1)*(~A3)*(~A6)*A4) , 
NAME: SLICE_X2Y92/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*A4*A1*(~A3)*(~A5))) , 
NAME: SLICE_X3Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A2)*A4*(~A1)*(~A3)*A5) , 
NAME: SLICE_X2Y92/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y88/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A4*A2)+(A6*(~A1)*A4*(~A2)*A3*A5)+(A6*(~A1)*(~A4)*A3*A5)+((~A6)*A4*A2)+((~A6)*A4*(~A2)*A3*A5)+((~A6)*(~A4)*A3*A5) , 
NAME: SLICE_X4Y88/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*A3*A4*(~A2)*(~A6))+((~A5)*(~A1)*A4*(~A6)) , 
NAME: SLICE_X4Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2*(~A6))+(A1*(~A5)*A3*A2*A4*(~A6))+((~A1)*A5*A3*A2*(~A6))+((~A1)*(~A5)*A3*A2*A4*(~A6)) , 
NAME: SLICE_X4Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X2Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5)*(~A1)*A4)+((~A6)*A2*A3*(~A5)*(~A1))+((~A6)*A2*(~A3)*(~A5)*(~A1)*A4)+((~A6)*(~A2)*(~A5)) , 
NAME: SLICE_X2Y89/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A4)+((~A5)*(~A1)*A4)) , 
NAME: SLICE_X2Y93/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X1Y93/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A5)+((~A4)*(~A1)*A5) , 
NAME: SLICE_X1Y93/B5LUT, 
TYPE: LUT5, 

SLICE_X2Y96/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A3)+((~A5)*(~A2)*A3) , 
NAME: SLICE_X2Y96/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X2Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A4)+((~A1)*(~A2)*A4)) , 
NAME: SLICE_X2Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X1Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A3)+((~A2)*(~A1)*A3)) , 
NAME: SLICE_X1Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5*A1)+(A4*A6*A5*(~A1)*A3)+(A4*A6*A5*(~A1)*(~A3)*A2)+(A4*(~A6))+((~A4)) , 
NAME: SLICE_X3Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y87/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*A1*A5*A3)+(A4*A2*A6*A1*(~A5))+(A4*A2*A6*(~A1)*A3)+(A4*A2*(~A6))+(A4*(~A2))+((~A4)*A2*A6*A1*A5*A3)+((~A4)*A2*A6*(~A1)*A3) , 
NAME: SLICE_X4Y87/C6LUT, 
TYPE: LUT6, 

SLICE_X1Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A2*A3*A5)+(A6*A1*A4*A2*(~A3))+(A6*A1*A4*(~A2)*A5)+(A6*A1*(~A4))+(A6*(~A1))+((~A6)*A1*A4*A2*A3*A5)+((~A6)*A1*A4*(~A2)*A5) , 
NAME: SLICE_X1Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A4*A6*A3*A2*(~A5))+((~A1)*A4*A6*A3*(~A2))+((~A1)*A4*A6*(~A3)*(~A5))+((~A1)*A4*(~A6)*(~A5))+((~A1)*(~A4)) , 
NAME: SLICE_X4Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A5*A3)+(A2*A6*(~A1)*A5*A3)+(A2*A6*(~A1)*(~A5))+(A2*(~A6)*A4*A1)+(A2*(~A6)*A4*(~A1)*A5*A3)+(A2*(~A6)*A4*(~A1)*(~A5))+(A2*(~A6)*(~A4)*A1*A5*A3)+(A2*(~A6)*(~A4)*(~A1)*A5*A3)+(A2*(~A6)*(~A4)*(~A1)*(~A5))+((~A2)*A6*A5*A3)+((~A2)*(~A6)*A4*A1)+((~A2)*(~A6)*A4*(~A1)*A5*A3)+((~A2)*(~A6)*A4*(~A1)*(~A5))+((~A2)*(~A6)*(~A4)*A5*A3) , 
NAME: SLICE_X4Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X3Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A5*(~A3)*A2)+(A4*A1*(~A5))+(A4*(~A1))+((~A4))) , 
NAME: SLICE_X3Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A3)+(A2*(~A4)*(~A3)*A1)+(A2*(~A4)*(~A3)*(~A1)*A5)+(A2*(~A4)*(~A3)*(~A1)*(~A5)*A6)+((~A2)*A3)+((~A2)*(~A3)*A1)+((~A2)*(~A3)*(~A1)*A5)+((~A2)*(~A3)*(~A1)*(~A5)*A6) , 
NAME: SLICE_X6Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3*(~A1))+(A2*(~A4)*(~A1))+((~A2)*A4*A3*(~A1))) , 
NAME: SLICE_X7Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5)*(~A3)*A2)+((~A6)*A4*A1*A5)+((~A6)*A4*A1*(~A5)*A3)+((~A6)*A4*A1*(~A5)*(~A3)*A2)+((~A6)*A4*(~A1)*A5*(~A3))+((~A6)*A4*(~A1)*(~A5)*(~A3)*A2)+((~A6)*(~A4)*A1*A5*A3)+((~A6)*(~A4)*A1*(~A5)*A3)+((~A6)*(~A4)*A1*(~A5)*(~A3)*A2)+((~A6)*(~A4)*(~A1)*(~A5)*(~A3)*A2) , 
NAME: SLICE_X7Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*(~A3)*(~A2)*(~A1)*(~A4))) , 
NAME: SLICE_X4Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*A1*(~A3)*A4*A2)+((~A5)*A1*(~A3)*(~A4))) , 
NAME: SLICE_X4Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*A1*A3)+((~A2)*(~A1)*A5*A3)+((~A2)*(~A1)*(~A5)*A4*A3)) , 
NAME: SLICE_X5Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A3*A4*A6*(~A1)*A2)+((~A5)*A3*A4*(~A6)) , 
NAME: SLICE_X6Y100/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A3)+((~A5)*(~A3)*A1*A6)+((~A5)*(~A3)*A1*(~A6)*A4*(~A2)) , 
NAME: SLICE_X7Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X2Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+((~A4)*(~A5)*A1)) , 
NAME: SLICE_X2Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*A4*A3*(~A6))+(A5*A1*(~A2)) , 
NAME: SLICE_X7Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A6*A5*(~A2)*(~A3)*(~A4)) , 
NAME: SLICE_X6Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A2)+(A3*(~A4)*(~A2)*A1)+((~A3)*A2)+((~A3)*(~A2)*A1) , 
NAME: SLICE_X6Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6)+(A1*A3*(~A6)*A2*A5)+(A1*(~A3)*A2*A5)+((~A1)*A3*A2*A5)+((~A1)*(~A3)*A6)+((~A1)*(~A3)*(~A6)*A2*A5) , 
NAME: SLICE_X5Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*(~A3)*A1)+(A4*A5*(~A3)*(~A1)*A2)+(A4*(~A5)*(~A3)*A1)+((~A4)*A6*A5*(~A3)*A1)+((~A4)*A6*A5*(~A3)*(~A1)*A2)+((~A4)*(~A6)*A5*(~A3)*(~A1)*A2) , 
NAME: SLICE_X6Y101/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4)*(~A3)*(~A1)) , 
NAME: SLICE_X6Y97/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X3Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4*A3)+((~A2)*A4*(~A3)*A1)+((~A2)*(~A4)*A1) , 
NAME: SLICE_X3Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*(~A1)*(~A5)*A2)+(A4*(~A3)*(~A1)*(~A5))+((~A4)*A6*(~A1)*(~A5)*A2) , 
NAME: SLICE_X4Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y101/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A5)+(A4*A2*(~A5)*A3)+(A4*(~A2)*(~A5)*(~A3)) , 
NAME: SLICE_X5Y101/A5LUT, 
TYPE: LUT5, 

SLICE_X6Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6*A4)+((~A1)*A6*(~A4)*A3)+((~A1)*A6*(~A4)*(~A3)*A5)+((~A1)*A6*(~A4)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X6Y100/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y100/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*(~A1))+(A4*(~A2))+((~A4)*(~A1)) , 
NAME: SLICE_X4Y100/B5LUT, 
TYPE: LUT5, 

SLICE_X5Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A5)+(A1*A4*A6*(~A5)*(~A3)*A2)+(A1*A4*(~A6)*A5*(~A2))+(A1*(~A4)*A6*A5)+(A1*(~A4)*A6*(~A5)*A3*(~A2))+(A1*(~A4)*A6*(~A5)*(~A3))+(A1*(~A4)*(~A6)*(~A2))+((~A1)*A6*A5*A2)+((~A1)*A6*(~A5)*(~A3)*A2) , 
NAME: SLICE_X5Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2*A5)+((~A6)*A2*(~A5)*A3)+((~A6)*(~A2)*A3) , 
NAME: SLICE_X3Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A2)+(A1*(~A6)*A5*A2)+(A1*(~A6)*A5*(~A2)*A4)+(A1*(~A6)*(~A5)*(~A2))+((~A1)*(~A6)*A5*A2*A3)+((~A1)*(~A6)*A5*(~A2)*A4)+((~A1)*(~A6)*(~A5)*(~A2)) , 
NAME: SLICE_X6Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*(~A1)*(~A5)*A6)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A4*(~A1)*(~A5)*A6) , 
NAME: SLICE_X4Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6*A4*(~A2))+(A5*A3*A6*(~A4))+(A5*A3*(~A6)*A1)+(A5*A3*(~A6)*(~A1)*A4*(~A2))+(A5*A3*(~A6)*(~A1)*(~A4))+((~A5)*A3*A6*(~A4)*A2)+((~A5)*A3*(~A6)*A1*A2)+((~A5)*A3*(~A6)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X4Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A2)+(A4*A1*(~A2)*A3)+(A4*A1*(~A2)*(~A3)*A5)+(A4*(~A1)*(~A2)*(~A3)*(~A5))) , 
NAME: SLICE_X5Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*(~A5))+(A3*(~A4))+((~A3))) , 
NAME: SLICE_X7Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A1)+((~A4)*(~A1)*A2) , 
NAME: SLICE_X4Y100/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*A5*A1)+((~A6)*(~A5)*A2*A1)+((~A6)*(~A5)*(~A2)*A4*A1)+((~A6)*(~A5)*(~A2)*(~A4)*A3)+((~A6)*(~A5)*(~A2)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X7Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X0Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X0Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X1Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X0Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X0Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X1Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X1Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X1Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X1Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X2Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X1Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X7Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y96/DFF - 
CLASS: bel, 
NAME: SLICE_X7Y96/DFF, 
TYPE: REG_INIT, 

SLICE_X6Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y95/B5FF - 
CLASS: bel, 
NAME: SLICE_X5Y95/B5FF, 
TYPE: FF_INIT, 

SLICE_X3Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y93/A5FF - 
CLASS: bel, 
NAME: SLICE_X2Y93/A5FF, 
TYPE: FF_INIT, 

SLICE_X6Y96/A5FF - 
CLASS: bel, 
NAME: SLICE_X6Y96/A5FF, 
TYPE: FF_INIT, 

SLICE_X5Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X5Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X5Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X0Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X0Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X0Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X0Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y87/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y87/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X0Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X0Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y96/A5FF - 
CLASS: bel, 
NAME: SLICE_X4Y96/A5FF, 
TYPE: FF_INIT, 

SLICE_X4Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X1Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X0Y87/BFF - 
CLASS: bel, 
NAME: SLICE_X0Y87/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y88/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y88/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y88/CFF - 
CLASS: bel, 
NAME: SLICE_X5Y88/CFF, 
TYPE: REG_INIT, 

SLICE_X5Y88/DFF - 
CLASS: bel, 
NAME: SLICE_X5Y88/DFF, 
TYPE: REG_INIT, 

SLICE_X1Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X1Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X1Y88/BFF - 
CLASS: bel, 
NAME: SLICE_X1Y88/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X1Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X0Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X0Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X2Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X0Y87/CFF - 
CLASS: bel, 
NAME: SLICE_X0Y87/CFF, 
TYPE: REG_INIT, 

SLICE_X5Y87/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y87/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y93/CFF - 
CLASS: bel, 
NAME: SLICE_X5Y93/CFF, 
TYPE: REG_INIT, 

SLICE_X4Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y89/CFF - 
CLASS: bel, 
NAME: SLICE_X3Y89/CFF, 
TYPE: REG_INIT, 

SLICE_X3Y89/DFF - 
CLASS: bel, 
NAME: SLICE_X3Y89/DFF, 
TYPE: REG_INIT, 

SLICE_X5Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y94/A5FF - 
CLASS: bel, 
NAME: SLICE_X4Y94/A5FF, 
TYPE: FF_INIT, 

SLICE_X6Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X5Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X6Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X6Y101/A5FF - 
CLASS: bel, 
NAME: SLICE_X6Y101/A5FF, 
TYPE: FF_INIT, 

SLICE_X7Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X5Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X5Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X5Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X4Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X5Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X7Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X7Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X5Y97/DFF - 
CLASS: bel, 
NAME: SLICE_X5Y97/DFF, 
TYPE: REG_INIT, 

SLICE_X6Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y86/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y86/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X5Y86/CFF - 
CLASS: bel, 
NAME: SLICE_X5Y86/CFF, 
TYPE: REG_INIT, 

SLICE_X3Y91/A5FF - 
CLASS: bel, 
NAME: SLICE_X3Y91/A5FF, 
TYPE: FF_INIT, 

SLICE_X2Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y87/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y87/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y88/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y88/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y87/CFF - 
CLASS: bel, 
NAME: SLICE_X3Y87/CFF, 
TYPE: REG_INIT, 

SLICE_X0Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X0Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X0Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X0Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X0Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X0Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X1Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X2Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X1Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X3Y87/DFF - 
CLASS: bel, 
NAME: SLICE_X3Y87/DFF, 
TYPE: REG_INIT, 

SLICE_X3Y87/A5FF - 
CLASS: bel, 
NAME: SLICE_X3Y87/A5FF, 
TYPE: FF_INIT, 

SLICE_X4Y94/B5FF - 
CLASS: bel, 
NAME: SLICE_X4Y94/B5FF, 
TYPE: FF_INIT, 

SLICE_X7Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y86/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y86/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y93/DFF - 
CLASS: bel, 
NAME: SLICE_X5Y93/DFF, 
TYPE: REG_INIT, 

SLICE_X5Y93/B5FF - 
CLASS: bel, 
NAME: SLICE_X5Y93/B5FF, 
TYPE: FF_INIT, 

SLICE_X3Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X2Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X2Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X2Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X3Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X3Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X2Y94/CFF - 
CLASS: bel, 
NAME: SLICE_X2Y94/CFF, 
TYPE: REG_INIT, 

SLICE_X3Y95/DFF - 
CLASS: bel, 
NAME: SLICE_X3Y95/DFF, 
TYPE: REG_INIT, 

SLICE_X3Y95/A5FF - 
CLASS: bel, 
NAME: SLICE_X3Y95/A5FF, 
TYPE: FF_INIT, 

SLICE_X3Y95/B5FF - 
CLASS: bel, 
NAME: SLICE_X3Y95/B5FF, 
TYPE: FF_INIT, 

SLICE_X3Y95/C5FF - 
CLASS: bel, 
NAME: SLICE_X3Y95/C5FF, 
TYPE: FF_INIT, 

SLICE_X3Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X2Y94/DFF - 
CLASS: bel, 
NAME: SLICE_X2Y94/DFF, 
TYPE: REG_INIT, 

SLICE_X1Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X1Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X1Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X1Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X1Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X1Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X1Y92/DFF - 
CLASS: bel, 
NAME: SLICE_X1Y92/DFF, 
TYPE: REG_INIT, 

SLICE_X1Y92/A5FF - 
CLASS: bel, 
NAME: SLICE_X1Y92/A5FF, 
TYPE: FF_INIT, 

SLICE_X3Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y96/A5FF - 
CLASS: bel, 
NAME: SLICE_X3Y96/A5FF, 
TYPE: FF_INIT, 

SLICE_X3Y96/DFF - 
CLASS: bel, 
NAME: SLICE_X3Y96/DFF, 
TYPE: REG_INIT, 

SLICE_X1Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X1Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X3Y96/B5FF - 
CLASS: bel, 
NAME: SLICE_X3Y96/B5FF, 
TYPE: FF_INIT, 

SLICE_X3Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X3Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X3Y96/C5FF - 
CLASS: bel, 
NAME: SLICE_X3Y96/C5FF, 
TYPE: FF_INIT, 

SLICE_X3Y96/D5FF - 
CLASS: bel, 
NAME: SLICE_X3Y96/D5FF, 
TYPE: FF_INIT, 

SLICE_X3Y93/DFF - 
CLASS: bel, 
NAME: SLICE_X3Y93/DFF, 
TYPE: REG_INIT, 

SLICE_X0Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X0Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X1Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X2Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y96/DFF - 
CLASS: bel, 
NAME: SLICE_X1Y96/DFF, 
TYPE: REG_INIT, 

SLICE_X1Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X1Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X2Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X1Y96/A5FF - 
CLASS: bel, 
NAME: SLICE_X1Y96/A5FF, 
TYPE: FF_INIT, 

SLICE_X1Y92/B5FF - 
CLASS: bel, 
NAME: SLICE_X1Y92/B5FF, 
TYPE: FF_INIT, 

SLICE_X1Y96/B5FF - 
CLASS: bel, 
NAME: SLICE_X1Y96/B5FF, 
TYPE: FF_INIT, 

SLICE_X1Y96/C5FF - 
CLASS: bel, 
NAME: SLICE_X1Y96/C5FF, 
TYPE: FF_INIT, 

SLICE_X1Y96/D5FF - 
CLASS: bel, 
NAME: SLICE_X1Y96/D5FF, 
TYPE: FF_INIT, 

SLICE_X1Y92/C5FF - 
CLASS: bel, 
NAME: SLICE_X1Y92/C5FF, 
TYPE: FF_INIT, 

SLICE_X1Y92/D5FF - 
CLASS: bel, 
NAME: SLICE_X1Y92/D5FF, 
TYPE: FF_INIT, 

SLICE_X4Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y101/BFF, 
TYPE: REG_INIT, 

