C:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr/srlatch.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr/srlatch.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module sr

Top level modules:
	sr

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr/sr_tb.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr/sr_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module sr_tb

Top level modules:
	sr_tb

} {} {}}
